
stepper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000132b8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d68  08013488  08013488  00014488  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080151f0  080151f0  00017210  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080151f0  080151f0  000161f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080151f8  080151f8  00017210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080151f8  080151f8  000161f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015200  08015200  00016200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  08015204  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000046c  20000210  08015414  00017210  2**2
                  ALLOC
 10 ._user_heap_stack 00038004  2000067c  08015414  0001767c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b658  00000000  00000000  00017240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003afa  00000000  00000000  00032898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a8  00000000  00000000  00036398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c3  00000000  00000000  00037b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a8db  00000000  00000000  00038e03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ffa9  00000000  00000000  000636de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b59e  00000000  00000000  00083687  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018ec25  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f70  00000000  00000000  0018ec68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000be  00000000  00000000  00196bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000210 	.word	0x20000210
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08013470 	.word	0x08013470

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000214 	.word	0x20000214
 800020c:	08013470 	.word	0x08013470

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b9be 	b.w	800107c <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f83c 	bl	8000d84 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_d2lz>:
 8000d18:	b538      	push	{r3, r4, r5, lr}
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	4604      	mov	r4, r0
 8000d20:	460d      	mov	r5, r1
 8000d22:	f7ff ff0b 	bl	8000b3c <__aeabi_dcmplt>
 8000d26:	b928      	cbnz	r0, 8000d34 <__aeabi_d2lz+0x1c>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4629      	mov	r1, r5
 8000d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d30:	f000 b80a 	b.w	8000d48 <__aeabi_d2ulz>
 8000d34:	4620      	mov	r0, r4
 8000d36:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d3a:	f000 f805 	bl	8000d48 <__aeabi_d2ulz>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop

08000d48 <__aeabi_d2ulz>:
 8000d48:	b5d0      	push	{r4, r6, r7, lr}
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d7c <__aeabi_d2ulz+0x34>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4606      	mov	r6, r0
 8000d50:	460f      	mov	r7, r1
 8000d52:	f7ff fc81 	bl	8000658 <__aeabi_dmul>
 8000d56:	f7ff ff57 	bl	8000c08 <__aeabi_d2uiz>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	f7ff fc02 	bl	8000564 <__aeabi_ui2d>
 8000d60:	4b07      	ldr	r3, [pc, #28]	@ (8000d80 <__aeabi_d2ulz+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f7ff fc78 	bl	8000658 <__aeabi_dmul>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	4639      	mov	r1, r7
 8000d70:	f7ff faba 	bl	80002e8 <__aeabi_dsub>
 8000d74:	f7ff ff48 	bl	8000c08 <__aeabi_d2uiz>
 8000d78:	4621      	mov	r1, r4
 8000d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d7c:	3df00000 	.word	0x3df00000
 8000d80:	41f00000 	.word	0x41f00000

08000d84 <__udivmoddi4>:
 8000d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d88:	9d08      	ldr	r5, [sp, #32]
 8000d8a:	468e      	mov	lr, r1
 8000d8c:	4604      	mov	r4, r0
 8000d8e:	4688      	mov	r8, r1
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d14a      	bne.n	8000e2a <__udivmoddi4+0xa6>
 8000d94:	428a      	cmp	r2, r1
 8000d96:	4617      	mov	r7, r2
 8000d98:	d962      	bls.n	8000e60 <__udivmoddi4+0xdc>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	b14e      	cbz	r6, 8000db4 <__udivmoddi4+0x30>
 8000da0:	f1c6 0320 	rsb	r3, r6, #32
 8000da4:	fa01 f806 	lsl.w	r8, r1, r6
 8000da8:	fa20 f303 	lsr.w	r3, r0, r3
 8000dac:	40b7      	lsls	r7, r6
 8000dae:	ea43 0808 	orr.w	r8, r3, r8
 8000db2:	40b4      	lsls	r4, r6
 8000db4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc0:	0c23      	lsrs	r3, r4, #16
 8000dc2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dc6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dca:	fb01 f20c 	mul.w	r2, r1, ip
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x62>
 8000dd2:	18fb      	adds	r3, r7, r3
 8000dd4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dd8:	f080 80ea 	bcs.w	8000fb0 <__udivmoddi4+0x22c>
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	f240 80e7 	bls.w	8000fb0 <__udivmoddi4+0x22c>
 8000de2:	3902      	subs	r1, #2
 8000de4:	443b      	add	r3, r7
 8000de6:	1a9a      	subs	r2, r3, r2
 8000de8:	b2a3      	uxth	r3, r4
 8000dea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000df6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dfa:	459c      	cmp	ip, r3
 8000dfc:	d909      	bls.n	8000e12 <__udivmoddi4+0x8e>
 8000dfe:	18fb      	adds	r3, r7, r3
 8000e00:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e04:	f080 80d6 	bcs.w	8000fb4 <__udivmoddi4+0x230>
 8000e08:	459c      	cmp	ip, r3
 8000e0a:	f240 80d3 	bls.w	8000fb4 <__udivmoddi4+0x230>
 8000e0e:	443b      	add	r3, r7
 8000e10:	3802      	subs	r0, #2
 8000e12:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e16:	eba3 030c 	sub.w	r3, r3, ip
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	b11d      	cbz	r5, 8000e26 <__udivmoddi4+0xa2>
 8000e1e:	40f3      	lsrs	r3, r6
 8000e20:	2200      	movs	r2, #0
 8000e22:	e9c5 3200 	strd	r3, r2, [r5]
 8000e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	d905      	bls.n	8000e3a <__udivmoddi4+0xb6>
 8000e2e:	b10d      	cbz	r5, 8000e34 <__udivmoddi4+0xb0>
 8000e30:	e9c5 0100 	strd	r0, r1, [r5]
 8000e34:	2100      	movs	r1, #0
 8000e36:	4608      	mov	r0, r1
 8000e38:	e7f5      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000e3a:	fab3 f183 	clz	r1, r3
 8000e3e:	2900      	cmp	r1, #0
 8000e40:	d146      	bne.n	8000ed0 <__udivmoddi4+0x14c>
 8000e42:	4573      	cmp	r3, lr
 8000e44:	d302      	bcc.n	8000e4c <__udivmoddi4+0xc8>
 8000e46:	4282      	cmp	r2, r0
 8000e48:	f200 8105 	bhi.w	8001056 <__udivmoddi4+0x2d2>
 8000e4c:	1a84      	subs	r4, r0, r2
 8000e4e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e52:	2001      	movs	r0, #1
 8000e54:	4690      	mov	r8, r2
 8000e56:	2d00      	cmp	r5, #0
 8000e58:	d0e5      	beq.n	8000e26 <__udivmoddi4+0xa2>
 8000e5a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e5e:	e7e2      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000e60:	2a00      	cmp	r2, #0
 8000e62:	f000 8090 	beq.w	8000f86 <__udivmoddi4+0x202>
 8000e66:	fab2 f682 	clz	r6, r2
 8000e6a:	2e00      	cmp	r6, #0
 8000e6c:	f040 80a4 	bne.w	8000fb8 <__udivmoddi4+0x234>
 8000e70:	1a8a      	subs	r2, r1, r2
 8000e72:	0c03      	lsrs	r3, r0, #16
 8000e74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e78:	b280      	uxth	r0, r0
 8000e7a:	b2bc      	uxth	r4, r7
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e82:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e8a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	d907      	bls.n	8000ea2 <__udivmoddi4+0x11e>
 8000e92:	18fb      	adds	r3, r7, r3
 8000e94:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e98:	d202      	bcs.n	8000ea0 <__udivmoddi4+0x11c>
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	f200 80e0 	bhi.w	8001060 <__udivmoddi4+0x2dc>
 8000ea0:	46c4      	mov	ip, r8
 8000ea2:	1a9b      	subs	r3, r3, r2
 8000ea4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ea8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb0:	fb02 f404 	mul.w	r4, r2, r4
 8000eb4:	429c      	cmp	r4, r3
 8000eb6:	d907      	bls.n	8000ec8 <__udivmoddi4+0x144>
 8000eb8:	18fb      	adds	r3, r7, r3
 8000eba:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ebe:	d202      	bcs.n	8000ec6 <__udivmoddi4+0x142>
 8000ec0:	429c      	cmp	r4, r3
 8000ec2:	f200 80ca 	bhi.w	800105a <__udivmoddi4+0x2d6>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	1b1b      	subs	r3, r3, r4
 8000eca:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ece:	e7a5      	b.n	8000e1c <__udivmoddi4+0x98>
 8000ed0:	f1c1 0620 	rsb	r6, r1, #32
 8000ed4:	408b      	lsls	r3, r1
 8000ed6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eda:	431f      	orrs	r7, r3
 8000edc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ee4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ee8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eec:	4323      	orrs	r3, r4
 8000eee:	fa00 f801 	lsl.w	r8, r0, r1
 8000ef2:	fa1f fc87 	uxth.w	ip, r7
 8000ef6:	fbbe f0f9 	udiv	r0, lr, r9
 8000efa:	0c1c      	lsrs	r4, r3, #16
 8000efc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f00:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f04:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f08:	45a6      	cmp	lr, r4
 8000f0a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f0e:	d909      	bls.n	8000f24 <__udivmoddi4+0x1a0>
 8000f10:	193c      	adds	r4, r7, r4
 8000f12:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f16:	f080 809c 	bcs.w	8001052 <__udivmoddi4+0x2ce>
 8000f1a:	45a6      	cmp	lr, r4
 8000f1c:	f240 8099 	bls.w	8001052 <__udivmoddi4+0x2ce>
 8000f20:	3802      	subs	r0, #2
 8000f22:	443c      	add	r4, r7
 8000f24:	eba4 040e 	sub.w	r4, r4, lr
 8000f28:	fa1f fe83 	uxth.w	lr, r3
 8000f2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f30:	fb09 4413 	mls	r4, r9, r3, r4
 8000f34:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f38:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f3c:	45a4      	cmp	ip, r4
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x1ce>
 8000f40:	193c      	adds	r4, r7, r4
 8000f42:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f46:	f080 8082 	bcs.w	800104e <__udivmoddi4+0x2ca>
 8000f4a:	45a4      	cmp	ip, r4
 8000f4c:	d97f      	bls.n	800104e <__udivmoddi4+0x2ca>
 8000f4e:	3b02      	subs	r3, #2
 8000f50:	443c      	add	r4, r7
 8000f52:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f56:	eba4 040c 	sub.w	r4, r4, ip
 8000f5a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f5e:	4564      	cmp	r4, ip
 8000f60:	4673      	mov	r3, lr
 8000f62:	46e1      	mov	r9, ip
 8000f64:	d362      	bcc.n	800102c <__udivmoddi4+0x2a8>
 8000f66:	d05f      	beq.n	8001028 <__udivmoddi4+0x2a4>
 8000f68:	b15d      	cbz	r5, 8000f82 <__udivmoddi4+0x1fe>
 8000f6a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f6e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f72:	fa04 f606 	lsl.w	r6, r4, r6
 8000f76:	fa22 f301 	lsr.w	r3, r2, r1
 8000f7a:	431e      	orrs	r6, r3
 8000f7c:	40cc      	lsrs	r4, r1
 8000f7e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f82:	2100      	movs	r1, #0
 8000f84:	e74f      	b.n	8000e26 <__udivmoddi4+0xa2>
 8000f86:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f8a:	0c01      	lsrs	r1, r0, #16
 8000f8c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f90:	b280      	uxth	r0, r0
 8000f92:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f96:	463b      	mov	r3, r7
 8000f98:	4638      	mov	r0, r7
 8000f9a:	463c      	mov	r4, r7
 8000f9c:	46b8      	mov	r8, r7
 8000f9e:	46be      	mov	lr, r7
 8000fa0:	2620      	movs	r6, #32
 8000fa2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fa6:	eba2 0208 	sub.w	r2, r2, r8
 8000faa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fae:	e766      	b.n	8000e7e <__udivmoddi4+0xfa>
 8000fb0:	4601      	mov	r1, r0
 8000fb2:	e718      	b.n	8000de6 <__udivmoddi4+0x62>
 8000fb4:	4610      	mov	r0, r2
 8000fb6:	e72c      	b.n	8000e12 <__udivmoddi4+0x8e>
 8000fb8:	f1c6 0220 	rsb	r2, r6, #32
 8000fbc:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc0:	40b7      	lsls	r7, r6
 8000fc2:	40b1      	lsls	r1, r6
 8000fc4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fd2:	b2bc      	uxth	r4, r7
 8000fd4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fde:	fb08 f904 	mul.w	r9, r8, r4
 8000fe2:	40b0      	lsls	r0, r6
 8000fe4:	4589      	cmp	r9, r1
 8000fe6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fea:	b280      	uxth	r0, r0
 8000fec:	d93e      	bls.n	800106c <__udivmoddi4+0x2e8>
 8000fee:	1879      	adds	r1, r7, r1
 8000ff0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ff4:	d201      	bcs.n	8000ffa <__udivmoddi4+0x276>
 8000ff6:	4589      	cmp	r9, r1
 8000ff8:	d81f      	bhi.n	800103a <__udivmoddi4+0x2b6>
 8000ffa:	eba1 0109 	sub.w	r1, r1, r9
 8000ffe:	fbb1 f9fe 	udiv	r9, r1, lr
 8001002:	fb09 f804 	mul.w	r8, r9, r4
 8001006:	fb0e 1119 	mls	r1, lr, r9, r1
 800100a:	b292      	uxth	r2, r2
 800100c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001010:	4542      	cmp	r2, r8
 8001012:	d229      	bcs.n	8001068 <__udivmoddi4+0x2e4>
 8001014:	18ba      	adds	r2, r7, r2
 8001016:	f109 31ff 	add.w	r1, r9, #4294967295
 800101a:	d2c4      	bcs.n	8000fa6 <__udivmoddi4+0x222>
 800101c:	4542      	cmp	r2, r8
 800101e:	d2c2      	bcs.n	8000fa6 <__udivmoddi4+0x222>
 8001020:	f1a9 0102 	sub.w	r1, r9, #2
 8001024:	443a      	add	r2, r7
 8001026:	e7be      	b.n	8000fa6 <__udivmoddi4+0x222>
 8001028:	45f0      	cmp	r8, lr
 800102a:	d29d      	bcs.n	8000f68 <__udivmoddi4+0x1e4>
 800102c:	ebbe 0302 	subs.w	r3, lr, r2
 8001030:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001034:	3801      	subs	r0, #1
 8001036:	46e1      	mov	r9, ip
 8001038:	e796      	b.n	8000f68 <__udivmoddi4+0x1e4>
 800103a:	eba7 0909 	sub.w	r9, r7, r9
 800103e:	4449      	add	r1, r9
 8001040:	f1a8 0c02 	sub.w	ip, r8, #2
 8001044:	fbb1 f9fe 	udiv	r9, r1, lr
 8001048:	fb09 f804 	mul.w	r8, r9, r4
 800104c:	e7db      	b.n	8001006 <__udivmoddi4+0x282>
 800104e:	4673      	mov	r3, lr
 8001050:	e77f      	b.n	8000f52 <__udivmoddi4+0x1ce>
 8001052:	4650      	mov	r0, sl
 8001054:	e766      	b.n	8000f24 <__udivmoddi4+0x1a0>
 8001056:	4608      	mov	r0, r1
 8001058:	e6fd      	b.n	8000e56 <__udivmoddi4+0xd2>
 800105a:	443b      	add	r3, r7
 800105c:	3a02      	subs	r2, #2
 800105e:	e733      	b.n	8000ec8 <__udivmoddi4+0x144>
 8001060:	f1ac 0c02 	sub.w	ip, ip, #2
 8001064:	443b      	add	r3, r7
 8001066:	e71c      	b.n	8000ea2 <__udivmoddi4+0x11e>
 8001068:	4649      	mov	r1, r9
 800106a:	e79c      	b.n	8000fa6 <__udivmoddi4+0x222>
 800106c:	eba1 0109 	sub.w	r1, r1, r9
 8001070:	46c4      	mov	ip, r8
 8001072:	fbb1 f9fe 	udiv	r9, r1, lr
 8001076:	fb09 f804 	mul.w	r8, r9, r4
 800107a:	e7c4      	b.n	8001006 <__udivmoddi4+0x282>

0800107c <__aeabi_idiv0>:
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop

08001080 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001084:	f3bf 8f4f 	dsb	sy
}
 8001088:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800108a:	4b06      	ldr	r3, [pc, #24]	@ (80010a4 <__NVIC_SystemReset+0x24>)
 800108c:	68db      	ldr	r3, [r3, #12]
 800108e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001092:	4904      	ldr	r1, [pc, #16]	@ (80010a4 <__NVIC_SystemReset+0x24>)
 8001094:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <__NVIC_SystemReset+0x28>)
 8001096:	4313      	orrs	r3, r2
 8001098:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800109a:	f3bf 8f4f 	dsb	sy
}
 800109e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <__NVIC_SystemReset+0x20>
 80010a4:	e000ed00 	.word	0xe000ed00
 80010a8:	05fa0004 	.word	0x05fa0004

080010ac <ControlSequenceParserConsume>:
#endif

// --------------------------------------------------------------------------------------------------------------------
cspTYPE ControlSequenceParserConsume( char input, cspState_t* s )
// --------------------------------------------------------------------------------------------------------------------
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	6039      	str	r1, [r7, #0]
 80010b6:	71fb      	strb	r3, [r7, #7]
#define CHECK_FOR_OVERFLOW(x) do { if ( ((x)+1) > s->maxLength ) \
	                          { s->type = ctrlOVERFLOW; s->length = 0; s->state = ctrlpsIDLE_DETECT; \
	                          return csptCONTROL; } } while(0)

	switch (s->state)
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2b04      	cmp	r3, #4
 80010be:	f200 8131 	bhi.w	8001324 <ControlSequenceParserConsume+0x278>
 80010c2:	a201      	add	r2, pc, #4	@ (adr r2, 80010c8 <ControlSequenceParserConsume+0x1c>)
 80010c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c8:	080010dd 	.word	0x080010dd
 80010cc:	08001133 	.word	0x08001133
 80010d0:	08001207 	.word	0x08001207
 80010d4:	08001271 	.word	0x08001271
 80010d8:	080012bb 	.word	0x080012bb
	{
	case ctrlpsIDLE_DETECT:
		// default start condition
		s->buff[0] = input;
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	691b      	ldr	r3, [r3, #16]
 80010e0:	79fa      	ldrb	r2, [r7, #7]
 80010e2:	701a      	strb	r2, [r3, #0]
		s->buff[1] = ctrlC0_NUL;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	691b      	ldr	r3, [r3, #16]
 80010e8:	3301      	adds	r3, #1
 80010ea:	2200      	movs	r2, #0
 80010ec:	701a      	strb	r2, [r3, #0]
		s->ptr = 0;
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	2200      	movs	r2, #0
 80010f2:	605a      	str	r2, [r3, #4]
		s->length = 1;
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	2201      	movs	r2, #1
 80010f8:	609a      	str	r2, [r3, #8]

		// escape code takes more than one byte in total length
		if (input == ctrlC0_ESC)
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	2b1b      	cmp	r3, #27
 80010fe:	d10a      	bne.n	8001116 <ControlSequenceParserConsume+0x6a>
		{
			s->state = ctrlpsSTART_C1;
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	2201      	movs	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]
			s->ptr = 1;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	2201      	movs	r2, #1
 800110a:	605a      	str	r2, [r3, #4]
			s->type = ctrlC0_ESC;
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	221b      	movs	r2, #27
 8001110:	805a      	strh	r2, [r3, #2]
			return csptNONE;
 8001112:	2300      	movs	r3, #0
 8001114:	e107      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
		}

		// single length control code
		else if ( ( /* input >= ctrlC0_NUL &&*/ (unsigned char)input <= (unsigned char)ctrlC0_US ) ||
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2b1f      	cmp	r3, #31
 800111a:	d902      	bls.n	8001122 <ControlSequenceParserConsume+0x76>
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001120:	d105      	bne.n	800112e <ControlSequenceParserConsume+0x82>
				  ( input == ctrlC0_DEL ) )
	    {
			s->type = input;
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	b29a      	uxth	r2, r3
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	805a      	strh	r2, [r3, #2]
			return csptCONTROL;
 800112a:	2302      	movs	r3, #2
 800112c:	e0fb      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
	    }

		// only a character, nothing else
		return csptCHARACTER;
 800112e:	2301      	movs	r3, #1
 8001130:	e0f9      	b.n	8001326 <ControlSequenceParserConsume+0x27a>

	case ctrlpsSTART_C1:

		// now we need to check the type of escape sequence
		s->buff[s->ptr++] = input;
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	691a      	ldr	r2, [r3, #16]
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	1c58      	adds	r0, r3, #1
 800113c:	6839      	ldr	r1, [r7, #0]
 800113e:	6048      	str	r0, [r1, #4]
 8001140:	4413      	add	r3, r2
 8001142:	79fa      	ldrb	r2, [r7, #7]
 8001144:	701a      	strb	r2, [r3, #0]
		CHECK_FOR_OVERFLOW(s->ptr);
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	1c5a      	adds	r2, r3, #1
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	429a      	cmp	r2, r3
 8001152:	d90b      	bls.n	800116c <ControlSequenceParserConsume+0xc0>
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	f241 0201 	movw	r2, #4097	@ 0x1001
 800115a:	805a      	strh	r2, [r3, #2]
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]
 8001168:	2302      	movs	r3, #2
 800116a:	e0dc      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
		if ( input == '[' )
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	2b5b      	cmp	r3, #91	@ 0x5b
 8001170:	d107      	bne.n	8001182 <ControlSequenceParserConsume+0xd6>
		{
			s->type = ctrlC1_CSI;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8001178:	805a      	strh	r2, [r3, #2]
			s->state = ctrlpsHANDLE_CSI;
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	2202      	movs	r2, #2
 800117e:	701a      	strb	r2, [r3, #0]
 8001180:	e03f      	b.n	8001202 <ControlSequenceParserConsume+0x156>
		}
		else if ( input == 'X' )
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	2b58      	cmp	r3, #88	@ 0x58
 8001186:	d107      	bne.n	8001198 <ControlSequenceParserConsume+0xec>
		{
			s->type = ctrlC1_SOS;
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	f240 1203 	movw	r2, #259	@ 0x103
 800118e:	805a      	strh	r2, [r3, #2]
			s->state = ctrlpsHANDLE_ST_1;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	2203      	movs	r2, #3
 8001194:	701a      	strb	r2, [r3, #0]
 8001196:	e034      	b.n	8001202 <ControlSequenceParserConsume+0x156>
		}
		else if ( input == '^' )
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	2b5e      	cmp	r3, #94	@ 0x5e
 800119c:	d107      	bne.n	80011ae <ControlSequenceParserConsume+0x102>
		{
			s->type = ctrlC1_PM;
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011a4:	805a      	strh	r2, [r3, #2]
			s->state = ctrlpsHANDLE_ST_1;
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	2203      	movs	r2, #3
 80011aa:	701a      	strb	r2, [r3, #0]
 80011ac:	e029      	b.n	8001202 <ControlSequenceParserConsume+0x156>
		}
		else if ( input == '_' )
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	2b5f      	cmp	r3, #95	@ 0x5f
 80011b2:	d107      	bne.n	80011c4 <ControlSequenceParserConsume+0x118>
		{
			s->type = ctrlC1_APC;
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	f240 1205 	movw	r2, #261	@ 0x105
 80011ba:	805a      	strh	r2, [r3, #2]
			s->state = ctrlpsHANDLE_ST_1;
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	2203      	movs	r2, #3
 80011c0:	701a      	strb	r2, [r3, #0]
 80011c2:	e01e      	b.n	8001202 <ControlSequenceParserConsume+0x156>
		}
		else if ( input == '\\' )
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	2b5c      	cmp	r3, #92	@ 0x5c
 80011c8:	d107      	bne.n	80011da <ControlSequenceParserConsume+0x12e>
		{
			s->type = ctrlC1_ST;
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	f44f 7283 	mov.w	r2, #262	@ 0x106
 80011d0:	805a      	strh	r2, [r3, #2]
			s->state = ctrlpsHANDLE_ST_1;
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	2203      	movs	r2, #3
 80011d6:	701a      	strb	r2, [r3, #0]
 80011d8:	e013      	b.n	8001202 <ControlSequenceParserConsume+0x156>
		}
		else if ( input == 'P' )
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	2b50      	cmp	r3, #80	@ 0x50
 80011de:	d107      	bne.n	80011f0 <ControlSequenceParserConsume+0x144>
		{
			s->type = ctrlC1_DCS;
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	f240 1201 	movw	r2, #257	@ 0x101
 80011e6:	805a      	strh	r2, [r3, #2]
			s->state = ctrlpsHANDLE_ST_1;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2203      	movs	r2, #3
 80011ec:	701a      	strb	r2, [r3, #0]
 80011ee:	e008      	b.n	8001202 <ControlSequenceParserConsume+0x156>
		}
		else
		{
			s->type = ctrlUNKNOWN;
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011f6:	805a      	strh	r2, [r3, #2]
			s->state = ctrlpsIDLE_DETECT;
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	2200      	movs	r2, #0
 80011fc:	701a      	strb	r2, [r3, #0]
			return csptCONTROL;
 80011fe:	2302      	movs	r3, #2
 8001200:	e091      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
		}
		return csptNONE;
 8001202:	2300      	movs	r3, #0
 8001204:	e08f      	b.n	8001326 <ControlSequenceParserConsume+0x27a>

	// data handling and termination of Control Sequence Introducer
	case ctrlpsHANDLE_CSI:
	{
		s->buff[s->ptr++] = input;
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	691a      	ldr	r2, [r3, #16]
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	1c58      	adds	r0, r3, #1
 8001210:	6839      	ldr	r1, [r7, #0]
 8001212:	6048      	str	r0, [r1, #4]
 8001214:	4413      	add	r3, r2
 8001216:	79fa      	ldrb	r2, [r7, #7]
 8001218:	701a      	strb	r2, [r3, #0]
		CHECK_FOR_OVERFLOW(s->ptr);
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	1c5a      	adds	r2, r3, #1
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	429a      	cmp	r2, r3
 8001226:	d90b      	bls.n	8001240 <ControlSequenceParserConsume+0x194>
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	f241 0201 	movw	r2, #4097	@ 0x1001
 800122e:	805a      	strh	r2, [r3, #2]
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
 800123c:	2302      	movs	r3, #2
 800123e:	e072      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
		if ( input >= 0x40 && input <= 0x7E )
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	2b3f      	cmp	r3, #63	@ 0x3f
 8001244:	d912      	bls.n	800126c <ControlSequenceParserConsume+0x1c0>
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	2b7e      	cmp	r3, #126	@ 0x7e
 800124a:	d80f      	bhi.n	800126c <ControlSequenceParserConsume+0x1c0>
		{
			s->buff[s->ptr] = ctrlC0_NUL;
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	691a      	ldr	r2, [r3, #16]
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	4413      	add	r3, r2
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
			s->length = s->ptr;
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	685a      	ldr	r2, [r3, #4]
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	609a      	str	r2, [r3, #8]
			s->state = ctrlpsIDLE_DETECT;
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	2200      	movs	r2, #0
 8001266:	701a      	strb	r2, [r3, #0]
			return csptCONTROL;
 8001268:	2302      	movs	r3, #2
 800126a:	e05c      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
		}
		return csptNONE;
 800126c:	2300      	movs	r3, #0
 800126e:	e05a      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
	}

	// first part of ST terminator
	case ctrlpsHANDLE_ST_1:
	{
		s->buff[s->ptr++] = input;
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	691a      	ldr	r2, [r3, #16]
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	1c58      	adds	r0, r3, #1
 800127a:	6839      	ldr	r1, [r7, #0]
 800127c:	6048      	str	r0, [r1, #4]
 800127e:	4413      	add	r3, r2
 8001280:	79fa      	ldrb	r2, [r7, #7]
 8001282:	701a      	strb	r2, [r3, #0]
		CHECK_FOR_OVERFLOW(s->ptr);
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	1c5a      	adds	r2, r3, #1
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	429a      	cmp	r2, r3
 8001290:	d90b      	bls.n	80012aa <ControlSequenceParserConsume+0x1fe>
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	f241 0201 	movw	r2, #4097	@ 0x1001
 8001298:	805a      	strh	r2, [r3, #2]
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
 80012a6:	2302      	movs	r3, #2
 80012a8:	e03d      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
		if ( input == '\033' )
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	2b1b      	cmp	r3, #27
 80012ae:	d102      	bne.n	80012b6 <ControlSequenceParserConsume+0x20a>
		{
			s->state = ctrlpsHANDLE_ST_2;
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	2204      	movs	r2, #4
 80012b4:	701a      	strb	r2, [r3, #0]
		}
		return csptNONE;
 80012b6:	2300      	movs	r3, #0
 80012b8:	e035      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
	}
	// second part of ST terminator
	case ctrlpsHANDLE_ST_2:
	{
		s->buff[s->ptr++] = input;
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	691a      	ldr	r2, [r3, #16]
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	1c58      	adds	r0, r3, #1
 80012c4:	6839      	ldr	r1, [r7, #0]
 80012c6:	6048      	str	r0, [r1, #4]
 80012c8:	4413      	add	r3, r2
 80012ca:	79fa      	ldrb	r2, [r7, #7]
 80012cc:	701a      	strb	r2, [r3, #0]
		CHECK_FOR_OVERFLOW(s->ptr);
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	1c5a      	adds	r2, r3, #1
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d90b      	bls.n	80012f4 <ControlSequenceParserConsume+0x248>
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	f241 0201 	movw	r2, #4097	@ 0x1001
 80012e2:	805a      	strh	r2, [r3, #2]
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
 80012f0:	2302      	movs	r3, #2
 80012f2:	e018      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
		if ( input != '\\' )
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	2b5c      	cmp	r3, #92	@ 0x5c
 80012f8:	d004      	beq.n	8001304 <ControlSequenceParserConsume+0x258>
		{
			s->state = ctrlpsHANDLE_ST_1;
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	2203      	movs	r2, #3
 80012fe:	701a      	strb	r2, [r3, #0]
			s->buff[s->ptr] = ctrlC0_NUL;
			s->length = s->ptr;
			s->state = ctrlpsIDLE_DETECT;
			return csptCONTROL;
		}
		return csptNONE;
 8001300:	2300      	movs	r3, #0
 8001302:	e010      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
			s->buff[s->ptr] = ctrlC0_NUL;
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	691a      	ldr	r2, [r3, #16]
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	4413      	add	r3, r2
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]
			s->length = s->ptr;
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	685a      	ldr	r2, [r3, #4]
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	609a      	str	r2, [r3, #8]
			s->state = ctrlpsIDLE_DETECT;
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
			return csptCONTROL;
 8001320:	2302      	movs	r3, #2
 8001322:	e000      	b.n	8001326 <ControlSequenceParserConsume+0x27a>
	}
	default:
		return csptCHARACTER;
 8001324:	2301      	movs	r3, #1
	}
}
 8001326:	4618      	mov	r0, r3
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop

08001334 <ProcessCommand>:

// --------------------------------------------------------------------------------------------------------------------
static int ProcessCommand(char* command, int cmdLen, char** args, int numArgs, cmdState_t* c, int* isAlias, char* inputBuffer, int inbuffsz)
// --------------------------------------------------------------------------------------------------------------------
{
 8001334:	b590      	push	{r4, r7, lr}
 8001336:	b0d9      	sub	sp, #356	@ 0x164
 8001338:	af00      	add	r7, sp, #0
 800133a:	f507 74b0 	add.w	r4, r7, #352	@ 0x160
 800133e:	f5a4 74aa 	sub.w	r4, r4, #340	@ 0x154
 8001342:	6020      	str	r0, [r4, #0]
 8001344:	f507 70b0 	add.w	r0, r7, #352	@ 0x160
 8001348:	f5a0 70ac 	sub.w	r0, r0, #344	@ 0x158
 800134c:	6001      	str	r1, [r0, #0]
 800134e:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 8001352:	f5a1 71ae 	sub.w	r1, r1, #348	@ 0x15c
 8001356:	600a      	str	r2, [r1, #0]
 8001358:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 800135c:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001360:	6013      	str	r3, [r2, #0]
	// here we have to look for a matching entry and therefore we have to search linearly through
	// our linked list of command entries
	xSemaphoreTakeRecursive( c->lockGuard, -1 );
 8001362:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f04f 31ff 	mov.w	r1, #4294967295
 800136c:	4618      	mov	r0, r3
 800136e:	f00a f867 	bl	800b440 <xQueueTakeMutexRecursive>
	cmdEntry_t* pElement = c->commands.lh_first;
 8001372:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
	int found = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
	int result = 0;
 8001382:	2300      	movs	r3, #0
 8001384:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
	while ( pElement != NULL )
 8001388:	e17b      	b.n	8001682 <ProcessCommand+0x34e>
	{
		// if string compare result and determined length match, then this must be the function
		if ( strncmp(command, pElement->content.cmd, cmdLen) == 0 && cmdLen == pElement->content.cmdLen )
 800138a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800138e:	f103 0108 	add.w	r1, r3, #8
 8001392:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001396:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80013a0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80013a4:	6818      	ldr	r0, [r3, #0]
 80013a6:	f00f fb68 	bl	8010a7a <strncmp>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	f040 8162 	bne.w	8001676 <ProcessCommand+0x342>
 80013b2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80013b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b8:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80013bc:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80013c0:	6812      	ldr	r2, [r2, #0]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	f040 8157 	bne.w	8001676 <ProcessCommand+0x342>
		{
			found = 1;
 80013c8:	2301      	movs	r3, #1
 80013ca:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
			if ( pElement->content.isAlias )
 80013ce:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80013d2:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	f000 8139 	beq.w	800164e <ProcessCommand+0x31a>
			{
				*isAlias = 1;
 80013dc:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80013e0:	2201      	movs	r2, #1
 80013e2:	601a      	str	r2, [r3, #0]
				// first we have to copy the arguments behind the command (as long as we have enough space)
				int currentArg = 0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
				int stillCopiedLength = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
				char tempInBuff[CONSOLE_LINE_SIZE + 1];
				char* tempArgs[CONSOLE_MAX_NUM_ARGS];
				memset(tempArgs, 0, sizeof(tempArgs));
 80013f0:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80013f4:	22b0      	movs	r2, #176	@ 0xb0
 80013f6:	2100      	movs	r1, #0
 80013f8:	4618      	mov	r0, r3
 80013fa:	f00f fb29 	bl	8010a50 <memset>
				for (int i = 0; i < numArgs; i++)
 80013fe:	2300      	movs	r3, #0
 8001400:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8001404:	e01d      	b.n	8001442 <ProcessCommand+0x10e>
				{
					tempArgs[i] = args[i] - inputBuffer + tempInBuff;
 8001406:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8001410:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001414:	6812      	ldr	r2, [r2, #0]
 8001416:	4413      	add	r3, r2
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	461a      	mov	r2, r3
 8001422:	f107 0314 	add.w	r3, r7, #20
 8001426:	441a      	add	r2, r3
 8001428:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001432:	443b      	add	r3, r7
 8001434:	f843 2cd0 	str.w	r2, [r3, #-208]
				for (int i = 0; i < numArgs; i++)
 8001438:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800143c:	3301      	adds	r3, #1
 800143e:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8001442:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001446:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800144a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	429a      	cmp	r2, r3
 8001452:	dbd8      	blt.n	8001406 <ProcessCommand+0xd2>
				}
				memcpy(tempInBuff, inputBuffer, inbuffsz);
 8001454:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	f8d7 1178 	ldr.w	r1, [r7, #376]	@ 0x178
 8001460:	4618      	mov	r0, r3
 8001462:	f00f fc5b 	bl	8010d1c <memcpy>
				while (numArgs > 0)
 8001466:	e0b2      	b.n	80015ce <ProcessCommand+0x29a>
				{
					// all args are NULL-terminated so we can safely use strlen
					int argCopyLen = strlen(tempArgs[currentArg]);
 8001468:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001472:	443b      	add	r3, r7
 8001474:	f853 3cd0 	ldr.w	r3, [r3, #-208]
 8001478:	4618      	mov	r0, r3
 800147a:	f7fe ff29 	bl	80002d0 <strlen>
 800147e:	4603      	mov	r3, r0
 8001480:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
					int additionalTermination = 0;
 8001484:	2300      	movs	r3, #0
 8001486:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
					if (*(tempArgs[currentArg] - 1) == '"' || tempArgs[currentArg] == NULL)
 800148a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001494:	443b      	add	r3, r7
 8001496:	f853 3cd0 	ldr.w	r3, [r3, #-208]
 800149a:	3b01      	subs	r3, #1
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b22      	cmp	r3, #34	@ 0x22
 80014a0:	d009      	beq.n	80014b6 <ProcessCommand+0x182>
 80014a2:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80014ac:	443b      	add	r3, r7
 80014ae:	f853 3cd0 	ldr.w	r3, [r3, #-208]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d102      	bne.n	80014bc <ProcessCommand+0x188>
					{
						additionalTermination = 1;
 80014b6:	2301      	movs	r3, #1
 80014b8:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
					}
					if ((argCopyLen + pElement->content.helpLen + stillCopiedLength + 1) > inbuffsz)
 80014bc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80014c0:	f8d3 2254 	ldr.w	r2, [r3, #596]	@ 0x254
 80014c4:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80014c8:	441a      	add	r2, r3
 80014ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80014ce:	4413      	add	r3, r2
 80014d0:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80014d4:	429a      	cmp	r2, r3
 80014d6:	dc0d      	bgt.n	80014f4 <ProcessCommand+0x1c0>
					{
						printf("\033[31mAlias Argument Substitution Overflow\033[0m");
 80014d8:	487b      	ldr	r0, [pc, #492]	@ (80016c8 <ProcessCommand+0x394>)
 80014da:	f00f f863 	bl	80105a4 <iprintf>
						result = -1;
 80014de:	f04f 33ff 	mov.w	r3, #4294967295
 80014e2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
						*isAlias = 0;
 80014e6:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
						return result;
 80014ee:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80014f2:	e0e4      	b.n	80016be <ProcessCommand+0x38a>
					}
					if (additionalTermination)
 80014f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d011      	beq.n	8001520 <ProcessCommand+0x1ec>
					{
						inputBuffer[pElement->content.helpLen + stillCopiedLength + 1] = '"';
 80014fc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001500:	f8d3 2254 	ldr.w	r2, [r3, #596]	@ 0x254
 8001504:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001508:	4413      	add	r3, r2
 800150a:	3301      	adds	r3, #1
 800150c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001510:	4413      	add	r3, r2
 8001512:	2222      	movs	r2, #34	@ 0x22
 8001514:	701a      	strb	r2, [r3, #0]
						stillCopiedLength += 1;
 8001516:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800151a:	3301      	adds	r3, #1
 800151c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
					}
					memcpy(&inputBuffer[pElement->content.helpLen + stillCopiedLength + 1], tempArgs[currentArg], argCopyLen);
 8001520:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001524:	f8d3 2254 	ldr.w	r2, [r3, #596]	@ 0x254
 8001528:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800152c:	4413      	add	r3, r2
 800152e:	3301      	adds	r3, #1
 8001530:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001534:	18d0      	adds	r0, r2, r3
 8001536:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001540:	443b      	add	r3, r7
 8001542:	f853 3cd0 	ldr.w	r3, [r3, #-208]
 8001546:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800154a:	4619      	mov	r1, r3
 800154c:	f00f fbe6 	bl	8010d1c <memcpy>
					stillCopiedLength += argCopyLen;
 8001550:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001554:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001558:	4413      	add	r3, r2
 800155a:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
					if (additionalTermination)
 800155e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001562:	2b00      	cmp	r3, #0
 8001564:	d011      	beq.n	800158a <ProcessCommand+0x256>
					{
						inputBuffer[pElement->content.helpLen + stillCopiedLength + 1] = '"';
 8001566:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800156a:	f8d3 2254 	ldr.w	r2, [r3, #596]	@ 0x254
 800156e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001572:	4413      	add	r3, r2
 8001574:	3301      	adds	r3, #1
 8001576:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800157a:	4413      	add	r3, r2
 800157c:	2222      	movs	r2, #34	@ 0x22
 800157e:	701a      	strb	r2, [r3, #0]
						stillCopiedLength += 1;
 8001580:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001584:	3301      	adds	r3, #1
 8001586:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
					}
					inputBuffer[pElement->content.helpLen + stillCopiedLength + 1] = ' ';
 800158a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800158e:	f8d3 2254 	ldr.w	r2, [r3, #596]	@ 0x254
 8001592:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001596:	4413      	add	r3, r2
 8001598:	3301      	adds	r3, #1
 800159a:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800159e:	4413      	add	r3, r2
 80015a0:	2220      	movs	r2, #32
 80015a2:	701a      	strb	r2, [r3, #0]
					stillCopiedLength += 1;
 80015a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80015a8:	3301      	adds	r3, #1
 80015aa:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
					numArgs -= 1;
 80015ae:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80015b2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80015b6:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80015ba:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80015be:	6812      	ldr	r2, [r2, #0]
 80015c0:	3a01      	subs	r2, #1
 80015c2:	601a      	str	r2, [r3, #0]
					currentArg += 1;
 80015c4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80015c8:	3301      	adds	r3, #1
 80015ca:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
				while (numArgs > 0)
 80015ce:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80015d2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	f73f af45 	bgt.w	8001468 <ProcessCommand+0x134>
				}

				memcpy(inputBuffer, pElement->content.help, pElement->content.helpLen);
 80015de:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80015e2:	f103 0150 	add.w	r1, r3, #80	@ 0x50
 80015e6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80015ea:	f8d3 3254 	ldr.w	r3, [r3, #596]	@ 0x254
 80015ee:	461a      	mov	r2, r3
 80015f0:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 80015f4:	f00f fb92 	bl	8010d1c <memcpy>
				memset(&inputBuffer[pElement->content.helpLen+ stillCopiedLength], 0, inbuffsz-(pElement->content.helpLen+stillCopiedLength));
 80015f8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80015fc:	f8d3 2254 	ldr.w	r2, [r3, #596]	@ 0x254
 8001600:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001604:	4413      	add	r3, r2
 8001606:	461a      	mov	r2, r3
 8001608:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800160c:	1898      	adds	r0, r3, r2
 800160e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001612:	f8d3 2254 	ldr.w	r2, [r3, #596]	@ 0x254
 8001616:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800161a:	4413      	add	r3, r2
 800161c:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	461a      	mov	r2, r3
 8001624:	2100      	movs	r1, #0
 8001626:	f00f fa13 	bl	8010a50 <memset>
				if (currentArg != 0) inputBuffer[pElement->content.helpLen] = ' ';
 800162a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800162e:	2b00      	cmp	r3, #0
 8001630:	d009      	beq.n	8001646 <ProcessCommand+0x312>
 8001632:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001636:	f8d3 3254 	ldr.w	r3, [r3, #596]	@ 0x254
 800163a:	461a      	mov	r2, r3
 800163c:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001640:	4413      	add	r3, r2
 8001642:	2220      	movs	r2, #32
 8001644:	701a      	strb	r2, [r3, #0]
				result = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
			}
			else
			{
				result = pElement->content.func(numArgs, args, pElement->content.ctx);
			}
			break;
 800164c:	e01e      	b.n	800168c <ProcessCommand+0x358>
				result = pElement->content.func(numArgs, args, pElement->content.ctx);
 800164e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001658:	6852      	ldr	r2, [r2, #4]
 800165a:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 800165e:	f5a1 71ae 	sub.w	r1, r1, #348	@ 0x15c
 8001662:	f507 70b0 	add.w	r0, r7, #352	@ 0x160
 8001666:	f5a0 70b0 	sub.w	r0, r0, #352	@ 0x160
 800166a:	6809      	ldr	r1, [r1, #0]
 800166c:	6800      	ldr	r0, [r0, #0]
 800166e:	4798      	blx	r3
 8001670:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154
			break;
 8001674:	e00a      	b.n	800168c <ProcessCommand+0x358>
		}

		pElement = pElement->navigate.le_next;
 8001676:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800167a:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 800167e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
	while ( pElement != NULL )
 8001682:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001686:	2b00      	cmp	r3, #0
 8001688:	f47f ae7f 	bne.w	800138a <ProcessCommand+0x56>
	}

	xSemaphoreGiveRecursive( c->lockGuard );
 800168c:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4618      	mov	r0, r3
 8001694:	f009 fe98 	bl	800b3c8 <xQueueGiveMutexRecursive>
	if ( found == 0 )
 8001698:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800169c:	2b00      	cmp	r3, #0
 800169e:	d10c      	bne.n	80016ba <ProcessCommand+0x386>
	{
		printf("\033[31mInvalid command\033[0m");
 80016a0:	480a      	ldr	r0, [pc, #40]	@ (80016cc <ProcessCommand+0x398>)
 80016a2:	f00e ff7f 	bl	80105a4 <iprintf>
		fflush(stdout);
 80016a6:	4b0a      	ldr	r3, [pc, #40]	@ (80016d0 <ProcessCommand+0x39c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f00e fe37 	bl	8010320 <fflush>
		result = -1;
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
	}
	return result;
 80016ba:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
}
 80016be:	4618      	mov	r0, r3
 80016c0:	f507 77b2 	add.w	r7, r7, #356	@ 0x164
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd90      	pop	{r4, r7, pc}
 80016c8:	08013488 	.word	0x08013488
 80016cc:	080134b8 	.word	0x080134b8
 80016d0:	200001c0 	.word	0x200001c0

080016d4 <TransformAndProcessTheCommand>:

// --------------------------------------------------------------------------------------------------------------------
static int TransformAndProcessTheCommand(char* lineBuff, int line_size, cmdState_t* cState)
// --------------------------------------------------------------------------------------------------------------------
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b0be      	sub	sp, #248	@ 0xf8
 80016d8:	af04      	add	r7, sp, #16
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	607a      	str	r2, [r7, #4]
	int numArgs;
	int isAlias;

	char* args[CONSOLE_MAX_NUM_ARGS];
	char* command;
	char* strtokNewIndex = NULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

restart:
	startIdx = 0;
 80016e6:	2300      	movs	r3, #0
 80016e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	endIdx = CONSOLE_LINE_SIZE - 1;
 80016ec:	2377      	movs	r3, #119	@ 0x77
 80016ee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
	numArgs = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
	isAlias = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	command = NULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

	memset(args, 0, sizeof(args));
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	22b0      	movs	r2, #176	@ 0xb0
 800170a:	2100      	movs	r1, #0
 800170c:	4618      	mov	r0, r3
 800170e:	f00f f99f 	bl	8010a50 <memset>

	if ( lineBuff[startIdx] == '\0' ) return 0;
 8001712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	4413      	add	r3, r2
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d10d      	bne.n	800173c <TransformAndProcessTheCommand+0x68>
 8001720:	2300      	movs	r3, #0
 8001722:	e118      	b.n	8001956 <TransformAndProcessTheCommand+0x282>

	while(startIdx < line_size)
	{
		if ( lineBuff[startIdx] != ' ' ) break;
 8001724:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001728:	68fa      	ldr	r2, [r7, #12]
 800172a:	4413      	add	r3, r2
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	2b20      	cmp	r3, #32
 8001730:	d10a      	bne.n	8001748 <TransformAndProcessTheCommand+0x74>
		startIdx += 1;
 8001732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001736:	3301      	adds	r3, #1
 8001738:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	while(startIdx < line_size)
 800173c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	429a      	cmp	r2, r3
 8001744:	dbee      	blt.n	8001724 <TransformAndProcessTheCommand+0x50>
 8001746:	e014      	b.n	8001772 <TransformAndProcessTheCommand+0x9e>
		if ( lineBuff[startIdx] != ' ' ) break;
 8001748:	bf00      	nop
	}

	while(endIdx > 0)
 800174a:	e012      	b.n	8001772 <TransformAndProcessTheCommand+0x9e>
	{
		if ( lineBuff[endIdx] != '\0' && lineBuff[endIdx] != ' ' ) break;
 800174c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001750:	68fa      	ldr	r2, [r7, #12]
 8001752:	4413      	add	r3, r2
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d006      	beq.n	8001768 <TransformAndProcessTheCommand+0x94>
 800175a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800175e:	68fa      	ldr	r2, [r7, #12]
 8001760:	4413      	add	r3, r2
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b20      	cmp	r3, #32
 8001766:	d109      	bne.n	800177c <TransformAndProcessTheCommand+0xa8>
		endIdx -= 1;
 8001768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800176c:	3b01      	subs	r3, #1
 800176e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
	while(endIdx > 0)
 8001772:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001776:	2b00      	cmp	r3, #0
 8001778:	dce8      	bgt.n	800174c <TransformAndProcessTheCommand+0x78>
 800177a:	e000      	b.n	800177e <TransformAndProcessTheCommand+0xaa>
		if ( lineBuff[endIdx] != '\0' && lineBuff[endIdx] != ' ' ) break;
 800177c:	bf00      	nop
	}

	if ( startIdx <= endIdx )
 800177e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001782:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001786:	429a      	cmp	r2, r3
 8001788:	f300 80e4 	bgt.w	8001954 <TransformAndProcessTheCommand+0x280>
	{
		// strtok is safe because we have a nulled safety margin behind the string
		command = strtok(&lineBuff[startIdx], " ");
 800178c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001790:	68fa      	ldr	r2, [r7, #12]
 8001792:	4413      	add	r3, r2
 8001794:	4972      	ldr	r1, [pc, #456]	@ (8001960 <TransformAndProcessTheCommand+0x28c>)
 8001796:	4618      	mov	r0, r3
 8001798:	f00f f98e 	bl	8010ab8 <strtok>
 800179c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0

		// some sanity checks before tokenizing
		if ( command == NULL ) return 0;
 80017a0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d101      	bne.n	80017ac <TransformAndProcessTheCommand+0xd8>
 80017a8:	2300      	movs	r3, #0
 80017aa:	e0d4      	b.n	8001956 <TransformAndProcessTheCommand+0x282>
		if ((int)strnlen(command, line_size) == 0 ) return 0;
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	4619      	mov	r1, r3
 80017b0:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 80017b4:	f00f f973 	bl	8010a9e <strnlen>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <TransformAndProcessTheCommand+0xee>
 80017be:	2300      	movs	r3, #0
 80017c0:	e0c9      	b.n	8001956 <TransformAndProcessTheCommand+0x282>

		int cmdLength = (int)strnlen(command, line_size);
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	4619      	mov	r1, r3
 80017c6:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 80017ca:	f00f f968 	bl	8010a9e <strnlen>
 80017ce:	4603      	mov	r3, r0
 80017d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

		// now get the arguments
		while((args[numArgs] = strtok(strtokNewIndex, " ")) != NULL && numArgs < CONSOLE_MAX_NUM_ARGS)
 80017d4:	e086      	b.n	80018e4 <TransformAndProcessTheCommand+0x210>
		{
			strtokNewIndex = NULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
			if (args[numArgs][0] == '"')
 80017dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	33e8      	adds	r3, #232	@ 0xe8
 80017e4:	443b      	add	r3, r7
 80017e6:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b22      	cmp	r3, #34	@ 0x22
 80017ee:	d174      	bne.n	80018da <TransformAndProcessTheCommand+0x206>
			{
				// move the argument to remove the quotes
				args[numArgs] += 1;
 80017f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	33e8      	adds	r3, #232	@ 0xe8
 80017f8:	443b      	add	r3, r7
 80017fa:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 80017fe:	1c5a      	adds	r2, r3, #1
 8001800:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	33e8      	adds	r3, #232	@ 0xe8
 8001808:	443b      	add	r3, r7
 800180a:	f843 2cd8 	str.w	r2, [r3, #-216]
				if (args[numArgs][0] == '"') {
 800180e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	33e8      	adds	r3, #232	@ 0xe8
 8001816:	443b      	add	r3, r7
 8001818:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b22      	cmp	r3, #34	@ 0x22
 8001820:	d113      	bne.n	800184a <TransformAndProcessTheCommand+0x176>
					args[numArgs][0] = '\0';
 8001822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	33e8      	adds	r3, #232	@ 0xe8
 800182a:	443b      	add	r3, r7
 800182c:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8001830:	2200      	movs	r2, #0
 8001832:	701a      	strb	r2, [r3, #0]
					// we have to add a plus 2 because there is the '"' char and '\0' from strtok as second
					// char. So we need to add 2 chars to get to the next valid char or the end of the string
					strtokNewIndex = &args[numArgs][2];
 8001834:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	33e8      	adds	r3, #232	@ 0xe8
 800183c:	443b      	add	r3, r7
 800183e:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8001842:	3302      	adds	r3, #2
 8001844:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001848:	e047      	b.n	80018da <TransformAndProcessTheCommand+0x206>
				}
				else
				{
					// now look for the end of the argument and set new strtok index to this
					// string part
					int firstLen = strlen(args[numArgs]);
 800184a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	33e8      	adds	r3, #232	@ 0xe8
 8001852:	443b      	add	r3, r7
 8001854:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8001858:	4618      	mov	r0, r3
 800185a:	f7fe fd39 	bl	80002d0 <strlen>
 800185e:	4603      	mov	r3, r0
 8001860:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
					args[numArgs][firstLen] = ' ';
 8001864:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	33e8      	adds	r3, #232	@ 0xe8
 800186c:	443b      	add	r3, r7
 800186e:	f853 2cd8 	ldr.w	r2, [r3, #-216]
 8001872:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001876:	4413      	add	r3, r2
 8001878:	2220      	movs	r2, #32
 800187a:	701a      	strb	r2, [r3, #0]
					char* endChar = &args[numArgs][firstLen-1];
 800187c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	33e8      	adds	r3, #232	@ 0xe8
 8001884:	443b      	add	r3, r7
 8001886:	f853 2cd8 	ldr.w	r2, [r3, #-216]
 800188a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800188e:	3b01      	subs	r3, #1
 8001890:	4413      	add	r3, r2
 8001892:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
					// while loop is safe because we have a nulled safety margin behind the string
					while (*endChar != '\0' && *endChar != '"') endChar += 1;
 8001896:	e004      	b.n	80018a2 <TransformAndProcessTheCommand+0x1ce>
 8001898:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800189c:	3301      	adds	r3, #1
 800189e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80018a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d004      	beq.n	80018b6 <TransformAndProcessTheCommand+0x1e2>
 80018ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b22      	cmp	r3, #34	@ 0x22
 80018b4:	d1f0      	bne.n	8001898 <TransformAndProcessTheCommand+0x1c4>
					if (*endChar == '"') {
 80018b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b22      	cmp	r3, #34	@ 0x22
 80018be:	d108      	bne.n	80018d2 <TransformAndProcessTheCommand+0x1fe>
						*endChar = '\0'; endChar += 1;
 80018c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80018c4:	2200      	movs	r2, #0
 80018c6:	701a      	strb	r2, [r3, #0]
 80018c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80018cc:	3301      	adds	r3, #1
 80018ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
					}
					strtokNewIndex = endChar;
 80018d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80018d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
				}
			}
			numArgs+=1;
 80018da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80018de:	3301      	adds	r3, #1
 80018e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
		while((args[numArgs] = strtok(strtokNewIndex, " ")) != NULL && numArgs < CONSOLE_MAX_NUM_ARGS)
 80018e4:	491e      	ldr	r1, [pc, #120]	@ (8001960 <TransformAndProcessTheCommand+0x28c>)
 80018e6:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 80018ea:	f00f f8e5 	bl	8010ab8 <strtok>
 80018ee:	4602      	mov	r2, r0
 80018f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	33e8      	adds	r3, #232	@ 0xe8
 80018f8:	443b      	add	r3, r7
 80018fa:	f843 2cd8 	str.w	r2, [r3, #-216]
 80018fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	33e8      	adds	r3, #232	@ 0xe8
 8001906:	443b      	add	r3, r7
 8001908:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d004      	beq.n	800191a <TransformAndProcessTheCommand+0x246>
 8001910:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001914:	2b2b      	cmp	r3, #43	@ 0x2b
 8001916:	f77f af5e 	ble.w	80017d6 <TransformAndProcessTheCommand+0x102>
		}

		// now call the command
		int retVal = ProcessCommand(command, cmdLength, args, numArgs, cState, &isAlias, lineBuff, line_size);
 800191a:	f107 0210 	add.w	r2, r7, #16
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	9303      	str	r3, [sp, #12]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	9302      	str	r3, [sp, #8]
 8001926:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800192a:	9301      	str	r3, [sp, #4]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001934:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 8001938:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 800193c:	f7ff fcfa 	bl	8001334 <ProcessCommand>
 8001940:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
		if ( isAlias )
 8001944:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d000      	beq.n	800194e <TransformAndProcessTheCommand+0x27a>
		{
			// in case it is an alias, the line buffer has been overwritten with the alias and so we have to do
			// this round again
			goto restart;
 800194c:	e6cb      	b.n	80016e6 <TransformAndProcessTheCommand+0x12>
		}
		return retVal;
 800194e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001952:	e000      	b.n	8001956 <TransformAndProcessTheCommand+0x282>
	}

	return 0;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	37e8      	adds	r7, #232	@ 0xe8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	080134d4 	.word	0x080134d4

08001964 <PrintConsoleControl>:

// --------------------------------------------------------------------------------------------------------------------
static void PrintConsoleControl( cspState_t* s )
// --------------------------------------------------------------------------------------------------------------------
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
	if ( s->length >= 3 && s->type == ctrlC1_CSI )
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	2b02      	cmp	r3, #2
 8001972:	d91d      	bls.n	80019b0 <PrintConsoleControl+0x4c>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	885b      	ldrh	r3, [r3, #2]
 8001978:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 800197c:	d118      	bne.n	80019b0 <PrintConsoleControl+0x4c>
	{
		for ( unsigned int i = 0; i < s->length; i ++ )
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	e00a      	b.n	800199a <PrintConsoleControl+0x36>
		{
			putchar(s->buff[i]);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	691a      	ldr	r2, [r3, #16]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	4413      	add	r3, r2
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f00e fe1a 	bl	80105c8 <putchar>
		for ( unsigned int i = 0; i < s->length; i ++ )
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	3301      	adds	r3, #1
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d3ef      	bcc.n	8001984 <PrintConsoleControl+0x20>
		}
		fflush(stdout);
 80019a4:	4b04      	ldr	r3, [pc, #16]	@ (80019b8 <PrintConsoleControl+0x54>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f00e fcb8 	bl	8010320 <fflush>
	}
}
 80019b0:	bf00      	nop
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	200001c0 	.word	0x200001c0

080019bc <ConsoleIsArrowLeft>:

// --------------------------------------------------------------------------------------------------------------------
static int ConsoleIsArrowLeft( cspState_t* s )
// --------------------------------------------------------------------------------------------------------------------
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
	return ( s->length >= 3 && s->type == ctrlC1_CSI && s->buff[2] == 68);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d90c      	bls.n	80019e6 <ConsoleIsArrowLeft+0x2a>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	885b      	ldrh	r3, [r3, #2]
 80019d0:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80019d4:	d107      	bne.n	80019e6 <ConsoleIsArrowLeft+0x2a>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	3302      	adds	r3, #2
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b44      	cmp	r3, #68	@ 0x44
 80019e0:	d101      	bne.n	80019e6 <ConsoleIsArrowLeft+0x2a>
 80019e2:	2301      	movs	r3, #1
 80019e4:	e000      	b.n	80019e8 <ConsoleIsArrowLeft+0x2c>
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <ConsoleIsArrowRight>:

// --------------------------------------------------------------------------------------------------------------------
static int ConsoleIsArrowRight( cspState_t* s )
// --------------------------------------------------------------------------------------------------------------------
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
	return ( s->length >= 3 && s->type == ctrlC1_CSI && s->buff[2] == 67);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d90c      	bls.n	8001a1e <ConsoleIsArrowRight+0x2a>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	885b      	ldrh	r3, [r3, #2]
 8001a08:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001a0c:	d107      	bne.n	8001a1e <ConsoleIsArrowRight+0x2a>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	691b      	ldr	r3, [r3, #16]
 8001a12:	3302      	adds	r3, #2
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b43      	cmp	r3, #67	@ 0x43
 8001a18:	d101      	bne.n	8001a1e <ConsoleIsArrowRight+0x2a>
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e000      	b.n	8001a20 <ConsoleIsArrowRight+0x2c>
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <ConsoleIsArrowUp>:

// --------------------------------------------------------------------------------------------------------------------
static int ConsoleIsArrowUp( cspState_t* s )
// --------------------------------------------------------------------------------------------------------------------
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	return ( s->length >= 3 && s->type == ctrlC1_CSI && s->buff[2] == 65);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d90c      	bls.n	8001a56 <ConsoleIsArrowUp+0x2a>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	885b      	ldrh	r3, [r3, #2]
 8001a40:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001a44:	d107      	bne.n	8001a56 <ConsoleIsArrowUp+0x2a>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	3302      	adds	r3, #2
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b41      	cmp	r3, #65	@ 0x41
 8001a50:	d101      	bne.n	8001a56 <ConsoleIsArrowUp+0x2a>
 8001a52:	2301      	movs	r3, #1
 8001a54:	e000      	b.n	8001a58 <ConsoleIsArrowUp+0x2c>
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <ConsoleIsArrowDown>:

// --------------------------------------------------------------------------------------------------------------------
static int ConsoleIsArrowDown( cspState_t* s )
// --------------------------------------------------------------------------------------------------------------------
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
	return ( s->length >= 3 && s->type == ctrlC1_CSI && s->buff[2] == 66);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d90c      	bls.n	8001a8e <ConsoleIsArrowDown+0x2a>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	885b      	ldrh	r3, [r3, #2]
 8001a78:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001a7c:	d107      	bne.n	8001a8e <ConsoleIsArrowDown+0x2a>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	691b      	ldr	r3, [r3, #16]
 8001a82:	3302      	adds	r3, #2
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b42      	cmp	r3, #66	@ 0x42
 8001a88:	d101      	bne.n	8001a8e <ConsoleIsArrowDown+0x2a>
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e000      	b.n	8001a90 <ConsoleIsArrowDown+0x2c>
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <ConsoleIsEntf>:

// --------------------------------------------------------------------------------------------------------------------
static int ConsoleIsEntf( cspState_t* s )
// --------------------------------------------------------------------------------------------------------------------
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
	return ( s->length >= 4 && s->type == ctrlC1_CSI && s->buff[2] == 51 && s->buff[3] == 126);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	2b03      	cmp	r3, #3
 8001aaa:	d912      	bls.n	8001ad2 <ConsoleIsEntf+0x36>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	885b      	ldrh	r3, [r3, #2]
 8001ab0:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001ab4:	d10d      	bne.n	8001ad2 <ConsoleIsEntf+0x36>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	691b      	ldr	r3, [r3, #16]
 8001aba:	3302      	adds	r3, #2
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	2b33      	cmp	r3, #51	@ 0x33
 8001ac0:	d107      	bne.n	8001ad2 <ConsoleIsEntf+0x36>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	3303      	adds	r3, #3
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	2b7e      	cmp	r3, #126	@ 0x7e
 8001acc:	d101      	bne.n	8001ad2 <ConsoleIsEntf+0x36>
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e000      	b.n	8001ad4 <ConsoleIsEntf+0x38>
 8001ad2:	2300      	movs	r3, #0
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <PrintConsoleArrowLeft>:

// --------------------------------------------------------------------------------------------------------------------
static void PrintConsoleArrowLeft( void )
// --------------------------------------------------------------------------------------------------------------------
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	putchar('\033');
 8001ae4:	201b      	movs	r0, #27
 8001ae6:	f00e fd6f 	bl	80105c8 <putchar>
	putchar('[');
 8001aea:	205b      	movs	r0, #91	@ 0x5b
 8001aec:	f00e fd6c 	bl	80105c8 <putchar>
	putchar(68);
 8001af0:	2044      	movs	r0, #68	@ 0x44
 8001af2:	f00e fd69 	bl	80105c8 <putchar>
	fflush(stdout);
 8001af6:	4b04      	ldr	r3, [pc, #16]	@ (8001b08 <PrintConsoleArrowLeft+0x28>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f00e fc0f 	bl	8010320 <fflush>
}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	200001c0 	.word	0x200001c0

08001b0c <CONSOLE_RedirectStreams>:

// --------------------------------------------------------------------------------------------------------------------
int CONSOLE_RedirectStreams( ConsoleHandle_t h, ConsoleReadStream_t rdFunc, ConsoleWriteStream_t wrFunc,
		void* rdContext, void* wrContext )
// --------------------------------------------------------------------------------------------------------------------
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08a      	sub	sp, #40	@ 0x28
 8001b10:	af02      	add	r7, sp, #8
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	60b9      	str	r1, [r7, #8]
 8001b16:	607a      	str	r2, [r7, #4]
 8001b18:	603b      	str	r3, [r7, #0]
#ifndef __NEWLIB__ // so far only newlib is supported
	return -2;
#else
	// we can only exec the real stream redirection when we are the console thread itself and the scheduler is running,
	// otherwise we have to set the request to pending state
	if ( ( taskSCHEDULER_RUNNING == xTaskGetSchedulerState() ) && ( xTaskGetCurrentTaskHandle() == h->tHandle ) )
 8001b1a:	f00b fc55 	bl	800d3c8 <xTaskGetSchedulerState>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d165      	bne.n	8001bf0 <CONSOLE_RedirectStreams+0xe4>
 8001b24:	f00b fc40 	bl	800d3a8 <xTaskGetCurrentTaskHandle>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	69db      	ldr	r3, [r3, #28]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d15e      	bne.n	8001bf0 <CONSOLE_RedirectStreams+0xe4>
	{
		FILE* rdToClean = NULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	61fb      	str	r3, [r7, #28]
		if ( _impure_ptr->_stdin != &__sf[0])
 8001b36:	4b3c      	ldr	r3, [pc, #240]	@ (8001c28 <CONSOLE_RedirectStreams+0x11c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	4a3b      	ldr	r2, [pc, #236]	@ (8001c2c <CONSOLE_RedirectStreams+0x120>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d003      	beq.n	8001b4a <CONSOLE_RedirectStreams+0x3e>
		{
			rdToClean = _impure_ptr->_stdin;
 8001b42:	4b39      	ldr	r3, [pc, #228]	@ (8001c28 <CONSOLE_RedirectStreams+0x11c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	61fb      	str	r3, [r7, #28]
		}

		FILE* wrToClean = NULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61bb      	str	r3, [r7, #24]
		if ( _impure_ptr->_stdout != &__sf[1])
 8001b4e:	4b36      	ldr	r3, [pc, #216]	@ (8001c28 <CONSOLE_RedirectStreams+0x11c>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	4a36      	ldr	r2, [pc, #216]	@ (8001c30 <CONSOLE_RedirectStreams+0x124>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d003      	beq.n	8001b62 <CONSOLE_RedirectStreams+0x56>
		{
			wrToClean = _impure_ptr->_stdout;
 8001b5a:	4b33      	ldr	r3, [pc, #204]	@ (8001c28 <CONSOLE_RedirectStreams+0x11c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	61bb      	str	r3, [r7, #24]
		}

		FILE* myStdOut = &__sf[1];
 8001b62:	4b33      	ldr	r3, [pc, #204]	@ (8001c30 <CONSOLE_RedirectStreams+0x124>)
 8001b64:	617b      	str	r3, [r7, #20]
		if ( wrFunc != NULL )
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d00e      	beq.n	8001b8a <CONSOLE_RedirectStreams+0x7e>
		{
			myStdOut = fwopen(wrContext, wrFunc);
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	2300      	movs	r3, #0
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	2100      	movs	r1, #0
 8001b76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001b78:	f00e ff5a 	bl	8010a30 <funopen>
 8001b7c:	6178      	str	r0, [r7, #20]
			if ( myStdOut == NULL ) return -1;
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d102      	bne.n	8001b8a <CONSOLE_RedirectStreams+0x7e>
 8001b84:	f04f 33ff 	mov.w	r3, #4294967295
 8001b88:	e049      	b.n	8001c1e <CONSOLE_RedirectStreams+0x112>
		}

		FILE* myStdIn = &__sf[0];
 8001b8a:	4b28      	ldr	r3, [pc, #160]	@ (8001c2c <CONSOLE_RedirectStreams+0x120>)
 8001b8c:	613b      	str	r3, [r7, #16]
		if ( rdFunc != NULL )
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d018      	beq.n	8001bc6 <CONSOLE_RedirectStreams+0xba>
		{
			myStdIn = fropen(rdContext, rdFunc);
 8001b94:	2300      	movs	r3, #0
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	2300      	movs	r3, #0
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	68b9      	ldr	r1, [r7, #8]
 8001b9e:	6838      	ldr	r0, [r7, #0]
 8001ba0:	f00e ff46 	bl	8010a30 <funopen>
 8001ba4:	6138      	str	r0, [r7, #16]
			if ( myStdIn == NULL )
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d10c      	bne.n	8001bc6 <CONSOLE_RedirectStreams+0xba>
			{
				if ( myStdOut != NULL && myStdOut != &__sf[1]) fclose(myStdOut);
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d006      	beq.n	8001bc0 <CONSOLE_RedirectStreams+0xb4>
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	4a1e      	ldr	r2, [pc, #120]	@ (8001c30 <CONSOLE_RedirectStreams+0x124>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d002      	beq.n	8001bc0 <CONSOLE_RedirectStreams+0xb4>
 8001bba:	6978      	ldr	r0, [r7, #20]
 8001bbc:	f00e fafc 	bl	80101b8 <fclose>
				return -1;
 8001bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc4:	e02b      	b.n	8001c1e <CONSOLE_RedirectStreams+0x112>
			}
		}

		_impure_ptr->_stdin  = myStdIn;
 8001bc6:	4b18      	ldr	r3, [pc, #96]	@ (8001c28 <CONSOLE_RedirectStreams+0x11c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	605a      	str	r2, [r3, #4]
		_impure_ptr->_stdout = myStdOut;
 8001bce:	4b16      	ldr	r3, [pc, #88]	@ (8001c28 <CONSOLE_RedirectStreams+0x11c>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	697a      	ldr	r2, [r7, #20]
 8001bd4:	609a      	str	r2, [r3, #8]

		if (wrToClean != NULL) fclose(wrToClean);
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d002      	beq.n	8001be2 <CONSOLE_RedirectStreams+0xd6>
 8001bdc:	69b8      	ldr	r0, [r7, #24]
 8001bde:	f00e faeb 	bl	80101b8 <fclose>
		if (rdToClean != NULL) fclose(rdToClean);
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d018      	beq.n	8001c1a <CONSOLE_RedirectStreams+0x10e>
 8001be8:	69f8      	ldr	r0, [r7, #28]
 8001bea:	f00e fae5 	bl	80101b8 <fclose>
	{
 8001bee:	e014      	b.n	8001c1a <CONSOLE_RedirectStreams+0x10e>
	}
	else
	{
		h->pendingRedirect = 1;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
		h->pendingRdStream = rdFunc;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
		h->pendingWrStream = wrFunc;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
		h->pendingRdCtx    = rdContext;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
		h->pendingWrCtx    = wrContext;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c14:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
 8001c18:	e000      	b.n	8001c1c <CONSOLE_RedirectStreams+0x110>
	{
 8001c1a:	bf00      	nop
	}
#endif
	return 0;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3720      	adds	r7, #32
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	200001c0 	.word	0x200001c0
 8001c2c:	20000510 	.word	0x20000510
 8001c30:	20000578 	.word	0x20000578

08001c34 <ConsoleFunction>:

// --------------------------------------------------------------------------------------------------------------------
static void ConsoleFunction( void * arg )
// --------------------------------------------------------------------------------------------------------------------
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b09a      	sub	sp, #104	@ 0x68
 8001c38:	af02      	add	r7, sp, #8
 8001c3a:	6078      	str	r0, [r7, #4]
	ConsoleHandle_t h = (ConsoleHandle_t)arg;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	627b      	str	r3, [r7, #36]	@ 0x24
	if (h == NULL) goto destroy;
 8001c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	f000 84aa 	beq.w	800259c <ConsoleFunction+0x968>

	if( h->pendingRedirect != 0 )
 8001c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d01a      	beq.n	8001c88 <ConsoleFunction+0x54>
	{
		h->pendingRedirect = 0;
 8001c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c54:	2200      	movs	r2, #0
 8001c56:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
		if ( CONSOLE_RedirectStreams(h, h->pendingRdStream, h->pendingWrStream, h->pendingRdCtx, h->pendingWrCtx) )
 8001c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5c:	f8d3 1410 	ldr.w	r1, [r3, #1040]	@ 0x410
 8001c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c62:	f8d3 2414 	ldr.w	r2, [r3, #1044]	@ 0x414
 8001c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c68:	f8d3 0418 	ldr.w	r0, [r3, #1048]	@ 0x418
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	4603      	mov	r3, r0
 8001c76:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c78:	f7ff ff48 	bl	8001b0c <CONSOLE_RedirectStreams>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d002      	beq.n	8001c88 <ConsoleFunction+0x54>
		{
			printf("was not able to redirect console streams, requested by user!");
 8001c82:	4892      	ldr	r0, [pc, #584]	@ (8001ecc <ConsoleFunction+0x298>)
 8001c84:	f00e fc8e 	bl	80105a4 <iprintf>
#ifdef WIN32
		"\033[39m      -=   MSVC RTOS SIMULATOR ";
#else
		"\033[39m      -=   ARM RTOS ";
#endif
    printf((char*)headerASCIIArt);
 8001c88:	4891      	ldr	r0, [pc, #580]	@ (8001ed0 <ConsoleFunction+0x29c>)
 8001c8a:	f00e fc8b 	bl	80105a4 <iprintf>
#ifdef EXERCISE
    printf("EXERCISE: ");
    printf(xstr(EXERCISE)));
    printf("\r\n\r\n");
#else
    printf("PLAYGROUND\r\n\r\n");
 8001c8e:	4891      	ldr	r0, [pc, #580]	@ (8001ed4 <ConsoleFunction+0x2a0>)
 8001c90:	f00e fcf8 	bl	8010684 <puts>
#endif

#if CONSOLE_USE_DYNAMIC_USERNAME != 0
	char* usernamePtr = getenv("USERNAME");
 8001c94:	4890      	ldr	r0, [pc, #576]	@ (8001ed8 <ConsoleFunction+0x2a4>)
 8001c96:	f00c fba1 	bl	800e3dc <getenv>
 8001c9a:	65f8      	str	r0, [r7, #92]	@ 0x5c
	if ( usernamePtr == 0 ) usernamePtr = CONSOLE_USERNAME;
 8001c9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <ConsoleFunction+0x72>
 8001ca2:	4b8e      	ldr	r3, [pc, #568]	@ (8001edc <ConsoleFunction+0x2a8>)
 8001ca4:	65fb      	str	r3, [r7, #92]	@ 0x5c
#else
	char* usernamePtr = CONSOLE_USERNAME;
#endif

	char* lineBuff = NULL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	65bb      	str	r3, [r7, #88]	@ 0x58
	char* ctrlBuff = malloc(CONSOLE_LINE_SIZE + CONSOLE_SAFETY_SPACE); // make sure we have a little space behind
 8001caa:	207c      	movs	r0, #124	@ 0x7c
 8001cac:	f00c fbde 	bl	800e46c <malloc>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	623b      	str	r3, [r7, #32]
	if (ctrlBuff == NULL) goto exit;
 8001cb4:	6a3b      	ldr	r3, [r7, #32]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f000 8406 	beq.w	80024c8 <ConsoleFunction+0x894>

	lineBuff = malloc(CONSOLE_LINE_SIZE + CONSOLE_SAFETY_SPACE); // make sure we have a little space behind
 8001cbc:	207c      	movs	r0, #124	@ 0x7c
 8001cbe:	f00c fbd5 	bl	800e46c <malloc>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	65bb      	str	r3, [r7, #88]	@ 0x58
	if (lineBuff == NULL) goto exit;
 8001cc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	f000 83ff 	beq.w	80024cc <ConsoleFunction+0x898>

	memset(ctrlBuff, ctrlC0_NUL, CONSOLE_LINE_SIZE + CONSOLE_SAFETY_SPACE);
 8001cce:	227c      	movs	r2, #124	@ 0x7c
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	6a38      	ldr	r0, [r7, #32]
 8001cd4:	f00e febc 	bl	8010a50 <memset>
	memset(lineBuff, ctrlC0_NUL, CONSOLE_LINE_SIZE + CONSOLE_SAFETY_SPACE);
 8001cd8:	227c      	movs	r2, #124	@ 0x7c
 8001cda:	2100      	movs	r1, #0
 8001cdc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001cde:	f00e feb7 	bl	8010a50 <memset>
	unsigned int lbPtr = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	657b      	str	r3, [r7, #84]	@ 0x54

	printf("\r\nFreeRTOS Console Up and Running\r\n");
 8001ce6:	487e      	ldr	r0, [pc, #504]	@ (8001ee0 <ConsoleFunction+0x2ac>)
 8001ce8:	f00e fccc 	bl	8010684 <puts>
	printf("\r\n\r\n-------------------------------------------------------------------\r\n");
 8001cec:	487d      	ldr	r0, [pc, #500]	@ (8001ee4 <ConsoleFunction+0x2b0>)
 8001cee:	f00e fcc9 	bl	8010684 <puts>

	h->pState.buff = ctrlBuff;
 8001cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf4:	6a3a      	ldr	r2, [r7, #32]
 8001cf6:	619a      	str	r2, [r3, #24]

	printf("\r\n%s(\033[32m\xE2\x9C\x93\033[0m) $>", usernamePtr);
 8001cf8:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8001cfa:	487b      	ldr	r0, [pc, #492]	@ (8001ee8 <ConsoleFunction+0x2b4>)
 8001cfc:	f00e fc52 	bl	80105a4 <iprintf>
	int consoleStartIndex = (int)strlen(usernamePtr)+6;
 8001d00:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001d02:	f7fe fae5 	bl	80002d0 <strlen>
 8001d06:	4603      	mov	r3, r0
 8001d08:	3306      	adds	r3, #6
 8001d0a:	653b      	str	r3, [r7, #80]	@ 0x50
	fflush(stdout);
 8001d0c:	4b77      	ldr	r3, [pc, #476]	@ (8001eec <ConsoleFunction+0x2b8>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f00e fb04 	bl	8010320 <fflush>

	while(h->cancel == 0)
 8001d18:	e3d0      	b.n	80024bc <ConsoleFunction+0x888>
	{
		if( h->pendingRedirect != 0 )
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d01a      	beq.n	8001d5a <ConsoleFunction+0x126>
		{
			h->pendingRedirect = 0;
 8001d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d26:	2200      	movs	r2, #0
 8001d28:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
			if ( CONSOLE_RedirectStreams(h, h->pendingRdStream, h->pendingWrStream, h->pendingRdCtx, h->pendingWrCtx) )
 8001d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2e:	f8d3 1410 	ldr.w	r1, [r3, #1040]	@ 0x410
 8001d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d34:	f8d3 2414 	ldr.w	r2, [r3, #1044]	@ 0x414
 8001d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3a:	f8d3 0418 	ldr.w	r0, [r3, #1048]	@ 0x418
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d40:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8001d44:	9300      	str	r3, [sp, #0]
 8001d46:	4603      	mov	r3, r0
 8001d48:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001d4a:	f7ff fedf 	bl	8001b0c <CONSOLE_RedirectStreams>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d002      	beq.n	8001d5a <ConsoleFunction+0x126>
			{
				printf("was not able to redirect console streams, requested by user!");
 8001d54:	485d      	ldr	r0, [pc, #372]	@ (8001ecc <ConsoleFunction+0x298>)
 8001d56:	f00e fc25 	bl	80105a4 <iprintf>
			}
		}

		int res = EOF;
 8001d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5e:	61fb      	str	r3, [r7, #28]
		while((res = getchar()) == EOF)
 8001d60:	e004      	b.n	8001d6c <ConsoleFunction+0x138>
		{
			if ( h->cancel == 1 ) goto exit;
 8001d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d64:	6a1b      	ldr	r3, [r3, #32]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	f000 83b2 	beq.w	80024d0 <ConsoleFunction+0x89c>
		while((res = getchar()) == EOF)
 8001d6c:	f00e fc12 	bl	8010594 <getchar>
 8001d70:	61f8      	str	r0, [r7, #28]
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d78:	d0f3      	beq.n	8001d62 <ConsoleFunction+0x12e>
		}
		char myChar = res;
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	76fb      	strb	r3, [r7, #27]
		cspTYPE result = ControlSequenceParserConsume(myChar, &h->pState);
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d80:	f103 0208 	add.w	r2, r3, #8
 8001d84:	7efb      	ldrb	r3, [r7, #27]
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff f98f 	bl	80010ac <ControlSequenceParserConsume>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	76bb      	strb	r3, [r7, #26]
		if ( result == csptCHARACTER )
 8001d92:	7ebb      	ldrb	r3, [r7, #26]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	f040 80b3 	bne.w	8001f00 <ConsoleFunction+0x2cc>
		{
			putchar(myChar);
 8001d9a:	7efb      	ldrb	r3, [r7, #27]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f00e fc13 	bl	80105c8 <putchar>
			fflush(stdout);
 8001da2:	4b52      	ldr	r3, [pc, #328]	@ (8001eec <ConsoleFunction+0x2b8>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f00e fab9 	bl	8010320 <fflush>

			if ( lineBuff[lbPtr + 1] != '\0' )
 8001dae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001db0:	3301      	adds	r3, #1
 8001db2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001db4:	4413      	add	r3, r2
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d061      	beq.n	8001e80 <ConsoleFunction+0x24c>
			{
				putchar(lineBuff[lbPtr]);
 8001dbc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001dbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dc0:	4413      	add	r3, r2
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f00e fbff 	bl	80105c8 <putchar>
				fflush(stdout);
 8001dca:	4b48      	ldr	r3, [pc, #288]	@ (8001eec <ConsoleFunction+0x2b8>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f00e faa5 	bl	8010320 <fflush>

				int tmpPtr = lbPtr + 1;
 8001dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dd8:	3301      	adds	r3, #1
 8001dda:	64fb      	str	r3, [r7, #76]	@ 0x4c
				char parking = myChar;
 8001ddc:	7efb      	ldrb	r3, [r7, #27]
 8001dde:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
				char parking2 = lineBuff[lbPtr];
 8001de2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001de4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001de6:	4413      	add	r3, r2
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
				while(tmpPtr < CONSOLE_LINE_SIZE)
 8001dee:	e02a      	b.n	8001e46 <ConsoleFunction+0x212>
				{
					putchar(lineBuff[tmpPtr]);
 8001df0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001df2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001df4:	4413      	add	r3, r2
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f00e fbe5 	bl	80105c8 <putchar>
					fflush(stdout);
 8001dfe:	4b3b      	ldr	r3, [pc, #236]	@ (8001eec <ConsoleFunction+0x2b8>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f00e fa8b 	bl	8010320 <fflush>


					lineBuff[tmpPtr - 1] = parking;
 8001e0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001e10:	4413      	add	r3, r2
 8001e12:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8001e16:	701a      	strb	r2, [r3, #0]
					parking = parking2;
 8001e18:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001e1c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
					parking2 = lineBuff[tmpPtr];
 8001e20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001e24:	4413      	add	r3, r2
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

					if ( lineBuff[tmpPtr] == '\0' && parking == '\0')
 8001e2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001e30:	4413      	add	r3, r2
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d103      	bne.n	8001e40 <ConsoleFunction+0x20c>
 8001e38:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d006      	beq.n	8001e4e <ConsoleFunction+0x21a>
						break;

					tmpPtr += 1;
 8001e40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e42:	3301      	adds	r3, #1
 8001e44:	64fb      	str	r3, [r7, #76]	@ 0x4c
				while(tmpPtr < CONSOLE_LINE_SIZE)
 8001e46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e48:	2b77      	cmp	r3, #119	@ 0x77
 8001e4a:	ddd1      	ble.n	8001df0 <ConsoleFunction+0x1bc>
 8001e4c:	e000      	b.n	8001e50 <ConsoleFunction+0x21c>
						break;
 8001e4e:	bf00      	nop
				}

				printf("\033[%dD", CONSOLE_LINE_SIZE + consoleStartIndex);
 8001e50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e52:	3378      	adds	r3, #120	@ 0x78
 8001e54:	4619      	mov	r1, r3
 8001e56:	4826      	ldr	r0, [pc, #152]	@ (8001ef0 <ConsoleFunction+0x2bc>)
 8001e58:	f00e fba4 	bl	80105a4 <iprintf>
				printf("\033[%dC", consoleStartIndex + lbPtr + 1);
 8001e5c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001e5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e60:	4413      	add	r3, r2
 8001e62:	3301      	adds	r3, #1
 8001e64:	4619      	mov	r1, r3
 8001e66:	4823      	ldr	r0, [pc, #140]	@ (8001ef4 <ConsoleFunction+0x2c0>)
 8001e68:	f00e fb9c 	bl	80105a4 <iprintf>
				lbPtr += 1;
 8001e6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e6e:	3301      	adds	r3, #1
 8001e70:	657b      	str	r3, [r7, #84]	@ 0x54
				fflush(stdout);
 8001e72:	4b1e      	ldr	r3, [pc, #120]	@ (8001eec <ConsoleFunction+0x2b8>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f00e fa51 	bl	8010320 <fflush>
 8001e7e:	e007      	b.n	8001e90 <ConsoleFunction+0x25c>
			}
			else
			{
				lineBuff[lbPtr] = myChar;
 8001e80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001e82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e84:	4413      	add	r3, r2
 8001e86:	7efa      	ldrb	r2, [r7, #27]
 8001e88:	701a      	strb	r2, [r3, #0]
				lbPtr++;
 8001e8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	657b      	str	r3, [r7, #84]	@ 0x54
			}

			if ( lbPtr > CONSOLE_LINE_SIZE )
 8001e90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e92:	2b78      	cmp	r3, #120	@ 0x78
 8001e94:	f240 8312 	bls.w	80024bc <ConsoleFunction+0x888>
			{
				printf("\r\n Buffer Overrun! Clearing input...\r\n");
 8001e98:	4817      	ldr	r0, [pc, #92]	@ (8001ef8 <ConsoleFunction+0x2c4>)
 8001e9a:	f00e fbf3 	bl	8010684 <puts>
				// print new console line and decode the result
				printf("\r\n%s(\033[31m\xE2\x98\x93\033[0m) $>", usernamePtr);
 8001e9e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8001ea0:	4816      	ldr	r0, [pc, #88]	@ (8001efc <ConsoleFunction+0x2c8>)
 8001ea2:	f00e fb7f 	bl	80105a4 <iprintf>
				fflush(stdout);
 8001ea6:	4b11      	ldr	r3, [pc, #68]	@ (8001eec <ConsoleFunction+0x2b8>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f00e fa37 	bl	8010320 <fflush>

				// clear the buffer and restore the pointer
				do
				{
					lineBuff[lbPtr] = ctrlC0_NUL;
 8001eb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001eb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eb6:	4413      	add	r3, r2
 8001eb8:	2200      	movs	r2, #0
 8001eba:	701a      	strb	r2, [r3, #0]
				    if ( lbPtr == 0 ) break;
 8001ebc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f000 82f7 	beq.w	80024b2 <ConsoleFunction+0x87e>
				    else lbPtr -= 1;
 8001ec4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	657b      	str	r3, [r7, #84]	@ 0x54
					lineBuff[lbPtr] = ctrlC0_NUL;
 8001eca:	e7f2      	b.n	8001eb2 <ConsoleFunction+0x27e>
 8001ecc:	080134d8 	.word	0x080134d8
 8001ed0:	080148a0 	.word	0x080148a0
 8001ed4:	08013518 	.word	0x08013518
 8001ed8:	08013528 	.word	0x08013528
 8001edc:	08013534 	.word	0x08013534
 8001ee0:	0801353c 	.word	0x0801353c
 8001ee4:	08013560 	.word	0x08013560
 8001ee8:	080135ac 	.word	0x080135ac
 8001eec:	200001c0 	.word	0x200001c0
 8001ef0:	080135c4 	.word	0x080135c4
 8001ef4:	080135cc 	.word	0x080135cc
 8001ef8:	080135d4 	.word	0x080135d4
 8001efc:	080135fc 	.word	0x080135fc
				} while (1);
			}
		}
		else if ( result == csptCONTROL )
 8001f00:	7ebb      	ldrb	r3, [r7, #26]
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	f040 82da 	bne.w	80024bc <ConsoleFunction+0x888>
		{
			switch (h->pState.type)
 8001f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0a:	895b      	ldrh	r3, [r3, #10]
 8001f0c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001f10:	f000 8113 	beq.w	800213a <ConsoleFunction+0x506>
 8001f14:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001f18:	f300 82a5 	bgt.w	8002466 <ConsoleFunction+0x832>
 8001f1c:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f1e:	f000 8093 	beq.w	8002048 <ConsoleFunction+0x414>
 8001f22:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f24:	f300 829f 	bgt.w	8002466 <ConsoleFunction+0x832>
 8001f28:	2b0d      	cmp	r3, #13
 8001f2a:	d008      	beq.n	8001f3e <ConsoleFunction+0x30a>
 8001f2c:	2b0d      	cmp	r3, #13
 8001f2e:	f300 829a 	bgt.w	8002466 <ConsoleFunction+0x832>
 8001f32:	2b09      	cmp	r3, #9
 8001f34:	f000 80e2 	beq.w	80020fc <ConsoleFunction+0x4c8>
 8001f38:	2b0a      	cmp	r3, #10
 8001f3a:	f040 8294 	bne.w	8002466 <ConsoleFunction+0x832>
			{
				// implicit fall through
			case ctrlC0_LF:
			case ctrlC0_CR:
			{
				putchar(h->pState.type);
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f40:	895b      	ldrh	r3, [r3, #10]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f00e fb40 	bl	80105c8 <putchar>
				fflush(stdout);
 8001f48:	4ba8      	ldr	r3, [pc, #672]	@ (80021ec <ConsoleFunction+0x5b8>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f00e f9e6 	bl	8010320 <fflush>
					putchar(ctrlC0_CR);
					fflush(stdout);
				}

				// implicit LF on every CR?
				if (1 && h->pState.type == ctrlC0_CR)
 8001f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f56:	895b      	ldrh	r3, [r3, #10]
 8001f58:	2b0d      	cmp	r3, #13
 8001f5a:	d108      	bne.n	8001f6e <ConsoleFunction+0x33a>
				{
					putchar(ctrlC0_LF);
 8001f5c:	200a      	movs	r0, #10
 8001f5e:	f00e fb33 	bl	80105c8 <putchar>
					fflush(stdout);
 8001f62:	4ba2      	ldr	r3, [pc, #648]	@ (80021ec <ConsoleFunction+0x5b8>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f00e f9d9 	bl	8010320 <fflush>
				}

				// now adapt the line history accordingly
				memcpy(h->history.lines[h->history.lineHead], lineBuff, CONSOLE_LINE_SIZE);
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f70:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
 8001f74:	4613      	mov	r3, r2
 8001f76:	015b      	lsls	r3, r3, #5
 8001f78:	1a9b      	subs	r3, r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	3320      	adds	r3, #32
 8001f7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f80:	4413      	add	r3, r2
 8001f82:	3304      	adds	r3, #4
 8001f84:	2278      	movs	r2, #120	@ 0x78
 8001f86:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f00e fec7 	bl	8010d1c <memcpy>
				h->history.lineHead = (h->history.lineHead + 1) % CONSOLE_LINE_HISTORY;
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f90:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8001f94:	3301      	adds	r3, #1
 8001f96:	425a      	negs	r2, r3
 8001f98:	f003 0307 	and.w	r3, r3, #7
 8001f9c:	f002 0207 	and.w	r2, r2, #7
 8001fa0:	bf58      	it	pl
 8001fa2:	4253      	negpl	r3, r2
 8001fa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fa6:	f8c2 3404 	str.w	r3, [r2, #1028]	@ 0x404
				h->history.linePtr = h->history.lineHead;
 8001faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fac:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
 8001fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb2:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408

				// parse and execute the command and make sure the output streams
				// are flushed before doing anything else with the result
				int result = TransformAndProcessTheCommand(lineBuff, CONSOLE_LINE_SIZE, &h->cState);
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb8:	461a      	mov	r2, r3
 8001fba:	2178      	movs	r1, #120	@ 0x78
 8001fbc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001fbe:	f7ff fb89 	bl	80016d4 <TransformAndProcessTheCommand>
 8001fc2:	60f8      	str	r0, [r7, #12]
				fflush(stdout);
 8001fc4:	4b89      	ldr	r3, [pc, #548]	@ (80021ec <ConsoleFunction+0x5b8>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f00e f9a8 	bl	8010320 <fflush>
				fflush(stderr);
 8001fd0:	4b86      	ldr	r3, [pc, #536]	@ (80021ec <ConsoleFunction+0x5b8>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f00e f9a2 	bl	8010320 <fflush>

#if CONSOLE_USE_DYNAMIC_USERNAME != 0
				// now check if there is a new user name (which is only possible by setenv command
				// which is executed after process command call above...
				usernamePtr = getenv("USERNAME");
 8001fdc:	4884      	ldr	r0, [pc, #528]	@ (80021f0 <ConsoleFunction+0x5bc>)
 8001fde:	f00c f9fd 	bl	800e3dc <getenv>
 8001fe2:	65f8      	str	r0, [r7, #92]	@ 0x5c
				if ( usernamePtr == 0 ) usernamePtr = CONSOLE_USERNAME;
 8001fe4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <ConsoleFunction+0x3ba>
 8001fea:	4b82      	ldr	r3, [pc, #520]	@ (80021f4 <ConsoleFunction+0x5c0>)
 8001fec:	65fb      	str	r3, [r7, #92]	@ 0x5c
				consoleStartIndex = (int)strlen(usernamePtr)+6;
 8001fee:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001ff0:	f7fe f96e 	bl	80002d0 <strlen>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	3306      	adds	r3, #6
 8001ff8:	653b      	str	r3, [r7, #80]	@ 0x50
#endif
				// print new console line and decode the result
				printf("\r\n%s(", usernamePtr);
 8001ffa:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8001ffc:	487e      	ldr	r0, [pc, #504]	@ (80021f8 <ConsoleFunction+0x5c4>)
 8001ffe:	f00e fad1 	bl	80105a4 <iprintf>
				if (result == 0)
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d103      	bne.n	8002010 <ConsoleFunction+0x3dc>
				{
					printf("\033[32m\xE2\x9C\x93\033[0m");
 8002008:	487c      	ldr	r0, [pc, #496]	@ (80021fc <ConsoleFunction+0x5c8>)
 800200a:	f00e facb 	bl	80105a4 <iprintf>
 800200e:	e002      	b.n	8002016 <ConsoleFunction+0x3e2>
				}
				else
				{
					printf("\033[31m\xE2\x98\x93\033[0m");
 8002010:	487b      	ldr	r0, [pc, #492]	@ (8002200 <ConsoleFunction+0x5cc>)
 8002012:	f00e fac7 	bl	80105a4 <iprintf>
				}
				printf(") $>");
 8002016:	487b      	ldr	r0, [pc, #492]	@ (8002204 <ConsoleFunction+0x5d0>)
 8002018:	f00e fac4 	bl	80105a4 <iprintf>
				fflush(stdout);
 800201c:	4b73      	ldr	r3, [pc, #460]	@ (80021ec <ConsoleFunction+0x5b8>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	4618      	mov	r0, r3
 8002024:	f00e f97c 	bl	8010320 <fflush>

				// clear the buffer completely because an alias could change
				// the buffer content way more than the user has entered and so
				// we can not only clear lbPtr--!! as we have a safety space we
				// can set CONSOLE_LINE_SIZE as matching pointer value;
				lbPtr = CONSOLE_LINE_SIZE;
 8002028:	2378      	movs	r3, #120	@ 0x78
 800202a:	657b      	str	r3, [r7, #84]	@ 0x54
				do
				{
					lineBuff[lbPtr] = ctrlC0_NUL;
 800202c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800202e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002030:	4413      	add	r3, r2
 8002032:	2200      	movs	r2, #0
 8002034:	701a      	strb	r2, [r3, #0]
					if (lbPtr == 0) break;
 8002036:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <ConsoleFunction+0x410>
					else lbPtr -= 1;
 800203c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800203e:	3b01      	subs	r3, #1
 8002040:	657b      	str	r3, [r7, #84]	@ 0x54
					lineBuff[lbPtr] = ctrlC0_NUL;
 8002042:	e7f3      	b.n	800202c <ConsoleFunction+0x3f8>
					if (lbPtr == 0) break;
 8002044:	bf00      	nop
				} while (1);

				break;
 8002046:	e239      	b.n	80024bc <ConsoleFunction+0x888>
			}
			case ctrlC0_DEL:
			{
				if (lbPtr > 0)
 8002048:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800204a:	2b00      	cmp	r3, #0
 800204c:	f000 8233 	beq.w	80024b6 <ConsoleFunction+0x882>
				{
					int tmpPtr = lbPtr;
 8002050:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002052:	647b      	str	r3, [r7, #68]	@ 0x44
					lbPtr -= 1;
 8002054:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002056:	3b01      	subs	r3, #1
 8002058:	657b      	str	r3, [r7, #84]	@ 0x54
					lineBuff[lbPtr] = ctrlC0_NUL;
 800205a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800205c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800205e:	4413      	add	r3, r2
 8002060:	2200      	movs	r2, #0
 8002062:	701a      	strb	r2, [r3, #0]
					putchar(ctrlC0_DEL);
 8002064:	207f      	movs	r0, #127	@ 0x7f
 8002066:	f00e faaf 	bl	80105c8 <putchar>
					fflush(stdout);
 800206a:	4b60      	ldr	r3, [pc, #384]	@ (80021ec <ConsoleFunction+0x5b8>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	4618      	mov	r0, r3
 8002072:	f00e f955 	bl	8010320 <fflush>
					while (lineBuff[tmpPtr] != ctrlC0_NUL)
 8002076:	e01c      	b.n	80020b2 <ConsoleFunction+0x47e>
					{
						lineBuff[tmpPtr - 1] = lineBuff[tmpPtr];
 8002078:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800207a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800207c:	441a      	add	r2, r3
 800207e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002080:	3b01      	subs	r3, #1
 8002082:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8002084:	440b      	add	r3, r1
 8002086:	7812      	ldrb	r2, [r2, #0]
 8002088:	701a      	strb	r2, [r3, #0]
						putchar(lineBuff[tmpPtr - 1]);
 800208a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800208c:	3b01      	subs	r3, #1
 800208e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002090:	4413      	add	r3, r2
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	4618      	mov	r0, r3
 8002096:	f00e fa97 	bl	80105c8 <putchar>
						fflush(stdout);
 800209a:	4b54      	ldr	r3, [pc, #336]	@ (80021ec <ConsoleFunction+0x5b8>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f00e f93d 	bl	8010320 <fflush>
						tmpPtr += 1;
 80020a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020a8:	3301      	adds	r3, #1
 80020aa:	647b      	str	r3, [r7, #68]	@ 0x44
						if (tmpPtr >= CONSOLE_LINE_SIZE) break;
 80020ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020ae:	2b77      	cmp	r3, #119	@ 0x77
 80020b0:	dc06      	bgt.n	80020c0 <ConsoleFunction+0x48c>
					while (lineBuff[tmpPtr] != ctrlC0_NUL)
 80020b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80020b6:	4413      	add	r3, r2
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1dc      	bne.n	8002078 <ConsoleFunction+0x444>
 80020be:	e000      	b.n	80020c2 <ConsoleFunction+0x48e>
						if (tmpPtr >= CONSOLE_LINE_SIZE) break;
 80020c0:	bf00      	nop
					}
					lineBuff[tmpPtr - 1] = ctrlC0_NUL;
 80020c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020c4:	3b01      	subs	r3, #1
 80020c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80020c8:	4413      	add	r3, r2
 80020ca:	2200      	movs	r2, #0
 80020cc:	701a      	strb	r2, [r3, #0]
					putchar(' ');
 80020ce:	2020      	movs	r0, #32
 80020d0:	f00e fa7a 	bl	80105c8 <putchar>
					fflush(stdout);
 80020d4:	4b45      	ldr	r3, [pc, #276]	@ (80021ec <ConsoleFunction+0x5b8>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	4618      	mov	r0, r3
 80020dc:	f00e f920 	bl	8010320 <fflush>

					int moveBack = tmpPtr - lbPtr;
 80020e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80020e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	643b      	str	r3, [r7, #64]	@ 0x40
					for (; moveBack > 0; moveBack--)
 80020e8:	e004      	b.n	80020f4 <ConsoleFunction+0x4c0>
						PrintConsoleArrowLeft();
 80020ea:	f7ff fcf9 	bl	8001ae0 <PrintConsoleArrowLeft>
					for (; moveBack > 0; moveBack--)
 80020ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020f0:	3b01      	subs	r3, #1
 80020f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80020f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	dcf7      	bgt.n	80020ea <ConsoleFunction+0x4b6>
				}
				break;
 80020fa:	e1dc      	b.n	80024b6 <ConsoleFunction+0x882>
			}
			case ctrlC0_TAB:
			{
				int nums = 4 - (lbPtr % 4);
 80020fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020fe:	f003 0303 	and.w	r3, r3, #3
 8002102:	f1c3 0304 	rsb	r3, r3, #4
 8002106:	63fb      	str	r3, [r7, #60]	@ 0x3c
				for (; nums > 0; nums--)
 8002108:	e013      	b.n	8002132 <ConsoleFunction+0x4fe>
				{
					lineBuff[lbPtr] = ' ';
 800210a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800210c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800210e:	4413      	add	r3, r2
 8002110:	2220      	movs	r2, #32
 8002112:	701a      	strb	r2, [r3, #0]
					lbPtr += 1;
 8002114:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002116:	3301      	adds	r3, #1
 8002118:	657b      	str	r3, [r7, #84]	@ 0x54
					putchar(' ');
 800211a:	2020      	movs	r0, #32
 800211c:	f00e fa54 	bl	80105c8 <putchar>
					fflush(stdout);
 8002120:	4b32      	ldr	r3, [pc, #200]	@ (80021ec <ConsoleFunction+0x5b8>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	4618      	mov	r0, r3
 8002128:	f00e f8fa 	bl	8010320 <fflush>
				for (; nums > 0; nums--)
 800212c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800212e:	3b01      	subs	r3, #1
 8002130:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002132:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002134:	2b00      	cmp	r3, #0
 8002136:	dce8      	bgt.n	800210a <ConsoleFunction+0x4d6>
				}
				break;
 8002138:	e1c0      	b.n	80024bc <ConsoleFunction+0x888>
			}

			case ctrlC1_CSI:
			{
				if (ConsoleIsArrowLeft(&h->pState))
 800213a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213c:	3308      	adds	r3, #8
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff fc3c 	bl	80019bc <ConsoleIsArrowLeft>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00c      	beq.n	8002164 <ConsoleFunction+0x530>
				{
					if (lbPtr > 0)
 800214a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800214c:	2b00      	cmp	r3, #0
 800214e:	f000 81b4 	beq.w	80024ba <ConsoleFunction+0x886>
					{
						lbPtr -= 1;
 8002152:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002154:	3b01      	subs	r3, #1
 8002156:	657b      	str	r3, [r7, #84]	@ 0x54
						PrintConsoleControl(&h->pState);
 8002158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215a:	3308      	adds	r3, #8
 800215c:	4618      	mov	r0, r3
 800215e:	f7ff fc01 	bl	8001964 <PrintConsoleControl>
						}
						fflush(stdout);
					}
				}
				else goto unimp;
				break;
 8002162:	e1aa      	b.n	80024ba <ConsoleFunction+0x886>
				else if (ConsoleIsArrowRight(&h->pState))
 8002164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002166:	3308      	adds	r3, #8
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff fc43 	bl	80019f4 <ConsoleIsArrowRight>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d021      	beq.n	80021b8 <ConsoleFunction+0x584>
					if (lbPtr < (CONSOLE_LINE_SIZE - 1))
 8002174:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002176:	2b76      	cmp	r3, #118	@ 0x76
 8002178:	f200 819f 	bhi.w	80024ba <ConsoleFunction+0x886>
						if (lineBuff[lbPtr] == ctrlC0_NUL)
 800217c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800217e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002180:	4413      	add	r3, r2
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d10e      	bne.n	80021a6 <ConsoleFunction+0x572>
							lineBuff[lbPtr] = ' ';
 8002188:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800218a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800218c:	4413      	add	r3, r2
 800218e:	2220      	movs	r2, #32
 8002190:	701a      	strb	r2, [r3, #0]
							putchar(' ');
 8002192:	2020      	movs	r0, #32
 8002194:	f00e fa18 	bl	80105c8 <putchar>
							fflush(stdout);
 8002198:	4b14      	ldr	r3, [pc, #80]	@ (80021ec <ConsoleFunction+0x5b8>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	4618      	mov	r0, r3
 80021a0:	f00e f8be 	bl	8010320 <fflush>
 80021a4:	e004      	b.n	80021b0 <ConsoleFunction+0x57c>
							PrintConsoleControl(&h->pState);
 80021a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a8:	3308      	adds	r3, #8
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff fbda 	bl	8001964 <PrintConsoleControl>
						lbPtr += 1;
 80021b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021b2:	3301      	adds	r3, #1
 80021b4:	657b      	str	r3, [r7, #84]	@ 0x54
				break;
 80021b6:	e180      	b.n	80024ba <ConsoleFunction+0x886>
				else if (ConsoleIsEntf(&h->pState))
 80021b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ba:	3308      	adds	r3, #8
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff fc6d 	bl	8001a9c <ConsoleIsEntf>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d061      	beq.n	800228c <ConsoleFunction+0x658>
					if (lbPtr < (CONSOLE_LINE_SIZE - 1))
 80021c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021ca:	2b76      	cmp	r3, #118	@ 0x76
 80021cc:	f200 8175 	bhi.w	80024ba <ConsoleFunction+0x886>
						int tmpPtr = lbPtr + 1;
 80021d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021d2:	3301      	adds	r3, #1
 80021d4:	63bb      	str	r3, [r7, #56]	@ 0x38
						lineBuff[lbPtr] = ' ';
 80021d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80021d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021da:	4413      	add	r3, r2
 80021dc:	2220      	movs	r2, #32
 80021de:	701a      	strb	r2, [r3, #0]
						PrintConsoleControl(&h->pState);
 80021e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e2:	3308      	adds	r3, #8
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff fbbd 	bl	8001964 <PrintConsoleControl>
						while (lineBuff[tmpPtr] != ctrlC0_NUL)
 80021ea:	e02a      	b.n	8002242 <ConsoleFunction+0x60e>
 80021ec:	200001c0 	.word	0x200001c0
 80021f0:	08013528 	.word	0x08013528
 80021f4:	08013534 	.word	0x08013534
 80021f8:	08013614 	.word	0x08013614
 80021fc:	0801361c 	.word	0x0801361c
 8002200:	0801362c 	.word	0x0801362c
 8002204:	0801363c 	.word	0x0801363c
							lineBuff[tmpPtr - 1] = lineBuff[tmpPtr];
 8002208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800220a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800220c:	441a      	add	r2, r3
 800220e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002210:	3b01      	subs	r3, #1
 8002212:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8002214:	440b      	add	r3, r1
 8002216:	7812      	ldrb	r2, [r2, #0]
 8002218:	701a      	strb	r2, [r3, #0]
							putchar(lineBuff[tmpPtr - 1]);
 800221a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800221c:	3b01      	subs	r3, #1
 800221e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002220:	4413      	add	r3, r2
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	4618      	mov	r0, r3
 8002226:	f00e f9cf 	bl	80105c8 <putchar>
							fflush(stdout);
 800222a:	4baa      	ldr	r3, [pc, #680]	@ (80024d4 <ConsoleFunction+0x8a0>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	4618      	mov	r0, r3
 8002232:	f00e f875 	bl	8010320 <fflush>
							tmpPtr += 1;
 8002236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002238:	3301      	adds	r3, #1
 800223a:	63bb      	str	r3, [r7, #56]	@ 0x38
							if (tmpPtr >= CONSOLE_LINE_SIZE) break;
 800223c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800223e:	2b77      	cmp	r3, #119	@ 0x77
 8002240:	dc06      	bgt.n	8002250 <ConsoleFunction+0x61c>
						while (lineBuff[tmpPtr] != ctrlC0_NUL)
 8002242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002244:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002246:	4413      	add	r3, r2
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1dc      	bne.n	8002208 <ConsoleFunction+0x5d4>
 800224e:	e000      	b.n	8002252 <ConsoleFunction+0x61e>
							if (tmpPtr >= CONSOLE_LINE_SIZE) break;
 8002250:	bf00      	nop
						lineBuff[tmpPtr - 1] = ctrlC0_NUL;
 8002252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002254:	3b01      	subs	r3, #1
 8002256:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002258:	4413      	add	r3, r2
 800225a:	2200      	movs	r2, #0
 800225c:	701a      	strb	r2, [r3, #0]
						putchar(' ');
 800225e:	2020      	movs	r0, #32
 8002260:	f00e f9b2 	bl	80105c8 <putchar>
						fflush(stdout);
 8002264:	4b9b      	ldr	r3, [pc, #620]	@ (80024d4 <ConsoleFunction+0x8a0>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	4618      	mov	r0, r3
 800226c:	f00e f858 	bl	8010320 <fflush>
						int moveBack = tmpPtr - lbPtr;
 8002270:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002272:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	637b      	str	r3, [r7, #52]	@ 0x34
						for (; moveBack > 0; moveBack--)
 8002278:	e004      	b.n	8002284 <ConsoleFunction+0x650>
							PrintConsoleArrowLeft();
 800227a:	f7ff fc31 	bl	8001ae0 <PrintConsoleArrowLeft>
						for (; moveBack > 0; moveBack--)
 800227e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002280:	3b01      	subs	r3, #1
 8002282:	637b      	str	r3, [r7, #52]	@ 0x34
 8002284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002286:	2b00      	cmp	r3, #0
 8002288:	dcf7      	bgt.n	800227a <ConsoleFunction+0x646>
				break;
 800228a:	e116      	b.n	80024ba <ConsoleFunction+0x886>
				else if (ConsoleIsArrowUp(&h->pState) || ConsoleIsArrowDown(&h->pState))
 800228c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228e:	3308      	adds	r3, #8
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff fbcb 	bl	8001a2c <ConsoleIsArrowUp>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d108      	bne.n	80022ae <ConsoleFunction+0x67a>
 800229c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229e:	3308      	adds	r3, #8
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff fbdf 	bl	8001a64 <ConsoleIsArrowDown>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 80db 	beq.w	8002464 <ConsoleFunction+0x830>
					if (ConsoleIsArrowUp(&h->pState))
 80022ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b0:	3308      	adds	r3, #8
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff fbba 	bl	8001a2c <ConsoleIsArrowUp>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d010      	beq.n	80022e0 <ConsoleFunction+0x6ac>
						h->history.linePtr -= 1;
 80022be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80022c4:	1e5a      	subs	r2, r3, #1
 80022c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c8:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
						if (h->history.linePtr < 0) h->history.linePtr = CONSOLE_LINE_HISTORY - 1;
 80022cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ce:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	da14      	bge.n	8002300 <ConsoleFunction+0x6cc>
 80022d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d8:	2207      	movs	r2, #7
 80022da:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
 80022de:	e00f      	b.n	8002300 <ConsoleFunction+0x6cc>
						h->history.linePtr += 1;
 80022e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e2:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80022e6:	1c5a      	adds	r2, r3, #1
 80022e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ea:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
						if (h->history.linePtr >= CONSOLE_LINE_HISTORY) h->history.linePtr = 0;
 80022ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80022f4:	2b07      	cmp	r3, #7
 80022f6:	dd03      	ble.n	8002300 <ConsoleFunction+0x6cc>
 80022f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fa:	2200      	movs	r2, #0
 80022fc:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
					if (h->history.linePtr == h->history.lineHead)
 8002300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002302:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8002306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002308:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800230c:	429a      	cmp	r2, r3
 800230e:	d134      	bne.n	800237a <ConsoleFunction+0x746>
						int inputLength = (int)strnlen(lineBuff, CONSOLE_LINE_SIZE);
 8002310:	2178      	movs	r1, #120	@ 0x78
 8002312:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002314:	f00e fbc3 	bl	8010a9e <strnlen>
 8002318:	4603      	mov	r3, r0
 800231a:	613b      	str	r3, [r7, #16]
						printf("\033[%dD", CONSOLE_LINE_SIZE + consoleStartIndex);
 800231c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800231e:	3378      	adds	r3, #120	@ 0x78
 8002320:	4619      	mov	r1, r3
 8002322:	486d      	ldr	r0, [pc, #436]	@ (80024d8 <ConsoleFunction+0x8a4>)
 8002324:	f00e f93e 	bl	80105a4 <iprintf>
						printf("\033[%dC", consoleStartIndex);
 8002328:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800232a:	486c      	ldr	r0, [pc, #432]	@ (80024dc <ConsoleFunction+0x8a8>)
 800232c:	f00e f93a 	bl	80105a4 <iprintf>
						for (int i = 0; i < inputLength; i++)
 8002330:	2300      	movs	r3, #0
 8002332:	633b      	str	r3, [r7, #48]	@ 0x30
 8002334:	e005      	b.n	8002342 <ConsoleFunction+0x70e>
							putchar(' ');
 8002336:	2020      	movs	r0, #32
 8002338:	f00e f946 	bl	80105c8 <putchar>
						for (int i = 0; i < inputLength; i++)
 800233c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800233e:	3301      	adds	r3, #1
 8002340:	633b      	str	r3, [r7, #48]	@ 0x30
 8002342:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	429a      	cmp	r2, r3
 8002348:	dbf5      	blt.n	8002336 <ConsoleFunction+0x702>
						memset(lineBuff, 0, CONSOLE_LINE_SIZE);
 800234a:	2278      	movs	r2, #120	@ 0x78
 800234c:	2100      	movs	r1, #0
 800234e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002350:	f00e fb7e 	bl	8010a50 <memset>
						lbPtr = 0;
 8002354:	2300      	movs	r3, #0
 8002356:	657b      	str	r3, [r7, #84]	@ 0x54
						printf("\033[%dD", CONSOLE_LINE_SIZE + consoleStartIndex);
 8002358:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800235a:	3378      	adds	r3, #120	@ 0x78
 800235c:	4619      	mov	r1, r3
 800235e:	485e      	ldr	r0, [pc, #376]	@ (80024d8 <ConsoleFunction+0x8a4>)
 8002360:	f00e f920 	bl	80105a4 <iprintf>
						printf("\033[%dC", consoleStartIndex);
 8002364:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002366:	485d      	ldr	r0, [pc, #372]	@ (80024dc <ConsoleFunction+0x8a8>)
 8002368:	f00e f91c 	bl	80105a4 <iprintf>
						fflush(stdout);
 800236c:	4b59      	ldr	r3, [pc, #356]	@ (80024d4 <ConsoleFunction+0x8a0>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	4618      	mov	r0, r3
 8002374:	f00d ffd4 	bl	8010320 <fflush>
					if (h->history.linePtr == h->history.lineHead)
 8002378:	e072      	b.n	8002460 <ConsoleFunction+0x82c>
						int inputLength = (int)strnlen(lineBuff, CONSOLE_LINE_SIZE);
 800237a:	2178      	movs	r1, #120	@ 0x78
 800237c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800237e:	f00e fb8e 	bl	8010a9e <strnlen>
 8002382:	4603      	mov	r3, r0
 8002384:	617b      	str	r3, [r7, #20]
						printf("\033[%dD", CONSOLE_LINE_SIZE + consoleStartIndex);
 8002386:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002388:	3378      	adds	r3, #120	@ 0x78
 800238a:	4619      	mov	r1, r3
 800238c:	4852      	ldr	r0, [pc, #328]	@ (80024d8 <ConsoleFunction+0x8a4>)
 800238e:	f00e f909 	bl	80105a4 <iprintf>
						printf("\033[%dC", consoleStartIndex);
 8002392:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002394:	4851      	ldr	r0, [pc, #324]	@ (80024dc <ConsoleFunction+0x8a8>)
 8002396:	f00e f905 	bl	80105a4 <iprintf>
						int i = 0;
 800239a:	2300      	movs	r3, #0
 800239c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						for (; i < inputLength; i++)
 800239e:	e005      	b.n	80023ac <ConsoleFunction+0x778>
							putchar(' ');
 80023a0:	2020      	movs	r0, #32
 80023a2:	f00e f911 	bl	80105c8 <putchar>
						for (; i < inputLength; i++)
 80023a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a8:	3301      	adds	r3, #1
 80023aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	dbf5      	blt.n	80023a0 <ConsoleFunction+0x76c>
						printf("\033[%dD", CONSOLE_LINE_SIZE + consoleStartIndex);
 80023b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023b6:	3378      	adds	r3, #120	@ 0x78
 80023b8:	4619      	mov	r1, r3
 80023ba:	4847      	ldr	r0, [pc, #284]	@ (80024d8 <ConsoleFunction+0x8a4>)
 80023bc:	f00e f8f2 	bl	80105a4 <iprintf>
						printf("\033[%dC", consoleStartIndex);
 80023c0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80023c2:	4846      	ldr	r0, [pc, #280]	@ (80024dc <ConsoleFunction+0x8a8>)
 80023c4:	f00e f8ee 	bl	80105a4 <iprintf>
						fflush(stdout);
 80023c8:	4b42      	ldr	r3, [pc, #264]	@ (80024d4 <ConsoleFunction+0x8a0>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	4618      	mov	r0, r3
 80023d0:	f00d ffa6 	bl	8010320 <fflush>
						i = 0;
 80023d4:	2300      	movs	r3, #0
 80023d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
						memset(lineBuff, 0, CONSOLE_LINE_SIZE);
 80023d8:	2278      	movs	r2, #120	@ 0x78
 80023da:	2100      	movs	r1, #0
 80023dc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80023de:	f00e fb37 	bl	8010a50 <memset>
						lbPtr = 0;
 80023e2:	2300      	movs	r3, #0
 80023e4:	657b      	str	r3, [r7, #84]	@ 0x54
						while (h->history.lines[h->history.linePtr][i] != '\0')
 80023e6:	e026      	b.n	8002436 <ConsoleFunction+0x802>
							putchar(h->history.lines[h->history.linePtr][i]);
 80023e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ea:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 80023ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023f0:	4613      	mov	r3, r2
 80023f2:	015b      	lsls	r3, r3, #5
 80023f4:	1a9b      	subs	r3, r3, r2
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	18ca      	adds	r2, r1, r3
 80023fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023fc:	4413      	add	r3, r2
 80023fe:	3324      	adds	r3, #36	@ 0x24
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	4618      	mov	r0, r3
 8002404:	f00e f8e0 	bl	80105c8 <putchar>
							lineBuff[lbPtr] = h->history.lines[h->history.linePtr][i];
 8002408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 800240e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8002410:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002412:	4419      	add	r1, r3
 8002414:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002416:	4613      	mov	r3, r2
 8002418:	015b      	lsls	r3, r3, #5
 800241a:	1a9b      	subs	r3, r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	18c2      	adds	r2, r0, r3
 8002420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002422:	4413      	add	r3, r2
 8002424:	3324      	adds	r3, #36	@ 0x24
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	700b      	strb	r3, [r1, #0]
							lbPtr++;
 800242a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800242c:	3301      	adds	r3, #1
 800242e:	657b      	str	r3, [r7, #84]	@ 0x54
							i++;
 8002430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002432:	3301      	adds	r3, #1
 8002434:	62fb      	str	r3, [r7, #44]	@ 0x2c
						while (h->history.lines[h->history.linePtr][i] != '\0')
 8002436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002438:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 800243c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800243e:	4613      	mov	r3, r2
 8002440:	015b      	lsls	r3, r3, #5
 8002442:	1a9b      	subs	r3, r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	18ca      	adds	r2, r1, r3
 8002448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800244a:	4413      	add	r3, r2
 800244c:	3324      	adds	r3, #36	@ 0x24
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1c9      	bne.n	80023e8 <ConsoleFunction+0x7b4>
						fflush(stdout);
 8002454:	4b1f      	ldr	r3, [pc, #124]	@ (80024d4 <ConsoleFunction+0x8a0>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	4618      	mov	r0, r3
 800245c:	f00d ff60 	bl	8010320 <fflush>
					if (h->history.linePtr == h->history.lineHead)
 8002460:	bf00      	nop
				break;
 8002462:	e02a      	b.n	80024ba <ConsoleFunction+0x886>
				else goto unimp;
 8002464:	bf00      	nop

			// all other non implemented controls
			default:
			{
			unimp:
				printf("UNIMP-CTRL-SEQ: ");
 8002466:	481e      	ldr	r0, [pc, #120]	@ (80024e0 <ConsoleFunction+0x8ac>)
 8002468:	f00e f89c 	bl	80105a4 <iprintf>
				for (int i = 0; ctrlBuff[i] != '\0'; i++)
 800246c:	2300      	movs	r3, #0
 800246e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002470:	e00f      	b.n	8002492 <ConsoleFunction+0x85e>
					printf("%2.2x(%d) ", ctrlBuff[i], ctrlBuff[i]);
 8002472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002474:	6a3a      	ldr	r2, [r7, #32]
 8002476:	4413      	add	r3, r2
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	4619      	mov	r1, r3
 800247c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800247e:	6a3a      	ldr	r2, [r7, #32]
 8002480:	4413      	add	r3, r2
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	461a      	mov	r2, r3
 8002486:	4817      	ldr	r0, [pc, #92]	@ (80024e4 <ConsoleFunction+0x8b0>)
 8002488:	f00e f88c 	bl	80105a4 <iprintf>
				for (int i = 0; ctrlBuff[i] != '\0'; i++)
 800248c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800248e:	3301      	adds	r3, #1
 8002490:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002494:	6a3a      	ldr	r2, [r7, #32]
 8002496:	4413      	add	r3, r2
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1e9      	bne.n	8002472 <ConsoleFunction+0x83e>
				printf("\r\n");
 800249e:	4812      	ldr	r0, [pc, #72]	@ (80024e8 <ConsoleFunction+0x8b4>)
 80024a0:	f00e f8f0 	bl	8010684 <puts>
				fflush(stdout);
 80024a4:	4b0b      	ldr	r3, [pc, #44]	@ (80024d4 <ConsoleFunction+0x8a0>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f00d ff38 	bl	8010320 <fflush>
				break;
 80024b0:	e004      	b.n	80024bc <ConsoleFunction+0x888>
				    if ( lbPtr == 0 ) break;
 80024b2:	bf00      	nop
 80024b4:	e002      	b.n	80024bc <ConsoleFunction+0x888>
				break;
 80024b6:	bf00      	nop
 80024b8:	e000      	b.n	80024bc <ConsoleFunction+0x888>
				break;
 80024ba:	bf00      	nop
	while(h->cancel == 0)
 80024bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024be:	6a1b      	ldr	r3, [r3, #32]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f43f ac2a 	beq.w	8001d1a <ConsoleFunction+0xe6>


		}
	}

exit:
 80024c6:	e004      	b.n	80024d2 <ConsoleFunction+0x89e>
	if (ctrlBuff == NULL) goto exit;
 80024c8:	bf00      	nop
 80024ca:	e012      	b.n	80024f2 <ConsoleFunction+0x8be>
	if (lineBuff == NULL) goto exit;
 80024cc:	bf00      	nop
 80024ce:	e010      	b.n	80024f2 <ConsoleFunction+0x8be>
			if ( h->cancel == 1 ) goto exit;
 80024d0:	bf00      	nop
	while (h->cancel == 0) vTaskDelay(pdTICKS_TO_MS(100));
 80024d2:	e00e      	b.n	80024f2 <ConsoleFunction+0x8be>
 80024d4:	200001c0 	.word	0x200001c0
 80024d8:	080135c4 	.word	0x080135c4
 80024dc:	080135cc 	.word	0x080135cc
 80024e0:	08013644 	.word	0x08013644
 80024e4:	08013658 	.word	0x08013658
 80024e8:	08013664 	.word	0x08013664
 80024ec:	2064      	movs	r0, #100	@ 0x64
 80024ee:	f009 fedb 	bl	800c2a8 <vTaskDelay>
 80024f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f4:	6a1b      	ldr	r3, [r3, #32]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d0f8      	beq.n	80024ec <ConsoleFunction+0x8b8>
	
	printf("Console terminated, cleaning up...");
 80024fa:	482c      	ldr	r0, [pc, #176]	@ (80025ac <ConsoleFunction+0x978>)
 80024fc:	f00e f852 	bl	80105a4 <iprintf>
	fflush(stdout);
 8002500:	4b2b      	ldr	r3, [pc, #172]	@ (80025b0 <ConsoleFunction+0x97c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	4618      	mov	r0, r3
 8002508:	f00d ff0a 	bl	8010320 <fflush>

	xSemaphoreTakeRecursive(h->cState.lockGuard, -1);
 800250c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	4618      	mov	r0, r3
 8002516:	f008 ff93 	bl	800b440 <xQueueTakeMutexRecursive>
	while (!LIST_EMPTY(&h->cState.commands))
 800251a:	e01c      	b.n	8002556 <ConsoleFunction+0x922>
	{
		cmdEntry_t* pElement = h->cState.commands.lh_first;
 800251c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	60bb      	str	r3, [r7, #8]
		if (pElement != NULL)
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d01b      	beq.n	8002560 <ConsoleFunction+0x92c>
		{
			LIST_REMOVE(pElement, navigate);
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 800252e:	2b00      	cmp	r3, #0
 8002530:	d007      	beq.n	8002542 <ConsoleFunction+0x90e>
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 8002538:	68ba      	ldr	r2, [r7, #8]
 800253a:	f8d2 2260 	ldr.w	r2, [r2, #608]	@ 0x260
 800253e:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	f8d2 225c 	ldr.w	r2, [r2, #604]	@ 0x25c
 800254e:	601a      	str	r2, [r3, #0]
			free(pElement);
 8002550:	68b8      	ldr	r0, [r7, #8]
 8002552:	f00b ff93 	bl	800e47c <free>
	while (!LIST_EMPTY(&h->cState.commands))
 8002556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1de      	bne.n	800251c <ConsoleFunction+0x8e8>
 800255e:	e000      	b.n	8002562 <ConsoleFunction+0x92e>
		}
		else break;
 8002560:	bf00      	nop
	}

	xSemaphoreGiveRecursive(h->cState.lockGuard);
 8002562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f008 ff2e 	bl	800b3c8 <xQueueGiveMutexRecursive>
	vSemaphoreDelete(h->cState.lockGuard);
 800256c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f009 fac1 	bl	800baf8 <vQueueDelete>
	free(h);
 8002576:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002578:	f00b ff80 	bl	800e47c <free>
	
	if (lineBuff != NULL) free(lineBuff);
 800257c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800257e:	2b00      	cmp	r3, #0
 8002580:	d002      	beq.n	8002588 <ConsoleFunction+0x954>
 8002582:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002584:	f00b ff7a 	bl	800e47c <free>
	if (ctrlBuff != NULL) free(ctrlBuff);
 8002588:	6a3b      	ldr	r3, [r7, #32]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d002      	beq.n	8002594 <ConsoleFunction+0x960>
 800258e:	6a38      	ldr	r0, [r7, #32]
 8002590:	f00b ff74 	bl	800e47c <free>
	printf("done\r\n");
 8002594:	4807      	ldr	r0, [pc, #28]	@ (80025b4 <ConsoleFunction+0x980>)
 8002596:	f00e f875 	bl	8010684 <puts>
 800259a:	e000      	b.n	800259e <ConsoleFunction+0x96a>
	if (h == NULL) goto destroy;
 800259c:	bf00      	nop
destroy:
	vTaskDelete(NULL);
 800259e:	2000      	movs	r0, #0
 80025a0:	f009 fdd8 	bl	800c154 <vTaskDelete>
}
 80025a4:	bf00      	nop
 80025a6:	3760      	adds	r7, #96	@ 0x60
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	08013668 	.word	0x08013668
 80025b0:	200001c0 	.word	0x200001c0
 80025b4:	0801368c 	.word	0x0801368c

080025b8 <ConsolePrintHelp>:

// --------------------------------------------------------------------------------------------------------------------
static int ConsolePrintHelp(int argc, char** argv, void* context)
// --------------------------------------------------------------------------------------------------------------------
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08a      	sub	sp, #40	@ 0x28
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
	ConsoleHandle_t h = (ConsoleHandle_t)context;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	61bb      	str	r3, [r7, #24]
	cmdState_t* c = &h->cState;
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	617b      	str	r3, [r7, #20]
	int found = 0;
 80025cc:	2300      	movs	r3, #0
 80025ce:	627b      	str	r3, [r7, #36]	@ 0x24
	int cmdLen = 0;
 80025d0:	2300      	movs	r3, #0
 80025d2:	623b      	str	r3, [r7, #32]
	if ( argc > 0 )
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	dd06      	ble.n	80025e8 <ConsolePrintHelp+0x30>
	{
		cmdLen = (int)strlen(argv[0]);
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fd fe76 	bl	80002d0 <strlen>
 80025e4:	4603      	mov	r3, r0
 80025e6:	623b      	str	r3, [r7, #32]
	}
	xSemaphoreTakeRecursive( c->lockGuard, -1 );
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f04f 31ff 	mov.w	r1, #4294967295
 80025f0:	4618      	mov	r0, r3
 80025f2:	f008 ff25 	bl	800b440 <xQueueTakeMutexRecursive>
	cmdEntry_t* pElement = c->commands.lh_first;
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	61fb      	str	r3, [r7, #28]

	printf("HELP FOR:\r\n");
 80025fc:	4831      	ldr	r0, [pc, #196]	@ (80026c4 <ConsolePrintHelp+0x10c>)
 80025fe:	f00e f841 	bl	8010684 <puts>
	printf("-------------------------------------------------------------------\r\n");
 8002602:	4831      	ldr	r0, [pc, #196]	@ (80026c8 <ConsolePrintHelp+0x110>)
 8002604:	f00e f83e 	bl	8010684 <puts>
	while ( pElement != NULL )
 8002608:	e048      	b.n	800269c <ConsolePrintHelp+0xe4>
	{
		// if string compare result and determined length match, then this must be the function
		if ( ( argc == 0 ) || ( strncmp(argv[0], pElement->content.cmd, cmdLen) == 0 && cmdLen == pElement->content.cmdLen ) )
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00f      	beq.n	8002630 <ConsolePrintHelp+0x78>
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	6818      	ldr	r0, [r3, #0]
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	3308      	adds	r3, #8
 8002618:	6a3a      	ldr	r2, [r7, #32]
 800261a:	4619      	mov	r1, r3
 800261c:	f00e fa2d 	bl	8010a7a <strncmp>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d136      	bne.n	8002694 <ConsolePrintHelp+0xdc>
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800262a:	6a3a      	ldr	r2, [r7, #32]
 800262c:	429a      	cmp	r2, r3
 800262e:	d131      	bne.n	8002694 <ConsolePrintHelp+0xdc>
		{
			found = 1;
 8002630:	2301      	movs	r3, #1
 8002632:	627b      	str	r3, [r7, #36]	@ 0x24
			if ( pElement->content.isAlias ) printf("ALIAS\r\n");
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 800263a:	2b00      	cmp	r3, #0
 800263c:	d003      	beq.n	8002646 <ConsolePrintHelp+0x8e>
 800263e:	4823      	ldr	r0, [pc, #140]	@ (80026cc <ConsolePrintHelp+0x114>)
 8002640:	f00e f820 	bl	8010684 <puts>
 8002644:	e002      	b.n	800264c <ConsolePrintHelp+0x94>
			else printf("COMMAND\r\n");
 8002646:	4822      	ldr	r0, [pc, #136]	@ (80026d0 <ConsolePrintHelp+0x118>)
 8002648:	f00e f81c 	bl	8010684 <puts>
			printf("%s\r\n\r\n", pElement->content.cmd);
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	3308      	adds	r3, #8
 8002650:	4619      	mov	r1, r3
 8002652:	4820      	ldr	r0, [pc, #128]	@ (80026d4 <ConsolePrintHelp+0x11c>)
 8002654:	f00d ffa6 	bl	80105a4 <iprintf>
			if ( pElement->content.isAlias )
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 800265e:	2b00      	cmp	r3, #0
 8002660:	d00c      	beq.n	800267c <ConsolePrintHelp+0xc4>
			{
				printf("MAPPING\r\n");
 8002662:	481d      	ldr	r0, [pc, #116]	@ (80026d8 <ConsolePrintHelp+0x120>)
 8002664:	f00e f80e 	bl	8010684 <puts>
				printf("%s -> '%s'\r\n", pElement->content.cmd, pElement->content.help);
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	f103 0108 	add.w	r1, r3, #8
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	3350      	adds	r3, #80	@ 0x50
 8002672:	461a      	mov	r2, r3
 8002674:	4819      	ldr	r0, [pc, #100]	@ (80026dc <ConsolePrintHelp+0x124>)
 8002676:	f00d ff95 	bl	80105a4 <iprintf>
 800267a:	e008      	b.n	800268e <ConsolePrintHelp+0xd6>
			}
			else
			{
				printf("DESCRIPTION\r\n");
 800267c:	4818      	ldr	r0, [pc, #96]	@ (80026e0 <ConsolePrintHelp+0x128>)
 800267e:	f00e f801 	bl	8010684 <puts>
				printf("%s\r\n", pElement->content.help);
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	3350      	adds	r3, #80	@ 0x50
 8002686:	4619      	mov	r1, r3
 8002688:	4816      	ldr	r0, [pc, #88]	@ (80026e4 <ConsolePrintHelp+0x12c>)
 800268a:	f00d ff8b 	bl	80105a4 <iprintf>
			}
			printf("-------------------------------------------------------------------\r\n");
 800268e:	480e      	ldr	r0, [pc, #56]	@ (80026c8 <ConsolePrintHelp+0x110>)
 8002690:	f00d fff8 	bl	8010684 <puts>
		}

		pElement = pElement->navigate.le_next;
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 800269a:	61fb      	str	r3, [r7, #28]
	while ( pElement != NULL )
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1b3      	bne.n	800260a <ConsolePrintHelp+0x52>
	}

	xSemaphoreGiveRecursive( c->lockGuard );
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f008 fe8e 	bl	800b3c8 <xQueueGiveMutexRecursive>
	return -(found == 0);
 80026ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	bf0c      	ite	eq
 80026b2:	2301      	moveq	r3, #1
 80026b4:	2300      	movne	r3, #0
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	425b      	negs	r3, r3
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3728      	adds	r7, #40	@ 0x28
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	08013694 	.word	0x08013694
 80026c8:	080136a0 	.word	0x080136a0
 80026cc:	080136e8 	.word	0x080136e8
 80026d0:	080136f0 	.word	0x080136f0
 80026d4:	080136fc 	.word	0x080136fc
 80026d8:	08013704 	.word	0x08013704
 80026dc:	08013710 	.word	0x08013710
 80026e0:	08013720 	.word	0x08013720
 80026e4:	08013730 	.word	0x08013730

080026e8 <ConsoleExecReset>:

// --------------------------------------------------------------------------------------------------------------------
static int ConsoleExecReset(int argc, char** argv, void* context)
// --------------------------------------------------------------------------------------------------------------------
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
	(void)argc;
	(void)argv;
	(void)context;
#if defined(__arm__)
	NVIC_SystemReset();
 80026f4:	f7fe fcc4 	bl	8001080 <__NVIC_SystemReset>

080026f8 <ConsolePrintKernelTicks>:
}

// --------------------------------------------------------------------------------------------------------------------
static int ConsolePrintKernelTicks(int argc, char** argv, void* context)
// --------------------------------------------------------------------------------------------------------------------
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
	(void)argc;
	(void)argv;
	(void)context;
	printf("%u", (unsigned int)xTaskGetTickCount());
 8002704:	f00a f85a 	bl	800c7bc <xTaskGetTickCount>
 8002708:	4603      	mov	r3, r0
 800270a:	4619      	mov	r1, r3
 800270c:	4803      	ldr	r0, [pc, #12]	@ (800271c <ConsolePrintKernelTicks+0x24>)
 800270e:	f00d ff49 	bl	80105a4 <iprintf>
	return 0;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3710      	adds	r7, #16
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	08013738 	.word	0x08013738

08002720 <ConsolePrintTaskStats>:

#if defined(configGENERATE_RUN_TIME_STATS) && (configGENERATE_RUN_TIME_STATS != 0)
// --------------------------------------------------------------------------------------------------------------------
static int ConsolePrintTaskStats(int argc, char** argv, void* context)
// --------------------------------------------------------------------------------------------------------------------
{
 8002720:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002724:	f2ad 5dc4 	subw	sp, sp, #1476	@ 0x5c4
 8002728:	af06      	add	r7, sp, #24
 800272a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800272e:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 8002732:	6018      	str	r0, [r3, #0]
 8002734:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002738:	f5a3 63b4 	sub.w	r3, r3, #1440	@ 0x5a0
 800273c:	6019      	str	r1, [r3, #0]
 800273e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002742:	f2a3 53a4 	subw	r3, r3, #1444	@ 0x5a4
 8002746:	601a      	str	r2, [r3, #0]
	(void)argc;
	(void)argv;
	(void)context;
	unsigned int numTasks = (unsigned int)uxTaskGetNumberOfTasks();
 8002748:	f00a f848 	bl	800c7dc <uxTaskGetNumberOfTasks>
 800274c:	f8c7 05a0 	str.w	r0, [r7, #1440]	@ 0x5a0
	TaskStatus_t tasks[32]; // a maximium of 32 so far
	configRUN_TIME_COUNTER_TYPE totalTime = 0;
 8002750:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002754:	f5a3 63b3 	sub.w	r3, r3, #1432	@ 0x598
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]

	unsigned int numFeedback = uxTaskGetSystemState( tasks, numTasks, &totalTime);
 800275c:	f107 0210 	add.w	r2, r7, #16
 8002760:	f107 0314 	add.w	r3, r7, #20
 8002764:	f8d7 15a0 	ldr.w	r1, [r7, #1440]	@ 0x5a0
 8002768:	4618      	mov	r0, r3
 800276a:	f00a f843 	bl	800c7f4 <uxTaskGetSystemState>
 800276e:	f8c7 059c 	str.w	r0, [r7, #1436]	@ 0x59c
	if (numFeedback > 0)
 8002772:	f8d7 359c 	ldr.w	r3, [r7, #1436]	@ 0x59c
 8002776:	2b00      	cmp	r3, #0
 8002778:	d008      	beq.n	800278c <ConsolePrintTaskStats+0x6c>
	{
		printf("|----|----------|----------|----------|---------|------------|-------|\r\n");
 800277a:	4876      	ldr	r0, [pc, #472]	@ (8002954 <ConsolePrintTaskStats+0x234>)
 800277c:	f00d ff82 	bl	8010684 <puts>
		printf("| ID | NAME     | Prio     | BasePrio | State   | Ticks      | Rel.  |\r\n");
 8002780:	4875      	ldr	r0, [pc, #468]	@ (8002958 <ConsolePrintTaskStats+0x238>)
 8002782:	f00d ff7f 	bl	8010684 <puts>
		printf("|----|----------|----------|----------|---------|------------|-------|\r\n");
 8002786:	4873      	ldr	r0, [pc, #460]	@ (8002954 <ConsolePrintTaskStats+0x234>)
 8002788:	f00d ff7c 	bl	8010684 <puts>
	}
	for (unsigned int i = 0; i < numFeedback; i++ )
 800278c:	2300      	movs	r3, #0
 800278e:	f8c7 35a4 	str.w	r3, [r7, #1444]	@ 0x5a4
 8002792:	e0d0      	b.n	8002936 <ConsolePrintTaskStats+0x216>
	{
		float relativeRuntime = ( (float)tasks[i].ulRunTimeCounter * 100.0f / (float)totalTime );
 8002794:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002798:	f2a3 5294 	subw	r2, r3, #1428	@ 0x594
 800279c:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 80027a0:	212c      	movs	r1, #44	@ 0x2c
 80027a2:	fb01 f303 	mul.w	r3, r1, r3
 80027a6:	4413      	add	r3, r2
 80027a8:	3318      	adds	r3, #24
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	ee07 3a90 	vmov	s15, r3
 80027b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027b4:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 800295c <ConsolePrintTaskStats+0x23c>
 80027b8:	ee67 6a87 	vmul.f32	s13, s15, s14
 80027bc:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80027c0:	f5a3 63b3 	sub.w	r3, r3, #1432	@ 0x598
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	ee07 3a90 	vmov	s15, r3
 80027ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027d2:	f507 63b3 	add.w	r3, r7, #1432	@ 0x598
 80027d6:	edc3 7a00 	vstr	s15, [r3]
		char* state = (tasks[i].eCurrentState == eRunning) ? "RUN    " :
 80027da:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80027de:	f2a3 5294 	subw	r2, r3, #1428	@ 0x594
 80027e2:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 80027e6:	212c      	movs	r1, #44	@ 0x2c
 80027e8:	fb01 f303 	mul.w	r3, r1, r3
 80027ec:	4413      	add	r3, r2
 80027ee:	330c      	adds	r3, #12
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d041      	beq.n	800287a <ConsolePrintTaskStats+0x15a>
			(tasks[i].eCurrentState == eReady) ? "READY  " :
 80027f6:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80027fa:	f2a3 5294 	subw	r2, r3, #1428	@ 0x594
 80027fe:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8002802:	212c      	movs	r1, #44	@ 0x2c
 8002804:	fb01 f303 	mul.w	r3, r1, r3
 8002808:	4413      	add	r3, r2
 800280a:	330c      	adds	r3, #12
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d031      	beq.n	8002876 <ConsolePrintTaskStats+0x156>
			(tasks[i].eCurrentState == eBlocked) ? "BLOCKED" :
 8002812:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002816:	f2a3 5294 	subw	r2, r3, #1428	@ 0x594
 800281a:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 800281e:	212c      	movs	r1, #44	@ 0x2c
 8002820:	fb01 f303 	mul.w	r3, r1, r3
 8002824:	4413      	add	r3, r2
 8002826:	330c      	adds	r3, #12
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d021      	beq.n	8002872 <ConsolePrintTaskStats+0x152>
			(tasks[i].eCurrentState == eSuspended) ? "SUSPEND" :
 800282e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002832:	f2a3 5294 	subw	r2, r3, #1428	@ 0x594
 8002836:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 800283a:	212c      	movs	r1, #44	@ 0x2c
 800283c:	fb01 f303 	mul.w	r3, r1, r3
 8002840:	4413      	add	r3, r2
 8002842:	330c      	adds	r3, #12
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	2b03      	cmp	r3, #3
 8002848:	d011      	beq.n	800286e <ConsolePrintTaskStats+0x14e>
			(tasks[i].eCurrentState == eDeleted) ? "DELETED" : "INVALID";
 800284a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800284e:	f2a3 5294 	subw	r2, r3, #1428	@ 0x594
 8002852:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8002856:	212c      	movs	r1, #44	@ 0x2c
 8002858:	fb01 f303 	mul.w	r3, r1, r3
 800285c:	4413      	add	r3, r2
 800285e:	330c      	adds	r3, #12
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b04      	cmp	r3, #4
 8002864:	d101      	bne.n	800286a <ConsolePrintTaskStats+0x14a>
 8002866:	4b3e      	ldr	r3, [pc, #248]	@ (8002960 <ConsolePrintTaskStats+0x240>)
 8002868:	e008      	b.n	800287c <ConsolePrintTaskStats+0x15c>
 800286a:	4b3e      	ldr	r3, [pc, #248]	@ (8002964 <ConsolePrintTaskStats+0x244>)
 800286c:	e006      	b.n	800287c <ConsolePrintTaskStats+0x15c>
			(tasks[i].eCurrentState == eSuspended) ? "SUSPEND" :
 800286e:	4b3e      	ldr	r3, [pc, #248]	@ (8002968 <ConsolePrintTaskStats+0x248>)
 8002870:	e004      	b.n	800287c <ConsolePrintTaskStats+0x15c>
			(tasks[i].eCurrentState == eBlocked) ? "BLOCKED" :
 8002872:	4b3e      	ldr	r3, [pc, #248]	@ (800296c <ConsolePrintTaskStats+0x24c>)
 8002874:	e002      	b.n	800287c <ConsolePrintTaskStats+0x15c>
			(tasks[i].eCurrentState == eReady) ? "READY  " :
 8002876:	4b3e      	ldr	r3, [pc, #248]	@ (8002970 <ConsolePrintTaskStats+0x250>)
 8002878:	e000      	b.n	800287c <ConsolePrintTaskStats+0x15c>
		char* state = (tasks[i].eCurrentState == eRunning) ? "RUN    " :
 800287a:	4b3e      	ldr	r3, [pc, #248]	@ (8002974 <ConsolePrintTaskStats+0x254>)
 800287c:	f8c7 3594 	str.w	r3, [r7, #1428]	@ 0x594
		printf("| %2.2d | %-8.8s | %4.4d     | %4.4d     | %s | %10.10u | %5.1f |\r\n",
			(int)tasks[i].xTaskNumber, (char*)tasks[i].pcTaskName, (int)tasks[i].uxCurrentPriority, 
 8002880:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8002884:	f2a3 5294 	subw	r2, r3, #1428	@ 0x594
 8002888:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 800288c:	212c      	movs	r1, #44	@ 0x2c
 800288e:	fb01 f303 	mul.w	r3, r1, r3
 8002892:	4413      	add	r3, r2
 8002894:	3308      	adds	r3, #8
 8002896:	681b      	ldr	r3, [r3, #0]
		printf("| %2.2d | %-8.8s | %4.4d     | %4.4d     | %s | %10.10u | %5.1f |\r\n",
 8002898:	4698      	mov	r8, r3
			(int)tasks[i].xTaskNumber, (char*)tasks[i].pcTaskName, (int)tasks[i].uxCurrentPriority, 
 800289a:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 800289e:	f2a3 5294 	subw	r2, r3, #1428	@ 0x594
 80028a2:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 80028a6:	212c      	movs	r1, #44	@ 0x2c
 80028a8:	fb01 f303 	mul.w	r3, r1, r3
 80028ac:	4413      	add	r3, r2
 80028ae:	3304      	adds	r3, #4
 80028b0:	681d      	ldr	r5, [r3, #0]
 80028b2:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80028b6:	f2a3 5294 	subw	r2, r3, #1428	@ 0x594
 80028ba:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 80028be:	212c      	movs	r1, #44	@ 0x2c
 80028c0:	fb01 f303 	mul.w	r3, r1, r3
 80028c4:	4413      	add	r3, r2
 80028c6:	3310      	adds	r3, #16
 80028c8:	681b      	ldr	r3, [r3, #0]
		printf("| %2.2d | %-8.8s | %4.4d     | %4.4d     | %s | %10.10u | %5.1f |\r\n",
 80028ca:	4699      	mov	r9, r3
			(int)tasks[i].uxBasePriority, (char*)state, (unsigned int)tasks[i].ulRunTimeCounter,
 80028cc:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80028d0:	f2a3 5294 	subw	r2, r3, #1428	@ 0x594
 80028d4:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 80028d8:	212c      	movs	r1, #44	@ 0x2c
 80028da:	fb01 f303 	mul.w	r3, r1, r3
 80028de:	4413      	add	r3, r2
 80028e0:	3314      	adds	r3, #20
 80028e2:	681b      	ldr	r3, [r3, #0]
		printf("| %2.2d | %-8.8s | %4.4d     | %4.4d     | %s | %10.10u | %5.1f |\r\n",
 80028e4:	461e      	mov	r6, r3
			(int)tasks[i].uxBasePriority, (char*)state, (unsigned int)tasks[i].ulRunTimeCounter,
 80028e6:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 80028ea:	f2a3 5294 	subw	r2, r3, #1428	@ 0x594
 80028ee:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 80028f2:	212c      	movs	r1, #44	@ 0x2c
 80028f4:	fb01 f303 	mul.w	r3, r1, r3
 80028f8:	4413      	add	r3, r2
 80028fa:	3318      	adds	r3, #24
 80028fc:	681c      	ldr	r4, [r3, #0]
		printf("| %2.2d | %-8.8s | %4.4d     | %4.4d     | %s | %10.10u | %5.1f |\r\n",
 80028fe:	f507 63b3 	add.w	r3, r7, #1432	@ 0x598
 8002902:	6818      	ldr	r0, [r3, #0]
 8002904:	f7fd fe50 	bl	80005a8 <__aeabi_f2d>
 8002908:	4602      	mov	r2, r0
 800290a:	460b      	mov	r3, r1
 800290c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002910:	9402      	str	r4, [sp, #8]
 8002912:	f8d7 3594 	ldr.w	r3, [r7, #1428]	@ 0x594
 8002916:	9301      	str	r3, [sp, #4]
 8002918:	9600      	str	r6, [sp, #0]
 800291a:	464b      	mov	r3, r9
 800291c:	462a      	mov	r2, r5
 800291e:	4641      	mov	r1, r8
 8002920:	4815      	ldr	r0, [pc, #84]	@ (8002978 <ConsolePrintTaskStats+0x258>)
 8002922:	f00d fe3f 	bl	80105a4 <iprintf>
			(float)relativeRuntime);
		printf("|----|----------|----------|----------|---------|------------|-------|\r\n");
 8002926:	480b      	ldr	r0, [pc, #44]	@ (8002954 <ConsolePrintTaskStats+0x234>)
 8002928:	f00d feac 	bl	8010684 <puts>
	for (unsigned int i = 0; i < numFeedback; i++ )
 800292c:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8002930:	3301      	adds	r3, #1
 8002932:	f8c7 35a4 	str.w	r3, [r7, #1444]	@ 0x5a4
 8002936:	f8d7 25a4 	ldr.w	r2, [r7, #1444]	@ 0x5a4
 800293a:	f8d7 359c 	ldr.w	r3, [r7, #1436]	@ 0x59c
 800293e:	429a      	cmp	r2, r3
 8002940:	f4ff af28 	bcc.w	8002794 <ConsolePrintTaskStats+0x74>
	}

	return 0;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	f207 57ac 	addw	r7, r7, #1452	@ 0x5ac
 800294c:	46bd      	mov	sp, r7
 800294e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002952:	bf00      	nop
 8002954:	0801373c 	.word	0x0801373c
 8002958:	08013784 	.word	0x08013784
 800295c:	42c80000 	.word	0x42c80000
 8002960:	080137cc 	.word	0x080137cc
 8002964:	080137d4 	.word	0x080137d4
 8002968:	080137dc 	.word	0x080137dc
 800296c:	080137e4 	.word	0x080137e4
 8002970:	080137ec 	.word	0x080137ec
 8002974:	080137f4 	.word	0x080137f4
 8002978:	080137fc 	.word	0x080137fc

0800297c <ConsolePrintKernelVersion>:
#endif

// --------------------------------------------------------------------------------------------------------------------
static int ConsolePrintKernelVersion(int argc, char** argv, void* context)
// --------------------------------------------------------------------------------------------------------------------
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
	ConsoleHandle_t h = (ConsoleHandle_t)context;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	617b      	str	r3, [r7, #20]
	(void)h;
	(void)argc;
	(void)argv;

	printf("FreeRTOS Kernel %s", tskKERNEL_VERSION_NUMBER);
 800298c:	4904      	ldr	r1, [pc, #16]	@ (80029a0 <ConsolePrintKernelVersion+0x24>)
 800298e:	4805      	ldr	r0, [pc, #20]	@ (80029a4 <ConsolePrintKernelVersion+0x28>)
 8002990:	f00d fe08 	bl	80105a4 <iprintf>
	return 0;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	08013840 	.word	0x08013840
 80029a4:	08013848 	.word	0x08013848

080029a8 <ConsoleWhoAmI>:

// --------------------------------------------------------------------------------------------------------------------
static int ConsoleWhoAmI(int argc, char** argv, void* context)
// --------------------------------------------------------------------------------------------------------------------
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
	ConsoleHandle_t h = (ConsoleHandle_t)context;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	613b      	str	r3, [r7, #16]
	(void)h;
	(void)argc;
	(void)argv;

#if CONSOLE_USE_DYNAMIC_USERNAME != 0
	char* usernamePtr = getenv("USERNAME");
 80029b8:	4808      	ldr	r0, [pc, #32]	@ (80029dc <ConsoleWhoAmI+0x34>)
 80029ba:	f00b fd0f 	bl	800e3dc <getenv>
 80029be:	6178      	str	r0, [r7, #20]
	if ( usernamePtr == 0 ) usernamePtr = CONSOLE_USERNAME;
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <ConsoleWhoAmI+0x22>
 80029c6:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <ConsoleWhoAmI+0x38>)
 80029c8:	617b      	str	r3, [r7, #20]
#else
	char* usernamePtr = CONSOLE_USERNAME;
#endif

	printf("%s", usernamePtr);
 80029ca:	6979      	ldr	r1, [r7, #20]
 80029cc:	4805      	ldr	r0, [pc, #20]	@ (80029e4 <ConsoleWhoAmI+0x3c>)
 80029ce:	f00d fde9 	bl	80105a4 <iprintf>
	return 0;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3718      	adds	r7, #24
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	08013528 	.word	0x08013528
 80029e0:	08013534 	.word	0x08013534
 80029e4:	0801385c 	.word	0x0801385c

080029e8 <ConsoleExit>:

// --------------------------------------------------------------------------------------------------------------------
static int ConsoleExit(int argc, char** argv, void* context)
// --------------------------------------------------------------------------------------------------------------------
{
 80029e8:	b480      	push	{r7}
 80029ea:	b087      	sub	sp, #28
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
	ConsoleHandle_t h = (ConsoleHandle_t)context;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	617b      	str	r3, [r7, #20]
	(void)h;
	(void)argc;
	(void)argv;

	h->cancel = 1;
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	2201      	movs	r2, #1
 80029fc:	621a      	str	r2, [r3, #32]
	return 0;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	371c      	adds	r7, #28
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <ConsoleMallInfo>:

//---------------------------------------------------------------------------------------------------------------------
static int ConsoleMallInfo(int argc, char** argv, void* context)
// --------------------------------------------------------------------------------------------------------------------
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b090      	sub	sp, #64	@ 0x40
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
	ConsoleHandle_t h = (ConsoleHandle_t)context;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	(void)h;
	(void)argc;
	(void)argv;

#ifndef WIN32
	struct mallinfo info = mallinfo();
 8002a1c:	f107 0314 	add.w	r3, r7, #20
 8002a20:	4618      	mov	r0, r3
 8002a22:	f00b fdd5 	bl	800e5d0 <mallinfo>
	printf("arena    : %d\r\n", info.arena);
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	4619      	mov	r1, r3
 8002a2a:	480e      	ldr	r0, [pc, #56]	@ (8002a64 <ConsoleMallInfo+0x58>)
 8002a2c:	f00d fdba 	bl	80105a4 <iprintf>
	printf("ordblks  : %d\r\n", info.ordblks);
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	4619      	mov	r1, r3
 8002a34:	480c      	ldr	r0, [pc, #48]	@ (8002a68 <ConsoleMallInfo+0x5c>)
 8002a36:	f00d fdb5 	bl	80105a4 <iprintf>
	printf("uordblks : %d\r\n", info.uordblks);
 8002a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	480b      	ldr	r0, [pc, #44]	@ (8002a6c <ConsoleMallInfo+0x60>)
 8002a40:	f00d fdb0 	bl	80105a4 <iprintf>
	printf("fordblks : %d\r\n", info.fordblks);
 8002a44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a46:	4619      	mov	r1, r3
 8002a48:	4809      	ldr	r0, [pc, #36]	@ (8002a70 <ConsoleMallInfo+0x64>)
 8002a4a:	f00d fdab 	bl	80105a4 <iprintf>
	printf("keepcost : %d\r\n", info.keepcost);
 8002a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a50:	4619      	mov	r1, r3
 8002a52:	4808      	ldr	r0, [pc, #32]	@ (8002a74 <ConsoleMallInfo+0x68>)
 8002a54:	f00d fda6 	bl	80105a4 <iprintf>
	return 0;
 8002a58:	2300      	movs	r3, #0
#else
	printf("WIN32 has quite a lot!");
	return -1;
#endif
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3740      	adds	r7, #64	@ 0x40
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	08013860 	.word	0x08013860
 8002a68:	08013870 	.word	0x08013870
 8002a6c:	08013880 	.word	0x08013880
 8002a70:	08013890 	.word	0x08013890
 8002a74:	080138a0 	.word	0x080138a0

08002a78 <ConsoleGetEnv>:

//---------------------------------------------------------------------------------------------------------------------
static int ConsoleGetEnv(int argc, char** argv, void* context)
// --------------------------------------------------------------------------------------------------------------------
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b086      	sub	sp, #24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
	ConsoleHandle_t h = (ConsoleHandle_t)context;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	617b      	str	r3, [r7, #20]
	(void)h;

	if ( argc > 0 )
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	dd1a      	ble.n	8002ac4 <ConsoleGetEnv+0x4c>
	{
		char* envValue = getenv(argv[0]);
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f00b fca2 	bl	800e3dc <getenv>
 8002a98:	6138      	str	r0, [r7, #16]
		if ( envValue != NULL )
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d008      	beq.n	8002ab2 <ConsoleGetEnv+0x3a>
		{
			printf("%s=%s", argv[0], envValue);
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	480b      	ldr	r0, [pc, #44]	@ (8002ad8 <ConsoleGetEnv+0x60>)
 8002aaa:	f00d fd7b 	bl	80105a4 <iprintf>
			return 0;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	e00d      	b.n	8002ace <ConsoleGetEnv+0x56>
		}
		else
		{
			printf("%s is no environment variable", argv[0]);
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	4808      	ldr	r0, [pc, #32]	@ (8002adc <ConsoleGetEnv+0x64>)
 8002aba:	f00d fd73 	bl	80105a4 <iprintf>
			return -1;
 8002abe:	f04f 33ff 	mov.w	r3, #4294967295
 8002ac2:	e004      	b.n	8002ace <ConsoleGetEnv+0x56>
		}
	}
	else
	{
		printf("invalid number of arguments");
 8002ac4:	4806      	ldr	r0, [pc, #24]	@ (8002ae0 <ConsoleGetEnv+0x68>)
 8002ac6:	f00d fd6d 	bl	80105a4 <iprintf>
		return -1;
 8002aca:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3718      	adds	r7, #24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	080138b0 	.word	0x080138b0
 8002adc:	080138b8 	.word	0x080138b8
 8002ae0:	080138d8 	.word	0x080138d8

08002ae4 <ConsoleSetEnv>:

//---------------------------------------------------------------------------------------------------------------------
static int ConsoleSetEnv(int argc, char** argv, void* context)
// --------------------------------------------------------------------------------------------------------------------
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	60b9      	str	r1, [r7, #8]
 8002aee:	607a      	str	r2, [r7, #4]
	ConsoleHandle_t h = (ConsoleHandle_t)context;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	617b      	str	r3, [r7, #20]
	(void)h;
	if ( argc > 1 )
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	dd1a      	ble.n	8002b30 <ConsoleSetEnv+0x4c>
	{
		int result = setenv(argv[0], argv[1], 1);
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	6818      	ldr	r0, [r3, #0]
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	3304      	adds	r3, #4
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2201      	movs	r2, #1
 8002b06:	4619      	mov	r1, r3
 8002b08:	f00c fbfa 	bl	800f300 <setenv>
 8002b0c:	6138      	str	r0, [r7, #16]
		if ( result == 0 )
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d101      	bne.n	8002b18 <ConsoleSetEnv+0x34>
		{
			return 0;
 8002b14:	2300      	movs	r3, #0
 8002b16:	e010      	b.n	8002b3a <ConsoleSetEnv+0x56>
		}
		else
		{
			printf("could not set %s with value %s", argv[0], argv[1]);
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	6819      	ldr	r1, [r3, #0]
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	3304      	adds	r3, #4
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	461a      	mov	r2, r3
 8002b24:	4807      	ldr	r0, [pc, #28]	@ (8002b44 <ConsoleSetEnv+0x60>)
 8002b26:	f00d fd3d 	bl	80105a4 <iprintf>
			return -1;
 8002b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b2e:	e004      	b.n	8002b3a <ConsoleSetEnv+0x56>
		}
	}
	else
	{
		printf("invalid number of arguments");
 8002b30:	4805      	ldr	r0, [pc, #20]	@ (8002b48 <ConsoleSetEnv+0x64>)
 8002b32:	f00d fd37 	bl	80105a4 <iprintf>
		return -1;
 8002b36:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3718      	adds	r7, #24
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	080138f4 	.word	0x080138f4
 8002b48:	080138d8 	.word	0x080138d8

08002b4c <ConsoleAliasConfig>:

// --------------------------------------------------------------------------------------------------------------------
static int ConsoleAliasConfig(int argc, char** argv, void* context)
// --------------------------------------------------------------------------------------------------------------------
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b0a8      	sub	sp, #160	@ 0xa0
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
	ConsoleHandle_t h = (ConsoleHandle_t)context;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	if ( argc == 0 )
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d105      	bne.n	8002b70 <ConsoleAliasConfig+0x24>
	{
		printf("invalid number of arguments");
 8002b64:	4855      	ldr	r0, [pc, #340]	@ (8002cbc <ConsoleAliasConfig+0x170>)
 8002b66:	f00d fd1d 	bl	80105a4 <iprintf>
		return -1;
 8002b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b6e:	e0a0      	b.n	8002cb2 <ConsoleAliasConfig+0x166>
	}

	if( argc == 1 )
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d114      	bne.n	8002ba0 <ConsoleAliasConfig+0x54>
	{
		if ( CONSOLE_RemoveAliasOrCommand(h, argv[0]) == 0 )
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8002b80:	f000 fb60 	bl	8003244 <CONSOLE_RemoveAliasOrCommand>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d104      	bne.n	8002b94 <ConsoleAliasConfig+0x48>
		{
			printf("alias removed successfully");
 8002b8a:	484d      	ldr	r0, [pc, #308]	@ (8002cc0 <ConsoleAliasConfig+0x174>)
 8002b8c:	f00d fd0a 	bl	80105a4 <iprintf>
			return 0;
 8002b90:	2300      	movs	r3, #0
 8002b92:	e08e      	b.n	8002cb2 <ConsoleAliasConfig+0x166>
		}
		else
		{
			printf("alias was not removed");
 8002b94:	484b      	ldr	r0, [pc, #300]	@ (8002cc4 <ConsoleAliasConfig+0x178>)
 8002b96:	f00d fd05 	bl	80105a4 <iprintf>
			return -1;
 8002b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9e:	e088      	b.n	8002cb2 <ConsoleAliasConfig+0x166>
		}
	}
	else
	{
		char aliasBuffer[CONSOLE_LINE_SIZE];
		unsigned int cmdPtr = 1;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		unsigned int buffPtr = 0;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		memset(aliasBuffer, 0, sizeof(aliasBuffer));
 8002bac:	f107 0314 	add.w	r3, r7, #20
 8002bb0:	2278      	movs	r2, #120	@ 0x78
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f00d ff4b 	bl	8010a50 <memset>
		for( unsigned int i = 0; i < sizeof(aliasBuffer)/sizeof(*aliasBuffer); i++)
 8002bba:	2300      	movs	r3, #0
 8002bbc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002bc0:	e05d      	b.n	8002c7e <ConsoleAliasConfig+0x132>
		{
			if ( cmdPtr < (unsigned int)argc )
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d24e      	bcs.n	8002c6a <ConsoleAliasConfig+0x11e>
			{
				int argLen = strnlen(argv[cmdPtr], CONSOLE_LINE_SIZE);
 8002bcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2178      	movs	r1, #120	@ 0x78
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f00d ff5f 	bl	8010a9e <strnlen>
 8002be0:	4603      	mov	r3, r0
 8002be2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
				if ( argLen > 0 )
 8002be6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	dd37      	ble.n	8002c5e <ConsoleAliasConfig+0x112>
				{
					if ( (buffPtr+1) + argLen >= CONSOLE_LINE_SIZE )
 8002bee:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8002bf2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002bf6:	4413      	add	r3, r2
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	2b77      	cmp	r3, #119	@ 0x77
 8002bfc:	d905      	bls.n	8002c0a <ConsoleAliasConfig+0xbe>
					{
						printf("the sum of the alias parameters is longer than the max line buffer size!");
 8002bfe:	4832      	ldr	r0, [pc, #200]	@ (8002cc8 <ConsoleAliasConfig+0x17c>)
 8002c00:	f00d fcd0 	bl	80105a4 <iprintf>
						return -1;
 8002c04:	f04f 33ff 	mov.w	r3, #4294967295
 8002c08:	e053      	b.n	8002cb2 <ConsoleAliasConfig+0x166>
					}
					else
					{
						memcpy(&aliasBuffer[buffPtr], argv[cmdPtr], argLen);
 8002c0a:	f107 0214 	add.w	r2, r7, #20
 8002c0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c12:	18d0      	adds	r0, r2, r3
 8002c14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	68ba      	ldr	r2, [r7, #8]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8002c24:	4619      	mov	r1, r3
 8002c26:	f00e f879 	bl	8010d1c <memcpy>
						buffPtr += argLen;
 8002c2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c2e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002c32:	4413      	add	r3, r2
 8002c34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
						if ( ( cmdPtr + 1) != (unsigned int)argc )
 8002c38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d012      	beq.n	8002c6a <ConsoleAliasConfig+0x11e>
						{
							aliasBuffer[buffPtr] = ' ';
 8002c44:	f107 0214 	add.w	r2, r7, #20
 8002c48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c4c:	4413      	add	r3, r2
 8002c4e:	2220      	movs	r2, #32
 8002c50:	701a      	strb	r2, [r3, #0]
							buffPtr += 1;
 8002c52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c56:	3301      	adds	r3, #1
 8002c58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002c5c:	e005      	b.n	8002c6a <ConsoleAliasConfig+0x11e>
						}
					}
				}
				else
				{
					printf("at least one of the alias parameters is too long for mapping");
 8002c5e:	481b      	ldr	r0, [pc, #108]	@ (8002ccc <ConsoleAliasConfig+0x180>)
 8002c60:	f00d fca0 	bl	80105a4 <iprintf>
					return -1;
 8002c64:	f04f 33ff 	mov.w	r3, #4294967295
 8002c68:	e023      	b.n	8002cb2 <ConsoleAliasConfig+0x166>
				}
			}
			cmdPtr++;
 8002c6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c6e:	3301      	adds	r3, #1
 8002c70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		for( unsigned int i = 0; i < sizeof(aliasBuffer)/sizeof(*aliasBuffer); i++)
 8002c74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c78:	3301      	adds	r3, #1
 8002c7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002c7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c82:	2b77      	cmp	r3, #119	@ 0x77
 8002c84:	d99d      	bls.n	8002bc2 <ConsoleAliasConfig+0x76>
		}
		if ( CONSOLE_RegisterAlias(h, argv[0], aliasBuffer) == 0 )
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f107 0214 	add.w	r2, r7, #20
 8002c8e:	4619      	mov	r1, r3
 8002c90:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8002c94:	f000 fa0d 	bl	80030b2 <CONSOLE_RegisterAlias>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d104      	bne.n	8002ca8 <ConsoleAliasConfig+0x15c>
		{
			printf("alias created successfully");
 8002c9e:	480c      	ldr	r0, [pc, #48]	@ (8002cd0 <ConsoleAliasConfig+0x184>)
 8002ca0:	f00d fc80 	bl	80105a4 <iprintf>
			return 0;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	e004      	b.n	8002cb2 <ConsoleAliasConfig+0x166>
		}
		else
		{
			printf("alias was not created");
 8002ca8:	480a      	ldr	r0, [pc, #40]	@ (8002cd4 <ConsoleAliasConfig+0x188>)
 8002caa:	f00d fc7b 	bl	80105a4 <iprintf>
			return -1;
 8002cae:	f04f 33ff 	mov.w	r3, #4294967295
		}
	}
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	37a0      	adds	r7, #160	@ 0xa0
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	080138d8 	.word	0x080138d8
 8002cc0:	08013914 	.word	0x08013914
 8002cc4:	08013930 	.word	0x08013930
 8002cc8:	08013948 	.word	0x08013948
 8002ccc:	08013994 	.word	0x08013994
 8002cd0:	080139d4 	.word	0x080139d4
 8002cd4:	080139f0 	.word	0x080139f0

08002cd8 <ConsoleRegisterBasicCommands>:

// --------------------------------------------------------------------------------------------------------------------
static void ConsoleRegisterBasicCommands( ConsoleHandle_t h )
// --------------------------------------------------------------------------------------------------------------------
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af02      	add	r7, sp, #8
 8002cde:	6078      	str	r0, [r7, #4]
	CONSOLE_RegisterCommand(h, "help",     "<<help>> prints the help of all commands.\r\nIf a <<command>> is passed as argument to help,\r\nonly the help text of this command will be printed on the console.",
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	9300      	str	r3, [sp, #0]
 8002ce4:	4b2c      	ldr	r3, [pc, #176]	@ (8002d98 <ConsoleRegisterBasicCommands+0xc0>)
 8002ce6:	4a2d      	ldr	r2, [pc, #180]	@ (8002d9c <ConsoleRegisterBasicCommands+0xc4>)
 8002ce8:	492d      	ldr	r1, [pc, #180]	@ (8002da0 <ConsoleRegisterBasicCommands+0xc8>)
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 f912 	bl	8002f14 <CONSOLE_RegisterCommand>
			ConsolePrintHelp, h);
	CONSOLE_RegisterCommand(h, "version",  "<<version>> prints the kernel version of the FreeRTOS kernel with which\r\n the current project has been built.",
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	9300      	str	r3, [sp, #0]
 8002cf4:	4b2b      	ldr	r3, [pc, #172]	@ (8002da4 <ConsoleRegisterBasicCommands+0xcc>)
 8002cf6:	4a2c      	ldr	r2, [pc, #176]	@ (8002da8 <ConsoleRegisterBasicCommands+0xd0>)
 8002cf8:	492c      	ldr	r1, [pc, #176]	@ (8002dac <ConsoleRegisterBasicCommands+0xd4>)
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 f90a 	bl	8002f14 <CONSOLE_RegisterCommand>
			ConsolePrintKernelVersion, h);
	CONSOLE_RegisterCommand(h, "whoami",   "<<whoami>> prints the current username which is set in this console instance",
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	9300      	str	r3, [sp, #0]
 8002d04:	4b2a      	ldr	r3, [pc, #168]	@ (8002db0 <ConsoleRegisterBasicCommands+0xd8>)
 8002d06:	4a2b      	ldr	r2, [pc, #172]	@ (8002db4 <ConsoleRegisterBasicCommands+0xdc>)
 8002d08:	492b      	ldr	r1, [pc, #172]	@ (8002db8 <ConsoleRegisterBasicCommands+0xe0>)
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 f902 	bl	8002f14 <CONSOLE_RegisterCommand>
			ConsoleWhoAmI, h);
	CONSOLE_RegisterCommand(h, "mallinfo", "<<mallinfo>> returns a structure describing the current state of\r\nmemory allocation.  The structure is defined in malloc.h.  The\r\nfollowing fields are defined: <<arena>> is the total amount of space\r\nin the heap; <<ordblks>> is the number of chunks which are not in use;\r\n<<uordblks>> is the total amount of space allocated by <<malloc>>;\r\n<<fordblks>> is the total amount of space not in use; <<keepcost>> is\r\nthe size of the top most memory block.\r\n",
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	9300      	str	r3, [sp, #0]
 8002d14:	4b29      	ldr	r3, [pc, #164]	@ (8002dbc <ConsoleRegisterBasicCommands+0xe4>)
 8002d16:	4a2a      	ldr	r2, [pc, #168]	@ (8002dc0 <ConsoleRegisterBasicCommands+0xe8>)
 8002d18:	492a      	ldr	r1, [pc, #168]	@ (8002dc4 <ConsoleRegisterBasicCommands+0xec>)
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 f8fa 	bl	8002f14 <CONSOLE_RegisterCommand>
			ConsoleMallInfo, h);
	CONSOLE_RegisterCommand(h, "getenv",   "<<getenv>> searches the list of environment variable names and values\r\n(using the global pointer ``<<char **environ>>'') for a variable whose\r\nname matches the string at <[name]>.  If a variable name matches,\r\n<<getenv>> returns a pointer to the associated value.",
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	9300      	str	r3, [sp, #0]
 8002d24:	4b28      	ldr	r3, [pc, #160]	@ (8002dc8 <ConsoleRegisterBasicCommands+0xf0>)
 8002d26:	4a29      	ldr	r2, [pc, #164]	@ (8002dcc <ConsoleRegisterBasicCommands+0xf4>)
 8002d28:	4929      	ldr	r1, [pc, #164]	@ (8002dd0 <ConsoleRegisterBasicCommands+0xf8>)
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 f8f2 	bl	8002f14 <CONSOLE_RegisterCommand>
			ConsoleGetEnv, h);
	CONSOLE_RegisterCommand(h, "setenv",   "<<setenv>> is similar to <<getenv>> but it sets a global variable\r\nin the list of environment variable names and values",
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	4b27      	ldr	r3, [pc, #156]	@ (8002dd4 <ConsoleRegisterBasicCommands+0xfc>)
 8002d36:	4a28      	ldr	r2, [pc, #160]	@ (8002dd8 <ConsoleRegisterBasicCommands+0x100>)
 8002d38:	4928      	ldr	r1, [pc, #160]	@ (8002ddc <ConsoleRegisterBasicCommands+0x104>)
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f000 f8ea 	bl	8002f14 <CONSOLE_RegisterCommand>
			ConsoleSetEnv, h);
	CONSOLE_RegisterCommand(h, "exit",     "<<exit>> leaves the running console instance and stops the consoel thread.\r\n It clears all given resources.\r\nThere is no console support after calling <<exit>> anymore",
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	4b26      	ldr	r3, [pc, #152]	@ (8002de0 <ConsoleRegisterBasicCommands+0x108>)
 8002d46:	4a27      	ldr	r2, [pc, #156]	@ (8002de4 <ConsoleRegisterBasicCommands+0x10c>)
 8002d48:	4927      	ldr	r1, [pc, #156]	@ (8002de8 <ConsoleRegisterBasicCommands+0x110>)
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 f8e2 	bl	8002f14 <CONSOLE_RegisterCommand>
			ConsoleExit, h);
	CONSOLE_RegisterCommand(h, "reset",     "<<reset>> executes a soft reset of the MCU.",
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	9300      	str	r3, [sp, #0]
 8002d54:	4b25      	ldr	r3, [pc, #148]	@ (8002dec <ConsoleRegisterBasicCommands+0x114>)
 8002d56:	4a26      	ldr	r2, [pc, #152]	@ (8002df0 <ConsoleRegisterBasicCommands+0x118>)
 8002d58:	4926      	ldr	r1, [pc, #152]	@ (8002df4 <ConsoleRegisterBasicCommands+0x11c>)
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f8da 	bl	8002f14 <CONSOLE_RegisterCommand>
			ConsoleExecReset, h);
	CONSOLE_RegisterCommand(h, "ticks",     "<<ticks>> prints the time elapsed since system\r\nis running in the unit of ticks.",
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	4b24      	ldr	r3, [pc, #144]	@ (8002df8 <ConsoleRegisterBasicCommands+0x120>)
 8002d66:	4a25      	ldr	r2, [pc, #148]	@ (8002dfc <ConsoleRegisterBasicCommands+0x124>)
 8002d68:	4925      	ldr	r1, [pc, #148]	@ (8002e00 <ConsoleRegisterBasicCommands+0x128>)
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 f8d2 	bl	8002f14 <CONSOLE_RegisterCommand>
			ConsolePrintKernelTicks, h);
	CONSOLE_RegisterCommand(h, "alias",     "<<alias>>",
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	9300      	str	r3, [sp, #0]
 8002d74:	4b23      	ldr	r3, [pc, #140]	@ (8002e04 <ConsoleRegisterBasicCommands+0x12c>)
 8002d76:	4a24      	ldr	r2, [pc, #144]	@ (8002e08 <ConsoleRegisterBasicCommands+0x130>)
 8002d78:	4924      	ldr	r1, [pc, #144]	@ (8002e0c <ConsoleRegisterBasicCommands+0x134>)
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 f8ca 	bl	8002f14 <CONSOLE_RegisterCommand>
			ConsoleAliasConfig, h);
#if defined(configGENERATE_RUN_TIME_STATS) && (configGENERATE_RUN_TIME_STATS != 0)
	CONSOLE_RegisterCommand(h, "tasks",     "<<tasks>> prints information about the active tasks\r\nand prints also runtime information.",
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	9300      	str	r3, [sp, #0]
 8002d84:	4b22      	ldr	r3, [pc, #136]	@ (8002e10 <ConsoleRegisterBasicCommands+0x138>)
 8002d86:	4a23      	ldr	r2, [pc, #140]	@ (8002e14 <ConsoleRegisterBasicCommands+0x13c>)
 8002d88:	4923      	ldr	r1, [pc, #140]	@ (8002e18 <ConsoleRegisterBasicCommands+0x140>)
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 f8c2 	bl	8002f14 <CONSOLE_RegisterCommand>
		ConsolePrintTaskStats, h);
#endif
}
 8002d90:	bf00      	nop
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	080025b9 	.word	0x080025b9
 8002d9c:	08013a08 	.word	0x08013a08
 8002da0:	08013aa8 	.word	0x08013aa8
 8002da4:	0800297d 	.word	0x0800297d
 8002da8:	08013ab0 	.word	0x08013ab0
 8002dac:	08013b20 	.word	0x08013b20
 8002db0:	080029a9 	.word	0x080029a9
 8002db4:	08013b28 	.word	0x08013b28
 8002db8:	08013b78 	.word	0x08013b78
 8002dbc:	08002a0d 	.word	0x08002a0d
 8002dc0:	08013b80 	.word	0x08013b80
 8002dc4:	08013d44 	.word	0x08013d44
 8002dc8:	08002a79 	.word	0x08002a79
 8002dcc:	08013d50 	.word	0x08013d50
 8002dd0:	08013e58 	.word	0x08013e58
 8002dd4:	08002ae5 	.word	0x08002ae5
 8002dd8:	08013e60 	.word	0x08013e60
 8002ddc:	08013ed8 	.word	0x08013ed8
 8002de0:	080029e9 	.word	0x080029e9
 8002de4:	08013ee0 	.word	0x08013ee0
 8002de8:	08013f88 	.word	0x08013f88
 8002dec:	080026e9 	.word	0x080026e9
 8002df0:	08013f90 	.word	0x08013f90
 8002df4:	08013fbc 	.word	0x08013fbc
 8002df8:	080026f9 	.word	0x080026f9
 8002dfc:	08013fc4 	.word	0x08013fc4
 8002e00:	08014018 	.word	0x08014018
 8002e04:	08002b4d 	.word	0x08002b4d
 8002e08:	08014020 	.word	0x08014020
 8002e0c:	0801402c 	.word	0x0801402c
 8002e10:	08002721 	.word	0x08002721
 8002e14:	08014034 	.word	0x08014034
 8002e18:	08014090 	.word	0x08014090

08002e1c <CONSOLE_CreateInstance>:

// --------------------------------------------------------------------------------------------------------------------
ConsoleHandle_t CONSOLE_CreateInstance( unsigned int uxStackDepth, int xPrio )
// --------------------------------------------------------------------------------------------------------------------
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af02      	add	r7, sp, #8
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
#define ON_NULL_GOTO_ERROR(x) do { if ((x) == NULL) goto error; } while(0);
	struct ConsoleHandle* h = calloc(sizeof(struct ConsoleHandle), 1);
 8002e26:	2101      	movs	r1, #1
 8002e28:	f44f 6084 	mov.w	r0, #1056	@ 0x420
 8002e2c:	f00b faba 	bl	800e3a4 <calloc>
 8002e30:	4603      	mov	r3, r0
 8002e32:	60fb      	str	r3, [r7, #12]
	ON_NULL_GOTO_ERROR(h);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d051      	beq.n	8002ede <CONSOLE_CreateInstance+0xc2>

	h->cState.lockGuard = xSemaphoreCreateRecursiveMutex();
 8002e3a:	2004      	movs	r0, #4
 8002e3c:	f008 faab 	bl	800b396 <xQueueCreateMutex>
 8002e40:	4602      	mov	r2, r0
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	601a      	str	r2, [r3, #0]
	ON_NULL_GOTO_ERROR(h->cState.lockGuard);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d047      	beq.n	8002ede <CONSOLE_CreateInstance+0xc2>
	h->pState.state = ctrlpsIDLE_DETECT;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	721a      	strb	r2, [r3, #8]
	h->pState.length = 0;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2200      	movs	r2, #0
 8002e58:	611a      	str	r2, [r3, #16]
	h->pState.maxLength = CONSOLE_LINE_SIZE;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2278      	movs	r2, #120	@ 0x78
 8002e5e:	615a      	str	r2, [r3, #20]
	h->pState.type = ctrlUNKNOWN;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002e66:	815a      	strh	r2, [r3, #10]
	h->pState.buff = NULL;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	619a      	str	r2, [r3, #24]
	h->cancel = 0;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	621a      	str	r2, [r3, #32]
	h->pendingRedirect = 0;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
	h->pendingRdStream = NULL;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
	h->pendingWrStream = NULL;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414

	LIST_INIT(&h->cState.commands);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	605a      	str	r2, [r3, #4]
	ConsoleRegisterBasicCommands(h);
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f7ff ff20 	bl	8002cd8 <ConsoleRegisterBasicCommands>

	memset(h->history.lines, 0, sizeof(h->history.lines));
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	3324      	adds	r3, #36	@ 0x24
 8002e9c:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f00d fdd4 	bl	8010a50 <memset>
	h->history.linePtr = h->history.lineHead = 0;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408

	xTaskCreate(ConsoleFunction, "console", uxStackDepth, h, xPrio, &h->tHandle);
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	68fa      	ldr	r2, [r7, #12]
 8002ec0:	321c      	adds	r2, #28
 8002ec2:	9201      	str	r2, [sp, #4]
 8002ec4:	9300      	str	r3, [sp, #0]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	4910      	ldr	r1, [pc, #64]	@ (8002f0c <CONSOLE_CreateInstance+0xf0>)
 8002ecc:	4810      	ldr	r0, [pc, #64]	@ (8002f10 <CONSOLE_CreateInstance+0xf4>)
 8002ece:	f008 ffcf 	bl	800be70 <xTaskCreate>
	ON_NULL_GOTO_ERROR(h->tHandle);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	69db      	ldr	r3, [r3, #28]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <CONSOLE_CreateInstance+0xc2>
	return h;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	e012      	b.n	8002f04 <CONSOLE_CreateInstance+0xe8>

error:
	if ( h != NULL )
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00e      	beq.n	8002f02 <CONSOLE_CreateInstance+0xe6>
	{
		if ( h->cState.lockGuard != NULL )
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d007      	beq.n	8002efc <CONSOLE_CreateInstance+0xe0>
		{
			vSemaphoreDelete(h->cState.lockGuard);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f008 fe01 	bl	800baf8 <vQueueDelete>
			h->cState.lockGuard = NULL;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	601a      	str	r2, [r3, #0]
		}

		free(h);
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f00b fabd 	bl	800e47c <free>
	}

	return NULL;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3710      	adds	r7, #16
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	08014098 	.word	0x08014098
 8002f10:	08001c35 	.word	0x08001c35

08002f14 <CONSOLE_RegisterCommand>:

// --------------------------------------------------------------------------------------------------------------------
int CONSOLE_RegisterCommand( ConsoleHandle_t h, char* cmd, char* help, CONSOLE_CommandFunc func, void* context )
// --------------------------------------------------------------------------------------------------------------------
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b08c      	sub	sp, #48	@ 0x30
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
 8002f20:	603b      	str	r3, [r7, #0]
	int result = -1;
 8002f22:	f04f 33ff 	mov.w	r3, #4294967295
 8002f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if ( cmd == NULL || help == NULL || func == NULL ) return result;
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d005      	beq.n	8002f3a <CONSOLE_RegisterCommand+0x26>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d002      	beq.n	8002f3a <CONSOLE_RegisterCommand+0x26>
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <CONSOLE_RegisterCommand+0x2a>
 8002f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f3c:	e0b5      	b.n	80030aa <CONSOLE_RegisterCommand+0x196>
	if ( *cmd == '\0' || *help == '\0' ) return result;
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <CONSOLE_RegisterCommand+0x3a>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <CONSOLE_RegisterCommand+0x3e>
 8002f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f50:	e0ab      	b.n	80030aa <CONSOLE_RegisterCommand+0x196>
	int cmdLen  = 0;
 8002f52:	2300      	movs	r3, #0
 8002f54:	623b      	str	r3, [r7, #32]
	int helpLen = 0;
 8002f56:	2300      	movs	r3, #0
 8002f58:	61fb      	str	r3, [r7, #28]
	if ( (cmdLen  = (int)strnlen(cmd, CONSOLE_COMMAND_MAX_LENGTH+1) )   > CONSOLE_COMMAND_MAX_LENGTH  ) return result;
 8002f5a:	2141      	movs	r1, #65	@ 0x41
 8002f5c:	68b8      	ldr	r0, [r7, #8]
 8002f5e:	f00d fd9e 	bl	8010a9e <strnlen>
 8002f62:	4603      	mov	r3, r0
 8002f64:	623b      	str	r3, [r7, #32]
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	2b40      	cmp	r3, #64	@ 0x40
 8002f6a:	dd01      	ble.n	8002f70 <CONSOLE_RegisterCommand+0x5c>
 8002f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f6e:	e09c      	b.n	80030aa <CONSOLE_RegisterCommand+0x196>
	if ( (helpLen = (int)strnlen(help, CONSOLE_HELP_MAX_LENGTH+1) ) > CONSOLE_HELP_MAX_LENGTH ) return result;
 8002f70:	f240 2101 	movw	r1, #513	@ 0x201
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f00d fd92 	bl	8010a9e <strnlen>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	61fb      	str	r3, [r7, #28]
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f84:	dd01      	ble.n	8002f8a <CONSOLE_RegisterCommand+0x76>
 8002f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f88:	e08f      	b.n	80030aa <CONSOLE_RegisterCommand+0x196>

	// could be called while the scheduler is not running or suspended, so we must not use to use the lock guard
	if ( taskSCHEDULER_RUNNING == xTaskGetSchedulerState() ) xSemaphoreTakeRecursive( h->cState.lockGuard, -1 );
 8002f8a:	f00a fa1d 	bl	800d3c8 <xTaskGetSchedulerState>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d106      	bne.n	8002fa2 <CONSOLE_RegisterCommand+0x8e>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f04f 31ff 	mov.w	r1, #4294967295
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f008 fa4f 	bl	800b440 <xQueueTakeMutexRecursive>

	cmdState_t* c = &h->cState;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	61bb      	str	r3, [r7, #24]
	int found = 0;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
	cmdEntry_t* pElement = c->commands.lh_first;
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	627b      	str	r3, [r7, #36]	@ 0x24
	while ( pElement != NULL )
 8002fb0:	e015      	b.n	8002fde <CONSOLE_RegisterCommand+0xca>
	{
		// if string compare result and determined length match, then this must be the function
		if ( strncmp(cmd, pElement->content.cmd, cmdLen) == 0 && cmdLen == pElement->content.cmdLen )
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb4:	3308      	adds	r3, #8
 8002fb6:	6a3a      	ldr	r2, [r7, #32]
 8002fb8:	4619      	mov	r1, r3
 8002fba:	68b8      	ldr	r0, [r7, #8]
 8002fbc:	f00d fd5d 	bl	8010a7a <strncmp>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d107      	bne.n	8002fd6 <CONSOLE_RegisterCommand+0xc2>
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fca:	6a3a      	ldr	r2, [r7, #32]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d102      	bne.n	8002fd6 <CONSOLE_RegisterCommand+0xc2>
		{
			found = 1;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
			break;
 8002fd4:	e006      	b.n	8002fe4 <CONSOLE_RegisterCommand+0xd0>
		}
		pElement = pElement->navigate.le_next;
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd8:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 8002fdc:	627b      	str	r3, [r7, #36]	@ 0x24
	while ( pElement != NULL )
 8002fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1e6      	bne.n	8002fb2 <CONSOLE_RegisterCommand+0x9e>
	}

	if ( found == 1 )
 8002fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d103      	bne.n	8002ff2 <CONSOLE_RegisterCommand+0xde>
	{
		result = -1;
 8002fea:	f04f 33ff 	mov.w	r3, #4294967295
 8002fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ff0:	e050      	b.n	8003094 <CONSOLE_RegisterCommand+0x180>
	}
	else
	{
		struct cmdEntry *item = malloc(sizeof(struct cmdEntry));
 8002ff2:	f44f 7019 	mov.w	r0, #612	@ 0x264
 8002ff6:	f00b fa39 	bl	800e46c <malloc>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	617b      	str	r3, [r7, #20]
		if (item == NULL) return result;
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <CONSOLE_RegisterCommand+0xf4>
 8003004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003006:	e050      	b.n	80030aa <CONSOLE_RegisterCommand+0x196>
		item->content.isAlias = 0;
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	2200      	movs	r2, #0
 800300c:	f8c3 2258 	str.w	r2, [r3, #600]	@ 0x258
		item->content.cmdLen  = cmdLen;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	6a3a      	ldr	r2, [r7, #32]
 8003014:	64da      	str	r2, [r3, #76]	@ 0x4c
		item->content.helpLen = helpLen;
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	69fa      	ldr	r2, [r7, #28]
 800301a:	f8c3 2254 	str.w	r2, [r3, #596]	@ 0x254
		item->content.func    = func;
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	601a      	str	r2, [r3, #0]
		item->content.ctx     = context;
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003028:	605a      	str	r2, [r3, #4]
		memcpy(item->content.cmd, cmd, cmdLen);
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	3308      	adds	r3, #8
 800302e:	6a3a      	ldr	r2, [r7, #32]
 8003030:	68b9      	ldr	r1, [r7, #8]
 8003032:	4618      	mov	r0, r3
 8003034:	f00d fe72 	bl	8010d1c <memcpy>
		item->content.cmd[cmdLen] = '\0';
 8003038:	697a      	ldr	r2, [r7, #20]
 800303a:	6a3b      	ldr	r3, [r7, #32]
 800303c:	4413      	add	r3, r2
 800303e:	3308      	adds	r3, #8
 8003040:	2200      	movs	r2, #0
 8003042:	701a      	strb	r2, [r3, #0]
		memcpy(item->content.help, help, helpLen);
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	3350      	adds	r3, #80	@ 0x50
 8003048:	69fa      	ldr	r2, [r7, #28]
 800304a:	6879      	ldr	r1, [r7, #4]
 800304c:	4618      	mov	r0, r3
 800304e:	f00d fe65 	bl	8010d1c <memcpy>
		item->content.help[helpLen] = '\0';
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	4413      	add	r3, r2
 8003058:	3350      	adds	r3, #80	@ 0x50
 800305a:	2200      	movs	r2, #0
 800305c:	701a      	strb	r2, [r3, #0]
		LIST_INSERT_HEAD(&h->cState.commands, item, navigate);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	f8c3 225c 	str.w	r2, [r3, #604]	@ 0x25c
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 800306e:	2b00      	cmp	r3, #0
 8003070:	d006      	beq.n	8003080 <CONSOLE_RegisterCommand+0x16c>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	f502 7217 	add.w	r2, r2, #604	@ 0x25c
 800307c:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	605a      	str	r2, [r3, #4]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	1d1a      	adds	r2, r3, #4
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
		result = 0;
 8003090:	2300      	movs	r3, #0
 8003092:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	// could be called while the scheduler is not running or suspended, so we must not use to use the lock guard
	if ( taskSCHEDULER_RUNNING == xTaskGetSchedulerState() ) xSemaphoreGiveRecursive( h->cState.lockGuard );
 8003094:	f00a f998 	bl	800d3c8 <xTaskGetSchedulerState>
 8003098:	4603      	mov	r3, r0
 800309a:	2b02      	cmp	r3, #2
 800309c:	d104      	bne.n	80030a8 <CONSOLE_RegisterCommand+0x194>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f008 f990 	bl	800b3c8 <xQueueGiveMutexRecursive>
	return result;
 80030a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3730      	adds	r7, #48	@ 0x30
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <CONSOLE_RegisterAlias>:


// --------------------------------------------------------------------------------------------------------------------
int CONSOLE_RegisterAlias( ConsoleHandle_t h, char* cmd, char* aliasCmd )
// --------------------------------------------------------------------------------------------------------------------
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b08c      	sub	sp, #48	@ 0x30
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	60f8      	str	r0, [r7, #12]
 80030ba:	60b9      	str	r1, [r7, #8]
 80030bc:	607a      	str	r2, [r7, #4]
	int result = -1;
 80030be:	f04f 33ff 	mov.w	r3, #4294967295
 80030c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if ( cmd == NULL || aliasCmd == NULL ) return result;
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d002      	beq.n	80030d0 <CONSOLE_RegisterAlias+0x1e>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d101      	bne.n	80030d4 <CONSOLE_RegisterAlias+0x22>
 80030d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030d2:	e0b3      	b.n	800323c <CONSOLE_RegisterAlias+0x18a>
	if ( *cmd == '\0' || *aliasCmd == '\0' ) return result;
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d003      	beq.n	80030e4 <CONSOLE_RegisterAlias+0x32>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d101      	bne.n	80030e8 <CONSOLE_RegisterAlias+0x36>
 80030e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030e6:	e0a9      	b.n	800323c <CONSOLE_RegisterAlias+0x18a>
	int cmdLen  = 0;
 80030e8:	2300      	movs	r3, #0
 80030ea:	623b      	str	r3, [r7, #32]
	int aliasCmdLen = 0;
 80030ec:	2300      	movs	r3, #0
 80030ee:	61fb      	str	r3, [r7, #28]
	if ( (cmdLen      = (int)strnlen(cmd, CONSOLE_COMMAND_MAX_LENGTH+1) )      > CONSOLE_COMMAND_MAX_LENGTH ) return result;
 80030f0:	2141      	movs	r1, #65	@ 0x41
 80030f2:	68b8      	ldr	r0, [r7, #8]
 80030f4:	f00d fcd3 	bl	8010a9e <strnlen>
 80030f8:	4603      	mov	r3, r0
 80030fa:	623b      	str	r3, [r7, #32]
 80030fc:	6a3b      	ldr	r3, [r7, #32]
 80030fe:	2b40      	cmp	r3, #64	@ 0x40
 8003100:	dd01      	ble.n	8003106 <CONSOLE_RegisterAlias+0x54>
 8003102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003104:	e09a      	b.n	800323c <CONSOLE_RegisterAlias+0x18a>
	if ( (aliasCmdLen = (int)strnlen(aliasCmd, CONSOLE_COMMAND_MAX_LENGTH+1) ) > CONSOLE_COMMAND_MAX_LENGTH ) return result;
 8003106:	2141      	movs	r1, #65	@ 0x41
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f00d fcc8 	bl	8010a9e <strnlen>
 800310e:	4603      	mov	r3, r0
 8003110:	61fb      	str	r3, [r7, #28]
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	2b40      	cmp	r3, #64	@ 0x40
 8003116:	dd01      	ble.n	800311c <CONSOLE_RegisterAlias+0x6a>
 8003118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800311a:	e08f      	b.n	800323c <CONSOLE_RegisterAlias+0x18a>

	// could be called while the scheduler is not running or suspended, so we must not use to use the lock guard
	if ( taskSCHEDULER_RUNNING == xTaskGetSchedulerState() ) xSemaphoreTakeRecursive( h->cState.lockGuard, -1 );
 800311c:	f00a f954 	bl	800d3c8 <xTaskGetSchedulerState>
 8003120:	4603      	mov	r3, r0
 8003122:	2b02      	cmp	r3, #2
 8003124:	d106      	bne.n	8003134 <CONSOLE_RegisterAlias+0x82>
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f04f 31ff 	mov.w	r1, #4294967295
 800312e:	4618      	mov	r0, r3
 8003130:	f008 f986 	bl	800b440 <xQueueTakeMutexRecursive>

	cmdState_t* c = &h->cState;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	61bb      	str	r3, [r7, #24]
	int found = 0;
 8003138:	2300      	movs	r3, #0
 800313a:	62bb      	str	r3, [r7, #40]	@ 0x28
	cmdEntry_t* pElement = c->commands.lh_first;
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	627b      	str	r3, [r7, #36]	@ 0x24
	while ( pElement != NULL )
 8003142:	e015      	b.n	8003170 <CONSOLE_RegisterAlias+0xbe>
	{
		// if string compare result and determined length match, then this must be the function
		if ( strncmp(cmd, pElement->content.cmd, cmdLen) == 0 && cmdLen == pElement->content.cmdLen )
 8003144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003146:	3308      	adds	r3, #8
 8003148:	6a3a      	ldr	r2, [r7, #32]
 800314a:	4619      	mov	r1, r3
 800314c:	68b8      	ldr	r0, [r7, #8]
 800314e:	f00d fc94 	bl	8010a7a <strncmp>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d107      	bne.n	8003168 <CONSOLE_RegisterAlias+0xb6>
 8003158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800315c:	6a3a      	ldr	r2, [r7, #32]
 800315e:	429a      	cmp	r2, r3
 8003160:	d102      	bne.n	8003168 <CONSOLE_RegisterAlias+0xb6>
		{
			found = 1;
 8003162:	2301      	movs	r3, #1
 8003164:	62bb      	str	r3, [r7, #40]	@ 0x28
			break;
 8003166:	e006      	b.n	8003176 <CONSOLE_RegisterAlias+0xc4>
		}
		pElement = pElement->navigate.le_next;
 8003168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316a:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 800316e:	627b      	str	r3, [r7, #36]	@ 0x24
	while ( pElement != NULL )
 8003170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003172:	2b00      	cmp	r3, #0
 8003174:	d1e6      	bne.n	8003144 <CONSOLE_RegisterAlias+0x92>
	}

	if ( found == 1 )
 8003176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003178:	2b01      	cmp	r3, #1
 800317a:	d103      	bne.n	8003184 <CONSOLE_RegisterAlias+0xd2>
	{
		result = -1;
 800317c:	f04f 33ff 	mov.w	r3, #4294967295
 8003180:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003182:	e050      	b.n	8003226 <CONSOLE_RegisterAlias+0x174>
	}
	else
	{
		struct cmdEntry *item = malloc(sizeof(struct cmdEntry));
 8003184:	f44f 7019 	mov.w	r0, #612	@ 0x264
 8003188:	f00b f970 	bl	800e46c <malloc>
 800318c:	4603      	mov	r3, r0
 800318e:	617b      	str	r3, [r7, #20]
		if (item == NULL) return result;
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <CONSOLE_RegisterAlias+0xe8>
 8003196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003198:	e050      	b.n	800323c <CONSOLE_RegisterAlias+0x18a>
		item->content.isAlias = 1;
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	2201      	movs	r2, #1
 800319e:	f8c3 2258 	str.w	r2, [r3, #600]	@ 0x258
		item->content.cmdLen  = cmdLen;
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	6a3a      	ldr	r2, [r7, #32]
 80031a6:	64da      	str	r2, [r3, #76]	@ 0x4c
		item->content.helpLen = aliasCmdLen;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	69fa      	ldr	r2, [r7, #28]
 80031ac:	f8c3 2254 	str.w	r2, [r3, #596]	@ 0x254
		item->content.func    = NULL;
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	2200      	movs	r2, #0
 80031b4:	601a      	str	r2, [r3, #0]
		item->content.ctx     = NULL;
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	2200      	movs	r2, #0
 80031ba:	605a      	str	r2, [r3, #4]
		memcpy(item->content.cmd, cmd, cmdLen);
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	3308      	adds	r3, #8
 80031c0:	6a3a      	ldr	r2, [r7, #32]
 80031c2:	68b9      	ldr	r1, [r7, #8]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f00d fda9 	bl	8010d1c <memcpy>
		item->content.cmd[cmdLen] = '\0';
 80031ca:	697a      	ldr	r2, [r7, #20]
 80031cc:	6a3b      	ldr	r3, [r7, #32]
 80031ce:	4413      	add	r3, r2
 80031d0:	3308      	adds	r3, #8
 80031d2:	2200      	movs	r2, #0
 80031d4:	701a      	strb	r2, [r3, #0]
		memcpy(item->content.help, aliasCmd, aliasCmdLen);
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	3350      	adds	r3, #80	@ 0x50
 80031da:	69fa      	ldr	r2, [r7, #28]
 80031dc:	6879      	ldr	r1, [r7, #4]
 80031de:	4618      	mov	r0, r3
 80031e0:	f00d fd9c 	bl	8010d1c <memcpy>
		item->content.help[aliasCmdLen] = '\0';
 80031e4:	697a      	ldr	r2, [r7, #20]
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	4413      	add	r3, r2
 80031ea:	3350      	adds	r3, #80	@ 0x50
 80031ec:	2200      	movs	r2, #0
 80031ee:	701a      	strb	r2, [r3, #0]
		LIST_INSERT_HEAD(&h->cState.commands, item, navigate);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	f8c3 225c 	str.w	r2, [r3, #604]	@ 0x25c
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 8003200:	2b00      	cmp	r3, #0
 8003202:	d006      	beq.n	8003212 <CONSOLE_RegisterAlias+0x160>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	697a      	ldr	r2, [r7, #20]
 800320a:	f502 7217 	add.w	r2, r2, #604	@ 0x25c
 800320e:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	605a      	str	r2, [r3, #4]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	1d1a      	adds	r2, r3, #4
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
		result = 0;
 8003222:	2300      	movs	r3, #0
 8003224:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	// could be called while the scheduler is not running or suspended, so we must not use to use the lock guard
	if ( taskSCHEDULER_RUNNING == xTaskGetSchedulerState() ) xSemaphoreGiveRecursive( h->cState.lockGuard );
 8003226:	f00a f8cf 	bl	800d3c8 <xTaskGetSchedulerState>
 800322a:	4603      	mov	r3, r0
 800322c:	2b02      	cmp	r3, #2
 800322e:	d104      	bne.n	800323a <CONSOLE_RegisterAlias+0x188>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4618      	mov	r0, r3
 8003236:	f008 f8c7 	bl	800b3c8 <xQueueGiveMutexRecursive>
	return result;
 800323a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800323c:	4618      	mov	r0, r3
 800323e:	3730      	adds	r7, #48	@ 0x30
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <CONSOLE_RemoveAliasOrCommand>:

// --------------------------------------------------------------------------------------------------------------------
int CONSOLE_RemoveAliasOrCommand( ConsoleHandle_t h, char* cmd)
// --------------------------------------------------------------------------------------------------------------------
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b088      	sub	sp, #32
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
	int result = -1;
 800324e:	f04f 33ff 	mov.w	r3, #4294967295
 8003252:	61fb      	str	r3, [r7, #28]
	if ( cmd == NULL ) return result;
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <CONSOLE_RemoveAliasOrCommand+0x1a>
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	e066      	b.n	800332c <CONSOLE_RemoveAliasOrCommand+0xe8>
	if ( *cmd == '\0' ) return result;
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <CONSOLE_RemoveAliasOrCommand+0x26>
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	e060      	b.n	800332c <CONSOLE_RemoveAliasOrCommand+0xe8>
	int cmdLen  = 0;
 800326a:	2300      	movs	r3, #0
 800326c:	613b      	str	r3, [r7, #16]
	if ( (cmdLen      = (int)strnlen(cmd, CONSOLE_COMMAND_MAX_LENGTH+1) ) > CONSOLE_COMMAND_MAX_LENGTH ) return result;
 800326e:	2141      	movs	r1, #65	@ 0x41
 8003270:	6838      	ldr	r0, [r7, #0]
 8003272:	f00d fc14 	bl	8010a9e <strnlen>
 8003276:	4603      	mov	r3, r0
 8003278:	613b      	str	r3, [r7, #16]
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	2b40      	cmp	r3, #64	@ 0x40
 800327e:	dd01      	ble.n	8003284 <CONSOLE_RemoveAliasOrCommand+0x40>
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	e053      	b.n	800332c <CONSOLE_RemoveAliasOrCommand+0xe8>

	// could be called while the scheduler is not running or suspended, so we must not use to use the lock guard
	if ( taskSCHEDULER_RUNNING == xTaskGetSchedulerState() ) xSemaphoreTakeRecursive( h->cState.lockGuard, -1 );
 8003284:	f00a f8a0 	bl	800d3c8 <xTaskGetSchedulerState>
 8003288:	4603      	mov	r3, r0
 800328a:	2b02      	cmp	r3, #2
 800328c:	d106      	bne.n	800329c <CONSOLE_RemoveAliasOrCommand+0x58>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f04f 31ff 	mov.w	r1, #4294967295
 8003296:	4618      	mov	r0, r3
 8003298:	f008 f8d2 	bl	800b440 <xQueueTakeMutexRecursive>

	cmdState_t* c = &h->cState;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	60fb      	str	r3, [r7, #12]
	int found = 0;
 80032a0:	2300      	movs	r3, #0
 80032a2:	61bb      	str	r3, [r7, #24]
	cmdEntry_t* pElement = c->commands.lh_first;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	617b      	str	r3, [r7, #20]
	while ( pElement != NULL )
 80032aa:	e015      	b.n	80032d8 <CONSOLE_RemoveAliasOrCommand+0x94>
	{
		// if string compare result and determined length match, then this must be the function
		if ( strncmp(cmd, pElement->content.cmd, cmdLen) == 0 && cmdLen == pElement->content.cmdLen )
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	3308      	adds	r3, #8
 80032b0:	693a      	ldr	r2, [r7, #16]
 80032b2:	4619      	mov	r1, r3
 80032b4:	6838      	ldr	r0, [r7, #0]
 80032b6:	f00d fbe0 	bl	8010a7a <strncmp>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d107      	bne.n	80032d0 <CONSOLE_RemoveAliasOrCommand+0x8c>
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032c4:	693a      	ldr	r2, [r7, #16]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d102      	bne.n	80032d0 <CONSOLE_RemoveAliasOrCommand+0x8c>
		{
			found = 1;
 80032ca:	2301      	movs	r3, #1
 80032cc:	61bb      	str	r3, [r7, #24]
			break;
 80032ce:	e006      	b.n	80032de <CONSOLE_RemoveAliasOrCommand+0x9a>
		}
		pElement = pElement->navigate.le_next;
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 80032d6:	617b      	str	r3, [r7, #20]
	while ( pElement != NULL )
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1e6      	bne.n	80032ac <CONSOLE_RemoveAliasOrCommand+0x68>
	}

	if ( found == 1 )
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d118      	bne.n	8003316 <CONSOLE_RemoveAliasOrCommand+0xd2>
	{
		LIST_REMOVE(pElement, navigate);
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d007      	beq.n	80032fe <CONSOLE_RemoveAliasOrCommand+0xba>
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	f8d2 2260 	ldr.w	r2, [r2, #608]	@ 0x260
 80032fa:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	f8d2 225c 	ldr.w	r2, [r2, #604]	@ 0x25c
 800330a:	601a      	str	r2, [r3, #0]
		free(pElement);
 800330c:	6978      	ldr	r0, [r7, #20]
 800330e:	f00b f8b5 	bl	800e47c <free>
		result = 0;
 8003312:	2300      	movs	r3, #0
 8003314:	61fb      	str	r3, [r7, #28]
	}

	// could be called while the scheduler is not running or suspended, so we must not use to use the lock guard
	if ( taskSCHEDULER_RUNNING == xTaskGetSchedulerState() ) xSemaphoreGiveRecursive( h->cState.lockGuard );
 8003316:	f00a f857 	bl	800d3c8 <xTaskGetSchedulerState>
 800331a:	4603      	mov	r3, r0
 800331c:	2b02      	cmp	r3, #2
 800331e:	d104      	bne.n	800332a <CONSOLE_RemoveAliasOrCommand+0xe6>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4618      	mov	r0, r3
 8003326:	f008 f84f 	bl	800b3c8 <xQueueGiveMutexRecursive>
	return result;
 800332a:	69fb      	ldr	r3, [r7, #28]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3720      	adds	r7, #32
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <L6474_HelperLock>:


// --------------------------------------------------------------------------------------------------------------------
static inline int L6474_HelperLock(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
#if defined(LIBL6474_HAS_LOCKING) && LIBL6474_HAS_LOCKING == 1
	return h->platform->lock();
#else
	(void)h;
	return 0;
 800333c:	2300      	movs	r3, #0
#endif
}
 800333e:	4618      	mov	r0, r3
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr

0800334a <L6474_HelperUnlock>:

// --------------------------------------------------------------------------------------------------------------------
static inline void L6474_HelperUnlock(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 800334a:	b480      	push	{r7}
 800334c:	b083      	sub	sp, #12
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
#if defined(LIBL6474_HAS_LOCKING) && LIBL6474_HAS_LOCKING == 1
	h->platform->unlock();
#else
	(void)h;
	return;
 8003352:	bf00      	nop
#endif
}
 8003354:	370c      	adds	r7, #12
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr

0800335e <L6474_GetStatusCommand>:
}

// --------------------------------------------------------------------------------------------------------------------
static int L6474_GetStatusCommand(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 800335e:	b590      	push	{r4, r7, lr}
 8003360:	b087      	sub	sp, #28
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
	if ( h->state == stRESET )
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d102      	bne.n	8003374 <L6474_GetStatusCommand+0x16>
		return errcINV_STATE;
 800336e:	f06f 0302 	mvn.w	r3, #2
 8003372:	e033      	b.n	80033dc <L6474_GetStatusCommand+0x7e>

	int length = STEP_CMD_STA_LENGTH;
 8003374:	2303      	movs	r3, #3
 8003376:	617b      	str	r3, [r7, #20]

	unsigned char rxBuff[STEP_CMD_STA_LENGTH] = { 0 };
 8003378:	f107 030c 	add.w	r3, r7, #12
 800337c:	2100      	movs	r1, #0
 800337e:	460a      	mov	r2, r1
 8003380:	801a      	strh	r2, [r3, #0]
 8003382:	460a      	mov	r2, r1
 8003384:	709a      	strb	r2, [r3, #2]
	unsigned char txBuff[STEP_CMD_STA_LENGTH] = { 0 };
 8003386:	f107 0308 	add.w	r3, r7, #8
 800338a:	2100      	movs	r1, #0
 800338c:	460a      	mov	r2, r1
 800338e:	801a      	strh	r2, [r3, #0]
 8003390:	460a      	mov	r2, r1
 8003392:	709a      	strb	r2, [r3, #2]

	txBuff[0] = STEP_CMD_STA_PREFIX | 0;
 8003394:	23d0      	movs	r3, #208	@ 0xd0
 8003396:	723b      	strb	r3, [r7, #8]
	int ret = h->platform.transfer(h->pIO, (char*)rxBuff, (const char*)txBuff, length);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69dc      	ldr	r4, [r3, #28]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6898      	ldr	r0, [r3, #8]
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	f107 0208 	add.w	r2, r7, #8
 80033a6:	f107 010c 	add.w	r1, r7, #12
 80033aa:	47a0      	blx	r4
 80033ac:	6138      	str	r0, [r7, #16]

	if ( ret != 0 )
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d002      	beq.n	80033ba <L6474_GetStatusCommand+0x5c>
		return errcINTERNAL;
 80033b4:	f06f 0303 	mvn.w	r3, #3
 80033b8:	e010      	b.n	80033dc <L6474_GetStatusCommand+0x7e>

	ret = (rxBuff[2] << 0 ) | (rxBuff[1] << 8 );
 80033ba:	7bbb      	ldrb	r3, [r7, #14]
 80033bc:	461a      	mov	r2, r3
 80033be:	7b7b      	ldrb	r3, [r7, #13]
 80033c0:	021b      	lsls	r3, r3, #8
 80033c2:	4313      	orrs	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]
	h->state = ( ret & STATUS_HIGHZ_MASK ) ? stDISABLED : stENABLED;
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <L6474_GetStatusCommand+0x76>
 80033d0:	2201      	movs	r2, #1
 80033d2:	e000      	b.n	80033d6 <L6474_GetStatusCommand+0x78>
 80033d4:	2202      	movs	r2, #2
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	701a      	strb	r2, [r3, #0]
	return ret;
 80033da:	693b      	ldr	r3, [r7, #16]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	371c      	adds	r7, #28
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd90      	pop	{r4, r7, pc}

080033e4 <L6474_GetParamCommand>:
}

// --------------------------------------------------------------------------------------------------------------------
static int L6474_GetParamCommand(L6474_Handle_t h, int addr)
// --------------------------------------------------------------------------------------------------------------------
{
 80033e4:	b590      	push	{r4, r7, lr}
 80033e6:	b08b      	sub	sp, #44	@ 0x2c
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
	addr &= STEP_REG_RANGE_MASK;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	f003 031f 	and.w	r3, r3, #31
 80033f4:	603b      	str	r3, [r7, #0]
	if( L6474_Parameters[addr].defined == 0 )
 80033f6:	4a52      	ldr	r2, [pc, #328]	@ (8003540 <L6474_GetParamCommand+0x15c>)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	011b      	lsls	r3, r3, #4
 80033fc:	4413      	add	r3, r2
 80033fe:	3301      	adds	r3, #1
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d102      	bne.n	800340c <L6474_GetParamCommand+0x28>
		return errcINV_ARG;
 8003406:	f04f 33ff 	mov.w	r3, #4294967295
 800340a:	e094      	b.n	8003536 <L6474_GetParamCommand+0x152>

	if( ( L6474_Parameters[addr].flags & afREAD ) == 0 )
 800340c:	4a4c      	ldr	r2, [pc, #304]	@ (8003540 <L6474_GetParamCommand+0x15c>)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	4413      	add	r3, r2
 8003414:	330c      	adds	r3, #12
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b00      	cmp	r3, #0
 800341e:	d102      	bne.n	8003426 <L6474_GetParamCommand+0x42>
		return errcFORBIDDEN;
 8003420:	f06f 0307 	mvn.w	r3, #7
 8003424:	e087      	b.n	8003536 <L6474_GetParamCommand+0x152>

	if ( h->state == stRESET )
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d102      	bne.n	8003434 <L6474_GetParamCommand+0x50>
		return errcINV_STATE;
 800342e:	f06f 0302 	mvn.w	r3, #2
 8003432:	e080      	b.n	8003536 <L6474_GetParamCommand+0x152>

	int length  = L6474_Parameters[addr].length + STEP_CMD_GET_LENGTH;
 8003434:	4a42      	ldr	r2, [pc, #264]	@ (8003540 <L6474_GetParamCommand+0x15c>)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	011b      	lsls	r3, r3, #4
 800343a:	4413      	add	r3, r2
 800343c:	3302      	adds	r3, #2
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	3301      	adds	r3, #1
 8003442:	623b      	str	r3, [r7, #32]
	if ( length > STEP_CMD_GET_MAX_PAYLOAD )
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	2b04      	cmp	r3, #4
 8003448:	dd02      	ble.n	8003450 <L6474_GetParamCommand+0x6c>
		return errcINTERNAL;
 800344a:	f06f 0303 	mvn.w	r3, #3
 800344e:	e072      	b.n	8003536 <L6474_GetParamCommand+0x152>

	unsigned char rxBuff[STEP_CMD_GET_MAX_PAYLOAD] = { STEP_CMD_NOP_PREFIX };
 8003450:	2300      	movs	r3, #0
 8003452:	613b      	str	r3, [r7, #16]
	unsigned char txBuff[STEP_CMD_GET_MAX_PAYLOAD] = { STEP_CMD_NOP_PREFIX };
 8003454:	2300      	movs	r3, #0
 8003456:	60fb      	str	r3, [r7, #12]

	txBuff[0] = STEP_CMD_GET_PREFIX | addr;
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	b25b      	sxtb	r3, r3
 800345c:	f043 0320 	orr.w	r3, r3, #32
 8003460:	b25b      	sxtb	r3, r3
 8003462:	b2db      	uxtb	r3, r3
 8003464:	733b      	strb	r3, [r7, #12]
	int ret = h->platform.transfer(h->pIO, (char*)rxBuff, (const char*)txBuff, length);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	69dc      	ldr	r4, [r3, #28]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6898      	ldr	r0, [r3, #8]
 800346e:	6a3b      	ldr	r3, [r7, #32]
 8003470:	f107 020c 	add.w	r2, r7, #12
 8003474:	f107 0110 	add.w	r1, r7, #16
 8003478:	47a0      	blx	r4
 800347a:	61f8      	str	r0, [r7, #28]

	if ( ret != 0 )
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d002      	beq.n	8003488 <L6474_GetParamCommand+0xa4>
		return errcINTERNAL;
 8003482:	f06f 0303 	mvn.w	r3, #3
 8003486:	e056      	b.n	8003536 <L6474_GetParamCommand+0x152>

	int res = errcNONE;
 8003488:	2300      	movs	r3, #0
 800348a:	627b      	str	r3, [r7, #36]	@ 0x24
	unsigned int tmp = 0;
 800348c:	2300      	movs	r3, #0
 800348e:	61bb      	str	r3, [r7, #24]
	switch (L6474_Parameters[addr].length)
 8003490:	4a2b      	ldr	r2, [pc, #172]	@ (8003540 <L6474_GetParamCommand+0x15c>)
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	011b      	lsls	r3, r3, #4
 8003496:	4413      	add	r3, r2
 8003498:	3302      	adds	r3, #2
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	2b03      	cmp	r3, #3
 800349e:	d021      	beq.n	80034e4 <L6474_GetParamCommand+0x100>
 80034a0:	2b03      	cmp	r3, #3
 80034a2:	dc31      	bgt.n	8003508 <L6474_GetParamCommand+0x124>
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d002      	beq.n	80034ae <L6474_GetParamCommand+0xca>
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d00c      	beq.n	80034c6 <L6474_GetParamCommand+0xe2>
 80034ac:	e02c      	b.n	8003508 <L6474_GetParamCommand+0x124>
	{
	    case 1:
	    	tmp = ( rxBuff[1] << 0 );
 80034ae:	7c7b      	ldrb	r3, [r7, #17]
 80034b0:	61bb      	str	r3, [r7, #24]
	    	res = tmp & L6474_Parameters[addr].mask;
 80034b2:	4a23      	ldr	r2, [pc, #140]	@ (8003540 <L6474_GetParamCommand+0x15c>)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	011b      	lsls	r3, r3, #4
 80034b8:	4413      	add	r3, r2
 80034ba:	3304      	adds	r3, #4
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	4013      	ands	r3, r2
 80034c2:	627b      	str	r3, [r7, #36]	@ 0x24
	    	break;
 80034c4:	e023      	b.n	800350e <L6474_GetParamCommand+0x12a>
	    case 2:
	    	tmp = ( rxBuff[1] << 8 | rxBuff[2] << 0 );
 80034c6:	7c7b      	ldrb	r3, [r7, #17]
 80034c8:	021b      	lsls	r3, r3, #8
 80034ca:	7cba      	ldrb	r2, [r7, #18]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
	    	res = tmp & L6474_Parameters[addr].mask;
 80034d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003540 <L6474_GetParamCommand+0x15c>)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	011b      	lsls	r3, r3, #4
 80034d6:	4413      	add	r3, r2
 80034d8:	3304      	adds	r3, #4
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	4013      	ands	r3, r2
 80034e0:	627b      	str	r3, [r7, #36]	@ 0x24
	    	//res = ( ( tmp & 0xFF00 ) >> 8 ) | ( ( tmp & 0x00FF ) << 8 );
	    	break;
 80034e2:	e014      	b.n	800350e <L6474_GetParamCommand+0x12a>
	    case 3:
	    	tmp = ( rxBuff[1] << 16 | rxBuff[2] << 8 | rxBuff[3] << 0 );
 80034e4:	7c7b      	ldrb	r3, [r7, #17]
 80034e6:	041a      	lsls	r2, r3, #16
 80034e8:	7cbb      	ldrb	r3, [r7, #18]
 80034ea:	021b      	lsls	r3, r3, #8
 80034ec:	4313      	orrs	r3, r2
 80034ee:	7cfa      	ldrb	r2, [r7, #19]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
	    	res = tmp & L6474_Parameters[addr].mask;
 80034f4:	4a12      	ldr	r2, [pc, #72]	@ (8003540 <L6474_GetParamCommand+0x15c>)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	4413      	add	r3, r2
 80034fc:	3304      	adds	r3, #4
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	4013      	ands	r3, r2
 8003504:	627b      	str	r3, [r7, #36]	@ 0x24
	    	//res = ( ( tmp & 0xFF0000 ) >> 16 ) | ( ( tmp & 0x00FF00 ) << 0 ) | ( ( tmp & 0x0000FF ) << 16 );
	    	break;
 8003506:	e002      	b.n	800350e <L6474_GetParamCommand+0x12a>
	    default:
	    	return errcINTERNAL;
 8003508:	f06f 0303 	mvn.w	r3, #3
 800350c:	e013      	b.n	8003536 <L6474_GetParamCommand+0x152>
	}

	int opres = 0;
 800350e:	2300      	movs	r3, #0
 8003510:	617b      	str	r3, [r7, #20]
	if ( ( opres = L6474_GetStatusCommand(h) ) < 0 )
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7ff ff23 	bl	800335e <L6474_GetStatusCommand>
 8003518:	6178      	str	r0, [r7, #20]
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	2b00      	cmp	r3, #0
 800351e:	da01      	bge.n	8003524 <L6474_GetParamCommand+0x140>
		return opres;
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	e008      	b.n	8003536 <L6474_GetParamCommand+0x152>

	if ( (opres & ( STATUS_NOTPERF_CMD_MASK | STATUS_WRONG_CMD_MASK ) ) != 0 )
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <L6474_GetParamCommand+0x150>
		return errcDEVICE_STATE;
 800352e:	f06f 0305 	mvn.w	r3, #5
 8003532:	e000      	b.n	8003536 <L6474_GetParamCommand+0x152>

	return res;
 8003534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003536:	4618      	mov	r0, r3
 8003538:	372c      	adds	r7, #44	@ 0x2c
 800353a:	46bd      	mov	sp, r7
 800353c:	bd90      	pop	{r4, r7, pc}
 800353e:	bf00      	nop
 8003540:	08014b50 	.word	0x08014b50

08003544 <L6474_SetParamCommand>:

// --------------------------------------------------------------------------------------------------------------------
static int L6474_SetParamCommand(L6474_Handle_t h, int addr, int value)
// --------------------------------------------------------------------------------------------------------------------
{
 8003544:	b590      	push	{r4, r7, lr}
 8003546:	b08b      	sub	sp, #44	@ 0x2c
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
	addr &= STEP_REG_RANGE_MASK;
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	f003 031f 	and.w	r3, r3, #31
 8003556:	60bb      	str	r3, [r7, #8]
	if( L6474_Parameters[addr].defined == 0 )
 8003558:	4a58      	ldr	r2, [pc, #352]	@ (80036bc <L6474_SetParamCommand+0x178>)
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	4413      	add	r3, r2
 8003560:	3301      	adds	r3, #1
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d102      	bne.n	800356e <L6474_SetParamCommand+0x2a>
		return errcINV_ARG;
 8003568:	f04f 33ff 	mov.w	r3, #4294967295
 800356c:	e0a2      	b.n	80036b4 <L6474_SetParamCommand+0x170>

	if( ( L6474_Parameters[addr].flags & ( afWRITE | afWRITE_HighZ ) ) == 0 )
 800356e:	4a53      	ldr	r2, [pc, #332]	@ (80036bc <L6474_SetParamCommand+0x178>)
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	4413      	add	r3, r2
 8003576:	330c      	adds	r3, #12
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	f003 0306 	and.w	r3, r3, #6
 800357e:	2b00      	cmp	r3, #0
 8003580:	d102      	bne.n	8003588 <L6474_SetParamCommand+0x44>
		return errcFORBIDDEN;
 8003582:	f06f 0307 	mvn.w	r3, #7
 8003586:	e095      	b.n	80036b4 <L6474_SetParamCommand+0x170>

	if ( ( h->state == stRESET ) || ( ( h->state == stENABLED ) && ( ( L6474_Parameters[addr].flags & afWRITE_HighZ ) != 0 ) ) )
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00d      	beq.n	80035ac <L6474_SetParamCommand+0x68>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	2b02      	cmp	r3, #2
 8003596:	d10c      	bne.n	80035b2 <L6474_SetParamCommand+0x6e>
 8003598:	4a48      	ldr	r2, [pc, #288]	@ (80036bc <L6474_SetParamCommand+0x178>)
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	4413      	add	r3, r2
 80035a0:	330c      	adds	r3, #12
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d002      	beq.n	80035b2 <L6474_SetParamCommand+0x6e>
		return errcINV_STATE;
 80035ac:	f06f 0302 	mvn.w	r3, #2
 80035b0:	e080      	b.n	80036b4 <L6474_SetParamCommand+0x170>

	int length  = L6474_Parameters[addr].length + STEP_CMD_SET_LENGTH;
 80035b2:	4a42      	ldr	r2, [pc, #264]	@ (80036bc <L6474_SetParamCommand+0x178>)
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	011b      	lsls	r3, r3, #4
 80035b8:	4413      	add	r3, r2
 80035ba:	3302      	adds	r3, #2
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	3301      	adds	r3, #1
 80035c0:	627b      	str	r3, [r7, #36]	@ 0x24
	if ( length > STEP_CMD_SET_MAX_PAYLOAD )
 80035c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c4:	2b04      	cmp	r3, #4
 80035c6:	dd02      	ble.n	80035ce <L6474_SetParamCommand+0x8a>
		return errcINTERNAL;
 80035c8:	f06f 0303 	mvn.w	r3, #3
 80035cc:	e072      	b.n	80036b4 <L6474_SetParamCommand+0x170>

	unsigned char rxBuff[STEP_CMD_SET_MAX_PAYLOAD] = { 0 };
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]
	unsigned char txBuff[STEP_CMD_SET_MAX_PAYLOAD] = { 0 };
 80035d2:	2300      	movs	r3, #0
 80035d4:	613b      	str	r3, [r7, #16]
	unsigned int  tmp = 0;
 80035d6:	2300      	movs	r3, #0
 80035d8:	623b      	str	r3, [r7, #32]

	txBuff[0] = STEP_CMD_SET_PREFIX | addr;
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	743b      	strb	r3, [r7, #16]

	switch (L6474_Parameters[addr].length)
 80035e0:	4a36      	ldr	r2, [pc, #216]	@ (80036bc <L6474_SetParamCommand+0x178>)
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	011b      	lsls	r3, r3, #4
 80035e6:	4413      	add	r3, r2
 80035e8:	3302      	adds	r3, #2
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	2b03      	cmp	r3, #3
 80035ee:	d024      	beq.n	800363a <L6474_SetParamCommand+0xf6>
 80035f0:	2b03      	cmp	r3, #3
 80035f2:	dc37      	bgt.n	8003664 <L6474_SetParamCommand+0x120>
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d002      	beq.n	80035fe <L6474_SetParamCommand+0xba>
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d00d      	beq.n	8003618 <L6474_SetParamCommand+0xd4>
 80035fc:	e032      	b.n	8003664 <L6474_SetParamCommand+0x120>
	{
	    case 1:
	    	tmp = value & L6474_Parameters[addr].mask;
 80035fe:	4a2f      	ldr	r2, [pc, #188]	@ (80036bc <L6474_SetParamCommand+0x178>)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	011b      	lsls	r3, r3, #4
 8003604:	4413      	add	r3, r2
 8003606:	3304      	adds	r3, #4
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4013      	ands	r3, r2
 800360e:	623b      	str	r3, [r7, #32]
	    	txBuff[1] = tmp >> 0;
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	b2db      	uxtb	r3, r3
 8003614:	747b      	strb	r3, [r7, #17]
	    	break;
 8003616:	e028      	b.n	800366a <L6474_SetParamCommand+0x126>
	    case 2:
	    	tmp = value & L6474_Parameters[addr].mask;
 8003618:	4a28      	ldr	r2, [pc, #160]	@ (80036bc <L6474_SetParamCommand+0x178>)
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	011b      	lsls	r3, r3, #4
 800361e:	4413      	add	r3, r2
 8003620:	3304      	adds	r3, #4
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4013      	ands	r3, r2
 8003628:	623b      	str	r3, [r7, #32]
	    	txBuff[1] = tmp >> 8;
 800362a:	6a3b      	ldr	r3, [r7, #32]
 800362c:	0a1b      	lsrs	r3, r3, #8
 800362e:	b2db      	uxtb	r3, r3
 8003630:	747b      	strb	r3, [r7, #17]
	    	txBuff[2] = tmp >> 0;
 8003632:	6a3b      	ldr	r3, [r7, #32]
 8003634:	b2db      	uxtb	r3, r3
 8003636:	74bb      	strb	r3, [r7, #18]
	    	break;
 8003638:	e017      	b.n	800366a <L6474_SetParamCommand+0x126>
	    case 3:
	    	tmp = value & L6474_Parameters[addr].mask;
 800363a:	4a20      	ldr	r2, [pc, #128]	@ (80036bc <L6474_SetParamCommand+0x178>)
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	011b      	lsls	r3, r3, #4
 8003640:	4413      	add	r3, r2
 8003642:	3304      	adds	r3, #4
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4013      	ands	r3, r2
 800364a:	623b      	str	r3, [r7, #32]
	    	txBuff[1] = tmp >> 16;
 800364c:	6a3b      	ldr	r3, [r7, #32]
 800364e:	0c1b      	lsrs	r3, r3, #16
 8003650:	b2db      	uxtb	r3, r3
 8003652:	747b      	strb	r3, [r7, #17]
	    	txBuff[2] = tmp >> 8;
 8003654:	6a3b      	ldr	r3, [r7, #32]
 8003656:	0a1b      	lsrs	r3, r3, #8
 8003658:	b2db      	uxtb	r3, r3
 800365a:	74bb      	strb	r3, [r7, #18]
	    	txBuff[3] = tmp >> 0;
 800365c:	6a3b      	ldr	r3, [r7, #32]
 800365e:	b2db      	uxtb	r3, r3
 8003660:	74fb      	strb	r3, [r7, #19]
	    	break;
 8003662:	e002      	b.n	800366a <L6474_SetParamCommand+0x126>
	    default:
	    	return errcINTERNAL;
 8003664:	f06f 0303 	mvn.w	r3, #3
 8003668:	e024      	b.n	80036b4 <L6474_SetParamCommand+0x170>
	}

	int ret = h->platform.transfer(h->pIO, (char*)rxBuff, (const char*)txBuff, length);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	69dc      	ldr	r4, [r3, #28]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6898      	ldr	r0, [r3, #8]
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	f107 0210 	add.w	r2, r7, #16
 8003678:	f107 0114 	add.w	r1, r7, #20
 800367c:	47a0      	blx	r4
 800367e:	61f8      	str	r0, [r7, #28]

	if ( ret != 0 )
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d002      	beq.n	800368c <L6474_SetParamCommand+0x148>
		return errcINTERNAL;
 8003686:	f06f 0303 	mvn.w	r3, #3
 800368a:	e013      	b.n	80036b4 <L6474_SetParamCommand+0x170>

	int res = 0;
 800368c:	2300      	movs	r3, #0
 800368e:	61bb      	str	r3, [r7, #24]
	if ( ( res = L6474_GetStatusCommand(h) ) < 0 )
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f7ff fe64 	bl	800335e <L6474_GetStatusCommand>
 8003696:	61b8      	str	r0, [r7, #24]
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	2b00      	cmp	r3, #0
 800369c:	da01      	bge.n	80036a2 <L6474_SetParamCommand+0x15e>
		return res;
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	e008      	b.n	80036b4 <L6474_SetParamCommand+0x170>

	if ( ( res & ( STATUS_NOTPERF_CMD_MASK | STATUS_WRONG_CMD_MASK ) ) != 0 )
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d002      	beq.n	80036b2 <L6474_SetParamCommand+0x16e>
		return errcDEVICE_STATE;
 80036ac:	f06f 0305 	mvn.w	r3, #5
 80036b0:	e000      	b.n	80036b4 <L6474_SetParamCommand+0x170>

	return errcNONE;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	372c      	adds	r7, #44	@ 0x2c
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd90      	pop	{r4, r7, pc}
 80036bc:	08014b50 	.word	0x08014b50

080036c0 <L6474_EnableCommand>:

// --------------------------------------------------------------------------------------------------------------------
static int L6474_EnableCommand(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 80036c0:	b590      	push	{r4, r7, lr}
 80036c2:	b087      	sub	sp, #28
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
	if ( h->state == stRESET )
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d102      	bne.n	80036d6 <L6474_EnableCommand+0x16>
		return errcINV_STATE;
 80036d0:	f06f 0302 	mvn.w	r3, #2
 80036d4:	e033      	b.n	800373e <L6474_EnableCommand+0x7e>

	if ( h->state == stENABLED )
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d101      	bne.n	80036e2 <L6474_EnableCommand+0x22>
		return errcNONE;
 80036de:	2300      	movs	r3, #0
 80036e0:	e02d      	b.n	800373e <L6474_EnableCommand+0x7e>

	int length = STEP_CMD_ENA_LENGTH;
 80036e2:	2301      	movs	r3, #1
 80036e4:	617b      	str	r3, [r7, #20]

	unsigned char rxBuff[STEP_CMD_ENA_LENGTH] = { 0 };
 80036e6:	2300      	movs	r3, #0
 80036e8:	733b      	strb	r3, [r7, #12]
	unsigned char txBuff[STEP_CMD_ENA_LENGTH] = { 0 };
 80036ea:	2300      	movs	r3, #0
 80036ec:	723b      	strb	r3, [r7, #8]

	txBuff[0] = STEP_CMD_ENA_PREFIX | 0;
 80036ee:	23b8      	movs	r3, #184	@ 0xb8
 80036f0:	723b      	strb	r3, [r7, #8]
	int ret = h->platform.transfer(h->pIO, (char*)rxBuff, (const char*)txBuff, length);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	69dc      	ldr	r4, [r3, #28]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6898      	ldr	r0, [r3, #8]
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f107 0208 	add.w	r2, r7, #8
 8003700:	f107 010c 	add.w	r1, r7, #12
 8003704:	47a0      	blx	r4
 8003706:	6138      	str	r0, [r7, #16]

	if ( ret != 0 )
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <L6474_EnableCommand+0x54>
		return errcINTERNAL;
 800370e:	f06f 0303 	mvn.w	r3, #3
 8003712:	e014      	b.n	800373e <L6474_EnableCommand+0x7e>

	if ( ( ret = L6474_GetStatusCommand(h) ) < 0 )
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f7ff fe22 	bl	800335e <L6474_GetStatusCommand>
 800371a:	6138      	str	r0, [r7, #16]
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	2b00      	cmp	r3, #0
 8003720:	da01      	bge.n	8003726 <L6474_EnableCommand+0x66>
		return ret;
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	e00b      	b.n	800373e <L6474_EnableCommand+0x7e>

	if ( ( ret & ( STATUS_NOTPERF_CMD_MASK | STATUS_WRONG_CMD_MASK ) ) != 0 )
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800372c:	2b00      	cmp	r3, #0
 800372e:	d002      	beq.n	8003736 <L6474_EnableCommand+0x76>
		return errcDEVICE_STATE;
 8003730:	f06f 0305 	mvn.w	r3, #5
 8003734:	e003      	b.n	800373e <L6474_EnableCommand+0x7e>

	h->state = stENABLED;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2202      	movs	r2, #2
 800373a:	701a      	strb	r2, [r3, #0]
	return errcNONE;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	371c      	adds	r7, #28
 8003742:	46bd      	mov	sp, r7
 8003744:	bd90      	pop	{r4, r7, pc}

08003746 <L6474_DisableCommand>:

// --------------------------------------------------------------------------------------------------------------------
static int L6474_DisableCommand(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 8003746:	b590      	push	{r4, r7, lr}
 8003748:	b087      	sub	sp, #28
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
	if ( h->state == stRESET )
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d102      	bne.n	800375c <L6474_DisableCommand+0x16>
		return errcINV_STATE;
 8003756:	f06f 0302 	mvn.w	r3, #2
 800375a:	e02d      	b.n	80037b8 <L6474_DisableCommand+0x72>

	int length = STEP_CMD_DIS_LENGTH;
 800375c:	2301      	movs	r3, #1
 800375e:	617b      	str	r3, [r7, #20]

	unsigned char rxBuff[STEP_CMD_DIS_LENGTH] = { 0 };
 8003760:	2300      	movs	r3, #0
 8003762:	733b      	strb	r3, [r7, #12]
	unsigned char txBuff[STEP_CMD_DIS_LENGTH] = { 0 };
 8003764:	2300      	movs	r3, #0
 8003766:	723b      	strb	r3, [r7, #8]

	txBuff[0] = STEP_CMD_DIS_PREFIX | 0;
 8003768:	23a8      	movs	r3, #168	@ 0xa8
 800376a:	723b      	strb	r3, [r7, #8]
	int ret = h->platform.transfer(h->pIO, (char*)rxBuff, (const char*)txBuff, length);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	69dc      	ldr	r4, [r3, #28]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6898      	ldr	r0, [r3, #8]
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	f107 0208 	add.w	r2, r7, #8
 800377a:	f107 010c 	add.w	r1, r7, #12
 800377e:	47a0      	blx	r4
 8003780:	6138      	str	r0, [r7, #16]

	if ( ret != 0 )
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d002      	beq.n	800378e <L6474_DisableCommand+0x48>
		return errcINTERNAL;
 8003788:	f06f 0303 	mvn.w	r3, #3
 800378c:	e014      	b.n	80037b8 <L6474_DisableCommand+0x72>

	if ( ( ret = L6474_GetStatusCommand(h) ) < 0 )
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f7ff fde5 	bl	800335e <L6474_GetStatusCommand>
 8003794:	6138      	str	r0, [r7, #16]
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	2b00      	cmp	r3, #0
 800379a:	da01      	bge.n	80037a0 <L6474_DisableCommand+0x5a>
		return ret;
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	e00b      	b.n	80037b8 <L6474_DisableCommand+0x72>

	if ( ( ret & ( STATUS_NOTPERF_CMD_MASK | STATUS_WRONG_CMD_MASK ) ) != 0 )
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d002      	beq.n	80037b0 <L6474_DisableCommand+0x6a>
		return errcDEVICE_STATE;
 80037aa:	f06f 0305 	mvn.w	r3, #5
 80037ae:	e003      	b.n	80037b8 <L6474_DisableCommand+0x72>

	h->state   = stDISABLED;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	701a      	strb	r2, [r3, #0]
#if defined(LIBL6474_STEP_ASYNC) && ( LIBL6474_STEP_ASYNC == 1 )
	h->pending = 0;
	h->platform.cancelStep(h->pPWM);
#endif
	return errcNONE;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	371c      	adds	r7, #28
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd90      	pop	{r4, r7, pc}

080037c0 <L6474_CreateInstance>:


// --------------------------------------------------------------------------------------------------------------------
L6474_Handle_t L6474_CreateInstance(L6474x_Platform_t* p, void* pIO, void* pGPO, void* pPWM)
// --------------------------------------------------------------------------------------------------------------------
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
 80037cc:	603b      	str	r3, [r7, #0]
	if ( p == 0 )
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <L6474_CreateInstance+0x18>
		return 0;
 80037d4:	2300      	movs	r3, #0
 80037d6:	e054      	b.n	8003882 <L6474_CreateInstance+0xc2>

	if ( ( p->reset == 0 ) || ( p->malloc == 0 ) || (p->free == 0) || (p->sleep == 0) || ( p->transfer == 0 ) )
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00f      	beq.n	8003800 <L6474_CreateInstance+0x40>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00b      	beq.n	8003800 <L6474_CreateInstance+0x40>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d007      	beq.n	8003800 <L6474_CreateInstance+0x40>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d003      	beq.n	8003800 <L6474_CreateInstance+0x40>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <L6474_CreateInstance+0x44>
		return 0;
 8003800:	2300      	movs	r3, #0
 8003802:	e03e      	b.n	8003882 <L6474_CreateInstance+0xc2>

#if defined(LIBL6474_STEP_ASYNC) && ( LIBL6474_STEP_ASYNC == 1 )
	if ( ( p->cancelStep == 0 ) || ( p->stepAsync == 0 ) )
		return 0;
#else
	if ( p->step == 0 )
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	695b      	ldr	r3, [r3, #20]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d101      	bne.n	8003810 <L6474_CreateInstance+0x50>
		return 0;
 800380c:	2300      	movs	r3, #0
 800380e:	e038      	b.n	8003882 <L6474_CreateInstance+0xc2>
#endif

	L6474_Handle_t h = p->malloc(sizeof(struct L6474_Handle));
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	202c      	movs	r0, #44	@ 0x2c
 8003816:	4798      	blx	r3
 8003818:	6178      	str	r0, [r7, #20]
	if ( h == 0 )
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <L6474_CreateInstance+0x64>
		return 0;
 8003820:	2300      	movs	r3, #0
 8003822:	e02e      	b.n	8003882 <L6474_CreateInstance+0xc2>

	h->pGPO                = pGPO;
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	60da      	str	r2, [r3, #12]
	h->pIO                 = pIO;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	68ba      	ldr	r2, [r7, #8]
 800382e:	609a      	str	r2, [r3, #8]
	h->pPWM                = pPWM;
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	611a      	str	r2, [r3, #16]
#if defined(LIBL6474_STEP_ASYNC) && ( LIBL6474_STEP_ASYNC == 1 )
	h->platform.cancelStep = p->cancelStep;
	h->platform.stepAsync  = p->stepAsync;
#else
	h->platform.step       = p->step;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	695a      	ldr	r2, [r3, #20]
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
	h->platform.free       = p->free;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	685a      	ldr	r2, [r3, #4]
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	619a      	str	r2, [r3, #24]
	h->platform.malloc     = p->malloc;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	615a      	str	r2, [r3, #20]
	h->platform.reset      = p->reset;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	68da      	ldr	r2, [r3, #12]
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	621a      	str	r2, [r3, #32]
	h->platform.sleep      = p->sleep;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	691a      	ldr	r2, [r3, #16]
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	625a      	str	r2, [r3, #36]	@ 0x24
	h->platform.transfer   = p->transfer;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	689a      	ldr	r2, [r3, #8]
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	61da      	str	r2, [r3, #28]
	h->pending             = 0;
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	2200      	movs	r2, #0
 800386a:	605a      	str	r2, [r3, #4]
	h->state               = stRESET;
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	2200      	movs	r2, #0
 8003870:	701a      	strb	r2, [r3, #0]

	h->platform.reset(h->pGPO, 1);
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	68d2      	ldr	r2, [r2, #12]
 800387a:	2101      	movs	r1, #1
 800387c:	4610      	mov	r0, r2
 800387e:	4798      	blx	r3

	(void)L6474_NopCommand;
	return h;
 8003880:	697b      	ldr	r3, [r7, #20]
}
 8003882:	4618      	mov	r0, r3
 8003884:	3718      	adds	r7, #24
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <L6474_ResetStandBy>:


// --------------------------------------------------------------------------------------------------------------------
int L6474_ResetStandBy(L6474_Handle_t h)
// --------------------------------------------------------------------------------------------------------------------
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b084      	sub	sp, #16
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
	if ( h == 0 )
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d102      	bne.n	800389e <L6474_ResetStandBy+0x14>
		return errcNULL_ARG;
 8003898:	f06f 0301 	mvn.w	r3, #1
 800389c:	e02f      	b.n	80038fe <L6474_ResetStandBy+0x74>

	if ( L6474_HelperLock(h) != 0 )
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f7ff fd48 	bl	8003334 <L6474_HelperLock>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d002      	beq.n	80038b0 <L6474_ResetStandBy+0x26>
		return errcLOCKING;
 80038aa:	f06f 0304 	mvn.w	r3, #4
 80038ae:	e026      	b.n	80038fe <L6474_ResetStandBy+0x74>

	// forces the device state to update
	L6474_GetStatusCommand(h);
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f7ff fd54 	bl	800335e <L6474_GetStatusCommand>

	if ( h->state == stENABLED )
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d10d      	bne.n	80038da <L6474_ResetStandBy+0x50>
			h->platform.sleep(IN_MILLISEC(1));
			h->pending = 0;
		}
#endif

		int ret = 0;
 80038be:	2300      	movs	r3, #0
 80038c0:	60fb      	str	r3, [r7, #12]
		if ( ( ret = L6474_DisableCommand(h) ) != 0 )
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7ff ff3f 	bl	8003746 <L6474_DisableCommand>
 80038c8:	60f8      	str	r0, [r7, #12]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d004      	beq.n	80038da <L6474_ResetStandBy+0x50>
		{
			L6474_HelperUnlock(h);
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f7ff fd3a 	bl	800334a <L6474_HelperUnlock>
			return ret;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	e011      	b.n	80038fe <L6474_ResetStandBy+0x74>
		}
	}

	h->platform.reset(h->pGPO, 1);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	68d2      	ldr	r2, [r2, #12]
 80038e2:	2101      	movs	r1, #1
 80038e4:	4610      	mov	r0, r2
 80038e6:	4798      	blx	r3
	h->state = stRESET;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	701a      	strb	r2, [r3, #0]

	h->platform.sleep(IN_MILLISEC(1));
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f2:	2001      	movs	r0, #1
 80038f4:	4798      	blx	r3
	L6474_HelperUnlock(h);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7ff fd27 	bl	800334a <L6474_HelperUnlock>

	return errcNONE;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <L6474_SetBaseParameter>:


// --------------------------------------------------------------------------------------------------------------------
int L6474_SetBaseParameter(L6474_BaseParameter_t* p)
// --------------------------------------------------------------------------------------------------------------------
{
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
	if ( p == 0 )
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d102      	bne.n	800391a <L6474_SetBaseParameter+0x14>
		return errcNULL_ARG;
 8003914:	f06f 0301 	mvn.w	r3, #1
 8003918:	e012      	b.n	8003940 <L6474_SetBaseParameter+0x3a>

	p->OcdTh      = ocdth1500mA;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2203      	movs	r2, #3
 800391e:	705a      	strb	r2, [r3, #1]
	p->TorqueVal  = 0x26; // ~1,2A
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2226      	movs	r2, #38	@ 0x26
 8003924:	711a      	strb	r2, [r3, #4]
	p->stepMode   = smMICRO16;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2204      	movs	r2, #4
 800392a:	701a      	strb	r2, [r3, #0]
	p->TimeOnMin  = 0x29;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2229      	movs	r2, #41	@ 0x29
 8003930:	709a      	strb	r2, [r3, #2]
	p->TimeOffMin = 0x29;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2229      	movs	r2, #41	@ 0x29
 8003936:	70da      	strb	r2, [r3, #3]
	p->TFast      = 0x14; //0x19
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2214      	movs	r2, #20
 800393c:	715a      	strb	r2, [r3, #5]

	return errcNONE;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <L6474_Initialize>:


// --------------------------------------------------------------------------------------------------------------------
int L6474_Initialize(L6474_Handle_t h, L6474_BaseParameter_t* p)
// --------------------------------------------------------------------------------------------------------------------
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
	int val = 0;
 8003956:	2300      	movs	r3, #0
 8003958:	60fb      	str	r3, [r7, #12]

	if ( h == 0 || p == 0 )
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d002      	beq.n	8003966 <L6474_Initialize+0x1a>
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d102      	bne.n	800396c <L6474_Initialize+0x20>
		return errcNULL_ARG;
 8003966:	f06f 0301 	mvn.w	r3, #1
 800396a:	e130      	b.n	8003bce <L6474_Initialize+0x282>

	if ( L6474_HelperLock(h) != 0 )
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f7ff fce1 	bl	8003334 <L6474_HelperLock>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d002      	beq.n	800397e <L6474_Initialize+0x32>
		return errcLOCKING;
 8003978:	f06f 0304 	mvn.w	r3, #4
 800397c:	e127      	b.n	8003bce <L6474_Initialize+0x282>

	// forces the device state to update
	L6474_GetStatusCommand(h);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f7ff fced 	bl	800335e <L6474_GetStatusCommand>

	if ( h->state != stRESET )
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00b      	beq.n	80039a4 <L6474_Initialize+0x58>
	{
		if ( ( val = L6474_ResetStandBy(h) ) != 0 )
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f7ff ff7c 	bl	800388a <L6474_ResetStandBy>
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d004      	beq.n	80039a4 <L6474_Initialize+0x58>
		{
			L6474_HelperUnlock(h);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f7ff fcd5 	bl	800334a <L6474_HelperUnlock>
			return val;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	e114      	b.n	8003bce <L6474_Initialize+0x282>
		}
	}

	h->platform.reset(h->pGPO, 0);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	68d2      	ldr	r2, [r2, #12]
 80039ac:	2100      	movs	r1, #0
 80039ae:	4610      	mov	r0, r2
 80039b0:	4798      	blx	r3
	h->state = stDISABLED;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2201      	movs	r2, #1
 80039b6:	701a      	strb	r2, [r3, #0]

	h->platform.sleep(IN_MILLISEC(10));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039bc:	200a      	movs	r0, #10
 80039be:	4798      	blx	r3

	//Now we have to write the configuration register
	unsigned int CONFIG = 0x2E88; // reset default value
 80039c0:	f642 6388 	movw	r3, #11912	@ 0x2e88
 80039c4:	60bb      	str	r3, [r7, #8]
	CONFIG &= ~0xF; // disables all clock outputs and selects internal oscillator
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	f023 030f 	bic.w	r3, r3, #15
 80039cc:	60bb      	str	r3, [r7, #8]

#if defined(LIBL6474_DISABLE_OCD) && ( LIBL6474_DISABLE_OCD == 1 )
	CONFIG &= ~(1 << 7); // disable the OCD
#endif

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_CONFIG, CONFIG) ) != 0 )
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	461a      	mov	r2, r3
 80039d2:	2118      	movs	r1, #24
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f7ff fdb5 	bl	8003544 <L6474_SetParamCommand>
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00e      	beq.n	8003a00 <L6474_Initialize+0xb4>
	{
		h->platform.reset(h->pGPO, 1);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a1b      	ldr	r3, [r3, #32]
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	68d2      	ldr	r2, [r2, #12]
 80039ea:	2101      	movs	r1, #1
 80039ec:	4610      	mov	r0, r2
 80039ee:	4798      	blx	r3
		h->state = stRESET;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f7ff fca7 	bl	800334a <L6474_HelperUnlock>
		return val;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	e0e6      	b.n	8003bce <L6474_Initialize+0x282>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_OCD_TH, p->OcdTh) ) != 0 )
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	785b      	ldrb	r3, [r3, #1]
 8003a04:	461a      	mov	r2, r3
 8003a06:	2113      	movs	r1, #19
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7ff fd9b 	bl	8003544 <L6474_SetParamCommand>
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00e      	beq.n	8003a34 <L6474_Initialize+0xe8>
	{
		h->platform.reset(h->pGPO, 1);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	68d2      	ldr	r2, [r2, #12]
 8003a1e:	2101      	movs	r1, #1
 8003a20:	4610      	mov	r0, r2
 8003a22:	4798      	blx	r3
		h->state = stRESET;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f7ff fc8d 	bl	800334a <L6474_HelperUnlock>
		return val;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	e0cc      	b.n	8003bce <L6474_Initialize+0x282>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_TVAL, p->TorqueVal) ) != 0 )
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	791b      	ldrb	r3, [r3, #4]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	2109      	movs	r1, #9
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f7ff fd81 	bl	8003544 <L6474_SetParamCommand>
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00e      	beq.n	8003a68 <L6474_Initialize+0x11c>
	{
		h->platform.reset(h->pGPO, 1);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	68d2      	ldr	r2, [r2, #12]
 8003a52:	2101      	movs	r1, #1
 8003a54:	4610      	mov	r0, r2
 8003a56:	4798      	blx	r3
		h->state = stRESET;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7ff fc73 	bl	800334a <L6474_HelperUnlock>
		return val;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	e0b2      	b.n	8003bce <L6474_Initialize+0x282>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_TOFF_MIN, p->TimeOffMin) ) != 0 )
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	78db      	ldrb	r3, [r3, #3]
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	2110      	movs	r1, #16
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f7ff fd67 	bl	8003544 <L6474_SetParamCommand>
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d00e      	beq.n	8003a9c <L6474_Initialize+0x150>
	{
		h->platform.reset(h->pGPO, 1);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a1b      	ldr	r3, [r3, #32]
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	68d2      	ldr	r2, [r2, #12]
 8003a86:	2101      	movs	r1, #1
 8003a88:	4610      	mov	r0, r2
 8003a8a:	4798      	blx	r3
		h->state = stRESET;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7ff fc59 	bl	800334a <L6474_HelperUnlock>
		return val;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	e098      	b.n	8003bce <L6474_Initialize+0x282>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_TON_MIN, p->TimeOnMin) ) != 0 )
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	789b      	ldrb	r3, [r3, #2]
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	210f      	movs	r1, #15
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f7ff fd4d 	bl	8003544 <L6474_SetParamCommand>
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00e      	beq.n	8003ad0 <L6474_Initialize+0x184>
	{
		h->platform.reset(h->pGPO, 1);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a1b      	ldr	r3, [r3, #32]
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	68d2      	ldr	r2, [r2, #12]
 8003aba:	2101      	movs	r1, #1
 8003abc:	4610      	mov	r0, r2
 8003abe:	4798      	blx	r3
		h->state = stRESET;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f7ff fc3f 	bl	800334a <L6474_HelperUnlock>
		return val;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	e07e      	b.n	8003bce <L6474_Initialize+0x282>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_T_FAST, p->TFast) ) != 0 )
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	795b      	ldrb	r3, [r3, #5]
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	210e      	movs	r1, #14
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f7ff fd33 	bl	8003544 <L6474_SetParamCommand>
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00e      	beq.n	8003b04 <L6474_Initialize+0x1b8>
	{
		h->platform.reset(h->pGPO, 1);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	68d2      	ldr	r2, [r2, #12]
 8003aee:	2101      	movs	r1, #1
 8003af0:	4610      	mov	r0, r2
 8003af2:	4798      	blx	r3
		h->state = stRESET;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f7ff fc25 	bl	800334a <L6474_HelperUnlock>
		return val;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	e064      	b.n	8003bce <L6474_Initialize+0x282>
	}

	if ( ( val = L6474_SetStepMode(h, p->stepMode) ) != 0 )
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	4619      	mov	r1, r3
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 f863 	bl	8003bd6 <L6474_SetStepMode>
 8003b10:	60f8      	str	r0, [r7, #12]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00e      	beq.n	8003b36 <L6474_Initialize+0x1ea>
	{
		h->platform.reset(h->pGPO, 1);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	68d2      	ldr	r2, [r2, #12]
 8003b20:	2101      	movs	r1, #1
 8003b22:	4610      	mov	r0, r2
 8003b24:	4798      	blx	r3
		h->state = stRESET;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f7ff fc0c 	bl	800334a <L6474_HelperUnlock>
		return val;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	e04b      	b.n	8003bce <L6474_Initialize+0x282>
	}

	// enable all alarms
	if ( ( val = L6474_SetParamCommand(h, STEP_REG_ALARM_EN, STEP_MASK_ALARM_EN) ) != 0 )
 8003b36:	22ff      	movs	r2, #255	@ 0xff
 8003b38:	2117      	movs	r1, #23
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f7ff fd02 	bl	8003544 <L6474_SetParamCommand>
 8003b40:	60f8      	str	r0, [r7, #12]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00e      	beq.n	8003b66 <L6474_Initialize+0x21a>
	{
		h->platform.reset(h->pGPO, 1);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	68d2      	ldr	r2, [r2, #12]
 8003b50:	2101      	movs	r1, #1
 8003b52:	4610      	mov	r0, r2
 8003b54:	4798      	blx	r3
		h->state = stRESET;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f7ff fbf4 	bl	800334a <L6474_HelperUnlock>
		return val;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	e033      	b.n	8003bce <L6474_Initialize+0x282>
	}

	if ( ( val = L6474_DisableCommand(h) ) != 0 )
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f7ff fded 	bl	8003746 <L6474_DisableCommand>
 8003b6c:	60f8      	str	r0, [r7, #12]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d00e      	beq.n	8003b92 <L6474_Initialize+0x246>
	{
		h->platform.reset(h->pGPO, 1);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	68d2      	ldr	r2, [r2, #12]
 8003b7c:	2101      	movs	r1, #1
 8003b7e:	4610      	mov	r0, r2
 8003b80:	4798      	blx	r3
		h->state = stRESET;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f7ff fbde 	bl	800334a <L6474_HelperUnlock>
		return val;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	e01d      	b.n	8003bce <L6474_Initialize+0x282>
	}

	// now it should not fail when reading status register!
	if ( ( val = L6474_GetStatusCommand(h) ) < 0 )
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f7ff fbe3 	bl	800335e <L6474_GetStatusCommand>
 8003b98:	60f8      	str	r0, [r7, #12]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	da0e      	bge.n	8003bbe <L6474_Initialize+0x272>
	{
		h->platform.reset(h->pGPO, 1);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a1b      	ldr	r3, [r3, #32]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	68d2      	ldr	r2, [r2, #12]
 8003ba8:	2101      	movs	r1, #1
 8003baa:	4610      	mov	r0, r2
 8003bac:	4798      	blx	r3
		h->state = stRESET;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	701a      	strb	r2, [r3, #0]
		L6474_HelperUnlock(h);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f7ff fbc8 	bl	800334a <L6474_HelperUnlock>
		return val;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	e007      	b.n	8003bce <L6474_Initialize+0x282>
	}

	L6474_GetParamCommand(h, STEP_REG_CONFIG);
 8003bbe:	2118      	movs	r1, #24
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f7ff fc0f 	bl	80033e4 <L6474_GetParamCommand>

	L6474_HelperUnlock(h);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f7ff fbbf 	bl	800334a <L6474_HelperUnlock>
	return errcNONE;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <L6474_SetStepMode>:


// --------------------------------------------------------------------------------------------------------------------
int L6474_SetStepMode(L6474_Handle_t h, L6474x_StepMode_t mode)
// --------------------------------------------------------------------------------------------------------------------
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b084      	sub	sp, #16
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
 8003bde:	460b      	mov	r3, r1
 8003be0:	70fb      	strb	r3, [r7, #3]
	int val = 0;
 8003be2:	2300      	movs	r3, #0
 8003be4:	60fb      	str	r3, [r7, #12]

	if ( h == 0 )
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d102      	bne.n	8003bf2 <L6474_SetStepMode+0x1c>
		return errcNULL_ARG;
 8003bec:	f06f 0301 	mvn.w	r3, #1
 8003bf0:	e032      	b.n	8003c58 <L6474_SetStepMode+0x82>

	if ( mode > smMICRO16 )
 8003bf2:	78fb      	ldrb	r3, [r7, #3]
 8003bf4:	2b04      	cmp	r3, #4
 8003bf6:	d902      	bls.n	8003bfe <L6474_SetStepMode+0x28>
		return errcINV_ARG;
 8003bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8003bfc:	e02c      	b.n	8003c58 <L6474_SetStepMode+0x82>

	// set this bit. is described in the spec.
	mode |= ( 1 << 3 );
 8003bfe:	78fb      	ldrb	r3, [r7, #3]
 8003c00:	f043 0308 	orr.w	r3, r3, #8
 8003c04:	70fb      	strb	r3, [r7, #3]

	if ( L6474_HelperLock(h) != 0 )
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7ff fb94 	bl	8003334 <L6474_HelperLock>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <L6474_SetStepMode+0x42>
		return errcLOCKING;
 8003c12:	f06f 0304 	mvn.w	r3, #4
 8003c16:	e01f      	b.n	8003c58 <L6474_SetStepMode+0x82>

	// forces the device state to update
	L6474_GetStatusCommand(h);
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f7ff fba0 	bl	800335e <L6474_GetStatusCommand>

	if ( h->state == stRESET )
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d105      	bne.n	8003c32 <L6474_SetStepMode+0x5c>
	{
		L6474_HelperUnlock(h);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7ff fb8f 	bl	800334a <L6474_HelperUnlock>
		return errcINV_STATE;
 8003c2c:	f06f 0302 	mvn.w	r3, #2
 8003c30:	e012      	b.n	8003c58 <L6474_SetStepMode+0x82>
	}

	if ( ( val = L6474_SetParamCommand(h, STEP_REG_STEP_MODE, ( ( mode & STEP_MASK_STEP_MODE ) << STEP_OFFSET_STEP_MODE ) ) ) != 0 )
 8003c32:	78fb      	ldrb	r3, [r7, #3]
 8003c34:	461a      	mov	r2, r3
 8003c36:	2116      	movs	r1, #22
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f7ff fc83 	bl	8003544 <L6474_SetParamCommand>
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d004      	beq.n	8003c50 <L6474_SetStepMode+0x7a>
	{
		L6474_HelperUnlock(h);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f7ff fb7f 	bl	800334a <L6474_HelperUnlock>
		return val;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	e003      	b.n	8003c58 <L6474_SetStepMode+0x82>
	}

	L6474_HelperUnlock(h);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f7ff fb7a 	bl	800334a <L6474_HelperUnlock>
	return errcNONE;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <L6474_SetPowerOutputs>:


// --------------------------------------------------------------------------------------------------------------------
int L6474_SetPowerOutputs(L6474_Handle_t h, int ena)
// --------------------------------------------------------------------------------------------------------------------
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
	int val = 0;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]

	if ( h == 0 )
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d102      	bne.n	8003c7a <L6474_SetPowerOutputs+0x1a>
		return errcNULL_ARG;
 8003c74:	f06f 0301 	mvn.w	r3, #1
 8003c78:	e02e      	b.n	8003cd8 <L6474_SetPowerOutputs+0x78>

	if ( L6474_HelperLock(h) != 0 )
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7ff fb5a 	bl	8003334 <L6474_HelperLock>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d002      	beq.n	8003c8c <L6474_SetPowerOutputs+0x2c>
		return errcLOCKING;
 8003c86:	f06f 0304 	mvn.w	r3, #4
 8003c8a:	e025      	b.n	8003cd8 <L6474_SetPowerOutputs+0x78>

	// forces the device state to update
	L6474_GetStatusCommand(h);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f7ff fb66 	bl	800335e <L6474_GetStatusCommand>

	if ( h->state == stRESET )
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d105      	bne.n	8003ca6 <L6474_SetPowerOutputs+0x46>
	{
		L6474_HelperUnlock(h);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f7ff fb55 	bl	800334a <L6474_HelperUnlock>
		return errcINV_STATE;
 8003ca0:	f06f 0302 	mvn.w	r3, #2
 8003ca4:	e018      	b.n	8003cd8 <L6474_SetPowerOutputs+0x78>
	}

	if ( ( val = ( ( ( !!ena ) == 0 ) ? L6474_DisableCommand(h) : L6474_EnableCommand(h) ) ) != 0 )
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d104      	bne.n	8003cb6 <L6474_SetPowerOutputs+0x56>
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f7ff fd4a 	bl	8003746 <L6474_DisableCommand>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	e003      	b.n	8003cbe <L6474_SetPowerOutputs+0x5e>
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f7ff fd02 	bl	80036c0 <L6474_EnableCommand>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d004      	beq.n	8003cd0 <L6474_SetPowerOutputs+0x70>
	{
		L6474_HelperUnlock(h);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7ff fb3f 	bl	800334a <L6474_HelperUnlock>
		return val;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	e003      	b.n	8003cd8 <L6474_SetPowerOutputs+0x78>
	}

	L6474_HelperUnlock(h);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7ff fb3a 	bl	800334a <L6474_HelperUnlock>
	return errcNONE;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <L6474_StepIncremental>:
}

// --------------------------------------------------------------------------------------------------------------------
int L6474_StepIncremental(L6474_Handle_t h, int steps )
// --------------------------------------------------------------------------------------------------------------------
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
	if ( h == 0 )
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d102      	bne.n	8003cf6 <L6474_StepIncremental+0x16>
		return errcNULL_ARG;
 8003cf0:	f06f 0301 	mvn.w	r3, #1
 8003cf4:	e049      	b.n	8003d8a <L6474_StepIncremental+0xaa>

	if ( steps == 0 )
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d102      	bne.n	8003d02 <L6474_StepIncremental+0x22>
		return errcNULL_ARG;
 8003cfc:	f06f 0301 	mvn.w	r3, #1
 8003d00:	e043      	b.n	8003d8a <L6474_StepIncremental+0xaa>

	if ( L6474_HelperLock(h) != 0 )
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f7ff fb16 	bl	8003334 <L6474_HelperLock>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d002      	beq.n	8003d14 <L6474_StepIncremental+0x34>
		return errcLOCKING;
 8003d0e:	f06f 0304 	mvn.w	r3, #4
 8003d12:	e03a      	b.n	8003d8a <L6474_StepIncremental+0xaa>

	// forces the device state to update
	L6474_GetStatusCommand(h);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f7ff fb22 	bl	800335e <L6474_GetStatusCommand>

	if ( h->state != stENABLED )
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d005      	beq.n	8003d2e <L6474_StepIncremental+0x4e>
	{
		L6474_HelperUnlock(h);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f7ff fb11 	bl	800334a <L6474_HelperUnlock>
		return errcINV_STATE;
 8003d28:	f06f 0302 	mvn.w	r3, #2
 8003d2c:	e02d      	b.n	8003d8a <L6474_StepIncremental+0xaa>
	}

	if ( h->pending != 0 )
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d005      	beq.n	8003d42 <L6474_StepIncremental+0x62>
	{
		L6474_HelperUnlock(h);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f7ff fb07 	bl	800334a <L6474_HelperUnlock>
		return errcPENDING;
 8003d3c:	f06f 0306 	mvn.w	r3, #6
 8003d40:	e023      	b.n	8003d8a <L6474_StepIncremental+0xaa>
	}

	int ret = 0;
 8003d42:	2300      	movs	r3, #0
 8003d44:	60fb      	str	r3, [r7, #12]
	if ( ( ret = h->platform.stepAsync(h->pPWM, steps >= 0, ( ( steps < 0 ) ? -steps : steps ), L6474_HelperReleaseStep, h) ) != 0 )
	{
		h->pending = 0;
	}
#else
	h->pending = 1;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	605a      	str	r2, [r3, #4]
	(void)L6474_HelperReleaseStep;
	ret = h->platform.step(h->pPWM,  steps >= 0, ( ( steps < 0 ) ? -steps : steps ) );
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	6910      	ldr	r0, [r2, #16]
 8003d54:	683a      	ldr	r2, [r7, #0]
 8003d56:	43d2      	mvns	r2, r2
 8003d58:	0fd2      	lsrs	r2, r2, #31
 8003d5a:	b2d2      	uxtb	r2, r2
 8003d5c:	4611      	mov	r1, r2
 8003d5e:	683a      	ldr	r2, [r7, #0]
 8003d60:	2a00      	cmp	r2, #0
 8003d62:	bfb8      	it	lt
 8003d64:	4252      	neglt	r2, r2
 8003d66:	4798      	blx	r3
 8003d68:	60f8      	str	r0, [r7, #12]
	h->pending = 0;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	605a      	str	r2, [r3, #4]
#endif

	if ( ret != 0 )
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d005      	beq.n	8003d82 <L6474_StepIncremental+0xa2>
	{
		L6474_HelperUnlock(h);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7ff fae7 	bl	800334a <L6474_HelperUnlock>
		return errcINTERNAL;
 8003d7c:	f06f 0303 	mvn.w	r3, #3
 8003d80:	e003      	b.n	8003d8a <L6474_StepIncremental+0xaa>
	}

	L6474_HelperUnlock(h);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7ff fae1 	bl	800334a <L6474_HelperUnlock>
	return errcNONE;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <vApplicationMallocFailedHook>:
//static int StepTimerCancelAsync();

extern void initialise_stdlib_abstraction( void );

void vApplicationMallocFailedHook( void )
{
 8003d92:	b480      	push	{r7}
 8003d94:	b083      	sub	sp, #12
 8003d96:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8003d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d9c:	b672      	cpsid	i
 8003d9e:	f383 8811 	msr	BASEPRI, r3
 8003da2:	f3bf 8f6f 	isb	sy
 8003da6:	f3bf 8f4f 	dsb	sy
 8003daa:	b662      	cpsie	i
 8003dac:	607b      	str	r3, [r7, #4]
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        "   cpsie i                                                 \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8003dae:	bf00      	nop
  taskDISABLE_INTERRUPTS();
  __asm volatile( "bkpt #0" );
 8003db0:	be00      	bkpt	0x0000
  for (;;) {;}
 8003db2:	bf00      	nop
 8003db4:	e7fd      	b.n	8003db2 <vApplicationMallocFailedHook+0x20>

08003db6 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 8003db6:	b480      	push	{r7}
 8003db8:	b085      	sub	sp, #20
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
 8003dbe:	6039      	str	r1, [r7, #0]
    __asm volatile
 8003dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dc4:	b672      	cpsid	i
 8003dc6:	f383 8811 	msr	BASEPRI, r3
 8003dca:	f3bf 8f6f 	isb	sy
 8003dce:	f3bf 8f4f 	dsb	sy
 8003dd2:	b662      	cpsie	i
 8003dd4:	60fb      	str	r3, [r7, #12]
}
 8003dd6:	bf00      	nop
  ( void ) pcTaskName;
  ( void ) pxTask;

  taskDISABLE_INTERRUPTS();
  __asm volatile( "bkpt #0" );
 8003dd8:	be00      	bkpt	0x0000
  for (;;) {;}
 8003dda:	bf00      	nop
 8003ddc:	e7fd      	b.n	8003dda <vApplicationStackOverflowHook+0x24>
	...

08003de0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8003de6:	f000 fc9f 	bl	8004728 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003dea:	f001 f960 	bl	80050ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003dee:	f000 f9b9 	bl	8004164 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003df2:	f000 fb0d 	bl	8004410 <MX_GPIO_Init>
  MX_SPI1_Init();
 8003df6:	f000 fa1b 	bl	8004230 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8003dfa:	f000 fad9 	bl	80043b0 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8003dfe:	f000 fa55 	bl	80042ac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  printf("Hallo Welt\r\n");
 8003e02:	4809      	ldr	r0, [pc, #36]	@ (8003e28 <main+0x48>)
 8003e04:	f00c fc3e 	bl	8010684 <puts>
  (void)CapabilityFunc;
  xTaskCreate(InitMotor, "InitMotor", 2000, NULL, 2, &InitMotorHandle);
 8003e08:	4b08      	ldr	r3, [pc, #32]	@ (8003e2c <main+0x4c>)
 8003e0a:	9301      	str	r3, [sp, #4]
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	9300      	str	r3, [sp, #0]
 8003e10:	2300      	movs	r3, #0
 8003e12:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003e16:	4906      	ldr	r1, [pc, #24]	@ (8003e30 <main+0x50>)
 8003e18:	4806      	ldr	r0, [pc, #24]	@ (8003e34 <main+0x54>)
 8003e1a:	f008 f829 	bl	800be70 <xTaskCreate>
  vTaskStartScheduler();
 8003e1e:	f008 fb59 	bl	800c4d4 <vTaskStartScheduler>
  /* USER CODE END 2 */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003e22:	bf00      	nop
 8003e24:	e7fd      	b.n	8003e22 <main+0x42>
 8003e26:	bf00      	nop
 8003e28:	0801416c 	.word	0x0801416c
 8003e2c:	20000364 	.word	0x20000364
 8003e30:	08014178 	.word	0x08014178
 8003e34:	08003e39 	.word	0x08003e39

08003e38 <InitMotor>:
  * @brief System Clock Configuration
  * @retval None
  */

void InitMotor (void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b08c      	sub	sp, #48	@ 0x30
 8003e3c:	af02      	add	r7, sp, #8
	L6474x_Platform_t p;
			p.malloc     = StepLibraryMalloc;
 8003e3e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f30 <InitMotor+0xf8>)
 8003e40:	60bb      	str	r3, [r7, #8]
			p.free       = StepLibraryFree;
 8003e42:	4b3c      	ldr	r3, [pc, #240]	@ (8003f34 <InitMotor+0xfc>)
 8003e44:	60fb      	str	r3, [r7, #12]
			p.transfer   = StepDriverSpiTransfer;
 8003e46:	4b3c      	ldr	r3, [pc, #240]	@ (8003f38 <InitMotor+0x100>)
 8003e48:	613b      	str	r3, [r7, #16]
			p.reset      = StepDriverReset;
 8003e4a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f3c <InitMotor+0x104>)
 8003e4c:	617b      	str	r3, [r7, #20]
			p.sleep      = StepLibraryDelay;
 8003e4e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f40 <InitMotor+0x108>)
 8003e50:	61bb      	str	r3, [r7, #24]
			p.step  = Step; //erstmal nur Synchron --> Asynchron Zusatz
 8003e52:	4b3c      	ldr	r3, [pc, #240]	@ (8003f44 <InitMotor+0x10c>)
 8003e54:	61fb      	str	r3, [r7, #28]
			//p.cancelStep = StepTimerCancelAsync;
		h = L6474_CreateInstance(&p, NULL, NULL, NULL);
 8003e56:	f107 0008 	add.w	r0, r7, #8
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	2100      	movs	r1, #0
 8003e60:	f7ff fcae 	bl	80037c0 <L6474_CreateInstance>
 8003e64:	4603      	mov	r3, r0
 8003e66:	4a38      	ldr	r2, [pc, #224]	@ (8003f48 <InitMotor+0x110>)
 8003e68:	6013      	str	r3, [r2, #0]
		int result = 0;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	627b      	str	r3, [r7, #36]	@ 0x24
		L6474_BaseParameter_t param =
 8003e6e:	4a37      	ldr	r2, [pc, #220]	@ (8003f4c <InitMotor+0x114>)
 8003e70:	463b      	mov	r3, r7
 8003e72:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e76:	6018      	str	r0, [r3, #0]
 8003e78:	3304      	adds	r3, #4
 8003e7a:	8019      	strh	r1, [r3, #0]
			.TimeOffMin = 5,
			.TorqueVal = 100,
			.TFast = 5
		};

		result |= L6474_SetBaseParameter(&param);
 8003e7c:	463b      	mov	r3, r7
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7ff fd41 	bl	8003906 <L6474_SetBaseParameter>
 8003e84:	4602      	mov	r2, r0
 8003e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	627b      	str	r3, [r7, #36]	@ 0x24
		// reset all and take all initialization steps
		result |= L6474_ResetStandBy(h);
 8003e8c:	4b2e      	ldr	r3, [pc, #184]	@ (8003f48 <InitMotor+0x110>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff fcfa 	bl	800388a <L6474_ResetStandBy>
 8003e96:	4602      	mov	r2, r0
 8003e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	627b      	str	r3, [r7, #36]	@ 0x24
		result |= L6474_Initialize(h, &param);
 8003e9e:	4b2a      	ldr	r3, [pc, #168]	@ (8003f48 <InitMotor+0x110>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	463a      	mov	r2, r7
 8003ea4:	4611      	mov	r1, r2
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7ff fd50 	bl	800394c <L6474_Initialize>
 8003eac:	4602      	mov	r2, r0
 8003eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	627b      	str	r3, [r7, #36]	@ 0x24
		result |= L6474_SetPowerOutputs(h, 1);
 8003eb4:	4b24      	ldr	r3, [pc, #144]	@ (8003f48 <InitMotor+0x110>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2101      	movs	r1, #1
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7ff fed0 	bl	8003c60 <L6474_SetPowerOutputs>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	627b      	str	r3, [r7, #36]	@ 0x24
		// in case we have no error, we can enable the drivers
		// and then we step a bit
		if ( result == 0 )
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d12c      	bne.n	8003f28 <InitMotor+0xf0>
		{
			ConsoleHandle_t c = CONSOLE_CreateInstance(4*configMINIMAL_STACK_SIZE, configMAX_PRIORITIES - 5);
 8003ece:	2102      	movs	r1, #2
 8003ed0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003ed4:	f7fe ffa2 	bl	8002e1c <CONSOLE_CreateInstance>
 8003ed8:	6238      	str	r0, [r7, #32]

			if (CONSOLE_RegisterCommand(c, "stepper", "Executes my custom command", stepper, NULL) == 0)
 8003eda:	2300      	movs	r3, #0
 8003edc:	9300      	str	r3, [sp, #0]
 8003ede:	4b1c      	ldr	r3, [pc, #112]	@ (8003f50 <InitMotor+0x118>)
 8003ee0:	4a1c      	ldr	r2, [pc, #112]	@ (8003f54 <InitMotor+0x11c>)
 8003ee2:	491d      	ldr	r1, [pc, #116]	@ (8003f58 <InitMotor+0x120>)
 8003ee4:	6a38      	ldr	r0, [r7, #32]
 8003ee6:	f7ff f815 	bl	8002f14 <CONSOLE_RegisterCommand>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d103      	bne.n	8003ef8 <InitMotor+0xc0>
			{
				printf("Command registered successfully.\n");
 8003ef0:	481a      	ldr	r0, [pc, #104]	@ (8003f5c <InitMotor+0x124>)
 8003ef2:	f00c fbc7 	bl	8010684 <puts>
 8003ef6:	e002      	b.n	8003efe <InitMotor+0xc6>
			} else {
				printf("Failed to register command.\n");
 8003ef8:	4819      	ldr	r0, [pc, #100]	@ (8003f60 <InitMotor+0x128>)
 8003efa:	f00c fbc3 	bl	8010684 <puts>
			}

			if (CONSOLE_RegisterCommand(c, "mycommand", "Executes my custom command", mycommand, NULL) == 0)
 8003efe:	2300      	movs	r3, #0
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	4b18      	ldr	r3, [pc, #96]	@ (8003f64 <InitMotor+0x12c>)
 8003f04:	4a13      	ldr	r2, [pc, #76]	@ (8003f54 <InitMotor+0x11c>)
 8003f06:	4918      	ldr	r1, [pc, #96]	@ (8003f68 <InitMotor+0x130>)
 8003f08:	6a38      	ldr	r0, [r7, #32]
 8003f0a:	f7ff f803 	bl	8002f14 <CONSOLE_RegisterCommand>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d103      	bne.n	8003f1c <InitMotor+0xe4>
			{
				printf("Command registered successfully.\n");
 8003f14:	4811      	ldr	r0, [pc, #68]	@ (8003f5c <InitMotor+0x124>)
 8003f16:	f00c fbb5 	bl	8010684 <puts>
 8003f1a:	e003      	b.n	8003f24 <InitMotor+0xec>
			} else {
				printf("Failed to register command.\n");
 8003f1c:	4810      	ldr	r0, [pc, #64]	@ (8003f60 <InitMotor+0x128>)
 8003f1e:	f00c fbb1 	bl	8010684 <puts>
			}

			while(1)
 8003f22:	bf00      	nop
 8003f24:	bf00      	nop
 8003f26:	e7fd      	b.n	8003f24 <InitMotor+0xec>
		else
		{
		    // error handling
		}
		//xTaskCreate(RunMotorTask, "RunMotorTask", 2000, NULL, 2, &MotorTaskHandle);
}
 8003f28:	bf00      	nop
 8003f2a:	3728      	adds	r7, #40	@ 0x28
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	08004009 	.word	0x08004009
 8003f34:	08004021 	.word	0x08004021
 8003f38:	08004039 	.word	0x08004039
 8003f3c:	080040ad 	.word	0x080040ad
 8003f40:	080040e5 	.word	0x080040e5
 8003f44:	080040fd 	.word	0x080040fd
 8003f48:	20000368 	.word	0x20000368
 8003f4c:	080141f4 	.word	0x080141f4
 8003f50:	08003f6d 	.word	0x08003f6d
 8003f54:	08014184 	.word	0x08014184
 8003f58:	080141a0 	.word	0x080141a0
 8003f5c:	080141a8 	.word	0x080141a8
 8003f60:	080141cc 	.word	0x080141cc
 8003f64:	08003fe5 	.word	0x08003fe5
 8003f68:	080141e8 	.word	0x080141e8

08003f6c <stepper>:
void RunMotorTask(void)
{

}

int stepper (int argc, char** argv, void* context) {
 8003f6c:	b590      	push	{r4, r7, lr}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
// Implement the command logic here
	printf("Stepper!\n");
 8003f78:	4815      	ldr	r0, [pc, #84]	@ (8003fd0 <stepper+0x64>)
 8003f7a:	f00c fb83 	bl	8010684 <puts>
	if ((strcmp(argv[0], "reference")) == 0)
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4914      	ldr	r1, [pc, #80]	@ (8003fd4 <stepper+0x68>)
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7fc f943 	bl	8000210 <strcmp>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d104      	bne.n	8003f9a <stepper+0x2e>
	{
		printf("Stepper reference executed with %d arguments!\n", argc);
 8003f90:	68f9      	ldr	r1, [r7, #12]
 8003f92:	4811      	ldr	r0, [pc, #68]	@ (8003fd8 <stepper+0x6c>)
 8003f94:	f00c fb06 	bl	80105a4 <iprintf>
 8003f98:	e015      	b.n	8003fc6 <stepper+0x5a>
	}
	else if ((strcmp(argv[0], "move")) == 0)
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	490f      	ldr	r1, [pc, #60]	@ (8003fdc <stepper+0x70>)
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7fc f935 	bl	8000210 <strcmp>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10c      	bne.n	8003fc6 <stepper+0x5a>
	{
		L6474_StepIncremental(h, atoi(argv[1]));
 8003fac:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe0 <stepper+0x74>)
 8003fae:	681c      	ldr	r4, [r3, #0]
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	3304      	adds	r3, #4
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f00a f9f0 	bl	800e39c <atoi>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	4620      	mov	r0, r4
 8003fc2:	f7ff fe8d 	bl	8003ce0 <L6474_StepIncremental>
	}
	return 0;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd90      	pop	{r4, r7, pc}
 8003fd0:	080141fc 	.word	0x080141fc
 8003fd4:	08014208 	.word	0x08014208
 8003fd8:	08014214 	.word	0x08014214
 8003fdc:	08014244 	.word	0x08014244
 8003fe0:	20000368 	.word	0x20000368

08003fe4 <mycommand>:

int mycommand(int argc, char** argv, void* context) {
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
	// Implement the command logic here
	printf("My custom command executed with %d arguments!\n", argc);
 8003ff0:	68f9      	ldr	r1, [r7, #12]
 8003ff2:	4804      	ldr	r0, [pc, #16]	@ (8004004 <mycommand+0x20>)
 8003ff4:	f00c fad6 	bl	80105a4 <iprintf>
	return 0;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	0801424c 	.word	0x0801424c

08004008 <StepLibraryMalloc>:

static void* StepLibraryMalloc( unsigned int size )
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
     return malloc(size);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f00a fa2b 	bl	800e46c <malloc>
 8004016:	4603      	mov	r3, r0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3708      	adds	r7, #8
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <StepLibraryFree>:

static void StepLibraryFree( const void* const ptr )
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
     free((void*)ptr);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f00a fa27 	bl	800e47c <free>
}
 800402e:	bf00      	nop
 8004030:	3708      	adds	r7, #8
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
	...

08004038 <StepDriverSpiTransfer>:

static int StepDriverSpiTransfer( void* pIO, char* pRX, const char* pTX, unsigned int length )
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b088      	sub	sp, #32
 800403c:	af02      	add	r7, sp, #8
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
 8004044:	603b      	str	r3, [r7, #0]
  // byte based access, so keep in mind that only single byte transfers are performed!
  for ( unsigned int i = 0; i < length; i++ )
 8004046:	2300      	movs	r3, #0
 8004048:	617b      	str	r3, [r7, #20]
 800404a:	e021      	b.n	8004090 <StepDriverSpiTransfer+0x58>
  {
	  HAL_GPIO_WritePin(STEP_SPI_CS_GPIO_Port, STEP_SPI_CS_Pin, GPIO_PIN_RESET);
 800404c:	2200      	movs	r2, #0
 800404e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004052:	4814      	ldr	r0, [pc, #80]	@ (80040a4 <StepDriverSpiTransfer+0x6c>)
 8004054:	f001 ff0c 	bl	8005e70 <HAL_GPIO_WritePin>
	  if( HAL_SPI_TransmitReceive( &hspi1, (uint8_t*) pTX+i, (uint8_t*) pRX+i, 1, HAL_MAX_DELAY ) != HAL_OK ) //prüft ob Transmit erfolgreich war
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	18d1      	adds	r1, r2, r3
 800405e:	68ba      	ldr	r2, [r7, #8]
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	441a      	add	r2, r3
 8004064:	f04f 33ff 	mov.w	r3, #4294967295
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	2301      	movs	r3, #1
 800406c:	480e      	ldr	r0, [pc, #56]	@ (80040a8 <StepDriverSpiTransfer+0x70>)
 800406e:	f003 ff17 	bl	8007ea0 <HAL_SPI_TransmitReceive>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d002      	beq.n	800407e <StepDriverSpiTransfer+0x46>
	  {
		  return -1; // Error during SPI transfer
 8004078:	f04f 33ff 	mov.w	r3, #4294967295
 800407c:	e00d      	b.n	800409a <StepDriverSpiTransfer+0x62>
	  }
	  HAL_GPIO_WritePin(STEP_SPI_CS_GPIO_Port, STEP_SPI_CS_Pin, GPIO_PIN_SET);
 800407e:	2201      	movs	r2, #1
 8004080:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004084:	4807      	ldr	r0, [pc, #28]	@ (80040a4 <StepDriverSpiTransfer+0x6c>)
 8004086:	f001 fef3 	bl	8005e70 <HAL_GPIO_WritePin>
  for ( unsigned int i = 0; i < length; i++ )
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	3301      	adds	r3, #1
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	429a      	cmp	r2, r3
 8004096:	d3d9      	bcc.n	800404c <StepDriverSpiTransfer+0x14>

  }
  return 0;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3718      	adds	r7, #24
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	40020c00 	.word	0x40020c00
 80040a8:	2000022c 	.word	0x2000022c

080040ac <StepDriverReset>:

static void StepDriverReset( void* pGPO, const int ena)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
	//(void)pGPO;
	  if (ena)
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d006      	beq.n	80040ca <StepDriverReset+0x1e>
	      HAL_GPIO_WritePin(STEP_RSTN_GPIO_Port, STEP_RSTN_Pin, GPIO_PIN_RESET);   // Release reset
 80040bc:	2200      	movs	r2, #0
 80040be:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80040c2:	4807      	ldr	r0, [pc, #28]	@ (80040e0 <StepDriverReset+0x34>)
 80040c4:	f001 fed4 	bl	8005e70 <HAL_GPIO_WritePin>
	  else
	      HAL_GPIO_WritePin(STEP_RSTN_GPIO_Port, STEP_RSTN_Pin, GPIO_PIN_SET); // Assert reset

}
 80040c8:	e005      	b.n	80040d6 <StepDriverReset+0x2a>
	      HAL_GPIO_WritePin(STEP_RSTN_GPIO_Port, STEP_RSTN_Pin, GPIO_PIN_SET); // Assert reset
 80040ca:	2201      	movs	r2, #1
 80040cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80040d0:	4803      	ldr	r0, [pc, #12]	@ (80040e0 <StepDriverReset+0x34>)
 80040d2:	f001 fecd 	bl	8005e70 <HAL_GPIO_WritePin>
}
 80040d6:	bf00      	nop
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	40021400 	.word	0x40021400

080040e4 <StepLibraryDelay>:

static void StepLibraryDelay(unsigned int ms)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f001 f83b 	bl	8005168 <HAL_Delay>

}
 80040f2:	bf00      	nop
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
	...

080040fc <Step>:

static int Step(void* pPWM, int dir, unsigned int numPulses) //synchron
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
	HAL_GPIO_WritePin(STEP_DIR_GPIO_Port, STEP_DIR_Pin, dir);
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	b2db      	uxtb	r3, r3
 800410c:	461a      	mov	r2, r3
 800410e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004112:	4812      	ldr	r0, [pc, #72]	@ (800415c <Step+0x60>)
 8004114:	f001 feac 	bl	8005e70 <HAL_GPIO_WritePin>
	for (unsigned int i = 0; i < numPulses; i++)
 8004118:	2300      	movs	r3, #0
 800411a:	617b      	str	r3, [r7, #20]
 800411c:	e014      	b.n	8004148 <Step+0x4c>
	{
		HAL_GPIO_WritePin(STEP_PULSE_GPIO_Port, STEP_PULSE_Pin, 1);
 800411e:	2201      	movs	r2, #1
 8004120:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004124:	480e      	ldr	r0, [pc, #56]	@ (8004160 <Step+0x64>)
 8004126:	f001 fea3 	bl	8005e70 <HAL_GPIO_WritePin>
		StepLibraryDelay(1);
 800412a:	2001      	movs	r0, #1
 800412c:	f7ff ffda 	bl	80040e4 <StepLibraryDelay>
		HAL_GPIO_WritePin(STEP_PULSE_GPIO_Port, STEP_PULSE_Pin, 0);
 8004130:	2200      	movs	r2, #0
 8004132:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004136:	480a      	ldr	r0, [pc, #40]	@ (8004160 <Step+0x64>)
 8004138:	f001 fe9a 	bl	8005e70 <HAL_GPIO_WritePin>
		StepLibraryDelay(1);
 800413c:	2001      	movs	r0, #1
 800413e:	f7ff ffd1 	bl	80040e4 <StepLibraryDelay>
	for (unsigned int i = 0; i < numPulses; i++)
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	3301      	adds	r3, #1
 8004146:	617b      	str	r3, [r7, #20]
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	429a      	cmp	r2, r3
 800414e:	d3e6      	bcc.n	800411e <Step+0x22>
	}
	return 0;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3718      	adds	r7, #24
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40021400 	.word	0x40021400
 8004160:	40020c00 	.word	0x40020c00

08004164 <SystemClock_Config>:

}
*/

void SystemClock_Config(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b094      	sub	sp, #80	@ 0x50
 8004168:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800416a:	f107 0320 	add.w	r3, r7, #32
 800416e:	2230      	movs	r2, #48	@ 0x30
 8004170:	2100      	movs	r1, #0
 8004172:	4618      	mov	r0, r3
 8004174:	f00c fc6c 	bl	8010a50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004178:	f107 030c 	add.w	r3, r7, #12
 800417c:	2200      	movs	r2, #0
 800417e:	601a      	str	r2, [r3, #0]
 8004180:	605a      	str	r2, [r3, #4]
 8004182:	609a      	str	r2, [r3, #8]
 8004184:	60da      	str	r2, [r3, #12]
 8004186:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004188:	4b27      	ldr	r3, [pc, #156]	@ (8004228 <SystemClock_Config+0xc4>)
 800418a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418c:	4a26      	ldr	r2, [pc, #152]	@ (8004228 <SystemClock_Config+0xc4>)
 800418e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004192:	6413      	str	r3, [r2, #64]	@ 0x40
 8004194:	4b24      	ldr	r3, [pc, #144]	@ (8004228 <SystemClock_Config+0xc4>)
 8004196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004198:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800419c:	60bb      	str	r3, [r7, #8]
 800419e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80041a0:	4b22      	ldr	r3, [pc, #136]	@ (800422c <SystemClock_Config+0xc8>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a21      	ldr	r2, [pc, #132]	@ (800422c <SystemClock_Config+0xc8>)
 80041a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80041aa:	6013      	str	r3, [r2, #0]
 80041ac:	4b1f      	ldr	r3, [pc, #124]	@ (800422c <SystemClock_Config+0xc8>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80041b4:	607b      	str	r3, [r7, #4]
 80041b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80041b8:	2302      	movs	r3, #2
 80041ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80041bc:	2301      	movs	r3, #1
 80041be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80041c0:	2310      	movs	r3, #16
 80041c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80041c4:	2302      	movs	r3, #2
 80041c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80041c8:	2300      	movs	r3, #0
 80041ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80041cc:	2308      	movs	r3, #8
 80041ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80041d0:	23b4      	movs	r3, #180	@ 0xb4
 80041d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80041d4:	2302      	movs	r3, #2
 80041d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80041d8:	2302      	movs	r3, #2
 80041da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041dc:	f107 0320 	add.w	r3, r7, #32
 80041e0:	4618      	mov	r0, r3
 80041e2:	f001 fe71 	bl	8005ec8 <HAL_RCC_OscConfig>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80041ec:	f000 fadb 	bl	80047a6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041f0:	230f      	movs	r3, #15
 80041f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80041f4:	2302      	movs	r3, #2
 80041f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80041fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8004200:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004202:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004206:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004208:	f107 030c 	add.w	r3, r7, #12
 800420c:	2105      	movs	r1, #5
 800420e:	4618      	mov	r0, r3
 8004210:	f002 f9b4 	bl	800657c <HAL_RCC_ClockConfig>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d001      	beq.n	800421e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800421a:	f000 fac4 	bl	80047a6 <Error_Handler>
  }
}
 800421e:	bf00      	nop
 8004220:	3750      	adds	r7, #80	@ 0x50
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	40023800 	.word	0x40023800
 800422c:	40007000 	.word	0x40007000

08004230 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004234:	4b1b      	ldr	r3, [pc, #108]	@ (80042a4 <MX_SPI1_Init+0x74>)
 8004236:	4a1c      	ldr	r2, [pc, #112]	@ (80042a8 <MX_SPI1_Init+0x78>)
 8004238:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800423a:	4b1a      	ldr	r3, [pc, #104]	@ (80042a4 <MX_SPI1_Init+0x74>)
 800423c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004240:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004242:	4b18      	ldr	r3, [pc, #96]	@ (80042a4 <MX_SPI1_Init+0x74>)
 8004244:	2200      	movs	r2, #0
 8004246:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004248:	4b16      	ldr	r3, [pc, #88]	@ (80042a4 <MX_SPI1_Init+0x74>)
 800424a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800424e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004250:	4b14      	ldr	r3, [pc, #80]	@ (80042a4 <MX_SPI1_Init+0x74>)
 8004252:	2202      	movs	r2, #2
 8004254:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004256:	4b13      	ldr	r3, [pc, #76]	@ (80042a4 <MX_SPI1_Init+0x74>)
 8004258:	2201      	movs	r2, #1
 800425a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800425c:	4b11      	ldr	r3, [pc, #68]	@ (80042a4 <MX_SPI1_Init+0x74>)
 800425e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004262:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004264:	4b0f      	ldr	r3, [pc, #60]	@ (80042a4 <MX_SPI1_Init+0x74>)
 8004266:	2220      	movs	r2, #32
 8004268:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800426a:	4b0e      	ldr	r3, [pc, #56]	@ (80042a4 <MX_SPI1_Init+0x74>)
 800426c:	2200      	movs	r2, #0
 800426e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004270:	4b0c      	ldr	r3, [pc, #48]	@ (80042a4 <MX_SPI1_Init+0x74>)
 8004272:	2200      	movs	r2, #0
 8004274:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004276:	4b0b      	ldr	r3, [pc, #44]	@ (80042a4 <MX_SPI1_Init+0x74>)
 8004278:	2200      	movs	r2, #0
 800427a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800427c:	4b09      	ldr	r3, [pc, #36]	@ (80042a4 <MX_SPI1_Init+0x74>)
 800427e:	2207      	movs	r2, #7
 8004280:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004282:	4b08      	ldr	r3, [pc, #32]	@ (80042a4 <MX_SPI1_Init+0x74>)
 8004284:	2200      	movs	r2, #0
 8004286:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004288:	4b06      	ldr	r3, [pc, #24]	@ (80042a4 <MX_SPI1_Init+0x74>)
 800428a:	2200      	movs	r2, #0
 800428c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800428e:	4805      	ldr	r0, [pc, #20]	@ (80042a4 <MX_SPI1_Init+0x74>)
 8004290:	f003 fbfa 	bl	8007a88 <HAL_SPI_Init>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800429a:	f000 fa84 	bl	80047a6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800429e:	bf00      	nop
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	2000022c 	.word	0x2000022c
 80042a8:	40013000 	.word	0x40013000

080042ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b08e      	sub	sp, #56	@ 0x38
 80042b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80042b6:	2200      	movs	r2, #0
 80042b8:	601a      	str	r2, [r3, #0]
 80042ba:	605a      	str	r2, [r3, #4]
 80042bc:	609a      	str	r2, [r3, #8]
 80042be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042c0:	f107 031c 	add.w	r3, r7, #28
 80042c4:	2200      	movs	r2, #0
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	605a      	str	r2, [r3, #4]
 80042ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042cc:	463b      	mov	r3, r7
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]
 80042d2:	605a      	str	r2, [r3, #4]
 80042d4:	609a      	str	r2, [r3, #8]
 80042d6:	60da      	str	r2, [r3, #12]
 80042d8:	611a      	str	r2, [r3, #16]
 80042da:	615a      	str	r2, [r3, #20]
 80042dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80042de:	4b33      	ldr	r3, [pc, #204]	@ (80043ac <MX_TIM2_Init+0x100>)
 80042e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80042e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80042e6:	4b31      	ldr	r3, [pc, #196]	@ (80043ac <MX_TIM2_Init+0x100>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042ec:	4b2f      	ldr	r3, [pc, #188]	@ (80043ac <MX_TIM2_Init+0x100>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4499;
 80042f2:	4b2e      	ldr	r3, [pc, #184]	@ (80043ac <MX_TIM2_Init+0x100>)
 80042f4:	f241 1293 	movw	r2, #4499	@ 0x1193
 80042f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042fa:	4b2c      	ldr	r3, [pc, #176]	@ (80043ac <MX_TIM2_Init+0x100>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004300:	4b2a      	ldr	r3, [pc, #168]	@ (80043ac <MX_TIM2_Init+0x100>)
 8004302:	2200      	movs	r2, #0
 8004304:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004306:	4829      	ldr	r0, [pc, #164]	@ (80043ac <MX_TIM2_Init+0x100>)
 8004308:	f004 faa0 	bl	800884c <HAL_TIM_Base_Init>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8004312:	f000 fa48 	bl	80047a6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004316:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800431a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800431c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004320:	4619      	mov	r1, r3
 8004322:	4822      	ldr	r0, [pc, #136]	@ (80043ac <MX_TIM2_Init+0x100>)
 8004324:	f004 ff44 	bl	80091b0 <HAL_TIM_ConfigClockSource>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d001      	beq.n	8004332 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800432e:	f000 fa3a 	bl	80047a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004332:	481e      	ldr	r0, [pc, #120]	@ (80043ac <MX_TIM2_Init+0x100>)
 8004334:	f004 fbaa 	bl	8008a8c <HAL_TIM_PWM_Init>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d001      	beq.n	8004342 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800433e:	f000 fa32 	bl	80047a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004342:	2300      	movs	r3, #0
 8004344:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004346:	2300      	movs	r3, #0
 8004348:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800434a:	f107 031c 	add.w	r3, r7, #28
 800434e:	4619      	mov	r1, r3
 8004350:	4816      	ldr	r0, [pc, #88]	@ (80043ac <MX_TIM2_Init+0x100>)
 8004352:	f005 fead 	bl	800a0b0 <HAL_TIMEx_MasterConfigSynchronization>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800435c:	f000 fa23 	bl	80047a6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004360:	2360      	movs	r3, #96	@ 0x60
 8004362:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004364:	2300      	movs	r3, #0
 8004366:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004368:	2300      	movs	r3, #0
 800436a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800436c:	2300      	movs	r3, #0
 800436e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004370:	463b      	mov	r3, r7
 8004372:	2208      	movs	r2, #8
 8004374:	4619      	mov	r1, r3
 8004376:	480d      	ldr	r0, [pc, #52]	@ (80043ac <MX_TIM2_Init+0x100>)
 8004378:	f004 fcb2 	bl	8008ce0 <HAL_TIM_PWM_ConfigChannel>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8004382:	f000 fa10 	bl	80047a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004386:	463b      	mov	r3, r7
 8004388:	220c      	movs	r2, #12
 800438a:	4619      	mov	r1, r3
 800438c:	4807      	ldr	r0, [pc, #28]	@ (80043ac <MX_TIM2_Init+0x100>)
 800438e:	f004 fca7 	bl	8008ce0 <HAL_TIM_PWM_ConfigChannel>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8004398:	f000 fa05 	bl	80047a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800439c:	4803      	ldr	r0, [pc, #12]	@ (80043ac <MX_TIM2_Init+0x100>)
 800439e:	f000 fd87 	bl	8004eb0 <HAL_TIM_MspPostInit>

}
 80043a2:	bf00      	nop
 80043a4:	3738      	adds	r7, #56	@ 0x38
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	20000290 	.word	0x20000290

080043b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80043b4:	4b14      	ldr	r3, [pc, #80]	@ (8004408 <MX_USART3_UART_Init+0x58>)
 80043b6:	4a15      	ldr	r2, [pc, #84]	@ (800440c <MX_USART3_UART_Init+0x5c>)
 80043b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80043ba:	4b13      	ldr	r3, [pc, #76]	@ (8004408 <MX_USART3_UART_Init+0x58>)
 80043bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80043c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80043c2:	4b11      	ldr	r3, [pc, #68]	@ (8004408 <MX_USART3_UART_Init+0x58>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80043c8:	4b0f      	ldr	r3, [pc, #60]	@ (8004408 <MX_USART3_UART_Init+0x58>)
 80043ca:	2200      	movs	r2, #0
 80043cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80043ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004408 <MX_USART3_UART_Init+0x58>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80043d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004408 <MX_USART3_UART_Init+0x58>)
 80043d6:	220c      	movs	r2, #12
 80043d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043da:	4b0b      	ldr	r3, [pc, #44]	@ (8004408 <MX_USART3_UART_Init+0x58>)
 80043dc:	2200      	movs	r2, #0
 80043de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80043e0:	4b09      	ldr	r3, [pc, #36]	@ (8004408 <MX_USART3_UART_Init+0x58>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80043e6:	4b08      	ldr	r3, [pc, #32]	@ (8004408 <MX_USART3_UART_Init+0x58>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80043ec:	4b06      	ldr	r3, [pc, #24]	@ (8004408 <MX_USART3_UART_Init+0x58>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80043f2:	4805      	ldr	r0, [pc, #20]	@ (8004408 <MX_USART3_UART_Init+0x58>)
 80043f4:	f005 ffb4 	bl	800a360 <HAL_UART_Init>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80043fe:	f000 f9d2 	bl	80047a6 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004402:	bf00      	nop
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	200002dc 	.word	0x200002dc
 800440c:	40004800 	.word	0x40004800

08004410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b08c      	sub	sp, #48	@ 0x30
 8004414:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004416:	f107 031c 	add.w	r3, r7, #28
 800441a:	2200      	movs	r2, #0
 800441c:	601a      	str	r2, [r3, #0]
 800441e:	605a      	str	r2, [r3, #4]
 8004420:	609a      	str	r2, [r3, #8]
 8004422:	60da      	str	r2, [r3, #12]
 8004424:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004426:	4b81      	ldr	r3, [pc, #516]	@ (800462c <MX_GPIO_Init+0x21c>)
 8004428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800442a:	4a80      	ldr	r2, [pc, #512]	@ (800462c <MX_GPIO_Init+0x21c>)
 800442c:	f043 0304 	orr.w	r3, r3, #4
 8004430:	6313      	str	r3, [r2, #48]	@ 0x30
 8004432:	4b7e      	ldr	r3, [pc, #504]	@ (800462c <MX_GPIO_Init+0x21c>)
 8004434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004436:	f003 0304 	and.w	r3, r3, #4
 800443a:	61bb      	str	r3, [r7, #24]
 800443c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800443e:	4b7b      	ldr	r3, [pc, #492]	@ (800462c <MX_GPIO_Init+0x21c>)
 8004440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004442:	4a7a      	ldr	r2, [pc, #488]	@ (800462c <MX_GPIO_Init+0x21c>)
 8004444:	f043 0301 	orr.w	r3, r3, #1
 8004448:	6313      	str	r3, [r2, #48]	@ 0x30
 800444a:	4b78      	ldr	r3, [pc, #480]	@ (800462c <MX_GPIO_Init+0x21c>)
 800444c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	617b      	str	r3, [r7, #20]
 8004454:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004456:	4b75      	ldr	r3, [pc, #468]	@ (800462c <MX_GPIO_Init+0x21c>)
 8004458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445a:	4a74      	ldr	r2, [pc, #464]	@ (800462c <MX_GPIO_Init+0x21c>)
 800445c:	f043 0302 	orr.w	r3, r3, #2
 8004460:	6313      	str	r3, [r2, #48]	@ 0x30
 8004462:	4b72      	ldr	r3, [pc, #456]	@ (800462c <MX_GPIO_Init+0x21c>)
 8004464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	613b      	str	r3, [r7, #16]
 800446c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800446e:	4b6f      	ldr	r3, [pc, #444]	@ (800462c <MX_GPIO_Init+0x21c>)
 8004470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004472:	4a6e      	ldr	r2, [pc, #440]	@ (800462c <MX_GPIO_Init+0x21c>)
 8004474:	f043 0320 	orr.w	r3, r3, #32
 8004478:	6313      	str	r3, [r2, #48]	@ 0x30
 800447a:	4b6c      	ldr	r3, [pc, #432]	@ (800462c <MX_GPIO_Init+0x21c>)
 800447c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800447e:	f003 0320 	and.w	r3, r3, #32
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004486:	4b69      	ldr	r3, [pc, #420]	@ (800462c <MX_GPIO_Init+0x21c>)
 8004488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448a:	4a68      	ldr	r2, [pc, #416]	@ (800462c <MX_GPIO_Init+0x21c>)
 800448c:	f043 0310 	orr.w	r3, r3, #16
 8004490:	6313      	str	r3, [r2, #48]	@ 0x30
 8004492:	4b66      	ldr	r3, [pc, #408]	@ (800462c <MX_GPIO_Init+0x21c>)
 8004494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004496:	f003 0310 	and.w	r3, r3, #16
 800449a:	60bb      	str	r3, [r7, #8]
 800449c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800449e:	4b63      	ldr	r3, [pc, #396]	@ (800462c <MX_GPIO_Init+0x21c>)
 80044a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a2:	4a62      	ldr	r2, [pc, #392]	@ (800462c <MX_GPIO_Init+0x21c>)
 80044a4:	f043 0308 	orr.w	r3, r3, #8
 80044a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80044aa:	4b60      	ldr	r3, [pc, #384]	@ (800462c <MX_GPIO_Init+0x21c>)
 80044ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ae:	f003 0308 	and.w	r3, r3, #8
 80044b2:	607b      	str	r3, [r7, #4]
 80044b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 80044b6:	2200      	movs	r2, #0
 80044b8:	f244 0181 	movw	r1, #16513	@ 0x4081
 80044bc:	485c      	ldr	r0, [pc, #368]	@ (8004630 <MX_GPIO_Init+0x220>)
 80044be:	f001 fcd7 	bl	8005e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, STEP_RSTN_Pin|STEP_DIR_Pin, GPIO_PIN_RESET);
 80044c2:	2200      	movs	r2, #0
 80044c4:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80044c8:	485a      	ldr	r0, [pc, #360]	@ (8004634 <MX_GPIO_Init+0x224>)
 80044ca:	f001 fcd1 	bl	8005e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SPINDLE_ENA_L_Pin|SPINDLE_ENA_R_Pin, GPIO_PIN_RESET);
 80044ce:	2200      	movs	r2, #0
 80044d0:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80044d4:	4858      	ldr	r0, [pc, #352]	@ (8004638 <MX_GPIO_Init+0x228>)
 80044d6:	f001 fccb 	bl	8005e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STEP_SPI_CS_GPIO_Port, STEP_SPI_CS_Pin, GPIO_PIN_SET);
 80044da:	2201      	movs	r2, #1
 80044dc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80044e0:	4856      	ldr	r0, [pc, #344]	@ (800463c <MX_GPIO_Init+0x22c>)
 80044e2:	f001 fcc5 	bl	8005e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STEP_PULSE_GPIO_Port, STEP_PULSE_Pin, GPIO_PIN_RESET);
 80044e6:	2200      	movs	r2, #0
 80044e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80044ec:	4853      	ldr	r0, [pc, #332]	@ (800463c <MX_GPIO_Init+0x22c>)
 80044ee:	f001 fcbf 	bl	8005e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BUTTON_Pin */
  GPIO_InitStruct.Pin = USR_BUTTON_Pin;
 80044f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80044f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044f8:	2300      	movs	r3, #0
 80044fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044fc:	2300      	movs	r3, #0
 80044fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USR_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8004500:	f107 031c 	add.w	r3, r7, #28
 8004504:	4619      	mov	r1, r3
 8004506:	484e      	ldr	r0, [pc, #312]	@ (8004640 <MX_GPIO_Init+0x230>)
 8004508:	f001 f942 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPINDLE_SI_R_Pin */
  GPIO_InitStruct.Pin = SPINDLE_SI_R_Pin;
 800450c:	2301      	movs	r3, #1
 800450e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004510:	2300      	movs	r3, #0
 8004512:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004514:	2300      	movs	r3, #0
 8004516:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SPINDLE_SI_R_GPIO_Port, &GPIO_InitStruct);
 8004518:	f107 031c 	add.w	r3, r7, #28
 800451c:	4619      	mov	r1, r3
 800451e:	4849      	ldr	r0, [pc, #292]	@ (8004644 <MX_GPIO_Init+0x234>)
 8004520:	f001 f936 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin|LED_BLUE_Pin;
 8004524:	f244 0381 	movw	r3, #16513	@ 0x4081
 8004528:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800452a:	2301      	movs	r3, #1
 800452c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800452e:	2300      	movs	r3, #0
 8004530:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004532:	2300      	movs	r3, #0
 8004534:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004536:	f107 031c 	add.w	r3, r7, #28
 800453a:	4619      	mov	r1, r3
 800453c:	483c      	ldr	r0, [pc, #240]	@ (8004630 <MX_GPIO_Init+0x220>)
 800453e:	f001 f927 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP_RSTN_Pin */
  GPIO_InitStruct.Pin = STEP_RSTN_Pin;
 8004542:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004546:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004548:	2301      	movs	r3, #1
 800454a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800454c:	2300      	movs	r3, #0
 800454e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004550:	2300      	movs	r3, #0
 8004552:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(STEP_RSTN_GPIO_Port, &GPIO_InitStruct);
 8004554:	f107 031c 	add.w	r3, r7, #28
 8004558:	4619      	mov	r1, r3
 800455a:	4836      	ldr	r0, [pc, #216]	@ (8004634 <MX_GPIO_Init+0x224>)
 800455c:	f001 f918 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP_DIR_Pin */
  GPIO_InitStruct.Pin = STEP_DIR_Pin;
 8004560:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004564:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004566:	2301      	movs	r3, #1
 8004568:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800456a:	2300      	movs	r3, #0
 800456c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800456e:	2303      	movs	r3, #3
 8004570:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(STEP_DIR_GPIO_Port, &GPIO_InitStruct);
 8004572:	f107 031c 	add.w	r3, r7, #28
 8004576:	4619      	mov	r1, r3
 8004578:	482e      	ldr	r0, [pc, #184]	@ (8004634 <MX_GPIO_Init+0x224>)
 800457a:	f001 f909 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP_FLAG_Pin */
  GPIO_InitStruct.Pin = STEP_FLAG_Pin;
 800457e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004582:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004584:	2300      	movs	r3, #0
 8004586:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004588:	2301      	movs	r3, #1
 800458a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(STEP_FLAG_GPIO_Port, &GPIO_InitStruct);
 800458c:	f107 031c 	add.w	r3, r7, #28
 8004590:	4619      	mov	r1, r3
 8004592:	4828      	ldr	r0, [pc, #160]	@ (8004634 <MX_GPIO_Init+0x224>)
 8004594:	f001 f8fc 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPINDLE_ENA_L_Pin SPINDLE_ENA_R_Pin */
  GPIO_InitStruct.Pin = SPINDLE_ENA_L_Pin|SPINDLE_ENA_R_Pin;
 8004598:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800459c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800459e:	2301      	movs	r3, #1
 80045a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045a6:	2300      	movs	r3, #0
 80045a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045aa:	f107 031c 	add.w	r3, r7, #28
 80045ae:	4619      	mov	r1, r3
 80045b0:	4821      	ldr	r0, [pc, #132]	@ (8004638 <MX_GPIO_Init+0x228>)
 80045b2:	f001 f8ed 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP_SPI_CS_Pin */
  GPIO_InitStruct.Pin = STEP_SPI_CS_Pin;
 80045b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80045ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045bc:	2301      	movs	r3, #1
 80045be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c0:	2300      	movs	r3, #0
 80045c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045c4:	2303      	movs	r3, #3
 80045c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(STEP_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 80045c8:	f107 031c 	add.w	r3, r7, #28
 80045cc:	4619      	mov	r1, r3
 80045ce:	481b      	ldr	r0, [pc, #108]	@ (800463c <MX_GPIO_Init+0x22c>)
 80045d0:	f001 f8de 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pin : STEP_PULSE_Pin */
  GPIO_InitStruct.Pin = STEP_PULSE_Pin;
 80045d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045da:	2301      	movs	r3, #1
 80045dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045de:	2300      	movs	r3, #0
 80045e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045e2:	2300      	movs	r3, #0
 80045e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(STEP_PULSE_GPIO_Port, &GPIO_InitStruct);
 80045e6:	f107 031c 	add.w	r3, r7, #28
 80045ea:	4619      	mov	r1, r3
 80045ec:	4813      	ldr	r0, [pc, #76]	@ (800463c <MX_GPIO_Init+0x22c>)
 80045ee:	f001 f8cf 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pins : REFERENCE_MARK_Pin LIMIT_SWITCH_Pin */
  GPIO_InitStruct.Pin = REFERENCE_MARK_Pin|LIMIT_SWITCH_Pin;
 80045f2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80045f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045f8:	2300      	movs	r3, #0
 80045fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045fc:	2300      	movs	r3, #0
 80045fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004600:	f107 031c 	add.w	r3, r7, #28
 8004604:	4619      	mov	r1, r3
 8004606:	480a      	ldr	r0, [pc, #40]	@ (8004630 <MX_GPIO_Init+0x220>)
 8004608:	f001 f8c2 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPINDLE_SI_L_Pin */
  GPIO_InitStruct.Pin = SPINDLE_SI_L_Pin;
 800460c:	2301      	movs	r3, #1
 800460e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004610:	2300      	movs	r3, #0
 8004612:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004614:	2300      	movs	r3, #0
 8004616:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SPINDLE_SI_L_GPIO_Port, &GPIO_InitStruct);
 8004618:	f107 031c 	add.w	r3, r7, #28
 800461c:	4619      	mov	r1, r3
 800461e:	4806      	ldr	r0, [pc, #24]	@ (8004638 <MX_GPIO_Init+0x228>)
 8004620:	f001 f8b6 	bl	8005790 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004624:	bf00      	nop
 8004626:	3730      	adds	r7, #48	@ 0x30
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	40023800 	.word	0x40023800
 8004630:	40020400 	.word	0x40020400
 8004634:	40021400 	.word	0x40021400
 8004638:	40021000 	.word	0x40021000
 800463c:	40020c00 	.word	0x40020c00
 8004640:	40020800 	.word	0x40020800
 8004644:	40020000 	.word	0x40020000

08004648 <vAssertCalled>:

/* USER CODE BEGIN 4 */
void vAssertCalled( const char * const pcFileName, unsigned long ulLine )
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
volatile uint32_t ulSetToNonZeroInDebuggerToContinue = 0;
 8004652:	2300      	movs	r3, #0
 8004654:	60fb      	str	r3, [r7, #12]

    /* Parameters are not used. */
    ( void ) ulLine;
    ( void ) pcFileName;

    taskENTER_CRITICAL();
 8004656:	f009 fd93 	bl	800e180 <vPortEnterCritical>
    {
        /* You can step out of this function to debug the assertion by using
        the debugger to set ulSetToNonZeroInDebuggerToContinue to a non-zero
        value. */
        while( ulSetToNonZeroInDebuggerToContinue == 0 )
 800465a:	bf00      	nop
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0fc      	beq.n	800465c <vAssertCalled+0x14>
        {
        }
    }
    taskEXIT_CRITICAL();
 8004662:	f009 fdc5 	bl	800e1f0 <vPortExitCritical>
}
 8004666:	bf00      	nop
 8004668:	3710      	adds	r7, #16
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
	...

08004670 <__stdout_put_char>:

int __stdout_put_char(int ch)
{
 8004670:	b480      	push	{r7}
 8004672:	b085      	sub	sp, #20
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
	uint8_t val = ch;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	73fb      	strb	r3, [r7, #15]
	while((huart3.Instance->ISR & UART_FLAG_TXE) == 0);
 800467c:	bf00      	nop
 800467e:	4b0d      	ldr	r3, [pc, #52]	@ (80046b4 <__stdout_put_char+0x44>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	69db      	ldr	r3, [r3, #28]
 8004684:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004688:	2b00      	cmp	r3, #0
 800468a:	d0f8      	beq.n	800467e <__stdout_put_char+0xe>
	huart3.Instance->TDR = val;
 800468c:	4b09      	ldr	r3, [pc, #36]	@ (80046b4 <__stdout_put_char+0x44>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	7bfa      	ldrb	r2, [r7, #15]
 8004692:	629a      	str	r2, [r3, #40]	@ 0x28
	while((huart3.Instance->ISR & UART_FLAG_TC) == 0);
 8004694:	bf00      	nop
 8004696:	4b07      	ldr	r3, [pc, #28]	@ (80046b4 <__stdout_put_char+0x44>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0f8      	beq.n	8004696 <__stdout_put_char+0x26>
	return 0;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3714      	adds	r7, #20
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr
 80046b2:	bf00      	nop
 80046b4:	200002dc 	.word	0x200002dc

080046b8 <__stdin_get_char>:

int __stdin_get_char(void)
{
 80046b8:	b480      	push	{r7}
 80046ba:	af00      	add	r7, sp, #0
	if (huart3.Instance->ISR & UART_FLAG_ORE)
 80046bc:	4b19      	ldr	r3, [pc, #100]	@ (8004724 <__stdin_get_char+0x6c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	f003 0308 	and.w	r3, r3, #8
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <__stdin_get_char+0x1a>
		huart3.Instance->ICR = UART_CLEAR_OREF;
 80046ca:	4b16      	ldr	r3, [pc, #88]	@ (8004724 <__stdin_get_char+0x6c>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2208      	movs	r2, #8
 80046d0:	621a      	str	r2, [r3, #32]

	if (huart3.Instance->ISR & UART_FLAG_NE)
 80046d2:	4b14      	ldr	r3, [pc, #80]	@ (8004724 <__stdin_get_char+0x6c>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	69db      	ldr	r3, [r3, #28]
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d003      	beq.n	80046e8 <__stdin_get_char+0x30>
		huart3.Instance->ICR = UART_CLEAR_NEF;
 80046e0:	4b10      	ldr	r3, [pc, #64]	@ (8004724 <__stdin_get_char+0x6c>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2204      	movs	r2, #4
 80046e6:	621a      	str	r2, [r3, #32]

	if (huart3.Instance->ISR & UART_FLAG_FE)
 80046e8:	4b0e      	ldr	r3, [pc, #56]	@ (8004724 <__stdin_get_char+0x6c>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	69db      	ldr	r3, [r3, #28]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <__stdin_get_char+0x46>
		huart3.Instance->ICR = UART_CLEAR_FEF;
 80046f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004724 <__stdin_get_char+0x6c>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2202      	movs	r2, #2
 80046fc:	621a      	str	r2, [r3, #32]

	if ((huart3.Instance->ISR & UART_FLAG_RXNE) == 0) return -1;
 80046fe:	4b09      	ldr	r3, [pc, #36]	@ (8004724 <__stdin_get_char+0x6c>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	69db      	ldr	r3, [r3, #28]
 8004704:	f003 0320 	and.w	r3, r3, #32
 8004708:	2b00      	cmp	r3, #0
 800470a:	d102      	bne.n	8004712 <__stdin_get_char+0x5a>
 800470c:	f04f 33ff 	mov.w	r3, #4294967295
 8004710:	e002      	b.n	8004718 <__stdin_get_char+0x60>
	return huart3.Instance->RDR;
 8004712:	4b04      	ldr	r3, [pc, #16]	@ (8004724 <__stdin_get_char+0x6c>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8004718:	4618      	mov	r0, r3
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	200002dc 	.word	0x200002dc

08004728 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800472e:	463b      	mov	r3, r7
 8004730:	2200      	movs	r2, #0
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	605a      	str	r2, [r3, #4]
 8004736:	609a      	str	r2, [r3, #8]
 8004738:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800473a:	f000 fe79 	bl	8005430 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800473e:	2301      	movs	r3, #1
 8004740:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8004742:	2300      	movs	r3, #0
 8004744:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8004746:	2300      	movs	r3, #0
 8004748:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 800474a:	230d      	movs	r3, #13
 800474c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 800474e:	2300      	movs	r3, #0
 8004750:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8004752:	2300      	movs	r3, #0
 8004754:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 8004756:	2306      	movs	r3, #6
 8004758:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800475a:	2300      	movs	r3, #0
 800475c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800475e:	2300      	movs	r3, #0
 8004760:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8004762:	2300      	movs	r3, #0
 8004764:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8004766:	2300      	movs	r3, #0
 8004768:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800476a:	463b      	mov	r3, r7
 800476c:	4618      	mov	r0, r3
 800476e:	f000 fe97 	bl	80054a0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8004772:	2301      	movs	r3, #1
 8004774:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x60000000;
 8004776:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 800477a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800477c:	231f      	movs	r3, #31
 800477e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8004780:	2387      	movs	r3, #135	@ 0x87
 8004782:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8004784:	2300      	movs	r3, #0
 8004786:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8004788:	2301      	movs	r3, #1
 800478a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800478c:	2301      	movs	r3, #1
 800478e:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8004790:	463b      	mov	r3, r7
 8004792:	4618      	mov	r0, r3
 8004794:	f000 fe84 	bl	80054a0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8004798:	2004      	movs	r0, #4
 800479a:	f000 fe61 	bl	8005460 <HAL_MPU_Enable>

}
 800479e:	bf00      	nop
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80047a6:	b480      	push	{r7}
 80047a8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80047aa:	b672      	cpsid	i
}
 80047ac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80047ae:	bf00      	nop
 80047b0:	e7fd      	b.n	80047ae <Error_Handler+0x8>
	...

080047b4 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	portENTER_CRITICAL();
 80047be:	f009 fcdf 	bl	800e180 <vPortEnterCritical>

	printf("HAL_ASSERT: %s:::%u\r\n", (char*)file, (unsigned int)line);
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	6879      	ldr	r1, [r7, #4]
 80047c6:	4805      	ldr	r0, [pc, #20]	@ (80047dc <assert_failed+0x28>)
 80047c8:	f00b feec 	bl	80105a4 <iprintf>
	assert(0);
 80047cc:	4b04      	ldr	r3, [pc, #16]	@ (80047e0 <assert_failed+0x2c>)
 80047ce:	4a05      	ldr	r2, [pc, #20]	@ (80047e4 <assert_failed+0x30>)
 80047d0:	f240 21ff 	movw	r1, #767	@ 0x2ff
 80047d4:	4804      	ldr	r0, [pc, #16]	@ (80047e8 <assert_failed+0x34>)
 80047d6:	f009 fdc3 	bl	800e360 <__assert_func>
 80047da:	bf00      	nop
 80047dc:	0801427c 	.word	0x0801427c
 80047e0:	08014294 	.word	0x08014294
 80047e4:	08014d40 	.word	0x08014d40
 80047e8:	08014298 	.word	0x08014298

080047ec <initialise_monitor_handles>:
 * is called. afterwards main would be called.
 */
// ----------------------------------------------------------------------------
void initialise_monitor_handles( void )
// ----------------------------------------------------------------------------
{
 80047ec:	b480      	push	{r7}
 80047ee:	af00      	add	r7, sp, #0

}
 80047f0:	bf00      	nop
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
	...

080047fc <initialise_stdlib_abstraction>:
 */
// ----------------------------------------------------------------------------
__attribute__((constructor))
void initialise_stdlib_abstraction( void )
// ----------------------------------------------------------------------------
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
    initialise_monitor_handles();
 8004800:	f7ff fff4 	bl	80047ec <initialise_monitor_handles>

#if defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_STDOUT)
    stdioSemaphore = xSemaphoreCreateRecursiveMutex();
 8004804:	2004      	movs	r0, #4
 8004806:	f006 fdc6 	bl	800b396 <xQueueCreateMutex>
 800480a:	4603      	mov	r3, r0
 800480c:	4a15      	ldr	r2, [pc, #84]	@ (8004864 <initialise_stdlib_abstraction+0x68>)
 800480e:	6013      	str	r3, [r2, #0]

    if ( stdioSemaphore == 0 )
 8004810:	4b14      	ldr	r3, [pc, #80]	@ (8004864 <initialise_stdlib_abstraction+0x68>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d104      	bne.n	8004822 <initialise_stdlib_abstraction+0x26>
    {
        vAssertCalled( __FILE__, __LINE__ );
 8004818:	f240 110b 	movw	r1, #267	@ 0x10b
 800481c:	4812      	ldr	r0, [pc, #72]	@ (8004868 <initialise_stdlib_abstraction+0x6c>)
 800481e:	f7ff ff13 	bl	8004648 <vAssertCalled>
    }
#endif
#if defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_MALLOC)
    mallocSemaphore = xSemaphoreCreateRecursiveMutex();
 8004822:	2004      	movs	r0, #4
 8004824:	f006 fdb7 	bl	800b396 <xQueueCreateMutex>
 8004828:	4603      	mov	r3, r0
 800482a:	4a10      	ldr	r2, [pc, #64]	@ (800486c <initialise_stdlib_abstraction+0x70>)
 800482c:	6013      	str	r3, [r2, #0]

    if ( mallocSemaphore == 0 )
 800482e:	4b0f      	ldr	r3, [pc, #60]	@ (800486c <initialise_stdlib_abstraction+0x70>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d104      	bne.n	8004840 <initialise_stdlib_abstraction+0x44>
    {
        vAssertCalled( __FILE__, __LINE__ );
 8004836:	f240 1113 	movw	r1, #275	@ 0x113
 800483a:	480b      	ldr	r0, [pc, #44]	@ (8004868 <initialise_stdlib_abstraction+0x6c>)
 800483c:	f7ff ff04 	bl	8004648 <vAssertCalled>
    }
#endif
#if defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_ENV)
    envSemaphore = xSemaphoreCreateRecursiveMutex();
 8004840:	2004      	movs	r0, #4
 8004842:	f006 fda8 	bl	800b396 <xQueueCreateMutex>
 8004846:	4603      	mov	r3, r0
 8004848:	4a09      	ldr	r2, [pc, #36]	@ (8004870 <initialise_stdlib_abstraction+0x74>)
 800484a:	6013      	str	r3, [r2, #0]

    if ( envSemaphore == 0 )
 800484c:	4b08      	ldr	r3, [pc, #32]	@ (8004870 <initialise_stdlib_abstraction+0x74>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d104      	bne.n	800485e <initialise_stdlib_abstraction+0x62>
    {
        vAssertCalled( __FILE__, __LINE__ );
 8004854:	f240 111b 	movw	r1, #283	@ 0x11b
 8004858:	4803      	ldr	r0, [pc, #12]	@ (8004868 <initialise_stdlib_abstraction+0x6c>)
 800485a:	f7ff fef5 	bl	8004648 <vAssertCalled>
    }
#endif
}
 800485e:	bf00      	nop
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	2000036c 	.word	0x2000036c
 8004868:	08014370 	.word	0x08014370
 800486c:	20000370 	.word	0x20000370
 8004870:	20000374 	.word	0x20000374

08004874 <_getpid>:
 * "machine mode"
 */
// ----------------------------------------------------------------------------
int _getpid( void )
// ----------------------------------------------------------------------------
{
 8004874:	b480      	push	{r7}
 8004876:	af00      	add	r7, sp, #0
    return 1;
 8004878:	2301      	movs	r3, #1
}
 800487a:	4618      	mov	r0, r3
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr

08004884 <_kill>:
 * process with PID 1
 */
// ----------------------------------------------------------------------------
int _kill( int pid, int sig )
// ----------------------------------------------------------------------------
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
    ( void )pid;
    ( void )sig;

    if ( _impure_ptr != 0 )
 800488e:	4b09      	ldr	r3, [pc, #36]	@ (80048b4 <_kill+0x30>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d003      	beq.n	800489e <_kill+0x1a>
    {
        _impure_ptr->_errno = EINVAL;
 8004896:	4b07      	ldr	r3, [pc, #28]	@ (80048b4 <_kill+0x30>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2216      	movs	r2, #22
 800489c:	601a      	str	r2, [r3, #0]
    }
    errno = EINVAL;
 800489e:	f00c fa0f 	bl	8010cc0 <__errno>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2216      	movs	r2, #22
 80048a6:	601a      	str	r2, [r3, #0]
    return -1;
 80048a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3708      	adds	r7, #8
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	200001c0 	.word	0x200001c0

080048b8 <_exit>:
 */
// ----------------------------------------------------------------------------
__attribute__( ( noreturn ) )
void _exit ( int status )
// ----------------------------------------------------------------------------
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
    _kill( status, -1 );
 80048c0:	f04f 31ff 	mov.w	r1, #4294967295
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f7ff ffdd 	bl	8004884 <_kill>
    while ( 1 ) {}
 80048ca:	bf00      	nop
 80048cc:	e7fd      	b.n	80048ca <_exit+0x12>
	...

080048d0 <_read>:
 * An example can be seen in altera board support packages with the "dev" struct
 */
// ----------------------------------------------------------------------------
int _read( int file, char* ptr, int len )
// ----------------------------------------------------------------------------
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b088      	sub	sp, #32
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]
    ( void )file;

    int DataIdx;
    int resLen = 0;
 80048dc:	2300      	movs	r3, #0
 80048de:	61bb      	str	r3, [r7, #24]

    if ( file == STDIN_FILENO )
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d121      	bne.n	800492a <_read+0x5a>
    {
        for ( DataIdx = 0; DataIdx < len; )
 80048e6:	2300      	movs	r3, #0
 80048e8:	61fb      	str	r3, [r7, #28]
 80048ea:	e019      	b.n	8004920 <_read+0x50>
        {
            int result = __stdin_get_char();
 80048ec:	f7ff fee4 	bl	80046b8 <__stdin_get_char>
 80048f0:	6178      	str	r0, [r7, #20]
            if ( result == EOF )
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f8:	d106      	bne.n	8004908 <_read+0x38>
            {
                if ( resLen == 0 )
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d124      	bne.n	800494a <_read+0x7a>
                {
                    resLen = EOF;
 8004900:	f04f 33ff 	mov.w	r3, #4294967295
 8004904:	61bb      	str	r3, [r7, #24]
                }
                break;
 8004906:	e020      	b.n	800494a <_read+0x7a>
            }

            *ptr++ = ( char )result;
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	1c5a      	adds	r2, r3, #1
 800490c:	60ba      	str	r2, [r7, #8]
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	b2d2      	uxtb	r2, r2
 8004912:	701a      	strb	r2, [r3, #0]
            resLen++;
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	3301      	adds	r3, #1
 8004918:	61bb      	str	r3, [r7, #24]
            DataIdx++;
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	3301      	adds	r3, #1
 800491e:	61fb      	str	r3, [r7, #28]
        for ( DataIdx = 0; DataIdx < len; )
 8004920:	69fa      	ldr	r2, [r7, #28]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	429a      	cmp	r2, r3
 8004926:	dbe1      	blt.n	80048ec <_read+0x1c>
 8004928:	e010      	b.n	800494c <_read+0x7c>

        }
    }
    else
    {
        if ( _impure_ptr != 0 )
 800492a:	4b0b      	ldr	r3, [pc, #44]	@ (8004958 <_read+0x88>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <_read+0x6a>
        {
            _impure_ptr->_errno = EBADF;
 8004932:	4b09      	ldr	r3, [pc, #36]	@ (8004958 <_read+0x88>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2209      	movs	r2, #9
 8004938:	601a      	str	r2, [r3, #0]
        }
        errno = EBADF;
 800493a:	f00c f9c1 	bl	8010cc0 <__errno>
 800493e:	4603      	mov	r3, r0
 8004940:	2209      	movs	r2, #9
 8004942:	601a      	str	r2, [r3, #0]
        return -1;
 8004944:	f04f 33ff 	mov.w	r3, #4294967295
 8004948:	e001      	b.n	800494e <_read+0x7e>
                break;
 800494a:	bf00      	nop
    }

    return resLen;
 800494c:	69bb      	ldr	r3, [r7, #24]
}
 800494e:	4618      	mov	r0, r3
 8004950:	3720      	adds	r7, #32
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	200001c0 	.word	0x200001c0

0800495c <_write>:
 * An example can be seen in altera board support packages with the "dev" struct
 */
// ----------------------------------------------------------------------------
int _write( int file, char* ptr, int len )
// ----------------------------------------------------------------------------
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b086      	sub	sp, #24
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
    ( void )file;

    int DataIdx, locked = 0;
 8004968:	2300      	movs	r3, #0
 800496a:	613b      	str	r3, [r7, #16]

    if ( file == STDOUT_FILENO || file == STDERR_FILENO )
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d002      	beq.n	8004978 <_write+0x1c>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2b02      	cmp	r3, #2
 8004976:	d149      	bne.n	8004a0c <_write+0xb0>
    {

#if  defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_STDOUT)
        if ( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004978:	f008 fd26 	bl	800d3c8 <xTaskGetSchedulerState>
 800497c:	4603      	mov	r3, r0
 800497e:	2b02      	cmp	r3, #2
 8004980:	d108      	bne.n	8004994 <_write+0x38>
        {
            xSemaphoreTakeRecursive( stdioSemaphore, -1 );
 8004982:	4b2c      	ldr	r3, [pc, #176]	@ (8004a34 <_write+0xd8>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f04f 31ff 	mov.w	r1, #4294967295
 800498a:	4618      	mov	r0, r3
 800498c:	f006 fd58 	bl	800b440 <xQueueTakeMutexRecursive>
            locked = 1;
 8004990:	2301      	movs	r3, #1
 8004992:	613b      	str	r3, [r7, #16]
        }
#endif

        if (file == STDERR_FILENO)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2b02      	cmp	r3, #2
 8004998:	d10e      	bne.n	80049b8 <_write+0x5c>
        {
        	__stdout_put_char('\033');
 800499a:	201b      	movs	r0, #27
 800499c:	f7ff fe68 	bl	8004670 <__stdout_put_char>
        	__stdout_put_char('[');
 80049a0:	205b      	movs	r0, #91	@ 0x5b
 80049a2:	f7ff fe65 	bl	8004670 <__stdout_put_char>
        	__stdout_put_char('3');
 80049a6:	2033      	movs	r0, #51	@ 0x33
 80049a8:	f7ff fe62 	bl	8004670 <__stdout_put_char>
        	__stdout_put_char('1');
 80049ac:	2031      	movs	r0, #49	@ 0x31
 80049ae:	f7ff fe5f 	bl	8004670 <__stdout_put_char>
        	__stdout_put_char('m');
 80049b2:	206d      	movs	r0, #109	@ 0x6d
 80049b4:	f7ff fe5c 	bl	8004670 <__stdout_put_char>
        }
        for ( DataIdx = 0; DataIdx < len; DataIdx++ )
 80049b8:	2300      	movs	r3, #0
 80049ba:	617b      	str	r3, [r7, #20]
 80049bc:	e009      	b.n	80049d2 <_write+0x76>
        {
            __stdout_put_char( ptr[DataIdx] );
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	4413      	add	r3, r2
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	4618      	mov	r0, r3
 80049c8:	f7ff fe52 	bl	8004670 <__stdout_put_char>
        for ( DataIdx = 0; DataIdx < len; DataIdx++ )
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	3301      	adds	r3, #1
 80049d0:	617b      	str	r3, [r7, #20]
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	dbf1      	blt.n	80049be <_write+0x62>
        }
        if (file == STDERR_FILENO)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d10b      	bne.n	80049f8 <_write+0x9c>
        {
        	__stdout_put_char('\033');
 80049e0:	201b      	movs	r0, #27
 80049e2:	f7ff fe45 	bl	8004670 <__stdout_put_char>
        	__stdout_put_char('[');
 80049e6:	205b      	movs	r0, #91	@ 0x5b
 80049e8:	f7ff fe42 	bl	8004670 <__stdout_put_char>
        	__stdout_put_char('0');
 80049ec:	2030      	movs	r0, #48	@ 0x30
 80049ee:	f7ff fe3f 	bl	8004670 <__stdout_put_char>
        	__stdout_put_char('m');
 80049f2:	206d      	movs	r0, #109	@ 0x6d
 80049f4:	f7ff fe3c 	bl	8004670 <__stdout_put_char>
        }

#if defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_STDOUT)
        if ( locked )
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d004      	beq.n	8004a08 <_write+0xac>
        {
            xSemaphoreGiveRecursive( stdioSemaphore );
 80049fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004a34 <_write+0xd8>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f006 fce0 	bl	800b3c8 <xQueueGiveMutexRecursive>
        }
#endif

        return len;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	e00e      	b.n	8004a2a <_write+0xce>
    }
    else
    {
        if ( _impure_ptr != 0 )
 8004a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8004a38 <_write+0xdc>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d003      	beq.n	8004a1c <_write+0xc0>
        {
            _impure_ptr->_errno = EBADF;
 8004a14:	4b08      	ldr	r3, [pc, #32]	@ (8004a38 <_write+0xdc>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2209      	movs	r2, #9
 8004a1a:	601a      	str	r2, [r3, #0]
        }
        errno = EBADF;
 8004a1c:	f00c f950 	bl	8010cc0 <__errno>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2209      	movs	r2, #9
 8004a24:	601a      	str	r2, [r3, #0]
        return -1;
 8004a26:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3718      	adds	r7, #24
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	2000036c 	.word	0x2000036c
 8004a38:	200001c0 	.word	0x200001c0

08004a3c <_close>:
 * An example can be seen in altera board support packages with the "dev" struct
 */
// ----------------------------------------------------------------------------
int _close( int file )
// ----------------------------------------------------------------------------
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
    ( void )file;

    return -1;
 8004a44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr

08004a54 <_fstat>:
 * An example can be seen in altera board support packages with the "dev" struct
 */
// ----------------------------------------------------------------------------
int _fstat( int file, struct stat* st )
// ----------------------------------------------------------------------------
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
    st->st_dev    = file;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	b21a      	sxth	r2, r3
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	801a      	strh	r2, [r3, #0]
    st->st_size   = 0;
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	611a      	str	r2, [r3, #16]
    st->st_blocks = 0;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	64da      	str	r2, [r3, #76]	@ 0x4c

    if ( file >= 1 && file <= 3 )
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	dd08      	ble.n	8004a8a <_fstat+0x36>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2b03      	cmp	r3, #3
 8004a7c:	dc05      	bgt.n	8004a8a <_fstat+0x36>
    {
        st->st_mode = S_IFCHR;
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004a84:	605a      	str	r2, [r3, #4]
        return 0;
 8004a86:	2300      	movs	r3, #0
 8004a88:	e005      	b.n	8004a96 <_fstat+0x42>
    }
    else
    {
        st->st_mode = S_IFREG;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004a90:	605a      	str	r2, [r3, #4]
        return -1;
 8004a92:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	370c      	adds	r7, #12
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr

08004aa2 <_isatty>:
 * An example can be seen in altera board support packages with the "dev" struct
 */
// ----------------------------------------------------------------------------
int _isatty( int file )
// ----------------------------------------------------------------------------
{
 8004aa2:	b480      	push	{r7}
 8004aa4:	b083      	sub	sp, #12
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
    // is stdin, stdout or stderror
    if ( file >= 0 && file <= 2 )
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	db04      	blt.n	8004aba <_isatty+0x18>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	dc01      	bgt.n	8004aba <_isatty+0x18>
    {
        return file;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	e000      	b.n	8004abc <_isatty+0x1a>
    }
    return 0;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <_lseek>:

// ----------------------------------------------------------------------------
int _lseek( int file, int ptr, int dir )
// ----------------------------------------------------------------------------
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
    ( void )file;
    ( void )ptr;
    ( void )dir;

    return 0;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3714      	adds	r7, #20
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
	...

08004ae4 <_sbrk_r>:
static UBaseType_t malLock_uxSavedInterruptStatus;

// ----------------------------------------------------------------------------
void* _sbrk_r( struct _reent* pReent, int incr )
// ----------------------------------------------------------------------------
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b088      	sub	sp, #32
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
    ( void )pReent;
    ( void )incr;
    register char* stack_ptr asm( "sp" );

    // make sure to calculate the correct heap size and bytes remaining at the first call!
    if( TotalHeapSize == 0 )
 8004aee:	4b37      	ldr	r3, [pc, #220]	@ (8004bcc <_sbrk_r+0xe8>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d113      	bne.n	8004b1e <_sbrk_r+0x3a>
    {
        TotalHeapSize = heapBytesRemaining = stickyHeapBytesRemaining
                                             = ( int )( ( &__HeapLimit ) - ( &__HeapBase ) )
 8004af6:	4a36      	ldr	r2, [pc, #216]	@ (8004bd0 <_sbrk_r+0xec>)
 8004af8:	4b36      	ldr	r3, [pc, #216]	@ (8004bd4 <_sbrk_r+0xf0>)
 8004afa:	1ad3      	subs	r3, r2, r3
#ifdef configISR_STACK_SIZE_WORDS
                                               - ( configISR_STACK_SIZE_WORDS * 4 )
 8004afc:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8004b00:	461a      	mov	r2, r3
                                             = ( int )( ( &__HeapLimit ) - ( &__HeapBase ) )
 8004b02:	4b35      	ldr	r3, [pc, #212]	@ (8004bd8 <_sbrk_r+0xf4>)
 8004b04:	601a      	str	r2, [r3, #0]
 8004b06:	4a32      	ldr	r2, [pc, #200]	@ (8004bd0 <_sbrk_r+0xec>)
 8004b08:	4b32      	ldr	r3, [pc, #200]	@ (8004bd4 <_sbrk_r+0xf0>)
 8004b0a:	1ad3      	subs	r3, r2, r3
                                               - ( configISR_STACK_SIZE_WORDS * 4 )
 8004b0c:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
        TotalHeapSize = heapBytesRemaining = stickyHeapBytesRemaining
 8004b10:	4a32      	ldr	r2, [pc, #200]	@ (8004bdc <_sbrk_r+0xf8>)
 8004b12:	6013      	str	r3, [r2, #0]
 8004b14:	4b31      	ldr	r3, [pc, #196]	@ (8004bdc <_sbrk_r+0xf8>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	461a      	mov	r2, r3
 8004b1a:	4b2c      	ldr	r3, [pc, #176]	@ (8004bcc <_sbrk_r+0xe8>)
 8004b1c:	601a      	str	r2, [r3, #0]
#endif
                                               ;
    };
    static char* currentHeapEnd = &__HeapBase;
    char* limit = ( xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED ) ?
 8004b1e:	f008 fc53 	bl	800d3c8 <xTaskGetSchedulerState>
 8004b22:	4603      	mov	r3, r0
                  stack_ptr   :  // Before scheduler is started, limit is stack pointer (risky!)
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d101      	bne.n	8004b2c <_sbrk_r+0x48>
 8004b28:	466b      	mov	r3, sp
 8004b2a:	e000      	b.n	8004b2e <_sbrk_r+0x4a>
 8004b2c:	4b2c      	ldr	r3, [pc, #176]	@ (8004be0 <_sbrk_r+0xfc>)
    char* limit = ( xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED ) ?
 8004b2e:	61fb      	str	r3, [r7, #28]
    __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004b30:	f3ef 8305 	mrs	r3, IPSR
 8004b34:	613b      	str	r3, [r7, #16]
    if( ulCurrentInterrupt == 0 )
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d102      	bne.n	8004b42 <_sbrk_r+0x5e>
        xReturn = pdFALSE;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	e001      	b.n	8004b46 <_sbrk_r+0x62>
        xReturn = pdTRUE;
 8004b42:	2301      	movs	r3, #1
 8004b44:	60fb      	str	r3, [r7, #12]
    return xReturn;
 8004b46:	68fb      	ldr	r3, [r7, #12]
                  &__HeapLimit
#ifdef configISR_STACK_SIZE_WORDS
                  - ( configISR_STACK_SIZE_WORDS * 4 )
#endif
                  ; // Once running, OK to reuse all remaining RAM except ISR stack (MSP) stack
    DRN_ENTER_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
 8004b48:	61bb      	str	r3, [r7, #24]
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d010      	beq.n	8004b72 <_sbrk_r+0x8e>
    __asm volatile
 8004b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b54:	b672      	cpsid	i
 8004b56:	f383 8811 	msr	BASEPRI, r3
 8004b5a:	f3bf 8f6f 	isb	sy
 8004b5e:	f3bf 8f4f 	dsb	sy
 8004b62:	b662      	cpsie	i
 8004b64:	60bb      	str	r3, [r7, #8]
}
 8004b66:	bf00      	nop
 8004b68:	f240 21c1 	movw	r1, #705	@ 0x2c1
 8004b6c:	481d      	ldr	r0, [pc, #116]	@ (8004be4 <_sbrk_r+0x100>)
 8004b6e:	f7ff fd6b 	bl	8004648 <vAssertCalled>
    if ( currentHeapEnd + incr > limit )
 8004b72:	4b1d      	ldr	r3, [pc, #116]	@ (8004be8 <_sbrk_r+0x104>)
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	4413      	add	r3, r2
 8004b7a:	69fa      	ldr	r2, [r7, #28]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d204      	bcs.n	8004b8a <_sbrk_r+0xa6>
        // Ooops, no more memory available...
#if( configUSE_MALLOC_FAILED_HOOK == 1 )
        {
            extern void vApplicationMallocFailedHook( void );
            DRN_EXIT_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
            vApplicationMallocFailedHook();
 8004b80:	f7ff f907 	bl	8003d92 <vApplicationMallocFailedHook>
#else
        // Default, if you prefer to believe your application will gracefully trap out-of-memory...
        pReent->_errno = ENOMEM; // newlib's thread-specific errno
        DRN_EXIT_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
#endif
        return ( char* ) -1; // the malloc-family routine that called sbrk will return 0
 8004b84:	f04f 33ff 	mov.w	r3, #4294967295
 8004b88:	e01b      	b.n	8004bc2 <_sbrk_r+0xde>
    }

    char* previousHeapEnd = currentHeapEnd;
 8004b8a:	4b17      	ldr	r3, [pc, #92]	@ (8004be8 <_sbrk_r+0x104>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	617b      	str	r3, [r7, #20]
    currentHeapEnd += incr;
 8004b90:	4b15      	ldr	r3, [pc, #84]	@ (8004be8 <_sbrk_r+0x104>)
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	4413      	add	r3, r2
 8004b98:	4a13      	ldr	r2, [pc, #76]	@ (8004be8 <_sbrk_r+0x104>)
 8004b9a:	6013      	str	r3, [r2, #0]
    heapBytesRemaining -= incr;
 8004b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8004bdc <_sbrk_r+0xf8>)
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	4a0d      	ldr	r2, [pc, #52]	@ (8004bdc <_sbrk_r+0xf8>)
 8004ba6:	6013      	str	r3, [r2, #0]

    // implement the statistical feature to provide the minimum free heap size feature
    // of FreeRTOS statistics
    if ( stickyHeapBytesRemaining > xPortGetFreeHeapSize() )
 8004ba8:	f000 f8d0 	bl	8004d4c <xPortGetFreeHeapSize>
 8004bac:	4602      	mov	r2, r0
 8004bae:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd8 <_sbrk_r+0xf4>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d204      	bcs.n	8004bc0 <_sbrk_r+0xdc>
    {
        stickyHeapBytesRemaining = xPortGetFreeHeapSize();
 8004bb6:	f000 f8c9 	bl	8004d4c <xPortGetFreeHeapSize>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	4a06      	ldr	r2, [pc, #24]	@ (8004bd8 <_sbrk_r+0xf4>)
 8004bbe:	6013      	str	r3, [r2, #0]
    }

    DRN_EXIT_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
    return ( char* ) previousHeapEnd;
 8004bc0:	697b      	ldr	r3, [r7, #20]
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3720      	adds	r7, #32
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	20000380 	.word	0x20000380
 8004bd0:	20050000 	.word	0x20050000
 8004bd4:	20000680 	.word	0x20000680
 8004bd8:	2000037c 	.word	0x2000037c
 8004bdc:	20000378 	.word	0x20000378
 8004be0:	2004c000 	.word	0x2004c000
 8004be4:	08014370 	.word	0x08014370
 8004be8:	20000034 	.word	0x20000034

08004bec <__malloc_lock>:
}

// ----------------------------------------------------------------------------
__attribute__( ( weak ) ) void __malloc_lock( struct _reent* r )
// ----------------------------------------------------------------------------
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
    ( void )r;

#if  defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_MALLOC)
    if ( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING  )
 8004bf4:	f008 fbe8 	bl	800d3c8 <xTaskGetSchedulerState>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d106      	bne.n	8004c0c <__malloc_lock+0x20>
    {
        xSemaphoreTakeRecursive( mallocSemaphore, -1 );
 8004bfe:	4b16      	ldr	r3, [pc, #88]	@ (8004c58 <__malloc_lock+0x6c>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f04f 31ff 	mov.w	r1, #4294967295
 8004c06:	4618      	mov	r0, r3
 8004c08:	f006 fc1a 	bl	800b440 <xQueueTakeMutexRecursive>
    __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004c0c:	f3ef 8305 	mrs	r3, IPSR
 8004c10:	613b      	str	r3, [r7, #16]
    if( ulCurrentInterrupt == 0 )
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d102      	bne.n	8004c1e <__malloc_lock+0x32>
        xReturn = pdFALSE;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	60fb      	str	r3, [r7, #12]
 8004c1c:	e001      	b.n	8004c22 <__malloc_lock+0x36>
        xReturn = pdTRUE;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	60fb      	str	r3, [r7, #12]
    return xReturn;
 8004c22:	68fb      	ldr	r3, [r7, #12]
    }
#endif

    DRN_ENTER_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
 8004c24:	617b      	str	r3, [r7, #20]
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d010      	beq.n	8004c4e <__malloc_lock+0x62>
    __asm volatile
 8004c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c30:	b672      	cpsid	i
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	b662      	cpsie	i
 8004c40:	60bb      	str	r3, [r7, #8]
}
 8004c42:	bf00      	nop
 8004c44:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8004c48:	4804      	ldr	r0, [pc, #16]	@ (8004c5c <__malloc_lock+0x70>)
 8004c4a:	f7ff fcfd 	bl	8004648 <vAssertCalled>
}
 8004c4e:	bf00      	nop
 8004c50:	3718      	adds	r7, #24
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	20000370 	.word	0x20000370
 8004c5c:	08014370 	.word	0x08014370

08004c60 <__malloc_unlock>:

// ----------------------------------------------------------------------------
__attribute__( ( weak ) ) void __malloc_unlock( struct _reent* r )
// ----------------------------------------------------------------------------
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
    ( void )r;

#if  defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_MALLOC)
    if ( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004c68:	f008 fbae 	bl	800d3c8 <xTaskGetSchedulerState>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d104      	bne.n	8004c7c <__malloc_unlock+0x1c>
    {
        xSemaphoreGiveRecursive( mallocSemaphore );
 8004c72:	4b04      	ldr	r3, [pc, #16]	@ (8004c84 <__malloc_unlock+0x24>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f006 fba6 	bl	800b3c8 <xQueueGiveMutexRecursive>
    }
#endif

    DRN_EXIT_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
}
 8004c7c:	bf00      	nop
 8004c7e:	3708      	adds	r7, #8
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	20000370 	.word	0x20000370

08004c88 <__env_lock>:

// ----------------------------------------------------------------------------
__attribute__( ( weak ) ) void __env_lock( void )
// ----------------------------------------------------------------------------
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
#if  defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_ENV)
    if ( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004c8e:	f008 fb9b 	bl	800d3c8 <xTaskGetSchedulerState>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d106      	bne.n	8004ca6 <__env_lock+0x1e>
    {
        xSemaphoreTakeRecursive( envSemaphore, -1 );
 8004c98:	4b15      	ldr	r3, [pc, #84]	@ (8004cf0 <__env_lock+0x68>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f006 fbcd 	bl	800b440 <xQueueTakeMutexRecursive>
    __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004ca6:	f3ef 8305 	mrs	r3, IPSR
 8004caa:	60bb      	str	r3, [r7, #8]
    if( ulCurrentInterrupt == 0 )
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d102      	bne.n	8004cb8 <__env_lock+0x30>
        xReturn = pdFALSE;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	607b      	str	r3, [r7, #4]
 8004cb6:	e001      	b.n	8004cbc <__env_lock+0x34>
        xReturn = pdTRUE;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	607b      	str	r3, [r7, #4]
    return xReturn;
 8004cbc:	687b      	ldr	r3, [r7, #4]
    }
#endif

    DRN_ENTER_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d010      	beq.n	8004ce8 <__env_lock+0x60>
    __asm volatile
 8004cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cca:	b672      	cpsid	i
 8004ccc:	f383 8811 	msr	BASEPRI, r3
 8004cd0:	f3bf 8f6f 	isb	sy
 8004cd4:	f3bf 8f4f 	dsb	sy
 8004cd8:	b662      	cpsie	i
 8004cda:	603b      	str	r3, [r7, #0]
}
 8004cdc:	bf00      	nop
 8004cde:	f240 3126 	movw	r1, #806	@ 0x326
 8004ce2:	4804      	ldr	r0, [pc, #16]	@ (8004cf4 <__env_lock+0x6c>)
 8004ce4:	f7ff fcb0 	bl	8004648 <vAssertCalled>
}
 8004ce8:	bf00      	nop
 8004cea:	3710      	adds	r7, #16
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}
 8004cf0:	20000374 	.word	0x20000374
 8004cf4:	08014370 	.word	0x08014370

08004cf8 <__env_unlock>:

// ----------------------------------------------------------------------------
__attribute__( ( weak ) ) void __env_unlock( void )
// ----------------------------------------------------------------------------
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	af00      	add	r7, sp, #0
#if  defined(INC_FREERTOS_H) && defined(MV_SYSCALL_USE_EXCLUSIVE_LOCK_FOR_ENV)
    if ( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004cfc:	f008 fb64 	bl	800d3c8 <xTaskGetSchedulerState>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d104      	bne.n	8004d10 <__env_unlock+0x18>
    {
        xSemaphoreGiveRecursive( envSemaphore );
 8004d06:	4b03      	ldr	r3, [pc, #12]	@ (8004d14 <__env_unlock+0x1c>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f006 fb5c 	bl	800b3c8 <xQueueGiveMutexRecursive>
    }
#endif

    DRN_EXIT_CRITICAL_SECTION( malLock_uxSavedInterruptStatus );
}
 8004d10:	bf00      	nop
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	20000374 	.word	0x20000374

08004d18 <pvPortMalloc>:

// ----------------------------------------------------------------------------
void* pvPortMalloc( size_t xSize )
// ----------------------------------------------------------------------------
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
    void* p = malloc( xSize );
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f009 fba3 	bl	800e46c <malloc>
 8004d26:	4603      	mov	r3, r0
 8004d28:	60fb      	str	r3, [r7, #12]
    return p;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <vPortFree>:

// ----------------------------------------------------------------------------
void vPortFree( void* pv )
// ----------------------------------------------------------------------------
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
    free( pv );
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f009 fb9d 	bl	800e47c <free>
}
 8004d42:	bf00      	nop
 8004d44:	3708      	adds	r7, #8
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
	...

08004d4c <xPortGetFreeHeapSize>:

// ----------------------------------------------------------------------------
size_t xPortGetFreeHeapSize( void )
// ----------------------------------------------------------------------------
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b08c      	sub	sp, #48	@ 0x30
 8004d50:	af00      	add	r7, sp, #0
	static int lockGuard = 0;
	if ( lockGuard != 0 ) return stickyHeapBytesRemaining;
 8004d52:	4b0d      	ldr	r3, [pc, #52]	@ (8004d88 <xPortGetFreeHeapSize+0x3c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d002      	beq.n	8004d60 <xPortGetFreeHeapSize+0x14>
 8004d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d8c <xPortGetFreeHeapSize+0x40>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	e00f      	b.n	8004d80 <xPortGetFreeHeapSize+0x34>
	lockGuard = 1;
 8004d60:	4b09      	ldr	r3, [pc, #36]	@ (8004d88 <xPortGetFreeHeapSize+0x3c>)
 8004d62:	2201      	movs	r2, #1
 8004d64:	601a      	str	r2, [r3, #0]
    struct mallinfo mi = mallinfo();
 8004d66:	1d3b      	adds	r3, r7, #4
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f009 fc31 	bl	800e5d0 <mallinfo>
    size_t result = mi.fordblks + heapBytesRemaining;
 8004d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d70:	4a07      	ldr	r2, [pc, #28]	@ (8004d90 <xPortGetFreeHeapSize+0x44>)
 8004d72:	6812      	ldr	r2, [r2, #0]
 8004d74:	4413      	add	r3, r2
 8004d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    lockGuard = 0;
 8004d78:	4b03      	ldr	r3, [pc, #12]	@ (8004d88 <xPortGetFreeHeapSize+0x3c>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	601a      	str	r2, [r3, #0]
    return result;
 8004d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3730      	adds	r7, #48	@ 0x30
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	20000384 	.word	0x20000384
 8004d8c:	2000037c 	.word	0x2000037c
 8004d90:	20000378 	.word	0x20000378

08004d94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8004dd8 <HAL_MspInit+0x44>)
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9e:	4a0e      	ldr	r2, [pc, #56]	@ (8004dd8 <HAL_MspInit+0x44>)
 8004da0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004da4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004da6:	4b0c      	ldr	r3, [pc, #48]	@ (8004dd8 <HAL_MspInit+0x44>)
 8004da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004daa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dae:	607b      	str	r3, [r7, #4]
 8004db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004db2:	4b09      	ldr	r3, [pc, #36]	@ (8004dd8 <HAL_MspInit+0x44>)
 8004db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004db6:	4a08      	ldr	r2, [pc, #32]	@ (8004dd8 <HAL_MspInit+0x44>)
 8004db8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004dbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8004dbe:	4b06      	ldr	r3, [pc, #24]	@ (8004dd8 <HAL_MspInit+0x44>)
 8004dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dc6:	603b      	str	r3, [r7, #0]
 8004dc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004dca:	bf00      	nop
 8004dcc:	370c      	adds	r7, #12
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	40023800 	.word	0x40023800

08004ddc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b08a      	sub	sp, #40	@ 0x28
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004de4:	f107 0314 	add.w	r3, r7, #20
 8004de8:	2200      	movs	r2, #0
 8004dea:	601a      	str	r2, [r3, #0]
 8004dec:	605a      	str	r2, [r3, #4]
 8004dee:	609a      	str	r2, [r3, #8]
 8004df0:	60da      	str	r2, [r3, #12]
 8004df2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a1b      	ldr	r2, [pc, #108]	@ (8004e68 <HAL_SPI_MspInit+0x8c>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d12f      	bne.n	8004e5e <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8004e6c <HAL_SPI_MspInit+0x90>)
 8004e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e02:	4a1a      	ldr	r2, [pc, #104]	@ (8004e6c <HAL_SPI_MspInit+0x90>)
 8004e04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e0a:	4b18      	ldr	r3, [pc, #96]	@ (8004e6c <HAL_SPI_MspInit+0x90>)
 8004e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e12:	613b      	str	r3, [r7, #16]
 8004e14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e16:	4b15      	ldr	r3, [pc, #84]	@ (8004e6c <HAL_SPI_MspInit+0x90>)
 8004e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e1a:	4a14      	ldr	r2, [pc, #80]	@ (8004e6c <HAL_SPI_MspInit+0x90>)
 8004e1c:	f043 0301 	orr.w	r3, r3, #1
 8004e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e22:	4b12      	ldr	r3, [pc, #72]	@ (8004e6c <HAL_SPI_MspInit+0x90>)
 8004e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	60fb      	str	r3, [r7, #12]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = STEP_SPI_SCK_Pin|STEP_SPI_MISO_Pin|STEP_SPI_MOSI_Pin;
 8004e2e:	23e0      	movs	r3, #224	@ 0xe0
 8004e30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e32:	2302      	movs	r3, #2
 8004e34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e36:	2300      	movs	r3, #0
 8004e38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004e3e:	2305      	movs	r3, #5
 8004e40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e42:	f107 0314 	add.w	r3, r7, #20
 8004e46:	4619      	mov	r1, r3
 8004e48:	4809      	ldr	r0, [pc, #36]	@ (8004e70 <HAL_SPI_MspInit+0x94>)
 8004e4a:	f000 fca1 	bl	8005790 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8004e4e:	2200      	movs	r2, #0
 8004e50:	2105      	movs	r1, #5
 8004e52:	2023      	movs	r0, #35	@ 0x23
 8004e54:	f000 fa9c 	bl	8005390 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004e58:	2023      	movs	r0, #35	@ 0x23
 8004e5a:	f000 fac5 	bl	80053e8 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004e5e:	bf00      	nop
 8004e60:	3728      	adds	r7, #40	@ 0x28
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	40013000 	.word	0x40013000
 8004e6c:	40023800 	.word	0x40023800
 8004e70:	40020000 	.word	0x40020000

08004e74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b085      	sub	sp, #20
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e84:	d10b      	bne.n	8004e9e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004e86:	4b09      	ldr	r3, [pc, #36]	@ (8004eac <HAL_TIM_Base_MspInit+0x38>)
 8004e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8a:	4a08      	ldr	r2, [pc, #32]	@ (8004eac <HAL_TIM_Base_MspInit+0x38>)
 8004e8c:	f043 0301 	orr.w	r3, r3, #1
 8004e90:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e92:	4b06      	ldr	r3, [pc, #24]	@ (8004eac <HAL_TIM_Base_MspInit+0x38>)
 8004e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	60fb      	str	r3, [r7, #12]
 8004e9c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8004e9e:	bf00      	nop
 8004ea0:	3714      	adds	r7, #20
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	40023800 	.word	0x40023800

08004eb0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b088      	sub	sp, #32
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004eb8:	f107 030c 	add.w	r3, r7, #12
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	605a      	str	r2, [r3, #4]
 8004ec2:	609a      	str	r2, [r3, #8]
 8004ec4:	60da      	str	r2, [r3, #12]
 8004ec6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ed0:	d11c      	bne.n	8004f0c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ed2:	4b10      	ldr	r3, [pc, #64]	@ (8004f14 <HAL_TIM_MspPostInit+0x64>)
 8004ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed6:	4a0f      	ldr	r2, [pc, #60]	@ (8004f14 <HAL_TIM_MspPostInit+0x64>)
 8004ed8:	f043 0302 	orr.w	r3, r3, #2
 8004edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ede:	4b0d      	ldr	r3, [pc, #52]	@ (8004f14 <HAL_TIM_MspPostInit+0x64>)
 8004ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	60bb      	str	r3, [r7, #8]
 8004ee8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = SPINDLE_PWM_L_Pin|SPINDLE_PWM_R_Pin;
 8004eea:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004eee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ef0:	2302      	movs	r3, #2
 8004ef2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004efc:	2301      	movs	r3, #1
 8004efe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f00:	f107 030c 	add.w	r3, r7, #12
 8004f04:	4619      	mov	r1, r3
 8004f06:	4804      	ldr	r0, [pc, #16]	@ (8004f18 <HAL_TIM_MspPostInit+0x68>)
 8004f08:	f000 fc42 	bl	8005790 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004f0c:	bf00      	nop
 8004f0e:	3720      	adds	r7, #32
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	40023800 	.word	0x40023800
 8004f18:	40020400 	.word	0x40020400

08004f1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b0aa      	sub	sp, #168	@ 0xa8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f24:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004f28:	2200      	movs	r2, #0
 8004f2a:	601a      	str	r2, [r3, #0]
 8004f2c:	605a      	str	r2, [r3, #4]
 8004f2e:	609a      	str	r2, [r3, #8]
 8004f30:	60da      	str	r2, [r3, #12]
 8004f32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004f34:	f107 0310 	add.w	r3, r7, #16
 8004f38:	2284      	movs	r2, #132	@ 0x84
 8004f3a:	2100      	movs	r1, #0
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f00b fd87 	bl	8010a50 <memset>
  if(huart->Instance==USART3)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a22      	ldr	r2, [pc, #136]	@ (8004fd0 <HAL_UART_MspInit+0xb4>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d13c      	bne.n	8004fc6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004f4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f50:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004f52:	2300      	movs	r3, #0
 8004f54:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f56:	f107 0310 	add.w	r3, r7, #16
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f001 fdb0 	bl	8006ac0 <HAL_RCCEx_PeriphCLKConfig>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004f66:	f7ff fc1e 	bl	80047a6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004f6a:	4b1a      	ldr	r3, [pc, #104]	@ (8004fd4 <HAL_UART_MspInit+0xb8>)
 8004f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f6e:	4a19      	ldr	r2, [pc, #100]	@ (8004fd4 <HAL_UART_MspInit+0xb8>)
 8004f70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f74:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f76:	4b17      	ldr	r3, [pc, #92]	@ (8004fd4 <HAL_UART_MspInit+0xb8>)
 8004f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f7e:	60fb      	str	r3, [r7, #12]
 8004f80:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004f82:	4b14      	ldr	r3, [pc, #80]	@ (8004fd4 <HAL_UART_MspInit+0xb8>)
 8004f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f86:	4a13      	ldr	r2, [pc, #76]	@ (8004fd4 <HAL_UART_MspInit+0xb8>)
 8004f88:	f043 0308 	orr.w	r3, r3, #8
 8004f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f8e:	4b11      	ldr	r3, [pc, #68]	@ (8004fd4 <HAL_UART_MspInit+0xb8>)
 8004f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f92:	f003 0308 	and.w	r3, r3, #8
 8004f96:	60bb      	str	r3, [r7, #8]
 8004f98:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = DEBUG_UART_TX_Pin|DEBUG_UART_RX_Pin;
 8004f9a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004f9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fa2:	2302      	movs	r3, #2
 8004fa4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004fb4:	2307      	movs	r3, #7
 8004fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004fba:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004fbe:	4619      	mov	r1, r3
 8004fc0:	4805      	ldr	r0, [pc, #20]	@ (8004fd8 <HAL_UART_MspInit+0xbc>)
 8004fc2:	f000 fbe5 	bl	8005790 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8004fc6:	bf00      	nop
 8004fc8:	37a8      	adds	r7, #168	@ 0xa8
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	40004800 	.word	0x40004800
 8004fd4:	40023800 	.word	0x40023800
 8004fd8:	40020c00 	.word	0x40020c00

08004fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004fe0:	bf00      	nop
 8004fe2:	e7fd      	b.n	8004fe0 <NMI_Handler+0x4>

08004fe4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004fe8:	bf00      	nop
 8004fea:	e7fd      	b.n	8004fe8 <HardFault_Handler+0x4>

08004fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004fec:	b480      	push	{r7}
 8004fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ff0:	bf00      	nop
 8004ff2:	e7fd      	b.n	8004ff0 <MemManage_Handler+0x4>

08004ff4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ff8:	bf00      	nop
 8004ffa:	e7fd      	b.n	8004ff8 <BusFault_Handler+0x4>

08004ffc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005000:	bf00      	nop
 8005002:	e7fd      	b.n	8005000 <UsageFault_Handler+0x4>

08005004 <DebugMon_Handler>:
void DebugMon_Handler(void)
{
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
#endif
void DebugMon_Handler(void)
{
 8005004:	b480      	push	{r7}
 8005006:	af00      	add	r7, sp, #0
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */
}
 8005008:	bf00      	nop
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr

08005012 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */
#endif
void SysTick_Handler(void)
{
 8005012:	b580      	push	{r7, lr}
 8005014:	af00      	add	r7, sp, #0
  extern void xPortSysTickHandler( void );
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005016:	f000 f887 	bl	8005128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  xPortSysTickHandler();
 800501a:	f009 f94d 	bl	800e2b8 <xPortSysTickHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 800501e:	bf00      	nop
 8005020:	bd80      	pop	{r7, pc}
	...

08005024 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005028:	4802      	ldr	r0, [pc, #8]	@ (8005034 <SPI1_IRQHandler+0x10>)
 800502a:	f003 f967 	bl	80082fc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800502e:	bf00      	nop
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	2000022c 	.word	0x2000022c

08005038 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005038:	b480      	push	{r7}
 800503a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800503c:	4b06      	ldr	r3, [pc, #24]	@ (8005058 <SystemInit+0x20>)
 800503e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005042:	4a05      	ldr	r2, [pc, #20]	@ (8005058 <SystemInit+0x20>)
 8005044:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005048:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800504c:	bf00      	nop
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr
 8005056:	bf00      	nop
 8005058:	e000ed00 	.word	0xe000ed00

0800505c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800505c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005094 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005060:	f7ff ffea 	bl	8005038 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005064:	480c      	ldr	r0, [pc, #48]	@ (8005098 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005066:	490d      	ldr	r1, [pc, #52]	@ (800509c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005068:	4a0d      	ldr	r2, [pc, #52]	@ (80050a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800506a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800506c:	e002      	b.n	8005074 <LoopCopyDataInit>

0800506e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800506e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005070:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005072:	3304      	adds	r3, #4

08005074 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005074:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005076:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005078:	d3f9      	bcc.n	800506e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800507a:	4a0a      	ldr	r2, [pc, #40]	@ (80050a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800507c:	4c0a      	ldr	r4, [pc, #40]	@ (80050a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800507e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005080:	e001      	b.n	8005086 <LoopFillZerobss>

08005082 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005082:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005084:	3204      	adds	r2, #4

08005086 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005086:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005088:	d3fb      	bcc.n	8005082 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800508a:	f00b fe1f 	bl	8010ccc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800508e:	f7fe fea7 	bl	8003de0 <main>
  bx  lr    
 8005092:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005094:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8005098:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800509c:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 80050a0:	08015204 	.word	0x08015204
  ldr r2, =_sbss
 80050a4:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 80050a8:	2000067c 	.word	0x2000067c

080050ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80050ac:	e7fe      	b.n	80050ac <ADC_IRQHandler>

080050ae <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80050ae:	b580      	push	{r7, lr}
 80050b0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050b2:	2003      	movs	r0, #3
 80050b4:	f000 f94c 	bl	8005350 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80050b8:	200f      	movs	r0, #15
 80050ba:	f000 f805 	bl	80050c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80050be:	f7ff fe69 	bl	8004d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80050d0:	4b12      	ldr	r3, [pc, #72]	@ (800511c <HAL_InitTick+0x54>)
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	4b12      	ldr	r3, [pc, #72]	@ (8005120 <HAL_InitTick+0x58>)
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	4619      	mov	r1, r3
 80050da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80050de:	fbb3 f3f1 	udiv	r3, r3, r1
 80050e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 f996 	bl	8005418 <HAL_SYSTICK_Config>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e00e      	b.n	8005114 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b0f      	cmp	r3, #15
 80050fa:	d80a      	bhi.n	8005112 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050fc:	2200      	movs	r2, #0
 80050fe:	6879      	ldr	r1, [r7, #4]
 8005100:	f04f 30ff 	mov.w	r0, #4294967295
 8005104:	f000 f944 	bl	8005390 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005108:	4a06      	ldr	r2, [pc, #24]	@ (8005124 <HAL_InitTick+0x5c>)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800510e:	2300      	movs	r3, #0
 8005110:	e000      	b.n	8005114 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
}
 8005114:	4618      	mov	r0, r3
 8005116:	3708      	adds	r7, #8
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	20000038 	.word	0x20000038
 8005120:	20000040 	.word	0x20000040
 8005124:	2000003c 	.word	0x2000003c

08005128 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005128:	b480      	push	{r7}
 800512a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800512c:	4b06      	ldr	r3, [pc, #24]	@ (8005148 <HAL_IncTick+0x20>)
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	461a      	mov	r2, r3
 8005132:	4b06      	ldr	r3, [pc, #24]	@ (800514c <HAL_IncTick+0x24>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4413      	add	r3, r2
 8005138:	4a04      	ldr	r2, [pc, #16]	@ (800514c <HAL_IncTick+0x24>)
 800513a:	6013      	str	r3, [r2, #0]
}
 800513c:	bf00      	nop
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	20000040 	.word	0x20000040
 800514c:	20000388 	.word	0x20000388

08005150 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0
  return uwTick;
 8005154:	4b03      	ldr	r3, [pc, #12]	@ (8005164 <HAL_GetTick+0x14>)
 8005156:	681b      	ldr	r3, [r3, #0]
}
 8005158:	4618      	mov	r0, r3
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	20000388 	.word	0x20000388

08005168 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005170:	f7ff ffee 	bl	8005150 <HAL_GetTick>
 8005174:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005180:	d005      	beq.n	800518e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005182:	4b0a      	ldr	r3, [pc, #40]	@ (80051ac <HAL_Delay+0x44>)
 8005184:	781b      	ldrb	r3, [r3, #0]
 8005186:	461a      	mov	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	4413      	add	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800518e:	bf00      	nop
 8005190:	f7ff ffde 	bl	8005150 <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	429a      	cmp	r2, r3
 800519e:	d8f7      	bhi.n	8005190 <HAL_Delay+0x28>
  {
  }
}
 80051a0:	bf00      	nop
 80051a2:	bf00      	nop
 80051a4:	3710      	adds	r7, #16
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	20000040 	.word	0x20000040

080051b0 <__NVIC_SetPriorityGrouping>:
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f003 0307 	and.w	r3, r3, #7
 80051be:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80051c0:	4b0b      	ldr	r3, [pc, #44]	@ (80051f0 <__NVIC_SetPriorityGrouping+0x40>)
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80051c6:	68ba      	ldr	r2, [r7, #8]
 80051c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80051cc:	4013      	ands	r3, r2
 80051ce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80051d8:	4b06      	ldr	r3, [pc, #24]	@ (80051f4 <__NVIC_SetPriorityGrouping+0x44>)
 80051da:	4313      	orrs	r3, r2
 80051dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80051de:	4a04      	ldr	r2, [pc, #16]	@ (80051f0 <__NVIC_SetPriorityGrouping+0x40>)
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	60d3      	str	r3, [r2, #12]
}
 80051e4:	bf00      	nop
 80051e6:	3714      	adds	r7, #20
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr
 80051f0:	e000ed00 	.word	0xe000ed00
 80051f4:	05fa0000 	.word	0x05fa0000

080051f8 <__NVIC_GetPriorityGrouping>:
{
 80051f8:	b480      	push	{r7}
 80051fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80051fc:	4b04      	ldr	r3, [pc, #16]	@ (8005210 <__NVIC_GetPriorityGrouping+0x18>)
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	0a1b      	lsrs	r3, r3, #8
 8005202:	f003 0307 	and.w	r3, r3, #7
}
 8005206:	4618      	mov	r0, r3
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr
 8005210:	e000ed00 	.word	0xe000ed00

08005214 <__NVIC_EnableIRQ>:
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	4603      	mov	r3, r0
 800521c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800521e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005222:	2b00      	cmp	r3, #0
 8005224:	db0b      	blt.n	800523e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005226:	79fb      	ldrb	r3, [r7, #7]
 8005228:	f003 021f 	and.w	r2, r3, #31
 800522c:	4907      	ldr	r1, [pc, #28]	@ (800524c <__NVIC_EnableIRQ+0x38>)
 800522e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005232:	095b      	lsrs	r3, r3, #5
 8005234:	2001      	movs	r0, #1
 8005236:	fa00 f202 	lsl.w	r2, r0, r2
 800523a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800523e:	bf00      	nop
 8005240:	370c      	adds	r7, #12
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	e000e100 	.word	0xe000e100

08005250 <__NVIC_SetPriority>:
{
 8005250:	b480      	push	{r7}
 8005252:	b083      	sub	sp, #12
 8005254:	af00      	add	r7, sp, #0
 8005256:	4603      	mov	r3, r0
 8005258:	6039      	str	r1, [r7, #0]
 800525a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800525c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005260:	2b00      	cmp	r3, #0
 8005262:	db0a      	blt.n	800527a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	b2da      	uxtb	r2, r3
 8005268:	490c      	ldr	r1, [pc, #48]	@ (800529c <__NVIC_SetPriority+0x4c>)
 800526a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800526e:	0112      	lsls	r2, r2, #4
 8005270:	b2d2      	uxtb	r2, r2
 8005272:	440b      	add	r3, r1
 8005274:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005278:	e00a      	b.n	8005290 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	b2da      	uxtb	r2, r3
 800527e:	4908      	ldr	r1, [pc, #32]	@ (80052a0 <__NVIC_SetPriority+0x50>)
 8005280:	79fb      	ldrb	r3, [r7, #7]
 8005282:	f003 030f 	and.w	r3, r3, #15
 8005286:	3b04      	subs	r3, #4
 8005288:	0112      	lsls	r2, r2, #4
 800528a:	b2d2      	uxtb	r2, r2
 800528c:	440b      	add	r3, r1
 800528e:	761a      	strb	r2, [r3, #24]
}
 8005290:	bf00      	nop
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr
 800529c:	e000e100 	.word	0xe000e100
 80052a0:	e000ed00 	.word	0xe000ed00

080052a4 <NVIC_EncodePriority>:
{
 80052a4:	b480      	push	{r7}
 80052a6:	b089      	sub	sp, #36	@ 0x24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f003 0307 	and.w	r3, r3, #7
 80052b6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	f1c3 0307 	rsb	r3, r3, #7
 80052be:	2b04      	cmp	r3, #4
 80052c0:	bf28      	it	cs
 80052c2:	2304      	movcs	r3, #4
 80052c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	3304      	adds	r3, #4
 80052ca:	2b06      	cmp	r3, #6
 80052cc:	d902      	bls.n	80052d4 <NVIC_EncodePriority+0x30>
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	3b03      	subs	r3, #3
 80052d2:	e000      	b.n	80052d6 <NVIC_EncodePriority+0x32>
 80052d4:	2300      	movs	r3, #0
 80052d6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052d8:	f04f 32ff 	mov.w	r2, #4294967295
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	43da      	mvns	r2, r3
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	401a      	ands	r2, r3
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052ec:	f04f 31ff 	mov.w	r1, #4294967295
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	fa01 f303 	lsl.w	r3, r1, r3
 80052f6:	43d9      	mvns	r1, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052fc:	4313      	orrs	r3, r2
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3724      	adds	r7, #36	@ 0x24
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr
	...

0800530c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	3b01      	subs	r3, #1
 8005318:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800531c:	d301      	bcc.n	8005322 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800531e:	2301      	movs	r3, #1
 8005320:	e00f      	b.n	8005342 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005322:	4a0a      	ldr	r2, [pc, #40]	@ (800534c <SysTick_Config+0x40>)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	3b01      	subs	r3, #1
 8005328:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800532a:	210f      	movs	r1, #15
 800532c:	f04f 30ff 	mov.w	r0, #4294967295
 8005330:	f7ff ff8e 	bl	8005250 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005334:	4b05      	ldr	r3, [pc, #20]	@ (800534c <SysTick_Config+0x40>)
 8005336:	2200      	movs	r2, #0
 8005338:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800533a:	4b04      	ldr	r3, [pc, #16]	@ (800534c <SysTick_Config+0x40>)
 800533c:	2207      	movs	r2, #7
 800533e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3708      	adds	r7, #8
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	e000e010 	.word	0xe000e010

08005350 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b082      	sub	sp, #8
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2b07      	cmp	r3, #7
 800535c:	d00f      	beq.n	800537e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2b06      	cmp	r3, #6
 8005362:	d00c      	beq.n	800537e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b05      	cmp	r3, #5
 8005368:	d009      	beq.n	800537e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2b04      	cmp	r3, #4
 800536e:	d006      	beq.n	800537e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2b03      	cmp	r3, #3
 8005374:	d003      	beq.n	800537e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005376:	2191      	movs	r1, #145	@ 0x91
 8005378:	4804      	ldr	r0, [pc, #16]	@ (800538c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800537a:	f7ff fa1b 	bl	80047b4 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7ff ff16 	bl	80051b0 <__NVIC_SetPriorityGrouping>
}
 8005384:	bf00      	nop
 8005386:	3708      	adds	r7, #8
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	0801438c 	.word	0x0801438c

08005390 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005390:	b580      	push	{r7, lr}
 8005392:	b086      	sub	sp, #24
 8005394:	af00      	add	r7, sp, #0
 8005396:	4603      	mov	r3, r0
 8005398:	60b9      	str	r1, [r7, #8]
 800539a:	607a      	str	r2, [r7, #4]
 800539c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800539e:	2300      	movs	r3, #0
 80053a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b0f      	cmp	r3, #15
 80053a6:	d903      	bls.n	80053b0 <HAL_NVIC_SetPriority+0x20>
 80053a8:	21a9      	movs	r1, #169	@ 0xa9
 80053aa:	480e      	ldr	r0, [pc, #56]	@ (80053e4 <HAL_NVIC_SetPriority+0x54>)
 80053ac:	f7ff fa02 	bl	80047b4 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	2b0f      	cmp	r3, #15
 80053b4:	d903      	bls.n	80053be <HAL_NVIC_SetPriority+0x2e>
 80053b6:	21aa      	movs	r1, #170	@ 0xaa
 80053b8:	480a      	ldr	r0, [pc, #40]	@ (80053e4 <HAL_NVIC_SetPriority+0x54>)
 80053ba:	f7ff f9fb 	bl	80047b4 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80053be:	f7ff ff1b 	bl	80051f8 <__NVIC_GetPriorityGrouping>
 80053c2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	68b9      	ldr	r1, [r7, #8]
 80053c8:	6978      	ldr	r0, [r7, #20]
 80053ca:	f7ff ff6b 	bl	80052a4 <NVIC_EncodePriority>
 80053ce:	4602      	mov	r2, r0
 80053d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053d4:	4611      	mov	r1, r2
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7ff ff3a 	bl	8005250 <__NVIC_SetPriority>
}
 80053dc:	bf00      	nop
 80053de:	3718      	adds	r7, #24
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	0801438c 	.word	0x0801438c

080053e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	4603      	mov	r3, r0
 80053f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80053f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	da03      	bge.n	8005402 <HAL_NVIC_EnableIRQ+0x1a>
 80053fa:	21bd      	movs	r1, #189	@ 0xbd
 80053fc:	4805      	ldr	r0, [pc, #20]	@ (8005414 <HAL_NVIC_EnableIRQ+0x2c>)
 80053fe:	f7ff f9d9 	bl	80047b4 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005406:	4618      	mov	r0, r3
 8005408:	f7ff ff04 	bl	8005214 <__NVIC_EnableIRQ>
}
 800540c:	bf00      	nop
 800540e:	3708      	adds	r7, #8
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	0801438c 	.word	0x0801438c

08005418 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f7ff ff73 	bl	800530c <SysTick_Config>
 8005426:	4603      	mov	r3, r0
}
 8005428:	4618      	mov	r0, r3
 800542a:	3708      	adds	r7, #8
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005430:	b480      	push	{r7}
 8005432:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005434:	f3bf 8f5f 	dmb	sy
}
 8005438:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800543a:	4b07      	ldr	r3, [pc, #28]	@ (8005458 <HAL_MPU_Disable+0x28>)
 800543c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543e:	4a06      	ldr	r2, [pc, #24]	@ (8005458 <HAL_MPU_Disable+0x28>)
 8005440:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005444:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005446:	4b05      	ldr	r3, [pc, #20]	@ (800545c <HAL_MPU_Disable+0x2c>)
 8005448:	2200      	movs	r2, #0
 800544a:	605a      	str	r2, [r3, #4]
}
 800544c:	bf00      	nop
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	e000ed00 	.word	0xe000ed00
 800545c:	e000ed90 	.word	0xe000ed90

08005460 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005468:	4a0b      	ldr	r2, [pc, #44]	@ (8005498 <HAL_MPU_Enable+0x38>)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f043 0301 	orr.w	r3, r3, #1
 8005470:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005472:	4b0a      	ldr	r3, [pc, #40]	@ (800549c <HAL_MPU_Enable+0x3c>)
 8005474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005476:	4a09      	ldr	r2, [pc, #36]	@ (800549c <HAL_MPU_Enable+0x3c>)
 8005478:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800547c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800547e:	f3bf 8f4f 	dsb	sy
}
 8005482:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005484:	f3bf 8f6f 	isb	sy
}
 8005488:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800548a:	bf00      	nop
 800548c:	370c      	adds	r7, #12
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	e000ed90 	.word	0xe000ed90
 800549c:	e000ed00 	.word	0xe000ed00

080054a0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b082      	sub	sp, #8
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	785b      	ldrb	r3, [r3, #1]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d020      	beq.n	80054f2 <HAL_MPU_ConfigRegion+0x52>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	785b      	ldrb	r3, [r3, #1]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d01c      	beq.n	80054f2 <HAL_MPU_ConfigRegion+0x52>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	785b      	ldrb	r3, [r3, #1]
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d018      	beq.n	80054f2 <HAL_MPU_ConfigRegion+0x52>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	785b      	ldrb	r3, [r3, #1]
 80054c4:	2b03      	cmp	r3, #3
 80054c6:	d014      	beq.n	80054f2 <HAL_MPU_ConfigRegion+0x52>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	785b      	ldrb	r3, [r3, #1]
 80054cc:	2b04      	cmp	r3, #4
 80054ce:	d010      	beq.n	80054f2 <HAL_MPU_ConfigRegion+0x52>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	785b      	ldrb	r3, [r3, #1]
 80054d4:	2b05      	cmp	r3, #5
 80054d6:	d00c      	beq.n	80054f2 <HAL_MPU_ConfigRegion+0x52>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	785b      	ldrb	r3, [r3, #1]
 80054dc:	2b06      	cmp	r3, #6
 80054de:	d008      	beq.n	80054f2 <HAL_MPU_ConfigRegion+0x52>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	785b      	ldrb	r3, [r3, #1]
 80054e4:	2b07      	cmp	r3, #7
 80054e6:	d004      	beq.n	80054f2 <HAL_MPU_ConfigRegion+0x52>
 80054e8:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 80054ec:	488c      	ldr	r0, [pc, #560]	@ (8005720 <HAL_MPU_ConfigRegion+0x280>)
 80054ee:	f7ff f961 	bl	80047b4 <assert_failed>
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d008      	beq.n	800550c <HAL_MPU_ConfigRegion+0x6c>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	781b      	ldrb	r3, [r3, #0]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d004      	beq.n	800550c <HAL_MPU_ConfigRegion+0x6c>
 8005502:	f240 114f 	movw	r1, #335	@ 0x14f
 8005506:	4886      	ldr	r0, [pc, #536]	@ (8005720 <HAL_MPU_ConfigRegion+0x280>)
 8005508:	f7ff f954 	bl	80047b4 <assert_failed>
  assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	7b1b      	ldrb	r3, [r3, #12]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d008      	beq.n	8005526 <HAL_MPU_ConfigRegion+0x86>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	7b1b      	ldrb	r3, [r3, #12]
 8005518:	2b01      	cmp	r3, #1
 800551a:	d004      	beq.n	8005526 <HAL_MPU_ConfigRegion+0x86>
 800551c:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8005520:	487f      	ldr	r0, [pc, #508]	@ (8005720 <HAL_MPU_ConfigRegion+0x280>)
 8005522:	f7ff f947 	bl	80047b4 <assert_failed>
  assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	7adb      	ldrb	r3, [r3, #11]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d018      	beq.n	8005560 <HAL_MPU_ConfigRegion+0xc0>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	7adb      	ldrb	r3, [r3, #11]
 8005532:	2b01      	cmp	r3, #1
 8005534:	d014      	beq.n	8005560 <HAL_MPU_ConfigRegion+0xc0>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	7adb      	ldrb	r3, [r3, #11]
 800553a:	2b02      	cmp	r3, #2
 800553c:	d010      	beq.n	8005560 <HAL_MPU_ConfigRegion+0xc0>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	7adb      	ldrb	r3, [r3, #11]
 8005542:	2b03      	cmp	r3, #3
 8005544:	d00c      	beq.n	8005560 <HAL_MPU_ConfigRegion+0xc0>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	7adb      	ldrb	r3, [r3, #11]
 800554a:	2b05      	cmp	r3, #5
 800554c:	d008      	beq.n	8005560 <HAL_MPU_ConfigRegion+0xc0>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	7adb      	ldrb	r3, [r3, #11]
 8005552:	2b06      	cmp	r3, #6
 8005554:	d004      	beq.n	8005560 <HAL_MPU_ConfigRegion+0xc0>
 8005556:	f240 1151 	movw	r1, #337	@ 0x151
 800555a:	4871      	ldr	r0, [pc, #452]	@ (8005720 <HAL_MPU_ConfigRegion+0x280>)
 800555c:	f7ff f92a 	bl	80047b4 <assert_failed>
  assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	7a9b      	ldrb	r3, [r3, #10]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00c      	beq.n	8005582 <HAL_MPU_ConfigRegion+0xe2>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	7a9b      	ldrb	r3, [r3, #10]
 800556c:	2b01      	cmp	r3, #1
 800556e:	d008      	beq.n	8005582 <HAL_MPU_ConfigRegion+0xe2>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	7a9b      	ldrb	r3, [r3, #10]
 8005574:	2b02      	cmp	r3, #2
 8005576:	d004      	beq.n	8005582 <HAL_MPU_ConfigRegion+0xe2>
 8005578:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800557c:	4868      	ldr	r0, [pc, #416]	@ (8005720 <HAL_MPU_ConfigRegion+0x280>)
 800557e:	f7ff f919 	bl	80047b4 <assert_failed>
  assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	7b5b      	ldrb	r3, [r3, #13]
 8005586:	2b01      	cmp	r3, #1
 8005588:	d008      	beq.n	800559c <HAL_MPU_ConfigRegion+0xfc>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	7b5b      	ldrb	r3, [r3, #13]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d004      	beq.n	800559c <HAL_MPU_ConfigRegion+0xfc>
 8005592:	f240 1153 	movw	r1, #339	@ 0x153
 8005596:	4862      	ldr	r0, [pc, #392]	@ (8005720 <HAL_MPU_ConfigRegion+0x280>)
 8005598:	f7ff f90c 	bl	80047b4 <assert_failed>
  assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	7b9b      	ldrb	r3, [r3, #14]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d008      	beq.n	80055b6 <HAL_MPU_ConfigRegion+0x116>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	7b9b      	ldrb	r3, [r3, #14]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d004      	beq.n	80055b6 <HAL_MPU_ConfigRegion+0x116>
 80055ac:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 80055b0:	485b      	ldr	r0, [pc, #364]	@ (8005720 <HAL_MPU_ConfigRegion+0x280>)
 80055b2:	f7ff f8ff 	bl	80047b4 <assert_failed>
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	7bdb      	ldrb	r3, [r3, #15]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d008      	beq.n	80055d0 <HAL_MPU_ConfigRegion+0x130>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	7bdb      	ldrb	r3, [r3, #15]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d004      	beq.n	80055d0 <HAL_MPU_ConfigRegion+0x130>
 80055c6:	f240 1155 	movw	r1, #341	@ 0x155
 80055ca:	4855      	ldr	r0, [pc, #340]	@ (8005720 <HAL_MPU_ConfigRegion+0x280>)
 80055cc:	f7ff f8f2 	bl	80047b4 <assert_failed>
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	7a5b      	ldrb	r3, [r3, #9]
 80055d4:	2bff      	cmp	r3, #255	@ 0xff
 80055d6:	d104      	bne.n	80055e2 <HAL_MPU_ConfigRegion+0x142>
 80055d8:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 80055dc:	4850      	ldr	r0, [pc, #320]	@ (8005720 <HAL_MPU_ConfigRegion+0x280>)
 80055de:	f7ff f8e9 	bl	80047b4 <assert_failed>
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	7a1b      	ldrb	r3, [r3, #8]
 80055e6:	2b04      	cmp	r3, #4
 80055e8:	d070      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	7a1b      	ldrb	r3, [r3, #8]
 80055ee:	2b05      	cmp	r3, #5
 80055f0:	d06c      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	7a1b      	ldrb	r3, [r3, #8]
 80055f6:	2b06      	cmp	r3, #6
 80055f8:	d068      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	7a1b      	ldrb	r3, [r3, #8]
 80055fe:	2b07      	cmp	r3, #7
 8005600:	d064      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	7a1b      	ldrb	r3, [r3, #8]
 8005606:	2b08      	cmp	r3, #8
 8005608:	d060      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	7a1b      	ldrb	r3, [r3, #8]
 800560e:	2b09      	cmp	r3, #9
 8005610:	d05c      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	7a1b      	ldrb	r3, [r3, #8]
 8005616:	2b0a      	cmp	r3, #10
 8005618:	d058      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	7a1b      	ldrb	r3, [r3, #8]
 800561e:	2b0b      	cmp	r3, #11
 8005620:	d054      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	7a1b      	ldrb	r3, [r3, #8]
 8005626:	2b0c      	cmp	r3, #12
 8005628:	d050      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	7a1b      	ldrb	r3, [r3, #8]
 800562e:	2b0d      	cmp	r3, #13
 8005630:	d04c      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	7a1b      	ldrb	r3, [r3, #8]
 8005636:	2b0e      	cmp	r3, #14
 8005638:	d048      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	7a1b      	ldrb	r3, [r3, #8]
 800563e:	2b0f      	cmp	r3, #15
 8005640:	d044      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	7a1b      	ldrb	r3, [r3, #8]
 8005646:	2b10      	cmp	r3, #16
 8005648:	d040      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	7a1b      	ldrb	r3, [r3, #8]
 800564e:	2b11      	cmp	r3, #17
 8005650:	d03c      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	7a1b      	ldrb	r3, [r3, #8]
 8005656:	2b12      	cmp	r3, #18
 8005658:	d038      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	7a1b      	ldrb	r3, [r3, #8]
 800565e:	2b13      	cmp	r3, #19
 8005660:	d034      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	7a1b      	ldrb	r3, [r3, #8]
 8005666:	2b14      	cmp	r3, #20
 8005668:	d030      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	7a1b      	ldrb	r3, [r3, #8]
 800566e:	2b15      	cmp	r3, #21
 8005670:	d02c      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	7a1b      	ldrb	r3, [r3, #8]
 8005676:	2b16      	cmp	r3, #22
 8005678:	d028      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	7a1b      	ldrb	r3, [r3, #8]
 800567e:	2b17      	cmp	r3, #23
 8005680:	d024      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	7a1b      	ldrb	r3, [r3, #8]
 8005686:	2b18      	cmp	r3, #24
 8005688:	d020      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	7a1b      	ldrb	r3, [r3, #8]
 800568e:	2b19      	cmp	r3, #25
 8005690:	d01c      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	7a1b      	ldrb	r3, [r3, #8]
 8005696:	2b1a      	cmp	r3, #26
 8005698:	d018      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	7a1b      	ldrb	r3, [r3, #8]
 800569e:	2b1b      	cmp	r3, #27
 80056a0:	d014      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	7a1b      	ldrb	r3, [r3, #8]
 80056a6:	2b1c      	cmp	r3, #28
 80056a8:	d010      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	7a1b      	ldrb	r3, [r3, #8]
 80056ae:	2b1d      	cmp	r3, #29
 80056b0:	d00c      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	7a1b      	ldrb	r3, [r3, #8]
 80056b6:	2b1e      	cmp	r3, #30
 80056b8:	d008      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	7a1b      	ldrb	r3, [r3, #8]
 80056be:	2b1f      	cmp	r3, #31
 80056c0:	d004      	beq.n	80056cc <HAL_MPU_ConfigRegion+0x22c>
 80056c2:	f240 1157 	movw	r1, #343	@ 0x157
 80056c6:	4816      	ldr	r0, [pc, #88]	@ (8005720 <HAL_MPU_ConfigRegion+0x280>)
 80056c8:	f7ff f874 	bl	80047b4 <assert_failed>

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	785a      	ldrb	r2, [r3, #1]
 80056d0:	4b14      	ldr	r3, [pc, #80]	@ (8005724 <HAL_MPU_ConfigRegion+0x284>)
 80056d2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80056d4:	4b13      	ldr	r3, [pc, #76]	@ (8005724 <HAL_MPU_ConfigRegion+0x284>)
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	4a12      	ldr	r2, [pc, #72]	@ (8005724 <HAL_MPU_ConfigRegion+0x284>)
 80056da:	f023 0301 	bic.w	r3, r3, #1
 80056de:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80056e0:	4a10      	ldr	r2, [pc, #64]	@ (8005724 <HAL_MPU_ConfigRegion+0x284>)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	7b1b      	ldrb	r3, [r3, #12]
 80056ec:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	7adb      	ldrb	r3, [r3, #11]
 80056f2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80056f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	7a9b      	ldrb	r3, [r3, #10]
 80056fa:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80056fc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	7b5b      	ldrb	r3, [r3, #13]
 8005702:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005704:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	7b9b      	ldrb	r3, [r3, #14]
 800570a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800570c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	7bdb      	ldrb	r3, [r3, #15]
 8005712:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005714:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	7a5b      	ldrb	r3, [r3, #9]
 800571a:	021b      	lsls	r3, r3, #8
 800571c:	e004      	b.n	8005728 <HAL_MPU_ConfigRegion+0x288>
 800571e:	bf00      	nop
 8005720:	0801438c 	.word	0x0801438c
 8005724:	e000ed90 	.word	0xe000ed90
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005728:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	7a1b      	ldrb	r3, [r3, #8]
 800572e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005730:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	7812      	ldrb	r2, [r2, #0]
 8005736:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005738:	4a03      	ldr	r2, [pc, #12]	@ (8005748 <HAL_MPU_ConfigRegion+0x2a8>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800573a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800573c:	6113      	str	r3, [r2, #16]
}
 800573e:	bf00      	nop
 8005740:	3708      	adds	r7, #8
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	e000ed90 	.word	0xe000ed90

0800574c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b02      	cmp	r3, #2
 800575e:	d004      	beq.n	800576a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2280      	movs	r2, #128	@ 0x80
 8005764:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e00c      	b.n	8005784 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2205      	movs	r2, #5
 800576e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f022 0201 	bic.w	r2, r2, #1
 8005780:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	370c      	adds	r7, #12
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr

08005790 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b088      	sub	sp, #32
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800579a:	2300      	movs	r3, #0
 800579c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800579e:	2300      	movs	r3, #0
 80057a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80057a2:	2300      	movs	r3, #0
 80057a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80057a6:	2300      	movs	r3, #0
 80057a8:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a3a      	ldr	r2, [pc, #232]	@ (8005898 <HAL_GPIO_Init+0x108>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d02b      	beq.n	800580a <HAL_GPIO_Init+0x7a>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a39      	ldr	r2, [pc, #228]	@ (800589c <HAL_GPIO_Init+0x10c>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d027      	beq.n	800580a <HAL_GPIO_Init+0x7a>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a38      	ldr	r2, [pc, #224]	@ (80058a0 <HAL_GPIO_Init+0x110>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d023      	beq.n	800580a <HAL_GPIO_Init+0x7a>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a37      	ldr	r2, [pc, #220]	@ (80058a4 <HAL_GPIO_Init+0x114>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d01f      	beq.n	800580a <HAL_GPIO_Init+0x7a>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a36      	ldr	r2, [pc, #216]	@ (80058a8 <HAL_GPIO_Init+0x118>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d01b      	beq.n	800580a <HAL_GPIO_Init+0x7a>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a35      	ldr	r2, [pc, #212]	@ (80058ac <HAL_GPIO_Init+0x11c>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d017      	beq.n	800580a <HAL_GPIO_Init+0x7a>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a34      	ldr	r2, [pc, #208]	@ (80058b0 <HAL_GPIO_Init+0x120>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d013      	beq.n	800580a <HAL_GPIO_Init+0x7a>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a33      	ldr	r2, [pc, #204]	@ (80058b4 <HAL_GPIO_Init+0x124>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d00f      	beq.n	800580a <HAL_GPIO_Init+0x7a>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a32      	ldr	r2, [pc, #200]	@ (80058b8 <HAL_GPIO_Init+0x128>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d00b      	beq.n	800580a <HAL_GPIO_Init+0x7a>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a31      	ldr	r2, [pc, #196]	@ (80058bc <HAL_GPIO_Init+0x12c>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d007      	beq.n	800580a <HAL_GPIO_Init+0x7a>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a30      	ldr	r2, [pc, #192]	@ (80058c0 <HAL_GPIO_Init+0x130>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d003      	beq.n	800580a <HAL_GPIO_Init+0x7a>
 8005802:	21aa      	movs	r1, #170	@ 0xaa
 8005804:	482f      	ldr	r0, [pc, #188]	@ (80058c4 <HAL_GPIO_Init+0x134>)
 8005806:	f7fe ffd5 	bl	80047b4 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	b29b      	uxth	r3, r3
 8005810:	2b00      	cmp	r3, #0
 8005812:	d103      	bne.n	800581c <HAL_GPIO_Init+0x8c>
 8005814:	21ab      	movs	r1, #171	@ 0xab
 8005816:	482b      	ldr	r0, [pc, #172]	@ (80058c4 <HAL_GPIO_Init+0x134>)
 8005818:	f7fe ffcc 	bl	80047b4 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d035      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	2b01      	cmp	r3, #1
 800582a:	d031      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	2b11      	cmp	r3, #17
 8005832:	d02d      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	2b02      	cmp	r3, #2
 800583a:	d029      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	2b12      	cmp	r3, #18
 8005842:	d025      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 800584c:	d020      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8005856:	d01b      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8005860:	d016      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 800586a:	d011      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8005874:	d00c      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 800587e:	d007      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	2b03      	cmp	r3, #3
 8005886:	d003      	beq.n	8005890 <HAL_GPIO_Init+0x100>
 8005888:	21ac      	movs	r1, #172	@ 0xac
 800588a:	480e      	ldr	r0, [pc, #56]	@ (80058c4 <HAL_GPIO_Init+0x134>)
 800588c:	f7fe ff92 	bl	80047b4 <assert_failed>

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005890:	2300      	movs	r3, #0
 8005892:	61fb      	str	r3, [r7, #28]
 8005894:	e2c7      	b.n	8005e26 <HAL_GPIO_Init+0x696>
 8005896:	bf00      	nop
 8005898:	40020000 	.word	0x40020000
 800589c:	40020400 	.word	0x40020400
 80058a0:	40020800 	.word	0x40020800
 80058a4:	40020c00 	.word	0x40020c00
 80058a8:	40021000 	.word	0x40021000
 80058ac:	40021400 	.word	0x40021400
 80058b0:	40021800 	.word	0x40021800
 80058b4:	40021c00 	.word	0x40021c00
 80058b8:	40022000 	.word	0x40022000
 80058bc:	40022400 	.word	0x40022400
 80058c0:	40022800 	.word	0x40022800
 80058c4:	080143c8 	.word	0x080143c8
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80058c8:	2201      	movs	r2, #1
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	fa02 f303 	lsl.w	r3, r2, r3
 80058d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	697a      	ldr	r2, [r7, #20]
 80058d8:	4013      	ands	r3, r2
 80058da:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	f040 829d 	bne.w	8005e20 <HAL_GPIO_Init+0x690>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f003 0303 	and.w	r3, r3, #3
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d005      	beq.n	80058fe <HAL_GPIO_Init+0x16e>
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f003 0303 	and.w	r3, r3, #3
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d144      	bne.n	8005988 <HAL_GPIO_Init+0x1f8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00f      	beq.n	8005926 <HAL_GPIO_Init+0x196>
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d00b      	beq.n	8005926 <HAL_GPIO_Init+0x196>
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	2b02      	cmp	r3, #2
 8005914:	d007      	beq.n	8005926 <HAL_GPIO_Init+0x196>
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	2b03      	cmp	r3, #3
 800591c:	d003      	beq.n	8005926 <HAL_GPIO_Init+0x196>
 800591e:	21bd      	movs	r1, #189	@ 0xbd
 8005920:	4831      	ldr	r0, [pc, #196]	@ (80059e8 <HAL_GPIO_Init+0x258>)
 8005922:	f7fe ff47 	bl	80047b4 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	005b      	lsls	r3, r3, #1
 8005930:	2203      	movs	r2, #3
 8005932:	fa02 f303 	lsl.w	r3, r2, r3
 8005936:	43db      	mvns	r3, r3
 8005938:	69ba      	ldr	r2, [r7, #24]
 800593a:	4013      	ands	r3, r2
 800593c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	68da      	ldr	r2, [r3, #12]
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	005b      	lsls	r3, r3, #1
 8005946:	fa02 f303 	lsl.w	r3, r2, r3
 800594a:	69ba      	ldr	r2, [r7, #24]
 800594c:	4313      	orrs	r3, r2
 800594e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	69ba      	ldr	r2, [r7, #24]
 8005954:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800595c:	2201      	movs	r2, #1
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	fa02 f303 	lsl.w	r3, r2, r3
 8005964:	43db      	mvns	r3, r3
 8005966:	69ba      	ldr	r2, [r7, #24]
 8005968:	4013      	ands	r3, r2
 800596a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	091b      	lsrs	r3, r3, #4
 8005972:	f003 0201 	and.w	r2, r3, #1
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	fa02 f303 	lsl.w	r3, r2, r3
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	4313      	orrs	r3, r2
 8005980:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f003 0303 	and.w	r3, r3, #3
 8005990:	2b03      	cmp	r3, #3
 8005992:	d02b      	beq.n	80059ec <HAL_GPIO_Init+0x25c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d00b      	beq.n	80059b4 <HAL_GPIO_Init+0x224>
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d007      	beq.n	80059b4 <HAL_GPIO_Init+0x224>
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	2b02      	cmp	r3, #2
 80059aa:	d003      	beq.n	80059b4 <HAL_GPIO_Init+0x224>
 80059ac:	21ce      	movs	r1, #206	@ 0xce
 80059ae:	480e      	ldr	r0, [pc, #56]	@ (80059e8 <HAL_GPIO_Init+0x258>)
 80059b0:	f7fe ff00 	bl	80047b4 <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	005b      	lsls	r3, r3, #1
 80059be:	2203      	movs	r2, #3
 80059c0:	fa02 f303 	lsl.w	r3, r2, r3
 80059c4:	43db      	mvns	r3, r3
 80059c6:	69ba      	ldr	r2, [r7, #24]
 80059c8:	4013      	ands	r3, r2
 80059ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	689a      	ldr	r2, [r3, #8]
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	005b      	lsls	r3, r3, #1
 80059d4:	fa02 f303 	lsl.w	r3, r2, r3
 80059d8:	69ba      	ldr	r2, [r7, #24]
 80059da:	4313      	orrs	r3, r2
 80059dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	60da      	str	r2, [r3, #12]
 80059e4:	e002      	b.n	80059ec <HAL_GPIO_Init+0x25c>
 80059e6:	bf00      	nop
 80059e8:	080143c8 	.word	0x080143c8
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	f003 0303 	and.w	r3, r3, #3
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	f040 8134 	bne.w	8005c62 <HAL_GPIO_Init+0x4d2>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	f000 810b 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	691b      	ldr	r3, [r3, #16]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	f000 8106 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	f000 8101 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	691b      	ldr	r3, [r3, #16]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	f000 80fc 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	f000 80f7 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	691b      	ldr	r3, [r3, #16]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	f000 80f2 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	2b02      	cmp	r3, #2
 8005a3c:	f000 80ed 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	691b      	ldr	r3, [r3, #16]
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	f000 80e8 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	f000 80e3 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	2b03      	cmp	r3, #3
 8005a5a:	f000 80de 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	2b03      	cmp	r3, #3
 8005a64:	f000 80d9 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	2b03      	cmp	r3, #3
 8005a6e:	f000 80d4 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	2b03      	cmp	r3, #3
 8005a78:	f000 80cf 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	691b      	ldr	r3, [r3, #16]
 8005a80:	2b03      	cmp	r3, #3
 8005a82:	f000 80ca 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	2b03      	cmp	r3, #3
 8005a8c:	f000 80c5 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	691b      	ldr	r3, [r3, #16]
 8005a94:	2b04      	cmp	r3, #4
 8005a96:	f000 80c0 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	691b      	ldr	r3, [r3, #16]
 8005a9e:	2b04      	cmp	r3, #4
 8005aa0:	f000 80bb 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	2b04      	cmp	r3, #4
 8005aaa:	f000 80b6 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	691b      	ldr	r3, [r3, #16]
 8005ab2:	2b04      	cmp	r3, #4
 8005ab4:	f000 80b1 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	2b04      	cmp	r3, #4
 8005abe:	f000 80ac 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	2b05      	cmp	r3, #5
 8005ac8:	f000 80a7 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	2b05      	cmp	r3, #5
 8005ad2:	f000 80a2 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	2b05      	cmp	r3, #5
 8005adc:	f000 809d 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	2b05      	cmp	r3, #5
 8005ae6:	f000 8098 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	2b05      	cmp	r3, #5
 8005af0:	f000 8093 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	691b      	ldr	r3, [r3, #16]
 8005af8:	2b05      	cmp	r3, #5
 8005afa:	f000 808e 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	2b06      	cmp	r3, #6
 8005b04:	f000 8089 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	2b06      	cmp	r3, #6
 8005b0e:	f000 8084 	beq.w	8005c1a <HAL_GPIO_Init+0x48a>
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	2b07      	cmp	r3, #7
 8005b18:	d07f      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	2b07      	cmp	r3, #7
 8005b20:	d07b      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	691b      	ldr	r3, [r3, #16]
 8005b26:	2b07      	cmp	r3, #7
 8005b28:	d077      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	2b07      	cmp	r3, #7
 8005b30:	d073      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	2b07      	cmp	r3, #7
 8005b38:	d06f      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	2b07      	cmp	r3, #7
 8005b40:	d06b      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	691b      	ldr	r3, [r3, #16]
 8005b46:	2b07      	cmp	r3, #7
 8005b48:	d067      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	2b08      	cmp	r3, #8
 8005b50:	d063      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	2b08      	cmp	r3, #8
 8005b58:	d05f      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	2b08      	cmp	r3, #8
 8005b60:	d05b      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	2b08      	cmp	r3, #8
 8005b68:	d057      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	691b      	ldr	r3, [r3, #16]
 8005b6e:	2b08      	cmp	r3, #8
 8005b70:	d053      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	2b08      	cmp	r3, #8
 8005b78:	d04f      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	2b08      	cmp	r3, #8
 8005b80:	d04b      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	2b09      	cmp	r3, #9
 8005b88:	d047      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	2b09      	cmp	r3, #9
 8005b90:	d043      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	2b09      	cmp	r3, #9
 8005b98:	d03f      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	2b09      	cmp	r3, #9
 8005ba0:	d03b      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	691b      	ldr	r3, [r3, #16]
 8005ba6:	2b09      	cmp	r3, #9
 8005ba8:	d037      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	691b      	ldr	r3, [r3, #16]
 8005bae:	2b09      	cmp	r3, #9
 8005bb0:	d033      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	2b09      	cmp	r3, #9
 8005bb8:	d02f      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	2b0a      	cmp	r3, #10
 8005bc0:	d02b      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	2b0a      	cmp	r3, #10
 8005bc8:	d027      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	691b      	ldr	r3, [r3, #16]
 8005bce:	2b0a      	cmp	r3, #10
 8005bd0:	d023      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	2b0a      	cmp	r3, #10
 8005bd8:	d01f      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	691b      	ldr	r3, [r3, #16]
 8005bde:	2b0b      	cmp	r3, #11
 8005be0:	d01b      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	2b0c      	cmp	r3, #12
 8005be8:	d017      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	2b0c      	cmp	r3, #12
 8005bf0:	d013      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	691b      	ldr	r3, [r3, #16]
 8005bf6:	2b0c      	cmp	r3, #12
 8005bf8:	d00f      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	2b0f      	cmp	r3, #15
 8005c00:	d00b      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	2b0d      	cmp	r3, #13
 8005c08:	d007      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	2b0e      	cmp	r3, #14
 8005c10:	d003      	beq.n	8005c1a <HAL_GPIO_Init+0x48a>
 8005c12:	21db      	movs	r1, #219	@ 0xdb
 8005c14:	4888      	ldr	r0, [pc, #544]	@ (8005e38 <HAL_GPIO_Init+0x6a8>)
 8005c16:	f7fe fdcd 	bl	80047b4 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	08da      	lsrs	r2, r3, #3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	3208      	adds	r2, #8
 8005c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	f003 0307 	and.w	r3, r3, #7
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	220f      	movs	r2, #15
 8005c32:	fa02 f303 	lsl.w	r3, r2, r3
 8005c36:	43db      	mvns	r3, r3
 8005c38:	69ba      	ldr	r2, [r7, #24]
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	691a      	ldr	r2, [r3, #16]
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	f003 0307 	and.w	r3, r3, #7
 8005c48:	009b      	lsls	r3, r3, #2
 8005c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c4e:	69ba      	ldr	r2, [r7, #24]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	08da      	lsrs	r2, r3, #3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	3208      	adds	r2, #8
 8005c5c:	69b9      	ldr	r1, [r7, #24]
 8005c5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	2203      	movs	r2, #3
 8005c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c72:	43db      	mvns	r3, r3
 8005c74:	69ba      	ldr	r2, [r7, #24]
 8005c76:	4013      	ands	r3, r2
 8005c78:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f003 0203 	and.w	r2, r3, #3
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	005b      	lsls	r3, r3, #1
 8005c86:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8a:	69ba      	ldr	r2, [r7, #24]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	69ba      	ldr	r2, [r7, #24]
 8005c94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f000 80be 	beq.w	8005e20 <HAL_GPIO_Init+0x690>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ca4:	4b65      	ldr	r3, [pc, #404]	@ (8005e3c <HAL_GPIO_Init+0x6ac>)
 8005ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ca8:	4a64      	ldr	r2, [pc, #400]	@ (8005e3c <HAL_GPIO_Init+0x6ac>)
 8005caa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005cae:	6453      	str	r3, [r2, #68]	@ 0x44
 8005cb0:	4b62      	ldr	r3, [pc, #392]	@ (8005e3c <HAL_GPIO_Init+0x6ac>)
 8005cb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cb8:	60fb      	str	r3, [r7, #12]
 8005cba:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005cbc:	4a60      	ldr	r2, [pc, #384]	@ (8005e40 <HAL_GPIO_Init+0x6b0>)
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	089b      	lsrs	r3, r3, #2
 8005cc2:	3302      	adds	r3, #2
 8005cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	f003 0303 	and.w	r3, r3, #3
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	220f      	movs	r2, #15
 8005cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd8:	43db      	mvns	r3, r3
 8005cda:	69ba      	ldr	r2, [r7, #24]
 8005cdc:	4013      	ands	r3, r2
 8005cde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a58      	ldr	r2, [pc, #352]	@ (8005e44 <HAL_GPIO_Init+0x6b4>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d037      	beq.n	8005d58 <HAL_GPIO_Init+0x5c8>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a57      	ldr	r2, [pc, #348]	@ (8005e48 <HAL_GPIO_Init+0x6b8>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d031      	beq.n	8005d54 <HAL_GPIO_Init+0x5c4>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a56      	ldr	r2, [pc, #344]	@ (8005e4c <HAL_GPIO_Init+0x6bc>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d02b      	beq.n	8005d50 <HAL_GPIO_Init+0x5c0>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a55      	ldr	r2, [pc, #340]	@ (8005e50 <HAL_GPIO_Init+0x6c0>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d025      	beq.n	8005d4c <HAL_GPIO_Init+0x5bc>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a54      	ldr	r2, [pc, #336]	@ (8005e54 <HAL_GPIO_Init+0x6c4>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d01f      	beq.n	8005d48 <HAL_GPIO_Init+0x5b8>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a53      	ldr	r2, [pc, #332]	@ (8005e58 <HAL_GPIO_Init+0x6c8>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d019      	beq.n	8005d44 <HAL_GPIO_Init+0x5b4>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a52      	ldr	r2, [pc, #328]	@ (8005e5c <HAL_GPIO_Init+0x6cc>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d013      	beq.n	8005d40 <HAL_GPIO_Init+0x5b0>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a51      	ldr	r2, [pc, #324]	@ (8005e60 <HAL_GPIO_Init+0x6d0>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d00d      	beq.n	8005d3c <HAL_GPIO_Init+0x5ac>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a50      	ldr	r2, [pc, #320]	@ (8005e64 <HAL_GPIO_Init+0x6d4>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d007      	beq.n	8005d38 <HAL_GPIO_Init+0x5a8>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a4f      	ldr	r2, [pc, #316]	@ (8005e68 <HAL_GPIO_Init+0x6d8>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d101      	bne.n	8005d34 <HAL_GPIO_Init+0x5a4>
 8005d30:	2309      	movs	r3, #9
 8005d32:	e012      	b.n	8005d5a <HAL_GPIO_Init+0x5ca>
 8005d34:	230a      	movs	r3, #10
 8005d36:	e010      	b.n	8005d5a <HAL_GPIO_Init+0x5ca>
 8005d38:	2308      	movs	r3, #8
 8005d3a:	e00e      	b.n	8005d5a <HAL_GPIO_Init+0x5ca>
 8005d3c:	2307      	movs	r3, #7
 8005d3e:	e00c      	b.n	8005d5a <HAL_GPIO_Init+0x5ca>
 8005d40:	2306      	movs	r3, #6
 8005d42:	e00a      	b.n	8005d5a <HAL_GPIO_Init+0x5ca>
 8005d44:	2305      	movs	r3, #5
 8005d46:	e008      	b.n	8005d5a <HAL_GPIO_Init+0x5ca>
 8005d48:	2304      	movs	r3, #4
 8005d4a:	e006      	b.n	8005d5a <HAL_GPIO_Init+0x5ca>
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	e004      	b.n	8005d5a <HAL_GPIO_Init+0x5ca>
 8005d50:	2302      	movs	r3, #2
 8005d52:	e002      	b.n	8005d5a <HAL_GPIO_Init+0x5ca>
 8005d54:	2301      	movs	r3, #1
 8005d56:	e000      	b.n	8005d5a <HAL_GPIO_Init+0x5ca>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	69fa      	ldr	r2, [r7, #28]
 8005d5c:	f002 0203 	and.w	r2, r2, #3
 8005d60:	0092      	lsls	r2, r2, #2
 8005d62:	4093      	lsls	r3, r2
 8005d64:	69ba      	ldr	r2, [r7, #24]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005d6a:	4935      	ldr	r1, [pc, #212]	@ (8005e40 <HAL_GPIO_Init+0x6b0>)
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	089b      	lsrs	r3, r3, #2
 8005d70:	3302      	adds	r3, #2
 8005d72:	69ba      	ldr	r2, [r7, #24]
 8005d74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005d78:	4b3c      	ldr	r3, [pc, #240]	@ (8005e6c <HAL_GPIO_Init+0x6dc>)
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	43db      	mvns	r3, r3
 8005d82:	69ba      	ldr	r2, [r7, #24]
 8005d84:	4013      	ands	r3, r2
 8005d86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d003      	beq.n	8005d9c <HAL_GPIO_Init+0x60c>
        {
          temp |= iocurrent;
 8005d94:	69ba      	ldr	r2, [r7, #24]
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005d9c:	4a33      	ldr	r2, [pc, #204]	@ (8005e6c <HAL_GPIO_Init+0x6dc>)
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005da2:	4b32      	ldr	r3, [pc, #200]	@ (8005e6c <HAL_GPIO_Init+0x6dc>)
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	43db      	mvns	r3, r3
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	4013      	ands	r3, r2
 8005db0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d003      	beq.n	8005dc6 <HAL_GPIO_Init+0x636>
        {
          temp |= iocurrent;
 8005dbe:	69ba      	ldr	r2, [r7, #24]
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005dc6:	4a29      	ldr	r2, [pc, #164]	@ (8005e6c <HAL_GPIO_Init+0x6dc>)
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005dcc:	4b27      	ldr	r3, [pc, #156]	@ (8005e6c <HAL_GPIO_Init+0x6dc>)
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	43db      	mvns	r3, r3
 8005dd6:	69ba      	ldr	r2, [r7, #24]
 8005dd8:	4013      	ands	r3, r2
 8005dda:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d003      	beq.n	8005df0 <HAL_GPIO_Init+0x660>
        {
          temp |= iocurrent;
 8005de8:	69ba      	ldr	r2, [r7, #24]
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005df0:	4a1e      	ldr	r2, [pc, #120]	@ (8005e6c <HAL_GPIO_Init+0x6dc>)
 8005df2:	69bb      	ldr	r3, [r7, #24]
 8005df4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005df6:	4b1d      	ldr	r3, [pc, #116]	@ (8005e6c <HAL_GPIO_Init+0x6dc>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	43db      	mvns	r3, r3
 8005e00:	69ba      	ldr	r2, [r7, #24]
 8005e02:	4013      	ands	r3, r2
 8005e04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d003      	beq.n	8005e1a <HAL_GPIO_Init+0x68a>
        {
          temp |= iocurrent;
 8005e12:	69ba      	ldr	r2, [r7, #24]
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005e1a:	4a14      	ldr	r2, [pc, #80]	@ (8005e6c <HAL_GPIO_Init+0x6dc>)
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	3301      	adds	r3, #1
 8005e24:	61fb      	str	r3, [r7, #28]
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	2b0f      	cmp	r3, #15
 8005e2a:	f67f ad4d 	bls.w	80058c8 <HAL_GPIO_Init+0x138>
      }
    }
  }
}
 8005e2e:	bf00      	nop
 8005e30:	bf00      	nop
 8005e32:	3720      	adds	r7, #32
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	080143c8 	.word	0x080143c8
 8005e3c:	40023800 	.word	0x40023800
 8005e40:	40013800 	.word	0x40013800
 8005e44:	40020000 	.word	0x40020000
 8005e48:	40020400 	.word	0x40020400
 8005e4c:	40020800 	.word	0x40020800
 8005e50:	40020c00 	.word	0x40020c00
 8005e54:	40021000 	.word	0x40021000
 8005e58:	40021400 	.word	0x40021400
 8005e5c:	40021800 	.word	0x40021800
 8005e60:	40021c00 	.word	0x40021c00
 8005e64:	40022000 	.word	0x40022000
 8005e68:	40022400 	.word	0x40022400
 8005e6c:	40013c00 	.word	0x40013c00

08005e70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	460b      	mov	r3, r1
 8005e7a:	807b      	strh	r3, [r7, #2]
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8005e80:	887b      	ldrh	r3, [r7, #2]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d104      	bne.n	8005e90 <HAL_GPIO_WritePin+0x20>
 8005e86:	f240 1197 	movw	r1, #407	@ 0x197
 8005e8a:	480e      	ldr	r0, [pc, #56]	@ (8005ec4 <HAL_GPIO_WritePin+0x54>)
 8005e8c:	f7fe fc92 	bl	80047b4 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8005e90:	787b      	ldrb	r3, [r7, #1]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d007      	beq.n	8005ea6 <HAL_GPIO_WritePin+0x36>
 8005e96:	787b      	ldrb	r3, [r7, #1]
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d004      	beq.n	8005ea6 <HAL_GPIO_WritePin+0x36>
 8005e9c:	f44f 71cc 	mov.w	r1, #408	@ 0x198
 8005ea0:	4808      	ldr	r0, [pc, #32]	@ (8005ec4 <HAL_GPIO_WritePin+0x54>)
 8005ea2:	f7fe fc87 	bl	80047b4 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8005ea6:	787b      	ldrb	r3, [r7, #1]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d003      	beq.n	8005eb4 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005eac:	887a      	ldrh	r2, [r7, #2]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005eb2:	e003      	b.n	8005ebc <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005eb4:	887b      	ldrh	r3, [r7, #2]
 8005eb6:	041a      	lsls	r2, r3, #16
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	619a      	str	r2, [r3, #24]
}
 8005ebc:	bf00      	nop
 8005ebe:	3708      	adds	r7, #8
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	080143c8 	.word	0x080143c8

08005ec8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b086      	sub	sp, #24
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d101      	bne.n	8005ede <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e345      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2b0f      	cmp	r3, #15
 8005ee4:	d904      	bls.n	8005ef0 <HAL_RCC_OscConfig+0x28>
 8005ee6:	f240 1163 	movw	r1, #355	@ 0x163
 8005eea:	4892      	ldr	r0, [pc, #584]	@ (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005eec:	f7fe fc62 	bl	80047b4 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0301 	and.w	r3, r3, #1
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	f000 809a 	beq.w	8006032 <HAL_RCC_OscConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d00e      	beq.n	8005f24 <HAL_RCC_OscConfig+0x5c>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f0e:	d009      	beq.n	8005f24 <HAL_RCC_OscConfig+0x5c>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f18:	d004      	beq.n	8005f24 <HAL_RCC_OscConfig+0x5c>
 8005f1a:	f240 1169 	movw	r1, #361	@ 0x169
 8005f1e:	4885      	ldr	r0, [pc, #532]	@ (8006134 <HAL_RCC_OscConfig+0x26c>)
 8005f20:	f7fe fc48 	bl	80047b4 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f24:	4b84      	ldr	r3, [pc, #528]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	f003 030c 	and.w	r3, r3, #12
 8005f2c:	2b04      	cmp	r3, #4
 8005f2e:	d00c      	beq.n	8005f4a <HAL_RCC_OscConfig+0x82>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f30:	4b81      	ldr	r3, [pc, #516]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	f003 030c 	and.w	r3, r3, #12
 8005f38:	2b08      	cmp	r3, #8
 8005f3a:	d112      	bne.n	8005f62 <HAL_RCC_OscConfig+0x9a>
 8005f3c:	4b7e      	ldr	r3, [pc, #504]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f48:	d10b      	bne.n	8005f62 <HAL_RCC_OscConfig+0x9a>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f4a:	4b7b      	ldr	r3, [pc, #492]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d06c      	beq.n	8006030 <HAL_RCC_OscConfig+0x168>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d168      	bne.n	8006030 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e303      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f6a:	d106      	bne.n	8005f7a <HAL_RCC_OscConfig+0xb2>
 8005f6c:	4b72      	ldr	r3, [pc, #456]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a71      	ldr	r2, [pc, #452]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005f72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f76:	6013      	str	r3, [r2, #0]
 8005f78:	e02e      	b.n	8005fd8 <HAL_RCC_OscConfig+0x110>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d10c      	bne.n	8005f9c <HAL_RCC_OscConfig+0xd4>
 8005f82:	4b6d      	ldr	r3, [pc, #436]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a6c      	ldr	r2, [pc, #432]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005f88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f8c:	6013      	str	r3, [r2, #0]
 8005f8e:	4b6a      	ldr	r3, [pc, #424]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a69      	ldr	r2, [pc, #420]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005f94:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f98:	6013      	str	r3, [r2, #0]
 8005f9a:	e01d      	b.n	8005fd8 <HAL_RCC_OscConfig+0x110>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005fa4:	d10c      	bne.n	8005fc0 <HAL_RCC_OscConfig+0xf8>
 8005fa6:	4b64      	ldr	r3, [pc, #400]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a63      	ldr	r2, [pc, #396]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005fac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005fb0:	6013      	str	r3, [r2, #0]
 8005fb2:	4b61      	ldr	r3, [pc, #388]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a60      	ldr	r2, [pc, #384]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005fb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fbc:	6013      	str	r3, [r2, #0]
 8005fbe:	e00b      	b.n	8005fd8 <HAL_RCC_OscConfig+0x110>
 8005fc0:	4b5d      	ldr	r3, [pc, #372]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a5c      	ldr	r2, [pc, #368]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005fc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fca:	6013      	str	r3, [r2, #0]
 8005fcc:	4b5a      	ldr	r3, [pc, #360]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a59      	ldr	r2, [pc, #356]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005fd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d013      	beq.n	8006008 <HAL_RCC_OscConfig+0x140>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe0:	f7ff f8b6 	bl	8005150 <HAL_GetTick>
 8005fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fe6:	e008      	b.n	8005ffa <HAL_RCC_OscConfig+0x132>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fe8:	f7ff f8b2 	bl	8005150 <HAL_GetTick>
 8005fec:	4602      	mov	r2, r0
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	1ad3      	subs	r3, r2, r3
 8005ff2:	2b64      	cmp	r3, #100	@ 0x64
 8005ff4:	d901      	bls.n	8005ffa <HAL_RCC_OscConfig+0x132>
          {
            return HAL_TIMEOUT;
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	e2b7      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ffa:	4b4f      	ldr	r3, [pc, #316]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006002:	2b00      	cmp	r3, #0
 8006004:	d0f0      	beq.n	8005fe8 <HAL_RCC_OscConfig+0x120>
 8006006:	e014      	b.n	8006032 <HAL_RCC_OscConfig+0x16a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006008:	f7ff f8a2 	bl	8005150 <HAL_GetTick>
 800600c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800600e:	e008      	b.n	8006022 <HAL_RCC_OscConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006010:	f7ff f89e 	bl	8005150 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	2b64      	cmp	r3, #100	@ 0x64
 800601c:	d901      	bls.n	8006022 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e2a3      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006022:	4b45      	ldr	r3, [pc, #276]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d1f0      	bne.n	8006010 <HAL_RCC_OscConfig+0x148>
 800602e:	e000      	b.n	8006032 <HAL_RCC_OscConfig+0x16a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006030:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 0302 	and.w	r3, r3, #2
 800603a:	2b00      	cmp	r3, #0
 800603c:	f000 8084 	beq.w	8006148 <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d008      	beq.n	800605a <HAL_RCC_OscConfig+0x192>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	2b01      	cmp	r3, #1
 800604e:	d004      	beq.n	800605a <HAL_RCC_OscConfig+0x192>
 8006050:	f240 119b 	movw	r1, #411	@ 0x19b
 8006054:	4837      	ldr	r0, [pc, #220]	@ (8006134 <HAL_RCC_OscConfig+0x26c>)
 8006056:	f7fe fbad 	bl	80047b4 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	2b1f      	cmp	r3, #31
 8006060:	d904      	bls.n	800606c <HAL_RCC_OscConfig+0x1a4>
 8006062:	f44f 71ce 	mov.w	r1, #412	@ 0x19c
 8006066:	4833      	ldr	r0, [pc, #204]	@ (8006134 <HAL_RCC_OscConfig+0x26c>)
 8006068:	f7fe fba4 	bl	80047b4 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800606c:	4b32      	ldr	r3, [pc, #200]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f003 030c 	and.w	r3, r3, #12
 8006074:	2b00      	cmp	r3, #0
 8006076:	d00b      	beq.n	8006090 <HAL_RCC_OscConfig+0x1c8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006078:	4b2f      	ldr	r3, [pc, #188]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	f003 030c 	and.w	r3, r3, #12
 8006080:	2b08      	cmp	r3, #8
 8006082:	d11c      	bne.n	80060be <HAL_RCC_OscConfig+0x1f6>
 8006084:	4b2c      	ldr	r3, [pc, #176]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800608c:	2b00      	cmp	r3, #0
 800608e:	d116      	bne.n	80060be <HAL_RCC_OscConfig+0x1f6>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006090:	4b29      	ldr	r3, [pc, #164]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f003 0302 	and.w	r3, r3, #2
 8006098:	2b00      	cmp	r3, #0
 800609a:	d005      	beq.n	80060a8 <HAL_RCC_OscConfig+0x1e0>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d001      	beq.n	80060a8 <HAL_RCC_OscConfig+0x1e0>
      {
        return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e260      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060a8:	4b23      	ldr	r3, [pc, #140]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	691b      	ldr	r3, [r3, #16]
 80060b4:	00db      	lsls	r3, r3, #3
 80060b6:	4920      	ldr	r1, [pc, #128]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 80060b8:	4313      	orrs	r3, r2
 80060ba:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060bc:	e044      	b.n	8006148 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d023      	beq.n	800610e <HAL_RCC_OscConfig+0x246>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060c6:	4b1c      	ldr	r3, [pc, #112]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a1b      	ldr	r2, [pc, #108]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 80060cc:	f043 0301 	orr.w	r3, r3, #1
 80060d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d2:	f7ff f83d 	bl	8005150 <HAL_GetTick>
 80060d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060d8:	e008      	b.n	80060ec <HAL_RCC_OscConfig+0x224>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060da:	f7ff f839 	bl	8005150 <HAL_GetTick>
 80060de:	4602      	mov	r2, r0
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	2b02      	cmp	r3, #2
 80060e6:	d901      	bls.n	80060ec <HAL_RCC_OscConfig+0x224>
          {
            return HAL_TIMEOUT;
 80060e8:	2303      	movs	r3, #3
 80060ea:	e23e      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060ec:	4b12      	ldr	r3, [pc, #72]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f003 0302 	and.w	r3, r3, #2
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d0f0      	beq.n	80060da <HAL_RCC_OscConfig+0x212>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	00db      	lsls	r3, r3, #3
 8006106:	490c      	ldr	r1, [pc, #48]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8006108:	4313      	orrs	r3, r2
 800610a:	600b      	str	r3, [r1, #0]
 800610c:	e01c      	b.n	8006148 <HAL_RCC_OscConfig+0x280>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800610e:	4b0a      	ldr	r3, [pc, #40]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a09      	ldr	r2, [pc, #36]	@ (8006138 <HAL_RCC_OscConfig+0x270>)
 8006114:	f023 0301 	bic.w	r3, r3, #1
 8006118:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800611a:	f7ff f819 	bl	8005150 <HAL_GetTick>
 800611e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006120:	e00c      	b.n	800613c <HAL_RCC_OscConfig+0x274>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006122:	f7ff f815 	bl	8005150 <HAL_GetTick>
 8006126:	4602      	mov	r2, r0
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	2b02      	cmp	r3, #2
 800612e:	d905      	bls.n	800613c <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e21a      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
 8006134:	08014404 	.word	0x08014404
 8006138:	40023800 	.word	0x40023800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800613c:	4b7e      	ldr	r3, [pc, #504]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0302 	and.w	r3, r3, #2
 8006144:	2b00      	cmp	r3, #0
 8006146:	d1ec      	bne.n	8006122 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0308 	and.w	r3, r3, #8
 8006150:	2b00      	cmp	r3, #0
 8006152:	d043      	beq.n	80061dc <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d008      	beq.n	800616e <HAL_RCC_OscConfig+0x2a6>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d004      	beq.n	800616e <HAL_RCC_OscConfig+0x2a6>
 8006164:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 8006168:	4874      	ldr	r0, [pc, #464]	@ (800633c <HAL_RCC_OscConfig+0x474>)
 800616a:	f7fe fb23 	bl	80047b4 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	695b      	ldr	r3, [r3, #20]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d019      	beq.n	80061aa <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006176:	4b70      	ldr	r3, [pc, #448]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 8006178:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800617a:	4a6f      	ldr	r2, [pc, #444]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 800617c:	f043 0301 	orr.w	r3, r3, #1
 8006180:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006182:	f7fe ffe5 	bl	8005150 <HAL_GetTick>
 8006186:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006188:	e008      	b.n	800619c <HAL_RCC_OscConfig+0x2d4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800618a:	f7fe ffe1 	bl	8005150 <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	2b02      	cmp	r3, #2
 8006196:	d901      	bls.n	800619c <HAL_RCC_OscConfig+0x2d4>
        {
          return HAL_TIMEOUT;
 8006198:	2303      	movs	r3, #3
 800619a:	e1e6      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800619c:	4b66      	ldr	r3, [pc, #408]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 800619e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061a0:	f003 0302 	and.w	r3, r3, #2
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d0f0      	beq.n	800618a <HAL_RCC_OscConfig+0x2c2>
 80061a8:	e018      	b.n	80061dc <HAL_RCC_OscConfig+0x314>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061aa:	4b63      	ldr	r3, [pc, #396]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80061ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ae:	4a62      	ldr	r2, [pc, #392]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80061b0:	f023 0301 	bic.w	r3, r3, #1
 80061b4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061b6:	f7fe ffcb 	bl	8005150 <HAL_GetTick>
 80061ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061bc:	e008      	b.n	80061d0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061be:	f7fe ffc7 	bl	8005150 <HAL_GetTick>
 80061c2:	4602      	mov	r2, r0
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d901      	bls.n	80061d0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e1cc      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061d0:	4b59      	ldr	r3, [pc, #356]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80061d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061d4:	f003 0302 	and.w	r3, r3, #2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d1f0      	bne.n	80061be <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0304 	and.w	r3, r3, #4
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	f000 80bc 	beq.w	8006362 <HAL_RCC_OscConfig+0x49a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00c      	beq.n	800620c <HAL_RCC_OscConfig+0x344>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d008      	beq.n	800620c <HAL_RCC_OscConfig+0x344>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	2b05      	cmp	r3, #5
 8006200:	d004      	beq.n	800620c <HAL_RCC_OscConfig+0x344>
 8006202:	f240 2106 	movw	r1, #518	@ 0x206
 8006206:	484d      	ldr	r0, [pc, #308]	@ (800633c <HAL_RCC_OscConfig+0x474>)
 8006208:	f7fe fad4 	bl	80047b4 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800620c:	4b4a      	ldr	r3, [pc, #296]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 800620e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006214:	2b00      	cmp	r3, #0
 8006216:	d10d      	bne.n	8006234 <HAL_RCC_OscConfig+0x36c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006218:	4b47      	ldr	r3, [pc, #284]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 800621a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800621c:	4a46      	ldr	r2, [pc, #280]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 800621e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006222:	6413      	str	r3, [r2, #64]	@ 0x40
 8006224:	4b44      	ldr	r3, [pc, #272]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 8006226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800622c:	60bb      	str	r3, [r7, #8]
 800622e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006230:	2301      	movs	r3, #1
 8006232:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006234:	4b42      	ldr	r3, [pc, #264]	@ (8006340 <HAL_RCC_OscConfig+0x478>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800623c:	2b00      	cmp	r3, #0
 800623e:	d118      	bne.n	8006272 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006240:	4b3f      	ldr	r3, [pc, #252]	@ (8006340 <HAL_RCC_OscConfig+0x478>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a3e      	ldr	r2, [pc, #248]	@ (8006340 <HAL_RCC_OscConfig+0x478>)
 8006246:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800624a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800624c:	f7fe ff80 	bl	8005150 <HAL_GetTick>
 8006250:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006252:	e008      	b.n	8006266 <HAL_RCC_OscConfig+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006254:	f7fe ff7c 	bl	8005150 <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	2b64      	cmp	r3, #100	@ 0x64
 8006260:	d901      	bls.n	8006266 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e181      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006266:	4b36      	ldr	r3, [pc, #216]	@ (8006340 <HAL_RCC_OscConfig+0x478>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800626e:	2b00      	cmp	r3, #0
 8006270:	d0f0      	beq.n	8006254 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	2b01      	cmp	r3, #1
 8006278:	d106      	bne.n	8006288 <HAL_RCC_OscConfig+0x3c0>
 800627a:	4b2f      	ldr	r3, [pc, #188]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 800627c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800627e:	4a2e      	ldr	r2, [pc, #184]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 8006280:	f043 0301 	orr.w	r3, r3, #1
 8006284:	6713      	str	r3, [r2, #112]	@ 0x70
 8006286:	e02d      	b.n	80062e4 <HAL_RCC_OscConfig+0x41c>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d10c      	bne.n	80062aa <HAL_RCC_OscConfig+0x3e2>
 8006290:	4b29      	ldr	r3, [pc, #164]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 8006292:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006294:	4a28      	ldr	r2, [pc, #160]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 8006296:	f023 0301 	bic.w	r3, r3, #1
 800629a:	6713      	str	r3, [r2, #112]	@ 0x70
 800629c:	4b26      	ldr	r3, [pc, #152]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 800629e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062a0:	4a25      	ldr	r2, [pc, #148]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80062a2:	f023 0304 	bic.w	r3, r3, #4
 80062a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80062a8:	e01c      	b.n	80062e4 <HAL_RCC_OscConfig+0x41c>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	2b05      	cmp	r3, #5
 80062b0:	d10c      	bne.n	80062cc <HAL_RCC_OscConfig+0x404>
 80062b2:	4b21      	ldr	r3, [pc, #132]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80062b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062b6:	4a20      	ldr	r2, [pc, #128]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80062b8:	f043 0304 	orr.w	r3, r3, #4
 80062bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80062be:	4b1e      	ldr	r3, [pc, #120]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80062c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062c2:	4a1d      	ldr	r2, [pc, #116]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80062c4:	f043 0301 	orr.w	r3, r3, #1
 80062c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80062ca:	e00b      	b.n	80062e4 <HAL_RCC_OscConfig+0x41c>
 80062cc:	4b1a      	ldr	r3, [pc, #104]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80062ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062d0:	4a19      	ldr	r2, [pc, #100]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80062d2:	f023 0301 	bic.w	r3, r3, #1
 80062d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80062d8:	4b17      	ldr	r3, [pc, #92]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80062da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062dc:	4a16      	ldr	r2, [pc, #88]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 80062de:	f023 0304 	bic.w	r3, r3, #4
 80062e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d015      	beq.n	8006318 <HAL_RCC_OscConfig+0x450>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062ec:	f7fe ff30 	bl	8005150 <HAL_GetTick>
 80062f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062f2:	e00a      	b.n	800630a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062f4:	f7fe ff2c 	bl	8005150 <HAL_GetTick>
 80062f8:	4602      	mov	r2, r0
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006302:	4293      	cmp	r3, r2
 8006304:	d901      	bls.n	800630a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e12f      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800630a:	4b0b      	ldr	r3, [pc, #44]	@ (8006338 <HAL_RCC_OscConfig+0x470>)
 800630c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800630e:	f003 0302 	and.w	r3, r3, #2
 8006312:	2b00      	cmp	r3, #0
 8006314:	d0ee      	beq.n	80062f4 <HAL_RCC_OscConfig+0x42c>
 8006316:	e01b      	b.n	8006350 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006318:	f7fe ff1a 	bl	8005150 <HAL_GetTick>
 800631c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800631e:	e011      	b.n	8006344 <HAL_RCC_OscConfig+0x47c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006320:	f7fe ff16 	bl	8005150 <HAL_GetTick>
 8006324:	4602      	mov	r2, r0
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800632e:	4293      	cmp	r3, r2
 8006330:	d908      	bls.n	8006344 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 8006332:	2303      	movs	r3, #3
 8006334:	e119      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
 8006336:	bf00      	nop
 8006338:	40023800 	.word	0x40023800
 800633c:	08014404 	.word	0x08014404
 8006340:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006344:	4b8b      	ldr	r3, [pc, #556]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 8006346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006348:	f003 0302 	and.w	r3, r3, #2
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1e7      	bne.n	8006320 <HAL_RCC_OscConfig+0x458>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006350:	7dfb      	ldrb	r3, [r7, #23]
 8006352:	2b01      	cmp	r3, #1
 8006354:	d105      	bne.n	8006362 <HAL_RCC_OscConfig+0x49a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006356:	4b87      	ldr	r3, [pc, #540]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 8006358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800635a:	4a86      	ldr	r2, [pc, #536]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 800635c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006360:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00c      	beq.n	8006384 <HAL_RCC_OscConfig+0x4bc>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	699b      	ldr	r3, [r3, #24]
 800636e:	2b01      	cmp	r3, #1
 8006370:	d008      	beq.n	8006384 <HAL_RCC_OscConfig+0x4bc>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	699b      	ldr	r3, [r3, #24]
 8006376:	2b02      	cmp	r3, #2
 8006378:	d004      	beq.n	8006384 <HAL_RCC_OscConfig+0x4bc>
 800637a:	f240 214a 	movw	r1, #586	@ 0x24a
 800637e:	487e      	ldr	r0, [pc, #504]	@ (8006578 <HAL_RCC_OscConfig+0x6b0>)
 8006380:	f7fe fa18 	bl	80047b4 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	699b      	ldr	r3, [r3, #24]
 8006388:	2b00      	cmp	r3, #0
 800638a:	f000 80ed 	beq.w	8006568 <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800638e:	4b79      	ldr	r3, [pc, #484]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f003 030c 	and.w	r3, r3, #12
 8006396:	2b08      	cmp	r3, #8
 8006398:	f000 80b4 	beq.w	8006504 <HAL_RCC_OscConfig+0x63c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	699b      	ldr	r3, [r3, #24]
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	f040 8095 	bne.w	80064d0 <HAL_RCC_OscConfig+0x608>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	69db      	ldr	r3, [r3, #28]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d009      	beq.n	80063c2 <HAL_RCC_OscConfig+0x4fa>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	69db      	ldr	r3, [r3, #28]
 80063b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80063b6:	d004      	beq.n	80063c2 <HAL_RCC_OscConfig+0x4fa>
 80063b8:	f240 2153 	movw	r1, #595	@ 0x253
 80063bc:	486e      	ldr	r0, [pc, #440]	@ (8006578 <HAL_RCC_OscConfig+0x6b0>)
 80063be:	f7fe f9f9 	bl	80047b4 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a1b      	ldr	r3, [r3, #32]
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d903      	bls.n	80063d2 <HAL_RCC_OscConfig+0x50a>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a1b      	ldr	r3, [r3, #32]
 80063ce:	2b3f      	cmp	r3, #63	@ 0x3f
 80063d0:	d904      	bls.n	80063dc <HAL_RCC_OscConfig+0x514>
 80063d2:	f44f 7115 	mov.w	r1, #596	@ 0x254
 80063d6:	4868      	ldr	r0, [pc, #416]	@ (8006578 <HAL_RCC_OscConfig+0x6b0>)
 80063d8:	f7fe f9ec 	bl	80047b4 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e0:	2b31      	cmp	r3, #49	@ 0x31
 80063e2:	d904      	bls.n	80063ee <HAL_RCC_OscConfig+0x526>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e8:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 80063ec:	d904      	bls.n	80063f8 <HAL_RCC_OscConfig+0x530>
 80063ee:	f240 2155 	movw	r1, #597	@ 0x255
 80063f2:	4861      	ldr	r0, [pc, #388]	@ (8006578 <HAL_RCC_OscConfig+0x6b0>)
 80063f4:	f7fe f9de 	bl	80047b4 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063fc:	2b02      	cmp	r3, #2
 80063fe:	d010      	beq.n	8006422 <HAL_RCC_OscConfig+0x55a>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006404:	2b04      	cmp	r3, #4
 8006406:	d00c      	beq.n	8006422 <HAL_RCC_OscConfig+0x55a>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800640c:	2b06      	cmp	r3, #6
 800640e:	d008      	beq.n	8006422 <HAL_RCC_OscConfig+0x55a>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006414:	2b08      	cmp	r3, #8
 8006416:	d004      	beq.n	8006422 <HAL_RCC_OscConfig+0x55a>
 8006418:	f240 2156 	movw	r1, #598	@ 0x256
 800641c:	4856      	ldr	r0, [pc, #344]	@ (8006578 <HAL_RCC_OscConfig+0x6b0>)
 800641e:	f7fe f9c9 	bl	80047b4 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006426:	2b01      	cmp	r3, #1
 8006428:	d903      	bls.n	8006432 <HAL_RCC_OscConfig+0x56a>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800642e:	2b0f      	cmp	r3, #15
 8006430:	d904      	bls.n	800643c <HAL_RCC_OscConfig+0x574>
 8006432:	f240 2157 	movw	r1, #599	@ 0x257
 8006436:	4850      	ldr	r0, [pc, #320]	@ (8006578 <HAL_RCC_OscConfig+0x6b0>)
 8006438:	f7fe f9bc 	bl	80047b4 <assert_failed>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800643c:	4b4d      	ldr	r3, [pc, #308]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a4c      	ldr	r2, [pc, #304]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 8006442:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006446:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006448:	f7fe fe82 	bl	8005150 <HAL_GetTick>
 800644c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800644e:	e008      	b.n	8006462 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006450:	f7fe fe7e 	bl	8005150 <HAL_GetTick>
 8006454:	4602      	mov	r2, r0
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	2b02      	cmp	r3, #2
 800645c:	d901      	bls.n	8006462 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	e083      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006462:	4b44      	ldr	r3, [pc, #272]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d1f0      	bne.n	8006450 <HAL_RCC_OscConfig+0x588>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	69da      	ldr	r2, [r3, #28]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	431a      	orrs	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800647c:	019b      	lsls	r3, r3, #6
 800647e:	431a      	orrs	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006484:	085b      	lsrs	r3, r3, #1
 8006486:	3b01      	subs	r3, #1
 8006488:	041b      	lsls	r3, r3, #16
 800648a:	431a      	orrs	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006490:	061b      	lsls	r3, r3, #24
 8006492:	4313      	orrs	r3, r2
 8006494:	4a37      	ldr	r2, [pc, #220]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 8006496:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800649a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800649c:	4b35      	ldr	r3, [pc, #212]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a34      	ldr	r2, [pc, #208]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 80064a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80064a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064a8:	f7fe fe52 	bl	8005150 <HAL_GetTick>
 80064ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064ae:	e008      	b.n	80064c2 <HAL_RCC_OscConfig+0x5fa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064b0:	f7fe fe4e 	bl	8005150 <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d901      	bls.n	80064c2 <HAL_RCC_OscConfig+0x5fa>
          {
            return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e053      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064c2:	4b2c      	ldr	r3, [pc, #176]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d0f0      	beq.n	80064b0 <HAL_RCC_OscConfig+0x5e8>
 80064ce:	e04b      	b.n	8006568 <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064d0:	4b28      	ldr	r3, [pc, #160]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a27      	ldr	r2, [pc, #156]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 80064d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064dc:	f7fe fe38 	bl	8005150 <HAL_GetTick>
 80064e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064e2:	e008      	b.n	80064f6 <HAL_RCC_OscConfig+0x62e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064e4:	f7fe fe34 	bl	8005150 <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	2b02      	cmp	r3, #2
 80064f0:	d901      	bls.n	80064f6 <HAL_RCC_OscConfig+0x62e>
          {
            return HAL_TIMEOUT;
 80064f2:	2303      	movs	r3, #3
 80064f4:	e039      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064f6:	4b1f      	ldr	r3, [pc, #124]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1f0      	bne.n	80064e4 <HAL_RCC_OscConfig+0x61c>
 8006502:	e031      	b.n	8006568 <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006504:	4b1b      	ldr	r3, [pc, #108]	@ (8006574 <HAL_RCC_OscConfig+0x6ac>)
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	699b      	ldr	r3, [r3, #24]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d028      	beq.n	8006564 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800651c:	429a      	cmp	r2, r3
 800651e:	d121      	bne.n	8006564 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800652a:	429a      	cmp	r2, r3
 800652c:	d11a      	bne.n	8006564 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006534:	4013      	ands	r3, r2
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800653a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800653c:	4293      	cmp	r3, r2
 800653e:	d111      	bne.n	8006564 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800654a:	085b      	lsrs	r3, r3, #1
 800654c:	3b01      	subs	r3, #1
 800654e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006550:	429a      	cmp	r2, r3
 8006552:	d107      	bne.n	8006564 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800655e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006560:	429a      	cmp	r2, r3
 8006562:	d001      	beq.n	8006568 <HAL_RCC_OscConfig+0x6a0>
#endif
      {
        return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e000      	b.n	800656a <HAL_RCC_OscConfig+0x6a2>
      }
    }
  }
  return HAL_OK;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3718      	adds	r7, #24
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop
 8006574:	40023800 	.word	0x40023800
 8006578:	08014404 	.word	0x08014404

0800657c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b084      	sub	sp, #16
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006586:	2300      	movs	r3, #0
 8006588:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d101      	bne.n	8006594 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e18c      	b.n	80068ae <HAL_RCC_ClockConfig+0x332>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d003      	beq.n	80065a4 <HAL_RCC_ClockConfig+0x28>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2b0f      	cmp	r3, #15
 80065a2:	d904      	bls.n	80065ae <HAL_RCC_ClockConfig+0x32>
 80065a4:	f240 21dd 	movw	r1, #733	@ 0x2dd
 80065a8:	4887      	ldr	r0, [pc, #540]	@ (80067c8 <HAL_RCC_ClockConfig+0x24c>)
 80065aa:	f7fe f903 	bl	80047b4 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d031      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d02e      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	2b02      	cmp	r3, #2
 80065be:	d02b      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	2b03      	cmp	r3, #3
 80065c4:	d028      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	2b04      	cmp	r3, #4
 80065ca:	d025      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	2b05      	cmp	r3, #5
 80065d0:	d022      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	2b06      	cmp	r3, #6
 80065d6:	d01f      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	2b07      	cmp	r3, #7
 80065dc:	d01c      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	2b08      	cmp	r3, #8
 80065e2:	d019      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	2b09      	cmp	r3, #9
 80065e8:	d016      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	2b0a      	cmp	r3, #10
 80065ee:	d013      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	2b0b      	cmp	r3, #11
 80065f4:	d010      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	2b0c      	cmp	r3, #12
 80065fa:	d00d      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	2b0d      	cmp	r3, #13
 8006600:	d00a      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	2b0e      	cmp	r3, #14
 8006606:	d007      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	2b0f      	cmp	r3, #15
 800660c:	d004      	beq.n	8006618 <HAL_RCC_ClockConfig+0x9c>
 800660e:	f240 21de 	movw	r1, #734	@ 0x2de
 8006612:	486d      	ldr	r0, [pc, #436]	@ (80067c8 <HAL_RCC_ClockConfig+0x24c>)
 8006614:	f7fe f8ce 	bl	80047b4 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006618:	4b6c      	ldr	r3, [pc, #432]	@ (80067cc <HAL_RCC_ClockConfig+0x250>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 030f 	and.w	r3, r3, #15
 8006620:	683a      	ldr	r2, [r7, #0]
 8006622:	429a      	cmp	r2, r3
 8006624:	d910      	bls.n	8006648 <HAL_RCC_ClockConfig+0xcc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006626:	4b69      	ldr	r3, [pc, #420]	@ (80067cc <HAL_RCC_ClockConfig+0x250>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f023 020f 	bic.w	r2, r3, #15
 800662e:	4967      	ldr	r1, [pc, #412]	@ (80067cc <HAL_RCC_ClockConfig+0x250>)
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	4313      	orrs	r3, r2
 8006634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006636:	4b65      	ldr	r3, [pc, #404]	@ (80067cc <HAL_RCC_ClockConfig+0x250>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 030f 	and.w	r3, r3, #15
 800663e:	683a      	ldr	r2, [r7, #0]
 8006640:	429a      	cmp	r2, r3
 8006642:	d001      	beq.n	8006648 <HAL_RCC_ClockConfig+0xcc>
    {
      return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e132      	b.n	80068ae <HAL_RCC_ClockConfig+0x332>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 0302 	and.w	r3, r3, #2
 8006650:	2b00      	cmp	r3, #0
 8006652:	d049      	beq.n	80066e8 <HAL_RCC_ClockConfig+0x16c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0304 	and.w	r3, r3, #4
 800665c:	2b00      	cmp	r3, #0
 800665e:	d005      	beq.n	800666c <HAL_RCC_ClockConfig+0xf0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006660:	4b5b      	ldr	r3, [pc, #364]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	4a5a      	ldr	r2, [pc, #360]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 8006666:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800666a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 0308 	and.w	r3, r3, #8
 8006674:	2b00      	cmp	r3, #0
 8006676:	d005      	beq.n	8006684 <HAL_RCC_ClockConfig+0x108>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006678:	4b55      	ldr	r3, [pc, #340]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	4a54      	ldr	r2, [pc, #336]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 800667e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006682:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d024      	beq.n	80066d6 <HAL_RCC_ClockConfig+0x15a>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	2b80      	cmp	r3, #128	@ 0x80
 8006692:	d020      	beq.n	80066d6 <HAL_RCC_ClockConfig+0x15a>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	2b90      	cmp	r3, #144	@ 0x90
 800669a:	d01c      	beq.n	80066d6 <HAL_RCC_ClockConfig+0x15a>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	2ba0      	cmp	r3, #160	@ 0xa0
 80066a2:	d018      	beq.n	80066d6 <HAL_RCC_ClockConfig+0x15a>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	2bb0      	cmp	r3, #176	@ 0xb0
 80066aa:	d014      	beq.n	80066d6 <HAL_RCC_ClockConfig+0x15a>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	2bc0      	cmp	r3, #192	@ 0xc0
 80066b2:	d010      	beq.n	80066d6 <HAL_RCC_ClockConfig+0x15a>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	2bd0      	cmp	r3, #208	@ 0xd0
 80066ba:	d00c      	beq.n	80066d6 <HAL_RCC_ClockConfig+0x15a>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	2be0      	cmp	r3, #224	@ 0xe0
 80066c2:	d008      	beq.n	80066d6 <HAL_RCC_ClockConfig+0x15a>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	2bf0      	cmp	r3, #240	@ 0xf0
 80066ca:	d004      	beq.n	80066d6 <HAL_RCC_ClockConfig+0x15a>
 80066cc:	f240 3102 	movw	r1, #770	@ 0x302
 80066d0:	483d      	ldr	r0, [pc, #244]	@ (80067c8 <HAL_RCC_ClockConfig+0x24c>)
 80066d2:	f7fe f86f 	bl	80047b4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066d6:	4b3e      	ldr	r3, [pc, #248]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	493b      	ldr	r1, [pc, #236]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 80066e4:	4313      	orrs	r3, r2
 80066e6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0301 	and.w	r3, r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d051      	beq.n	8006798 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00c      	beq.n	8006716 <HAL_RCC_ClockConfig+0x19a>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	2b01      	cmp	r3, #1
 8006702:	d008      	beq.n	8006716 <HAL_RCC_ClockConfig+0x19a>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	2b02      	cmp	r3, #2
 800670a:	d004      	beq.n	8006716 <HAL_RCC_ClockConfig+0x19a>
 800670c:	f240 3109 	movw	r1, #777	@ 0x309
 8006710:	482d      	ldr	r0, [pc, #180]	@ (80067c8 <HAL_RCC_ClockConfig+0x24c>)
 8006712:	f7fe f84f 	bl	80047b4 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	2b01      	cmp	r3, #1
 800671c:	d107      	bne.n	800672e <HAL_RCC_ClockConfig+0x1b2>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800671e:	4b2c      	ldr	r3, [pc, #176]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006726:	2b00      	cmp	r3, #0
 8006728:	d115      	bne.n	8006756 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e0bf      	b.n	80068ae <HAL_RCC_ClockConfig+0x332>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	2b02      	cmp	r3, #2
 8006734:	d107      	bne.n	8006746 <HAL_RCC_ClockConfig+0x1ca>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006736:	4b26      	ldr	r3, [pc, #152]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d109      	bne.n	8006756 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e0b3      	b.n	80068ae <HAL_RCC_ClockConfig+0x332>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006746:	4b22      	ldr	r3, [pc, #136]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0302 	and.w	r3, r3, #2
 800674e:	2b00      	cmp	r3, #0
 8006750:	d101      	bne.n	8006756 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e0ab      	b.n	80068ae <HAL_RCC_ClockConfig+0x332>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006756:	4b1e      	ldr	r3, [pc, #120]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f023 0203 	bic.w	r2, r3, #3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	491b      	ldr	r1, [pc, #108]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 8006764:	4313      	orrs	r3, r2
 8006766:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006768:	f7fe fcf2 	bl	8005150 <HAL_GetTick>
 800676c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800676e:	e00a      	b.n	8006786 <HAL_RCC_ClockConfig+0x20a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006770:	f7fe fcee 	bl	8005150 <HAL_GetTick>
 8006774:	4602      	mov	r2, r0
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	1ad3      	subs	r3, r2, r3
 800677a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800677e:	4293      	cmp	r3, r2
 8006780:	d901      	bls.n	8006786 <HAL_RCC_ClockConfig+0x20a>
      {
        return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e093      	b.n	80068ae <HAL_RCC_ClockConfig+0x332>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006786:	4b12      	ldr	r3, [pc, #72]	@ (80067d0 <HAL_RCC_ClockConfig+0x254>)
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	f003 020c 	and.w	r2, r3, #12
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	009b      	lsls	r3, r3, #2
 8006794:	429a      	cmp	r2, r3
 8006796:	d1eb      	bne.n	8006770 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006798:	4b0c      	ldr	r3, [pc, #48]	@ (80067cc <HAL_RCC_ClockConfig+0x250>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 030f 	and.w	r3, r3, #15
 80067a0:	683a      	ldr	r2, [r7, #0]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d216      	bcs.n	80067d4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067a6:	4b09      	ldr	r3, [pc, #36]	@ (80067cc <HAL_RCC_ClockConfig+0x250>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f023 020f 	bic.w	r2, r3, #15
 80067ae:	4907      	ldr	r1, [pc, #28]	@ (80067cc <HAL_RCC_ClockConfig+0x250>)
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067b6:	4b05      	ldr	r3, [pc, #20]	@ (80067cc <HAL_RCC_ClockConfig+0x250>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 030f 	and.w	r3, r3, #15
 80067be:	683a      	ldr	r2, [r7, #0]
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d007      	beq.n	80067d4 <HAL_RCC_ClockConfig+0x258>
    {
      return HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	e072      	b.n	80068ae <HAL_RCC_ClockConfig+0x332>
 80067c8:	08014404 	.word	0x08014404
 80067cc:	40023c00 	.word	0x40023c00
 80067d0:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f003 0304 	and.w	r3, r3, #4
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d025      	beq.n	800682c <HAL_RCC_ClockConfig+0x2b0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	68db      	ldr	r3, [r3, #12]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d018      	beq.n	800681a <HAL_RCC_ClockConfig+0x29e>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067f0:	d013      	beq.n	800681a <HAL_RCC_ClockConfig+0x29e>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80067fa:	d00e      	beq.n	800681a <HAL_RCC_ClockConfig+0x29e>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8006804:	d009      	beq.n	800681a <HAL_RCC_ClockConfig+0x29e>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 800680e:	d004      	beq.n	800681a <HAL_RCC_ClockConfig+0x29e>
 8006810:	f240 3146 	movw	r1, #838	@ 0x346
 8006814:	4828      	ldr	r0, [pc, #160]	@ (80068b8 <HAL_RCC_ClockConfig+0x33c>)
 8006816:	f7fd ffcd 	bl	80047b4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800681a:	4b28      	ldr	r3, [pc, #160]	@ (80068bc <HAL_RCC_ClockConfig+0x340>)
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	4925      	ldr	r1, [pc, #148]	@ (80068bc <HAL_RCC_ClockConfig+0x340>)
 8006828:	4313      	orrs	r3, r2
 800682a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 0308 	and.w	r3, r3, #8
 8006834:	2b00      	cmp	r3, #0
 8006836:	d026      	beq.n	8006886 <HAL_RCC_ClockConfig+0x30a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	691b      	ldr	r3, [r3, #16]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d018      	beq.n	8006872 <HAL_RCC_ClockConfig+0x2f6>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	691b      	ldr	r3, [r3, #16]
 8006844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006848:	d013      	beq.n	8006872 <HAL_RCC_ClockConfig+0x2f6>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	691b      	ldr	r3, [r3, #16]
 800684e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006852:	d00e      	beq.n	8006872 <HAL_RCC_ClockConfig+0x2f6>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	691b      	ldr	r3, [r3, #16]
 8006858:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 800685c:	d009      	beq.n	8006872 <HAL_RCC_ClockConfig+0x2f6>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	691b      	ldr	r3, [r3, #16]
 8006862:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8006866:	d004      	beq.n	8006872 <HAL_RCC_ClockConfig+0x2f6>
 8006868:	f240 314d 	movw	r1, #845	@ 0x34d
 800686c:	4812      	ldr	r0, [pc, #72]	@ (80068b8 <HAL_RCC_ClockConfig+0x33c>)
 800686e:	f7fd ffa1 	bl	80047b4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006872:	4b12      	ldr	r3, [pc, #72]	@ (80068bc <HAL_RCC_ClockConfig+0x340>)
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	00db      	lsls	r3, r3, #3
 8006880:	490e      	ldr	r1, [pc, #56]	@ (80068bc <HAL_RCC_ClockConfig+0x340>)
 8006882:	4313      	orrs	r3, r2
 8006884:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006886:	f000 f821 	bl	80068cc <HAL_RCC_GetSysClockFreq>
 800688a:	4602      	mov	r2, r0
 800688c:	4b0b      	ldr	r3, [pc, #44]	@ (80068bc <HAL_RCC_ClockConfig+0x340>)
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	091b      	lsrs	r3, r3, #4
 8006892:	f003 030f 	and.w	r3, r3, #15
 8006896:	490a      	ldr	r1, [pc, #40]	@ (80068c0 <HAL_RCC_ClockConfig+0x344>)
 8006898:	5ccb      	ldrb	r3, [r1, r3]
 800689a:	fa22 f303 	lsr.w	r3, r2, r3
 800689e:	4a09      	ldr	r2, [pc, #36]	@ (80068c4 <HAL_RCC_ClockConfig+0x348>)
 80068a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80068a2:	4b09      	ldr	r3, [pc, #36]	@ (80068c8 <HAL_RCC_ClockConfig+0x34c>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7fe fc0e 	bl	80050c8 <HAL_InitTick>

  return HAL_OK;
 80068ac:	2300      	movs	r3, #0
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3710      	adds	r7, #16
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
 80068b6:	bf00      	nop
 80068b8:	08014404 	.word	0x08014404
 80068bc:	40023800 	.word	0x40023800
 80068c0:	08014d50 	.word	0x08014d50
 80068c4:	20000038 	.word	0x20000038
 80068c8:	2000003c 	.word	0x2000003c

080068cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068d0:	b090      	sub	sp, #64	@ 0x40
 80068d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80068d4:	2300      	movs	r3, #0
 80068d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80068d8:	2300      	movs	r3, #0
 80068da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068dc:	2300      	movs	r3, #0
 80068de:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80068e0:	2300      	movs	r3, #0
 80068e2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068e4:	4b59      	ldr	r3, [pc, #356]	@ (8006a4c <HAL_RCC_GetSysClockFreq+0x180>)
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	f003 030c 	and.w	r3, r3, #12
 80068ec:	2b08      	cmp	r3, #8
 80068ee:	d00d      	beq.n	800690c <HAL_RCC_GetSysClockFreq+0x40>
 80068f0:	2b08      	cmp	r3, #8
 80068f2:	f200 80a1 	bhi.w	8006a38 <HAL_RCC_GetSysClockFreq+0x16c>
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d002      	beq.n	8006900 <HAL_RCC_GetSysClockFreq+0x34>
 80068fa:	2b04      	cmp	r3, #4
 80068fc:	d003      	beq.n	8006906 <HAL_RCC_GetSysClockFreq+0x3a>
 80068fe:	e09b      	b.n	8006a38 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006900:	4b53      	ldr	r3, [pc, #332]	@ (8006a50 <HAL_RCC_GetSysClockFreq+0x184>)
 8006902:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006904:	e09b      	b.n	8006a3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006906:	4b53      	ldr	r3, [pc, #332]	@ (8006a54 <HAL_RCC_GetSysClockFreq+0x188>)
 8006908:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800690a:	e098      	b.n	8006a3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800690c:	4b4f      	ldr	r3, [pc, #316]	@ (8006a4c <HAL_RCC_GetSysClockFreq+0x180>)
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006914:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006916:	4b4d      	ldr	r3, [pc, #308]	@ (8006a4c <HAL_RCC_GetSysClockFreq+0x180>)
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800691e:	2b00      	cmp	r3, #0
 8006920:	d028      	beq.n	8006974 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006922:	4b4a      	ldr	r3, [pc, #296]	@ (8006a4c <HAL_RCC_GetSysClockFreq+0x180>)
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	099b      	lsrs	r3, r3, #6
 8006928:	2200      	movs	r2, #0
 800692a:	623b      	str	r3, [r7, #32]
 800692c:	627a      	str	r2, [r7, #36]	@ 0x24
 800692e:	6a3b      	ldr	r3, [r7, #32]
 8006930:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006934:	2100      	movs	r1, #0
 8006936:	4b47      	ldr	r3, [pc, #284]	@ (8006a54 <HAL_RCC_GetSysClockFreq+0x188>)
 8006938:	fb03 f201 	mul.w	r2, r3, r1
 800693c:	2300      	movs	r3, #0
 800693e:	fb00 f303 	mul.w	r3, r0, r3
 8006942:	4413      	add	r3, r2
 8006944:	4a43      	ldr	r2, [pc, #268]	@ (8006a54 <HAL_RCC_GetSysClockFreq+0x188>)
 8006946:	fba0 1202 	umull	r1, r2, r0, r2
 800694a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800694c:	460a      	mov	r2, r1
 800694e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006950:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006952:	4413      	add	r3, r2
 8006954:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006958:	2200      	movs	r2, #0
 800695a:	61bb      	str	r3, [r7, #24]
 800695c:	61fa      	str	r2, [r7, #28]
 800695e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006962:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006966:	f7fa f9bf 	bl	8000ce8 <__aeabi_uldivmod>
 800696a:	4602      	mov	r2, r0
 800696c:	460b      	mov	r3, r1
 800696e:	4613      	mov	r3, r2
 8006970:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006972:	e053      	b.n	8006a1c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006974:	4b35      	ldr	r3, [pc, #212]	@ (8006a4c <HAL_RCC_GetSysClockFreq+0x180>)
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	099b      	lsrs	r3, r3, #6
 800697a:	2200      	movs	r2, #0
 800697c:	613b      	str	r3, [r7, #16]
 800697e:	617a      	str	r2, [r7, #20]
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006986:	f04f 0b00 	mov.w	fp, #0
 800698a:	4652      	mov	r2, sl
 800698c:	465b      	mov	r3, fp
 800698e:	f04f 0000 	mov.w	r0, #0
 8006992:	f04f 0100 	mov.w	r1, #0
 8006996:	0159      	lsls	r1, r3, #5
 8006998:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800699c:	0150      	lsls	r0, r2, #5
 800699e:	4602      	mov	r2, r0
 80069a0:	460b      	mov	r3, r1
 80069a2:	ebb2 080a 	subs.w	r8, r2, sl
 80069a6:	eb63 090b 	sbc.w	r9, r3, fp
 80069aa:	f04f 0200 	mov.w	r2, #0
 80069ae:	f04f 0300 	mov.w	r3, #0
 80069b2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80069b6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80069ba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80069be:	ebb2 0408 	subs.w	r4, r2, r8
 80069c2:	eb63 0509 	sbc.w	r5, r3, r9
 80069c6:	f04f 0200 	mov.w	r2, #0
 80069ca:	f04f 0300 	mov.w	r3, #0
 80069ce:	00eb      	lsls	r3, r5, #3
 80069d0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069d4:	00e2      	lsls	r2, r4, #3
 80069d6:	4614      	mov	r4, r2
 80069d8:	461d      	mov	r5, r3
 80069da:	eb14 030a 	adds.w	r3, r4, sl
 80069de:	603b      	str	r3, [r7, #0]
 80069e0:	eb45 030b 	adc.w	r3, r5, fp
 80069e4:	607b      	str	r3, [r7, #4]
 80069e6:	f04f 0200 	mov.w	r2, #0
 80069ea:	f04f 0300 	mov.w	r3, #0
 80069ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80069f2:	4629      	mov	r1, r5
 80069f4:	028b      	lsls	r3, r1, #10
 80069f6:	4621      	mov	r1, r4
 80069f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80069fc:	4621      	mov	r1, r4
 80069fe:	028a      	lsls	r2, r1, #10
 8006a00:	4610      	mov	r0, r2
 8006a02:	4619      	mov	r1, r3
 8006a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a06:	2200      	movs	r2, #0
 8006a08:	60bb      	str	r3, [r7, #8]
 8006a0a:	60fa      	str	r2, [r7, #12]
 8006a0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a10:	f7fa f96a 	bl	8000ce8 <__aeabi_uldivmod>
 8006a14:	4602      	mov	r2, r0
 8006a16:	460b      	mov	r3, r1
 8006a18:	4613      	mov	r3, r2
 8006a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8006a4c <HAL_RCC_GetSysClockFreq+0x180>)
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	0c1b      	lsrs	r3, r3, #16
 8006a22:	f003 0303 	and.w	r3, r3, #3
 8006a26:	3301      	adds	r3, #1
 8006a28:	005b      	lsls	r3, r3, #1
 8006a2a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006a2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a34:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a36:	e002      	b.n	8006a3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a38:	4b05      	ldr	r3, [pc, #20]	@ (8006a50 <HAL_RCC_GetSysClockFreq+0x184>)
 8006a3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006a3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3740      	adds	r7, #64	@ 0x40
 8006a44:	46bd      	mov	sp, r7
 8006a46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a4a:	bf00      	nop
 8006a4c:	40023800 	.word	0x40023800
 8006a50:	00f42400 	.word	0x00f42400
 8006a54:	017d7840 	.word	0x017d7840

08006a58 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a5c:	4b03      	ldr	r3, [pc, #12]	@ (8006a6c <HAL_RCC_GetHCLKFreq+0x14>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	20000038 	.word	0x20000038

08006a70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006a74:	f7ff fff0 	bl	8006a58 <HAL_RCC_GetHCLKFreq>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	4b05      	ldr	r3, [pc, #20]	@ (8006a90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	0a9b      	lsrs	r3, r3, #10
 8006a80:	f003 0307 	and.w	r3, r3, #7
 8006a84:	4903      	ldr	r1, [pc, #12]	@ (8006a94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a86:	5ccb      	ldrb	r3, [r1, r3]
 8006a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	bd80      	pop	{r7, pc}
 8006a90:	40023800 	.word	0x40023800
 8006a94:	08014d60 	.word	0x08014d60

08006a98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a9c:	f7ff ffdc 	bl	8006a58 <HAL_RCC_GetHCLKFreq>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	4b05      	ldr	r3, [pc, #20]	@ (8006ab8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	0b5b      	lsrs	r3, r3, #13
 8006aa8:	f003 0307 	and.w	r3, r3, #7
 8006aac:	4903      	ldr	r1, [pc, #12]	@ (8006abc <HAL_RCC_GetPCLK2Freq+0x24>)
 8006aae:	5ccb      	ldrb	r3, [r1, r3]
 8006ab0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	40023800 	.word	0x40023800
 8006abc:	08014d60 	.word	0x08014d60

08006ac0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b088      	sub	sp, #32
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006acc:	2300      	movs	r3, #0
 8006ace:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f003 0301 	and.w	r3, r3, #1
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f040 8089 	bne.w	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0308 	and.w	r3, r3, #8
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f040 8082 	bne.w	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f003 0310 	and.w	r3, r3, #16
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d17b      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d175      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d16f      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d169      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d163      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d15d      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d157      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d151      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d14b      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d145      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d13f      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d139      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d133      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d12d      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d127      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d121      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d11b      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d115      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d10f      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d109      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 0320 	and.w	r3, r3, #32
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d103      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006bf4:	2172      	movs	r1, #114	@ 0x72
 8006bf6:	4895      	ldr	r0, [pc, #596]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8006bf8:	f7fd fddc 	bl	80047b4 <assert_failed>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0301 	and.w	r3, r3, #1
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d01f      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d008      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x162>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c18:	d003      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x162>
 8006c1a:	2178      	movs	r1, #120	@ 0x78
 8006c1c:	488b      	ldr	r0, [pc, #556]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8006c1e:	f7fd fdc9 	bl	80047b4 <assert_failed>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006c22:	4b8b      	ldr	r3, [pc, #556]	@ (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	4a8a      	ldr	r2, [pc, #552]	@ (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006c28:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006c2c:	6093      	str	r3, [r2, #8]
 8006c2e:	4b88      	ldr	r3, [pc, #544]	@ (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006c30:	689a      	ldr	r2, [r3, #8]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c36:	4986      	ldr	r1, [pc, #536]	@ (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d101      	bne.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x188>
    {
      plli2sused = 1;
 8006c44:	2301      	movs	r3, #1
 8006c46:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d029      	beq.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d00d      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c64:	d008      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006c6e:	d003      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006c70:	2188      	movs	r1, #136	@ 0x88
 8006c72:	4876      	ldr	r0, [pc, #472]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8006c74:	f7fd fd9e 	bl	80047b4 <assert_failed>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c78:	4b75      	ldr	r3, [pc, #468]	@ (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006c7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c86:	4972      	ldr	r1, [pc, #456]	@ (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c96:	d101      	bne.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      plli2sused = 1;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d101      	bne.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    {
      pllsaiused = 1;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d029      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d00d      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006cc4:	d008      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006cce:	d003      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006cd0:	219c      	movs	r1, #156	@ 0x9c
 8006cd2:	485e      	ldr	r0, [pc, #376]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8006cd4:	f7fd fd6e 	bl	80047b4 <assert_failed>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006cd8:	4b5d      	ldr	r3, [pc, #372]	@ (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006cda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cde:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce6:	495a      	ldr	r1, [pc, #360]	@ (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006cf6:	d101      	bne.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      plli2sused = 1;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d101      	bne.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      pllsaiused = 1;
 8006d04:	2301      	movs	r3, #1
 8006d06:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d001      	beq.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
      plli2sused = 1;
 8006d14:	2301      	movs	r3, #1
 8006d16:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0320 	and.w	r3, r3, #32
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 8186 	beq.w	8007032 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d2e:	f000 80e4 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d3a:	f000 80de 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d42:	4a44      	ldr	r2, [pc, #272]	@ (8006e54 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	f000 80d8 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d4e:	4a42      	ldr	r2, [pc, #264]	@ (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	f000 80d2 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d5a:	4a40      	ldr	r2, [pc, #256]	@ (8006e5c <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	f000 80cc 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d66:	4a3e      	ldr	r2, [pc, #248]	@ (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	f000 80c6 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d72:	4a3c      	ldr	r2, [pc, #240]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	f000 80c0 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d7e:	4a3a      	ldr	r2, [pc, #232]	@ (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	f000 80ba 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8a:	4a38      	ldr	r2, [pc, #224]	@ (8006e6c <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	f000 80b4 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d96:	4a36      	ldr	r2, [pc, #216]	@ (8006e70 <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	f000 80ae 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da2:	4a34      	ldr	r2, [pc, #208]	@ (8006e74 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	f000 80a8 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dae:	4a32      	ldr	r2, [pc, #200]	@ (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x3b8>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	f000 80a2 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dba:	4a30      	ldr	r2, [pc, #192]	@ (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x3bc>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	f000 809c 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dc6:	4a2e      	ldr	r2, [pc, #184]	@ (8006e80 <HAL_RCCEx_PeriphCLKConfig+0x3c0>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	f000 8096 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dd2:	4a2c      	ldr	r2, [pc, #176]	@ (8006e84 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	f000 8090 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dde:	4a2a      	ldr	r2, [pc, #168]	@ (8006e88 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	f000 808a 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dea:	4a28      	ldr	r2, [pc, #160]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	f000 8084 	beq.w	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006df6:	4a26      	ldr	r2, [pc, #152]	@ (8006e90 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d07e      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e00:	4a24      	ldr	r2, [pc, #144]	@ (8006e94 <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d079      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e0a:	4a23      	ldr	r2, [pc, #140]	@ (8006e98 <HAL_RCCEx_PeriphCLKConfig+0x3d8>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d074      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e14:	4a21      	ldr	r2, [pc, #132]	@ (8006e9c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d06f      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e1e:	4a20      	ldr	r2, [pc, #128]	@ (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d06a      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e28:	4a1e      	ldr	r2, [pc, #120]	@ (8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d065      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e32:	4a1d      	ldr	r2, [pc, #116]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d060      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d05b      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e46:	4a1a      	ldr	r2, [pc, #104]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	e033      	b.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8006e4c:	0801443c 	.word	0x0801443c
 8006e50:	40023800 	.word	0x40023800
 8006e54:	00020300 	.word	0x00020300
 8006e58:	00030300 	.word	0x00030300
 8006e5c:	00040300 	.word	0x00040300
 8006e60:	00050300 	.word	0x00050300
 8006e64:	00060300 	.word	0x00060300
 8006e68:	00070300 	.word	0x00070300
 8006e6c:	00080300 	.word	0x00080300
 8006e70:	00090300 	.word	0x00090300
 8006e74:	000a0300 	.word	0x000a0300
 8006e78:	000b0300 	.word	0x000b0300
 8006e7c:	000c0300 	.word	0x000c0300
 8006e80:	000d0300 	.word	0x000d0300
 8006e84:	000e0300 	.word	0x000e0300
 8006e88:	000f0300 	.word	0x000f0300
 8006e8c:	00100300 	.word	0x00100300
 8006e90:	00110300 	.word	0x00110300
 8006e94:	00120300 	.word	0x00120300
 8006e98:	00130300 	.word	0x00130300
 8006e9c:	00140300 	.word	0x00140300
 8006ea0:	00150300 	.word	0x00150300
 8006ea4:	00160300 	.word	0x00160300
 8006ea8:	00170300 	.word	0x00170300
 8006eac:	00180300 	.word	0x00180300
 8006eb0:	00190300 	.word	0x00190300
 8006eb4:	d021      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eba:	4a4c      	ldr	r2, [pc, #304]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d01c      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec4:	4a4a      	ldr	r2, [pc, #296]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d017      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ece:	4a49      	ldr	r2, [pc, #292]	@ (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d012      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed8:	4a47      	ldr	r2, [pc, #284]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d00d      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ee2:	4a46      	ldr	r2, [pc, #280]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d008      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eec:	4a44      	ldr	r2, [pc, #272]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d003      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006ef2:	21b7      	movs	r1, #183	@ 0xb7
 8006ef4:	4843      	ldr	r0, [pc, #268]	@ (8007004 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8006ef6:	f7fd fc5d 	bl	80047b4 <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006efa:	4b43      	ldr	r3, [pc, #268]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efe:	4a42      	ldr	r2, [pc, #264]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f04:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f06:	4b40      	ldr	r3, [pc, #256]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f0e:	60bb      	str	r3, [r7, #8]
 8006f10:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006f12:	4b3e      	ldr	r3, [pc, #248]	@ (800700c <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a3d      	ldr	r2, [pc, #244]	@ (800700c <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8006f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f1e:	f7fe f917 	bl	8005150 <HAL_GetTick>
 8006f22:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f24:	e009      	b.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x47a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f26:	f7fe f913 	bl	8005150 <HAL_GetTick>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	1ad3      	subs	r3, r2, r3
 8006f30:	2b64      	cmp	r3, #100	@ 0x64
 8006f32:	d902      	bls.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x47a>
      {
        return HAL_TIMEOUT;
 8006f34:	2303      	movs	r3, #3
 8006f36:	f000 bd9f 	b.w	8007a78 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f3a:	4b34      	ldr	r3, [pc, #208]	@ (800700c <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d0ef      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x466>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f46:	4b30      	ldr	r3, [pc, #192]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f4e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d036      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d02f      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f64:	4b28      	ldr	r3, [pc, #160]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f6c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f6e:	4b26      	ldr	r3, [pc, #152]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f72:	4a25      	ldr	r2, [pc, #148]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f78:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f7a:	4b23      	ldr	r3, [pc, #140]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f7e:	4a22      	ldr	r2, [pc, #136]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f84:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006f86:	4a20      	ldr	r2, [pc, #128]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006f8c:	4b1e      	ldr	r3, [pc, #120]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f90:	f003 0301 	and.w	r3, r3, #1
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d115      	bne.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f98:	f7fe f8da 	bl	8005150 <HAL_GetTick>
 8006f9c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f9e:	e00b      	b.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fa0:	f7fe f8d6 	bl	8005150 <HAL_GetTick>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	1ad3      	subs	r3, r2, r3
 8006faa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d902      	bls.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	f000 bd60 	b.w	8007a78 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fb8:	4b13      	ldr	r3, [pc, #76]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fbc:	f003 0302 	and.w	r3, r3, #2
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d0ed      	beq.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fcc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fd0:	d120      	bne.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8006fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006fde:	4b0c      	ldr	r3, [pc, #48]	@ (8007010 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8006fe0:	400b      	ands	r3, r1
 8006fe2:	4909      	ldr	r1, [pc, #36]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	608b      	str	r3, [r1, #8]
 8006fe8:	e01a      	b.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8006fea:	bf00      	nop
 8006fec:	001a0300 	.word	0x001a0300
 8006ff0:	001b0300 	.word	0x001b0300
 8006ff4:	001c0300 	.word	0x001c0300
 8006ff8:	001d0300 	.word	0x001d0300
 8006ffc:	001e0300 	.word	0x001e0300
 8007000:	001f0300 	.word	0x001f0300
 8007004:	0801443c 	.word	0x0801443c
 8007008:	40023800 	.word	0x40023800
 800700c:	40007000 	.word	0x40007000
 8007010:	0ffffcff 	.word	0x0ffffcff
 8007014:	4b9a      	ldr	r3, [pc, #616]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	4a99      	ldr	r2, [pc, #612]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800701a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800701e:	6093      	str	r3, [r2, #8]
 8007020:	4b97      	ldr	r3, [pc, #604]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007022:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800702c:	4994      	ldr	r1, [pc, #592]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800702e:	4313      	orrs	r3, r2
 8007030:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0310 	and.w	r3, r3, #16
 800703a:	2b00      	cmp	r3, #0
 800703c:	d01d      	beq.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007042:	2b00      	cmp	r3, #0
 8007044:	d008      	beq.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800704a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800704e:	d003      	beq.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8007050:	21f1      	movs	r1, #241	@ 0xf1
 8007052:	488c      	ldr	r0, [pc, #560]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8007054:	f7fd fbae 	bl	80047b4 <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007058:	4b89      	ldr	r3, [pc, #548]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800705a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800705e:	4a88      	ldr	r2, [pc, #544]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007060:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007064:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007068:	4b85      	ldr	r3, [pc, #532]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800706a:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007072:	4983      	ldr	r1, [pc, #524]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007074:	4313      	orrs	r3, r2
 8007076:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007082:	2b00      	cmp	r3, #0
 8007084:	d01c      	beq.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800708a:	2b00      	cmp	r3, #0
 800708c:	d00d      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007092:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007096:	d008      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800709c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070a0:	d003      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 80070a2:	21fb      	movs	r1, #251	@ 0xfb
 80070a4:	4877      	ldr	r0, [pc, #476]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80070a6:	f7fd fb85 	bl	80047b4 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80070aa:	4b75      	ldr	r3, [pc, #468]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80070ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070b8:	4971      	ldr	r1, [pc, #452]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80070ba:	4313      	orrs	r3, r2
 80070bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d01d      	beq.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x648>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00e      	beq.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x632>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80070dc:	d009      	beq.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x632>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070e2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80070e6:	d004      	beq.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x632>
 80070e8:	f240 1105 	movw	r1, #261	@ 0x105
 80070ec:	4865      	ldr	r0, [pc, #404]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80070ee:	f7fd fb61 	bl	80047b4 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80070f2:	4b63      	ldr	r3, [pc, #396]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80070f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007100:	495f      	ldr	r1, [pc, #380]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007102:	4313      	orrs	r3, r2
 8007104:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007110:	2b00      	cmp	r3, #0
 8007112:	d01d      	beq.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x690>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007118:	2b00      	cmp	r3, #0
 800711a:	d00e      	beq.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x67a>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007120:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007124:	d009      	beq.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800712a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800712e:	d004      	beq.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8007130:	f240 110f 	movw	r1, #271	@ 0x10f
 8007134:	4853      	ldr	r0, [pc, #332]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8007136:	f7fd fb3d 	bl	80047b4 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800713a:	4b51      	ldr	r3, [pc, #324]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800713c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007140:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007148:	494d      	ldr	r1, [pc, #308]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800714a:	4313      	orrs	r3, r2
 800714c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007158:	2b00      	cmp	r3, #0
 800715a:	d01d      	beq.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007160:	2b00      	cmp	r3, #0
 8007162:	d00e      	beq.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007168:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800716c:	d009      	beq.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007172:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007176:	d004      	beq.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8007178:	f240 1119 	movw	r1, #281	@ 0x119
 800717c:	4841      	ldr	r0, [pc, #260]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 800717e:	f7fd fb19 	bl	80047b4 <assert_failed>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007182:	4b3f      	ldr	r3, [pc, #252]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007188:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007190:	493b      	ldr	r1, [pc, #236]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007192:	4313      	orrs	r3, r2
 8007194:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d01f      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x724>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d010      	beq.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d00c      	beq.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071b8:	2b03      	cmp	r3, #3
 80071ba:	d008      	beq.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071c0:	2b02      	cmp	r3, #2
 80071c2:	d004      	beq.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80071c4:	f240 1123 	movw	r1, #291	@ 0x123
 80071c8:	482e      	ldr	r0, [pc, #184]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80071ca:	f7fd faf3 	bl	80047b4 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80071ce:	4b2c      	ldr	r3, [pc, #176]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80071d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071d4:	f023 0203 	bic.w	r2, r3, #3
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071dc:	4928      	ldr	r1, [pc, #160]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80071de:	4313      	orrs	r3, r2
 80071e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d01f      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x770>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d010      	beq.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x75a>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071fc:	2b04      	cmp	r3, #4
 80071fe:	d00c      	beq.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007204:	2b0c      	cmp	r3, #12
 8007206:	d008      	beq.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800720c:	2b08      	cmp	r3, #8
 800720e:	d004      	beq.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8007210:	f240 112d 	movw	r1, #301	@ 0x12d
 8007214:	481b      	ldr	r0, [pc, #108]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8007216:	f7fd facd 	bl	80047b4 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800721a:	4b19      	ldr	r3, [pc, #100]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800721c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007220:	f023 020c 	bic.w	r2, r3, #12
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007228:	4915      	ldr	r1, [pc, #84]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800722a:	4313      	orrs	r3, r2
 800722c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007238:	2b00      	cmp	r3, #0
 800723a:	d025      	beq.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007240:	2b00      	cmp	r3, #0
 8007242:	d010      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007248:	2b10      	cmp	r3, #16
 800724a:	d00c      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007250:	2b30      	cmp	r3, #48	@ 0x30
 8007252:	d008      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007258:	2b20      	cmp	r3, #32
 800725a:	d004      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 800725c:	f240 1137 	movw	r1, #311	@ 0x137
 8007260:	4808      	ldr	r0, [pc, #32]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8007262:	f7fd faa7 	bl	80047b4 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007266:	4b06      	ldr	r3, [pc, #24]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007268:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800726c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007274:	4902      	ldr	r1, [pc, #8]	@ (8007280 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007276:	4313      	orrs	r3, r2
 8007278:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800727c:	e004      	b.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 800727e:	bf00      	nop
 8007280:	40023800 	.word	0x40023800
 8007284:	0801443c 	.word	0x0801443c
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007290:	2b00      	cmp	r3, #0
 8007292:	d01f      	beq.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x814>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007298:	2b00      	cmp	r3, #0
 800729a:	d010      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072a0:	2b40      	cmp	r3, #64	@ 0x40
 80072a2:	d00c      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072a8:	2bc0      	cmp	r3, #192	@ 0xc0
 80072aa:	d008      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072b0:	2b80      	cmp	r3, #128	@ 0x80
 80072b2:	d004      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80072b4:	f240 1141 	movw	r1, #321	@ 0x141
 80072b8:	48a0      	ldr	r0, [pc, #640]	@ (800753c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80072ba:	f7fd fa7b 	bl	80047b4 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80072be:	4ba0      	ldr	r3, [pc, #640]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80072c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072c4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072cc:	499c      	ldr	r1, [pc, #624]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80072ce:	4313      	orrs	r3, r2
 80072d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d022      	beq.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x866>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d013      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x850>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072f0:	d00e      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x850>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072fa:	d009      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x850>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007300:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007304:	d004      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x850>
 8007306:	f240 114b 	movw	r1, #331	@ 0x14b
 800730a:	488c      	ldr	r0, [pc, #560]	@ (800753c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800730c:	f7fd fa52 	bl	80047b4 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007310:	4b8b      	ldr	r3, [pc, #556]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007316:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800731e:	4988      	ldr	r1, [pc, #544]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007320:	4313      	orrs	r3, r2
 8007322:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800732e:	2b00      	cmp	r3, #0
 8007330:	d022      	beq.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007336:	2b00      	cmp	r3, #0
 8007338:	d013      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800733e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007342:	d00e      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007348:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800734c:	d009      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007352:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007356:	d004      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8007358:	f240 1155 	movw	r1, #341	@ 0x155
 800735c:	4877      	ldr	r0, [pc, #476]	@ (800753c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800735e:	f7fd fa29 	bl	80047b4 <assert_failed>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007362:	4b77      	ldr	r3, [pc, #476]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007368:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007370:	4973      	ldr	r1, [pc, #460]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007372:	4313      	orrs	r3, r2
 8007374:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007380:	2b00      	cmp	r3, #0
 8007382:	d022      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x90a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007388:	2b00      	cmp	r3, #0
 800738a:	d013      	beq.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007390:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007394:	d00e      	beq.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800739a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800739e:	d009      	beq.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073a8:	d004      	beq.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 80073aa:	f240 115f 	movw	r1, #351	@ 0x15f
 80073ae:	4863      	ldr	r0, [pc, #396]	@ (800753c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80073b0:	f7fd fa00 	bl	80047b4 <assert_failed>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80073b4:	4b62      	ldr	r3, [pc, #392]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80073b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ba:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073c2:	495f      	ldr	r1, [pc, #380]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80073c4:	4313      	orrs	r3, r2
 80073c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d022      	beq.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d013      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80073e6:	d00e      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073ec:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80073f0:	d009      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073fa:	d004      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80073fc:	f240 1169 	movw	r1, #361	@ 0x169
 8007400:	484e      	ldr	r0, [pc, #312]	@ (800753c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8007402:	f7fd f9d7 	bl	80047b4 <assert_failed>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007406:	4b4e      	ldr	r3, [pc, #312]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800740c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007414:	494a      	ldr	r1, [pc, #296]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007416:	4313      	orrs	r3, r2
 8007418:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007424:	2b00      	cmp	r3, #0
 8007426:	d018      	beq.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x99a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800742c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007430:	d008      	beq.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007436:	2b00      	cmp	r3, #0
 8007438:	d004      	beq.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0x984>
 800743a:	f240 1173 	movw	r1, #371	@ 0x173
 800743e:	483f      	ldr	r0, [pc, #252]	@ (800753c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8007440:	f7fd f9b8 	bl	80047b4 <assert_failed>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007444:	4b3e      	ldr	r3, [pc, #248]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800744a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007452:	493b      	ldr	r1, [pc, #236]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007454:	4313      	orrs	r3, r2
 8007456:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007462:	2b00      	cmp	r3, #0
 8007464:	d01f      	beq.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800746a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800746e:	d008      	beq.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007474:	2b00      	cmp	r3, #0
 8007476:	d004      	beq.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8007478:	f240 117d 	movw	r1, #381	@ 0x17d
 800747c:	482f      	ldr	r0, [pc, #188]	@ (800753c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800747e:	f7fd f999 	bl	80047b4 <assert_failed>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007482:	4b2f      	ldr	r3, [pc, #188]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007488:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007490:	492b      	ldr	r1, [pc, #172]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007492:	4313      	orrs	r3, r2
 8007494:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800749c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074a0:	d101      	bne.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    {
      pllsaiused = 1;
 80074a2:	2301      	movs	r3, #1
 80074a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0308 	and.w	r3, r3, #8
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d001      	beq.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x9f6>
  {
    pllsaiused = 1;
 80074b2:	2301      	movs	r3, #1
 80074b4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d022      	beq.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0xa48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d013      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80074d2:	d00e      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80074dc:	d009      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074e2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80074e6:	d004      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80074e8:	f240 1195 	movw	r1, #405	@ 0x195
 80074ec:	4813      	ldr	r0, [pc, #76]	@ (800753c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80074ee:	f7fd f961 	bl	80047b4 <assert_failed>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80074f2:	4b13      	ldr	r3, [pc, #76]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80074f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074f8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007500:	490f      	ldr	r1, [pc, #60]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007502:	4313      	orrs	r3, r2
 8007504:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007510:	2b00      	cmp	r3, #0
 8007512:	d020      	beq.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0xa96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800751a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800751e:	d009      	beq.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007526:	2b00      	cmp	r3, #0
 8007528:	d004      	beq.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800752a:	f240 119f 	movw	r1, #415	@ 0x19f
 800752e:	4803      	ldr	r0, [pc, #12]	@ (800753c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8007530:	f7fd f940 	bl	80047b4 <assert_failed>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007534:	4b02      	ldr	r3, [pc, #8]	@ (8007540 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007536:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800753a:	e003      	b.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0xa84>
 800753c:	0801443c 	.word	0x0801443c
 8007540:	40023800 	.word	0x40023800
 8007544:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800754e:	4910      	ldr	r1, [pc, #64]	@ (8007590 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8007550:	4313      	orrs	r3, r2
 8007552:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007556:	69fb      	ldr	r3, [r7, #28]
 8007558:	2b01      	cmp	r3, #1
 800755a:	d006      	beq.n	800756a <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007564:	2b00      	cmp	r3, #0
 8007566:	f000 8155 	beq.w	8007814 <HAL_RCCEx_PeriphCLKConfig+0xd54>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800756a:	4b09      	ldr	r3, [pc, #36]	@ (8007590 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a08      	ldr	r2, [pc, #32]	@ (8007590 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8007570:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007574:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007576:	f7fd fdeb 	bl	8005150 <HAL_GetTick>
 800757a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800757c:	e00a      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0xad4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800757e:	f7fd fde7 	bl	8005150 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b64      	cmp	r3, #100	@ 0x64
 800758a:	d903      	bls.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	e273      	b.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8007590:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007594:	4b9a      	ldr	r3, [pc, #616]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800759c:	2b00      	cmp	r3, #0
 800759e:	d1ee      	bne.n	800757e <HAL_RCCEx_PeriphCLKConfig+0xabe>
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	2b31      	cmp	r3, #49	@ 0x31
 80075a6:	d904      	bls.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 80075b0:	d904      	bls.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xafc>
 80075b2:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 80075b6:	4893      	ldr	r0, [pc, #588]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80075b8:	f7fd f8fc 	bl	80047b4 <assert_failed>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f003 0301 	and.w	r3, r3, #1
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d02e      	beq.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0xb66>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d12a      	bne.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0xb66>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	689b      	ldr	r3, [r3, #8]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d903      	bls.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0xb20>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	2b07      	cmp	r3, #7
 80075de:	d904      	bls.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 80075e0:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80075e4:	4887      	ldr	r0, [pc, #540]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80075e6:	f7fd f8e5 	bl	80047b4 <assert_failed>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80075ea:	4b85      	ldr	r3, [pc, #532]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80075ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075f0:	0c1b      	lsrs	r3, r3, #16
 80075f2:	f003 0303 	and.w	r3, r3, #3
 80075f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80075f8:	4b81      	ldr	r3, [pc, #516]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80075fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075fe:	0e1b      	lsrs	r3, r3, #24
 8007600:	f003 030f 	and.w	r3, r3, #15
 8007604:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	019a      	lsls	r2, r3, #6
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	041b      	lsls	r3, r3, #16
 8007610:	431a      	orrs	r2, r3
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	061b      	lsls	r3, r3, #24
 8007616:	431a      	orrs	r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	071b      	lsls	r3, r3, #28
 800761e:	4978      	ldr	r1, [pc, #480]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007620:	4313      	orrs	r3, r2
 8007622:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800762e:	2b00      	cmp	r3, #0
 8007630:	d004      	beq.n	800763c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007636:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800763a:	d00a      	beq.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0xb92>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007644:	2b00      	cmp	r3, #0
 8007646:	d048      	beq.n	80076da <HAL_RCCEx_PeriphCLKConfig+0xc1a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800764c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007650:	d143      	bne.n	80076da <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d903      	bls.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0xba2>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	2b0f      	cmp	r3, #15
 8007660:	d904      	bls.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007662:	f44f 71f8 	mov.w	r1, #496	@ 0x1f0
 8007666:	4867      	ldr	r0, [pc, #412]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8007668:	f7fd f8a4 	bl	80047b4 <assert_failed>
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007670:	2b00      	cmp	r3, #0
 8007672:	d003      	beq.n	800767c <HAL_RCCEx_PeriphCLKConfig+0xbbc>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007678:	2b20      	cmp	r3, #32
 800767a:	d904      	bls.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0xbc6>
 800767c:	f44f 71f9 	mov.w	r1, #498	@ 0x1f2
 8007680:	4860      	ldr	r0, [pc, #384]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8007682:	f7fd f897 	bl	80047b4 <assert_failed>

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007686:	4b5e      	ldr	r3, [pc, #376]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007688:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800768c:	0c1b      	lsrs	r3, r3, #16
 800768e:	f003 0303 	and.w	r3, r3, #3
 8007692:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007694:	4b5a      	ldr	r3, [pc, #360]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007696:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800769a:	0f1b      	lsrs	r3, r3, #28
 800769c:	f003 0307 	and.w	r3, r3, #7
 80076a0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	019a      	lsls	r2, r3, #6
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	041b      	lsls	r3, r3, #16
 80076ac:	431a      	orrs	r2, r3
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	061b      	lsls	r3, r3, #24
 80076b4:	431a      	orrs	r2, r3
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	071b      	lsls	r3, r3, #28
 80076ba:	4951      	ldr	r1, [pc, #324]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80076bc:	4313      	orrs	r3, r2
 80076be:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80076c2:	4b4f      	ldr	r3, [pc, #316]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80076c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80076c8:	f023 021f 	bic.w	r2, r3, #31
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076d0:	3b01      	subs	r3, #1
 80076d2:	494b      	ldr	r1, [pc, #300]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80076d4:	4313      	orrs	r3, r2
 80076d6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d032      	beq.n	800774c <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	691b      	ldr	r3, [r3, #16]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d010      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d00c      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	691b      	ldr	r3, [r3, #16]
 80076fa:	2b02      	cmp	r3, #2
 80076fc:	d008      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	2b03      	cmp	r3, #3
 8007704:	d004      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8007706:	f240 2105 	movw	r1, #517	@ 0x205
 800770a:	483e      	ldr	r0, [pc, #248]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800770c:	f7fd f852 	bl	80047b4 <assert_failed>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007710:	4b3b      	ldr	r3, [pc, #236]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007712:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007716:	0e1b      	lsrs	r3, r3, #24
 8007718:	f003 030f 	and.w	r3, r3, #15
 800771c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800771e:	4b38      	ldr	r3, [pc, #224]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007720:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007724:	0f1b      	lsrs	r3, r3, #28
 8007726:	f003 0307 	and.w	r3, r3, #7
 800772a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	019a      	lsls	r2, r3, #6
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	691b      	ldr	r3, [r3, #16]
 8007736:	041b      	lsls	r3, r3, #16
 8007738:	431a      	orrs	r2, r3
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	061b      	lsls	r3, r3, #24
 800773e:	431a      	orrs	r2, r3
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	071b      	lsls	r3, r3, #28
 8007744:	492e      	ldr	r1, [pc, #184]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007746:	4313      	orrs	r3, r2
 8007748:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007754:	2b00      	cmp	r3, #0
 8007756:	d040      	beq.n	80077da <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	691b      	ldr	r3, [r3, #16]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d010      	beq.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	691b      	ldr	r3, [r3, #16]
 8007764:	2b01      	cmp	r3, #1
 8007766:	d00c      	beq.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	691b      	ldr	r3, [r3, #16]
 800776c:	2b02      	cmp	r3, #2
 800776e:	d008      	beq.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	691b      	ldr	r3, [r3, #16]
 8007774:	2b03      	cmp	r3, #3
 8007776:	d004      	beq.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8007778:	f44f 7105 	mov.w	r1, #532	@ 0x214
 800777c:	4821      	ldr	r0, [pc, #132]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800777e:	f7fd f819 	bl	80047b4 <assert_failed>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	2b01      	cmp	r3, #1
 8007788:	d903      	bls.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	2b07      	cmp	r3, #7
 8007790:	d904      	bls.n	800779c <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8007792:	f240 2115 	movw	r1, #533	@ 0x215
 8007796:	481b      	ldr	r0, [pc, #108]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8007798:	f7fd f80c 	bl	80047b4 <assert_failed>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	d903      	bls.n	80077ac <HAL_RCCEx_PeriphCLKConfig+0xcec>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	2b0f      	cmp	r3, #15
 80077aa:	d904      	bls.n	80077b6 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
 80077ac:	f240 2116 	movw	r1, #534	@ 0x216
 80077b0:	4814      	ldr	r0, [pc, #80]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80077b2:	f7fc ffff 	bl	80047b4 <assert_failed>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	019a      	lsls	r2, r3, #6
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	041b      	lsls	r3, r3, #16
 80077c2:	431a      	orrs	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	061b      	lsls	r3, r3, #24
 80077ca:	431a      	orrs	r2, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	071b      	lsls	r3, r3, #28
 80077d2:	490b      	ldr	r1, [pc, #44]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80077d4:	4313      	orrs	r3, r2
 80077d6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80077da:	4b09      	ldr	r3, [pc, #36]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a08      	ldr	r2, [pc, #32]	@ (8007800 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80077e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80077e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077e6:	f7fd fcb3 	bl	8005150 <HAL_GetTick>
 80077ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80077ec:	e00c      	b.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80077ee:	f7fd fcaf 	bl	8005150 <HAL_GetTick>
 80077f2:	4602      	mov	r2, r0
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	1ad3      	subs	r3, r2, r3
 80077f8:	2b64      	cmp	r3, #100	@ 0x64
 80077fa:	d905      	bls.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0xd48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80077fc:	2303      	movs	r3, #3
 80077fe:	e13b      	b.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8007800:	40023800 	.word	0x40023800
 8007804:	0801443c 	.word	0x0801443c
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007808:	4b9d      	ldr	r3, [pc, #628]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007810:	2b00      	cmp	r3, #0
 8007812:	d0ec      	beq.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0xd2e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007814:	69bb      	ldr	r3, [r7, #24]
 8007816:	2b01      	cmp	r3, #1
 8007818:	f040 812d 	bne.w	8007a76 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800781c:	4b98      	ldr	r3, [pc, #608]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a97      	ldr	r2, [pc, #604]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007822:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007826:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007828:	f7fd fc92 	bl	8005150 <HAL_GetTick>
 800782c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800782e:	e008      	b.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0xd82>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007830:	f7fd fc8e 	bl	8005150 <HAL_GetTick>
 8007834:	4602      	mov	r2, r0
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	1ad3      	subs	r3, r2, r3
 800783a:	2b64      	cmp	r3, #100	@ 0x64
 800783c:	d901      	bls.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0xd82>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800783e:	2303      	movs	r3, #3
 8007840:	e11a      	b.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007842:	4b8f      	ldr	r3, [pc, #572]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800784a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800784e:	d0ef      	beq.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0xd70>
      }
    }

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	695b      	ldr	r3, [r3, #20]
 8007854:	2b31      	cmp	r3, #49	@ 0x31
 8007856:	d904      	bls.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	695b      	ldr	r3, [r3, #20]
 800785c:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8007860:	d904      	bls.n	800786c <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8007862:	f44f 7111 	mov.w	r1, #580	@ 0x244
 8007866:	4887      	ldr	r0, [pc, #540]	@ (8007a84 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8007868:	f7fc ffa4 	bl	80047b4 <assert_failed>

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007874:	2b00      	cmp	r3, #0
 8007876:	d003      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800787c:	2b00      	cmp	r3, #0
 800787e:	d009      	beq.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007888:	2b00      	cmp	r3, #0
 800788a:	d048      	beq.n	800791e <HAL_RCCEx_PeriphCLKConfig+0xe5e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007890:	2b00      	cmp	r3, #0
 8007892:	d144      	bne.n	800791e <HAL_RCCEx_PeriphCLKConfig+0xe5e>
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	699b      	ldr	r3, [r3, #24]
 8007898:	2b01      	cmp	r3, #1
 800789a:	d903      	bls.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0xde4>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	699b      	ldr	r3, [r3, #24]
 80078a0:	2b0f      	cmp	r3, #15
 80078a2:	d904      	bls.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0xdee>
 80078a4:	f240 214b 	movw	r1, #587	@ 0x24b
 80078a8:	4876      	ldr	r0, [pc, #472]	@ (8007a84 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 80078aa:	f7fc ff83 	bl	80047b4 <assert_failed>
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d003      	beq.n	80078be <HAL_RCCEx_PeriphCLKConfig+0xdfe>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ba:	2b20      	cmp	r3, #32
 80078bc:	d904      	bls.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 80078be:	f240 214d 	movw	r1, #589	@ 0x24d
 80078c2:	4870      	ldr	r0, [pc, #448]	@ (8007a84 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 80078c4:	f7fc ff76 	bl	80047b4 <assert_failed>

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80078c8:	4b6d      	ldr	r3, [pc, #436]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80078ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078ce:	0c1b      	lsrs	r3, r3, #16
 80078d0:	f003 0303 	and.w	r3, r3, #3
 80078d4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80078d6:	4b6a      	ldr	r3, [pc, #424]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80078d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078dc:	0f1b      	lsrs	r3, r3, #28
 80078de:	f003 0307 	and.w	r3, r3, #7
 80078e2:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	695b      	ldr	r3, [r3, #20]
 80078e8:	019a      	lsls	r2, r3, #6
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	041b      	lsls	r3, r3, #16
 80078ee:	431a      	orrs	r2, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	699b      	ldr	r3, [r3, #24]
 80078f4:	061b      	lsls	r3, r3, #24
 80078f6:	431a      	orrs	r2, r3
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	071b      	lsls	r3, r3, #28
 80078fc:	4960      	ldr	r1, [pc, #384]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80078fe:	4313      	orrs	r3, r2
 8007900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007904:	4b5e      	ldr	r3, [pc, #376]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007906:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800790a:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007912:	3b01      	subs	r3, #1
 8007914:	021b      	lsls	r3, r3, #8
 8007916:	495a      	ldr	r1, [pc, #360]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007918:	4313      	orrs	r3, r2
 800791a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007926:	2b00      	cmp	r3, #0
 8007928:	d037      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0xeda>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800792e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007932:	d132      	bne.n	800799a <HAL_RCCEx_PeriphCLKConfig+0xeda>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6a1b      	ldr	r3, [r3, #32]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d010      	beq.n	800795e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6a1b      	ldr	r3, [r3, #32]
 8007940:	2b01      	cmp	r3, #1
 8007942:	d00c      	beq.n	800795e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6a1b      	ldr	r3, [r3, #32]
 8007948:	2b02      	cmp	r3, #2
 800794a:	d008      	beq.n	800795e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6a1b      	ldr	r3, [r3, #32]
 8007950:	2b03      	cmp	r3, #3
 8007952:	d004      	beq.n	800795e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8007954:	f44f 7118 	mov.w	r1, #608	@ 0x260
 8007958:	484a      	ldr	r0, [pc, #296]	@ (8007a84 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 800795a:	f7fc ff2b 	bl	80047b4 <assert_failed>
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800795e:	4b48      	ldr	r3, [pc, #288]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007964:	0e1b      	lsrs	r3, r3, #24
 8007966:	f003 030f 	and.w	r3, r3, #15
 800796a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800796c:	4b44      	ldr	r3, [pc, #272]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800796e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007972:	0f1b      	lsrs	r3, r3, #28
 8007974:	f003 0307 	and.w	r3, r3, #7
 8007978:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	695b      	ldr	r3, [r3, #20]
 800797e:	019a      	lsls	r2, r3, #6
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6a1b      	ldr	r3, [r3, #32]
 8007984:	041b      	lsls	r3, r3, #16
 8007986:	431a      	orrs	r2, r3
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	061b      	lsls	r3, r3, #24
 800798c:	431a      	orrs	r2, r3
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	071b      	lsls	r3, r3, #28
 8007992:	493b      	ldr	r1, [pc, #236]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007994:	4313      	orrs	r3, r2
 8007996:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f003 0308 	and.w	r3, r3, #8
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d04d      	beq.n	8007a42 <HAL_RCCEx_PeriphCLKConfig+0xf82>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	69db      	ldr	r3, [r3, #28]
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d903      	bls.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0xef6>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	69db      	ldr	r3, [r3, #28]
 80079b2:	2b07      	cmp	r3, #7
 80079b4:	d904      	bls.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0xf00>
 80079b6:	f240 216f 	movw	r1, #623	@ 0x26f
 80079ba:	4832      	ldr	r0, [pc, #200]	@ (8007a84 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 80079bc:	f7fc fefa 	bl	80047b4 <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d013      	beq.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079d0:	d00e      	beq.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079da:	d009      	beq.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80079e4:	d004      	beq.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 80079e6:	f44f 711c 	mov.w	r1, #624	@ 0x270
 80079ea:	4826      	ldr	r0, [pc, #152]	@ (8007a84 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 80079ec:	f7fc fee2 	bl	80047b4 <assert_failed>

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80079f0:	4b23      	ldr	r3, [pc, #140]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80079f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079f6:	0e1b      	lsrs	r3, r3, #24
 80079f8:	f003 030f 	and.w	r3, r3, #15
 80079fc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80079fe:	4b20      	ldr	r3, [pc, #128]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a04:	0c1b      	lsrs	r3, r3, #16
 8007a06:	f003 0303 	and.w	r3, r3, #3
 8007a0a:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	695b      	ldr	r3, [r3, #20]
 8007a10:	019a      	lsls	r2, r3, #6
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	041b      	lsls	r3, r3, #16
 8007a16:	431a      	orrs	r2, r3
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	061b      	lsls	r3, r3, #24
 8007a1c:	431a      	orrs	r2, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	69db      	ldr	r3, [r3, #28]
 8007a22:	071b      	lsls	r3, r3, #28
 8007a24:	4916      	ldr	r1, [pc, #88]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007a26:	4313      	orrs	r3, r2
 8007a28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007a2c:	4b14      	ldr	r3, [pc, #80]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007a2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a32:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a3a:	4911      	ldr	r1, [pc, #68]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007a42:	4b0f      	ldr	r3, [pc, #60]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a0e      	ldr	r2, [pc, #56]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007a48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a4e:	f7fd fb7f 	bl	8005150 <HAL_GetTick>
 8007a52:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007a54:	e008      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007a56:	f7fd fb7b 	bl	8005150 <HAL_GetTick>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	2b64      	cmp	r3, #100	@ 0x64
 8007a62:	d901      	bls.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a64:	2303      	movs	r3, #3
 8007a66:	e007      	b.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007a68:	4b05      	ldr	r3, [pc, #20]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a74:	d1ef      	bne.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0xf96>
      }
    }
  }
  return HAL_OK;
 8007a76:	2300      	movs	r3, #0
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3720      	adds	r7, #32
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}
 8007a80:	40023800 	.word	0x40023800
 8007a84:	0801443c 	.word	0x0801443c

08007a88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d101      	bne.n	8007a9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	e1fb      	b.n	8007e92 <HAL_SPI_Init+0x40a>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a83      	ldr	r2, [pc, #524]	@ (8007cac <HAL_SPI_Init+0x224>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d01d      	beq.n	8007ae0 <HAL_SPI_Init+0x58>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a81      	ldr	r2, [pc, #516]	@ (8007cb0 <HAL_SPI_Init+0x228>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d018      	beq.n	8007ae0 <HAL_SPI_Init+0x58>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a80      	ldr	r2, [pc, #512]	@ (8007cb4 <HAL_SPI_Init+0x22c>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d013      	beq.n	8007ae0 <HAL_SPI_Init+0x58>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a7e      	ldr	r2, [pc, #504]	@ (8007cb8 <HAL_SPI_Init+0x230>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d00e      	beq.n	8007ae0 <HAL_SPI_Init+0x58>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a7d      	ldr	r2, [pc, #500]	@ (8007cbc <HAL_SPI_Init+0x234>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d009      	beq.n	8007ae0 <HAL_SPI_Init+0x58>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a7b      	ldr	r2, [pc, #492]	@ (8007cc0 <HAL_SPI_Init+0x238>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d004      	beq.n	8007ae0 <HAL_SPI_Init+0x58>
 8007ad6:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 8007ada:	487a      	ldr	r0, [pc, #488]	@ (8007cc4 <HAL_SPI_Init+0x23c>)
 8007adc:	f7fc fe6a 	bl	80047b4 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d009      	beq.n	8007afc <HAL_SPI_Init+0x74>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007af0:	d004      	beq.n	8007afc <HAL_SPI_Init+0x74>
 8007af2:	f240 1147 	movw	r1, #327	@ 0x147
 8007af6:	4873      	ldr	r0, [pc, #460]	@ (8007cc4 <HAL_SPI_Init+0x23c>)
 8007af8:	f7fc fe5c 	bl	80047b4 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d00e      	beq.n	8007b22 <HAL_SPI_Init+0x9a>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b0c:	d009      	beq.n	8007b22 <HAL_SPI_Init+0x9a>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b16:	d004      	beq.n	8007b22 <HAL_SPI_Init+0x9a>
 8007b18:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8007b1c:	4869      	ldr	r0, [pc, #420]	@ (8007cc4 <HAL_SPI_Init+0x23c>)
 8007b1e:	f7fc fe49 	bl	80047b4 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007b2a:	d040      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	68db      	ldr	r3, [r3, #12]
 8007b30:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8007b34:	d03b      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	68db      	ldr	r3, [r3, #12]
 8007b3a:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 8007b3e:	d036      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	68db      	ldr	r3, [r3, #12]
 8007b44:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b48:	d031      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 8007b52:	d02c      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007b5c:	d027      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8007b66:	d022      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	68db      	ldr	r3, [r3, #12]
 8007b6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b70:	d01d      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	68db      	ldr	r3, [r3, #12]
 8007b76:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007b7a:	d018      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007b84:	d013      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	68db      	ldr	r3, [r3, #12]
 8007b8a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007b8e:	d00e      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	68db      	ldr	r3, [r3, #12]
 8007b94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b98:	d009      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	68db      	ldr	r3, [r3, #12]
 8007b9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ba2:	d004      	beq.n	8007bae <HAL_SPI_Init+0x126>
 8007ba4:	f240 1149 	movw	r1, #329	@ 0x149
 8007ba8:	4846      	ldr	r0, [pc, #280]	@ (8007cc4 <HAL_SPI_Init+0x23c>)
 8007baa:	f7fc fe03 	bl	80047b4 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bb6:	d00d      	beq.n	8007bd4 <HAL_SPI_Init+0x14c>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	699b      	ldr	r3, [r3, #24]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d009      	beq.n	8007bd4 <HAL_SPI_Init+0x14c>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	699b      	ldr	r3, [r3, #24]
 8007bc4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007bc8:	d004      	beq.n	8007bd4 <HAL_SPI_Init+0x14c>
 8007bca:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8007bce:	483d      	ldr	r0, [pc, #244]	@ (8007cc4 <HAL_SPI_Init+0x23c>)
 8007bd0:	f7fc fdf0 	bl	80047b4 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bd8:	2b08      	cmp	r3, #8
 8007bda:	d008      	beq.n	8007bee <HAL_SPI_Init+0x166>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d004      	beq.n	8007bee <HAL_SPI_Init+0x166>
 8007be4:	f240 114b 	movw	r1, #331	@ 0x14b
 8007be8:	4836      	ldr	r0, [pc, #216]	@ (8007cc4 <HAL_SPI_Init+0x23c>)
 8007bea:	f7fc fde3 	bl	80047b4 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	69db      	ldr	r3, [r3, #28]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d020      	beq.n	8007c38 <HAL_SPI_Init+0x1b0>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	69db      	ldr	r3, [r3, #28]
 8007bfa:	2b08      	cmp	r3, #8
 8007bfc:	d01c      	beq.n	8007c38 <HAL_SPI_Init+0x1b0>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	69db      	ldr	r3, [r3, #28]
 8007c02:	2b10      	cmp	r3, #16
 8007c04:	d018      	beq.n	8007c38 <HAL_SPI_Init+0x1b0>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	69db      	ldr	r3, [r3, #28]
 8007c0a:	2b18      	cmp	r3, #24
 8007c0c:	d014      	beq.n	8007c38 <HAL_SPI_Init+0x1b0>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	69db      	ldr	r3, [r3, #28]
 8007c12:	2b20      	cmp	r3, #32
 8007c14:	d010      	beq.n	8007c38 <HAL_SPI_Init+0x1b0>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	69db      	ldr	r3, [r3, #28]
 8007c1a:	2b28      	cmp	r3, #40	@ 0x28
 8007c1c:	d00c      	beq.n	8007c38 <HAL_SPI_Init+0x1b0>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	69db      	ldr	r3, [r3, #28]
 8007c22:	2b30      	cmp	r3, #48	@ 0x30
 8007c24:	d008      	beq.n	8007c38 <HAL_SPI_Init+0x1b0>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	69db      	ldr	r3, [r3, #28]
 8007c2a:	2b38      	cmp	r3, #56	@ 0x38
 8007c2c:	d004      	beq.n	8007c38 <HAL_SPI_Init+0x1b0>
 8007c2e:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8007c32:	4824      	ldr	r0, [pc, #144]	@ (8007cc4 <HAL_SPI_Init+0x23c>)
 8007c34:	f7fc fdbe 	bl	80047b4 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6a1b      	ldr	r3, [r3, #32]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d008      	beq.n	8007c52 <HAL_SPI_Init+0x1ca>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6a1b      	ldr	r3, [r3, #32]
 8007c44:	2b80      	cmp	r3, #128	@ 0x80
 8007c46:	d004      	beq.n	8007c52 <HAL_SPI_Init+0x1ca>
 8007c48:	f240 114d 	movw	r1, #333	@ 0x14d
 8007c4c:	481d      	ldr	r0, [pc, #116]	@ (8007cc4 <HAL_SPI_Init+0x23c>)
 8007c4e:	f7fc fdb1 	bl	80047b4 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d008      	beq.n	8007c6c <HAL_SPI_Init+0x1e4>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5e:	2b10      	cmp	r3, #16
 8007c60:	d004      	beq.n	8007c6c <HAL_SPI_Init+0x1e4>
 8007c62:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 8007c66:	4817      	ldr	r0, [pc, #92]	@ (8007cc4 <HAL_SPI_Init+0x23c>)
 8007c68:	f7fc fda4 	bl	80047b4 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d158      	bne.n	8007d26 <HAL_SPI_Init+0x29e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	691b      	ldr	r3, [r3, #16]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d008      	beq.n	8007c8e <HAL_SPI_Init+0x206>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	691b      	ldr	r3, [r3, #16]
 8007c80:	2b02      	cmp	r3, #2
 8007c82:	d004      	beq.n	8007c8e <HAL_SPI_Init+0x206>
 8007c84:	f240 1151 	movw	r1, #337	@ 0x151
 8007c88:	480e      	ldr	r0, [pc, #56]	@ (8007cc4 <HAL_SPI_Init+0x23c>)
 8007c8a:	f7fc fd93 	bl	80047b4 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	695b      	ldr	r3, [r3, #20]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d018      	beq.n	8007cc8 <HAL_SPI_Init+0x240>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	695b      	ldr	r3, [r3, #20]
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d014      	beq.n	8007cc8 <HAL_SPI_Init+0x240>
 8007c9e:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8007ca2:	4808      	ldr	r0, [pc, #32]	@ (8007cc4 <HAL_SPI_Init+0x23c>)
 8007ca4:	f7fc fd86 	bl	80047b4 <assert_failed>
 8007ca8:	e00e      	b.n	8007cc8 <HAL_SPI_Init+0x240>
 8007caa:	bf00      	nop
 8007cac:	40013000 	.word	0x40013000
 8007cb0:	40003800 	.word	0x40003800
 8007cb4:	40003c00 	.word	0x40003c00
 8007cb8:	40013400 	.word	0x40013400
 8007cbc:	40015000 	.word	0x40015000
 8007cc0:	40015400 	.word	0x40015400
 8007cc4:	08014478 	.word	0x08014478

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cd0:	d125      	bne.n	8007d1e <HAL_SPI_Init+0x296>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	69db      	ldr	r3, [r3, #28]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d050      	beq.n	8007d7c <HAL_SPI_Init+0x2f4>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	69db      	ldr	r3, [r3, #28]
 8007cde:	2b08      	cmp	r3, #8
 8007ce0:	d04c      	beq.n	8007d7c <HAL_SPI_Init+0x2f4>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	69db      	ldr	r3, [r3, #28]
 8007ce6:	2b10      	cmp	r3, #16
 8007ce8:	d048      	beq.n	8007d7c <HAL_SPI_Init+0x2f4>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	69db      	ldr	r3, [r3, #28]
 8007cee:	2b18      	cmp	r3, #24
 8007cf0:	d044      	beq.n	8007d7c <HAL_SPI_Init+0x2f4>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	69db      	ldr	r3, [r3, #28]
 8007cf6:	2b20      	cmp	r3, #32
 8007cf8:	d040      	beq.n	8007d7c <HAL_SPI_Init+0x2f4>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	69db      	ldr	r3, [r3, #28]
 8007cfe:	2b28      	cmp	r3, #40	@ 0x28
 8007d00:	d03c      	beq.n	8007d7c <HAL_SPI_Init+0x2f4>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	69db      	ldr	r3, [r3, #28]
 8007d06:	2b30      	cmp	r3, #48	@ 0x30
 8007d08:	d038      	beq.n	8007d7c <HAL_SPI_Init+0x2f4>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	69db      	ldr	r3, [r3, #28]
 8007d0e:	2b38      	cmp	r3, #56	@ 0x38
 8007d10:	d034      	beq.n	8007d7c <HAL_SPI_Init+0x2f4>
 8007d12:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 8007d16:	4861      	ldr	r0, [pc, #388]	@ (8007e9c <HAL_SPI_Init+0x414>)
 8007d18:	f7fc fd4c 	bl	80047b4 <assert_failed>
 8007d1c:	e02e      	b.n	8007d7c <HAL_SPI_Init+0x2f4>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	61da      	str	r2, [r3, #28]
 8007d24:	e02a      	b.n	8007d7c <HAL_SPI_Init+0x2f4>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	69db      	ldr	r3, [r3, #28]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d020      	beq.n	8007d70 <HAL_SPI_Init+0x2e8>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	69db      	ldr	r3, [r3, #28]
 8007d32:	2b08      	cmp	r3, #8
 8007d34:	d01c      	beq.n	8007d70 <HAL_SPI_Init+0x2e8>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	69db      	ldr	r3, [r3, #28]
 8007d3a:	2b10      	cmp	r3, #16
 8007d3c:	d018      	beq.n	8007d70 <HAL_SPI_Init+0x2e8>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	69db      	ldr	r3, [r3, #28]
 8007d42:	2b18      	cmp	r3, #24
 8007d44:	d014      	beq.n	8007d70 <HAL_SPI_Init+0x2e8>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	69db      	ldr	r3, [r3, #28]
 8007d4a:	2b20      	cmp	r3, #32
 8007d4c:	d010      	beq.n	8007d70 <HAL_SPI_Init+0x2e8>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	69db      	ldr	r3, [r3, #28]
 8007d52:	2b28      	cmp	r3, #40	@ 0x28
 8007d54:	d00c      	beq.n	8007d70 <HAL_SPI_Init+0x2e8>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	69db      	ldr	r3, [r3, #28]
 8007d5a:	2b30      	cmp	r3, #48	@ 0x30
 8007d5c:	d008      	beq.n	8007d70 <HAL_SPI_Init+0x2e8>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	69db      	ldr	r3, [r3, #28]
 8007d62:	2b38      	cmp	r3, #56	@ 0x38
 8007d64:	d004      	beq.n	8007d70 <HAL_SPI_Init+0x2e8>
 8007d66:	f44f 71b0 	mov.w	r1, #352	@ 0x160
 8007d6a:	484c      	ldr	r0, [pc, #304]	@ (8007e9c <HAL_SPI_Init+0x414>)
 8007d6c:	f7fc fd22 	bl	80047b4 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d106      	bne.n	8007d9c <HAL_SPI_Init+0x314>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f7fd f820 	bl	8004ddc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2202      	movs	r2, #2
 8007da0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007db2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	68db      	ldr	r3, [r3, #12]
 8007db8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007dbc:	d902      	bls.n	8007dc4 <HAL_SPI_Init+0x33c>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	60fb      	str	r3, [r7, #12]
 8007dc2:	e002      	b.n	8007dca <HAL_SPI_Init+0x342>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007dc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007dc8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	68db      	ldr	r3, [r3, #12]
 8007dce:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007dd2:	d007      	beq.n	8007de4 <HAL_SPI_Init+0x35c>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007ddc:	d002      	beq.n	8007de4 <HAL_SPI_Init+0x35c>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007df4:	431a      	orrs	r2, r3
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	691b      	ldr	r3, [r3, #16]
 8007dfa:	f003 0302 	and.w	r3, r3, #2
 8007dfe:	431a      	orrs	r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	695b      	ldr	r3, [r3, #20]
 8007e04:	f003 0301 	and.w	r3, r3, #1
 8007e08:	431a      	orrs	r2, r3
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	699b      	ldr	r3, [r3, #24]
 8007e0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e12:	431a      	orrs	r2, r3
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	69db      	ldr	r3, [r3, #28]
 8007e18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e1c:	431a      	orrs	r2, r3
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6a1b      	ldr	r3, [r3, #32]
 8007e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e26:	ea42 0103 	orr.w	r1, r2, r3
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e2e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	430a      	orrs	r2, r1
 8007e38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	699b      	ldr	r3, [r3, #24]
 8007e3e:	0c1b      	lsrs	r3, r3, #16
 8007e40:	f003 0204 	and.w	r2, r3, #4
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e48:	f003 0310 	and.w	r3, r3, #16
 8007e4c:	431a      	orrs	r2, r3
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e52:	f003 0308 	and.w	r3, r3, #8
 8007e56:	431a      	orrs	r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	68db      	ldr	r3, [r3, #12]
 8007e5c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007e60:	ea42 0103 	orr.w	r1, r2, r3
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	430a      	orrs	r2, r1
 8007e70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	69da      	ldr	r2, [r3, #28]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3710      	adds	r7, #16
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	08014478 	.word	0x08014478

08007ea0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b08a      	sub	sp, #40	@ 0x28
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	607a      	str	r2, [r7, #4]
 8007eac:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d004      	beq.n	8007eca <HAL_SPI_TransmitReceive+0x2a>
 8007ec0:	f240 41fe 	movw	r1, #1278	@ 0x4fe
 8007ec4:	4888      	ldr	r0, [pc, #544]	@ (80080e8 <HAL_SPI_TransmitReceive+0x248>)
 8007ec6:	f7fc fc75 	bl	80047b4 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d101      	bne.n	8007ed8 <HAL_SPI_TransmitReceive+0x38>
 8007ed4:	2302      	movs	r3, #2
 8007ed6:	e20d      	b.n	80082f4 <HAL_SPI_TransmitReceive+0x454>
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ee0:	f7fd f936 	bl	8005150 <HAL_GetTick>
 8007ee4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007eec:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	685b      	ldr	r3, [r3, #4]
 8007ef2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007ef4:	887b      	ldrh	r3, [r7, #2]
 8007ef6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007ef8:	887b      	ldrh	r3, [r7, #2]
 8007efa:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007efc:	7efb      	ldrb	r3, [r7, #27]
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	d00e      	beq.n	8007f20 <HAL_SPI_TransmitReceive+0x80>
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f08:	d106      	bne.n	8007f18 <HAL_SPI_TransmitReceive+0x78>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d102      	bne.n	8007f18 <HAL_SPI_TransmitReceive+0x78>
 8007f12:	7efb      	ldrb	r3, [r7, #27]
 8007f14:	2b04      	cmp	r3, #4
 8007f16:	d003      	beq.n	8007f20 <HAL_SPI_TransmitReceive+0x80>
  {
    errorcode = HAL_BUSY;
 8007f18:	2302      	movs	r3, #2
 8007f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007f1e:	e1e3      	b.n	80082e8 <HAL_SPI_TransmitReceive+0x448>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d005      	beq.n	8007f32 <HAL_SPI_TransmitReceive+0x92>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d002      	beq.n	8007f32 <HAL_SPI_TransmitReceive+0x92>
 8007f2c:	887b      	ldrh	r3, [r7, #2]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d103      	bne.n	8007f3a <HAL_SPI_TransmitReceive+0x9a>
  {
    errorcode = HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007f38:	e1d6      	b.n	80082e8 <HAL_SPI_TransmitReceive+0x448>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f40:	b2db      	uxtb	r3, r3
 8007f42:	2b04      	cmp	r3, #4
 8007f44:	d003      	beq.n	8007f4e <HAL_SPI_TransmitReceive+0xae>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2205      	movs	r2, #5
 8007f4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	687a      	ldr	r2, [r7, #4]
 8007f58:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	887a      	ldrh	r2, [r7, #2]
 8007f5e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	887a      	ldrh	r2, [r7, #2]
 8007f66:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	68ba      	ldr	r2, [r7, #8]
 8007f6e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	887a      	ldrh	r2, [r7, #2]
 8007f74:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	887a      	ldrh	r2, [r7, #2]
 8007f7a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2200      	movs	r2, #0
 8007f86:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007f90:	d802      	bhi.n	8007f98 <HAL_SPI_TransmitReceive+0xf8>
 8007f92:	8a3b      	ldrh	r3, [r7, #16]
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d908      	bls.n	8007faa <HAL_SPI_TransmitReceive+0x10a>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	685a      	ldr	r2, [r3, #4]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007fa6:	605a      	str	r2, [r3, #4]
 8007fa8:	e007      	b.n	8007fba <HAL_SPI_TransmitReceive+0x11a>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	685a      	ldr	r2, [r3, #4]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007fb8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fc4:	2b40      	cmp	r3, #64	@ 0x40
 8007fc6:	d007      	beq.n	8007fd8 <HAL_SPI_TransmitReceive+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007fd6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	68db      	ldr	r3, [r3, #12]
 8007fdc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007fe0:	f240 8084 	bls.w	80080ec <HAL_SPI_TransmitReceive+0x24c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d002      	beq.n	8007ff2 <HAL_SPI_TransmitReceive+0x152>
 8007fec:	8a7b      	ldrh	r3, [r7, #18]
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d16d      	bne.n	80080ce <HAL_SPI_TransmitReceive+0x22e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff6:	881a      	ldrh	r2, [r3, #0]
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008002:	1c9a      	adds	r2, r3, #2
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800800c:	b29b      	uxth	r3, r3
 800800e:	3b01      	subs	r3, #1
 8008010:	b29a      	uxth	r2, r3
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008016:	e05a      	b.n	80080ce <HAL_SPI_TransmitReceive+0x22e>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	f003 0302 	and.w	r3, r3, #2
 8008022:	2b02      	cmp	r3, #2
 8008024:	d11b      	bne.n	800805e <HAL_SPI_TransmitReceive+0x1be>
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800802a:	b29b      	uxth	r3, r3
 800802c:	2b00      	cmp	r3, #0
 800802e:	d016      	beq.n	800805e <HAL_SPI_TransmitReceive+0x1be>
 8008030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008032:	2b01      	cmp	r3, #1
 8008034:	d113      	bne.n	800805e <HAL_SPI_TransmitReceive+0x1be>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800803a:	881a      	ldrh	r2, [r3, #0]
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008046:	1c9a      	adds	r2, r3, #2
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008050:	b29b      	uxth	r3, r3
 8008052:	3b01      	subs	r3, #1
 8008054:	b29a      	uxth	r2, r3
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800805a:	2300      	movs	r3, #0
 800805c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	f003 0301 	and.w	r3, r3, #1
 8008068:	2b01      	cmp	r3, #1
 800806a:	d11c      	bne.n	80080a6 <HAL_SPI_TransmitReceive+0x206>
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008072:	b29b      	uxth	r3, r3
 8008074:	2b00      	cmp	r3, #0
 8008076:	d016      	beq.n	80080a6 <HAL_SPI_TransmitReceive+0x206>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	68da      	ldr	r2, [r3, #12]
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008082:	b292      	uxth	r2, r2
 8008084:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808a:	1c9a      	adds	r2, r3, #2
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008096:	b29b      	uxth	r3, r3
 8008098:	3b01      	subs	r3, #1
 800809a:	b29a      	uxth	r2, r3
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80080a2:	2301      	movs	r3, #1
 80080a4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80080a6:	f7fd f853 	bl	8005150 <HAL_GetTick>
 80080aa:	4602      	mov	r2, r0
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d80b      	bhi.n	80080ce <HAL_SPI_TransmitReceive+0x22e>
 80080b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080bc:	d007      	beq.n	80080ce <HAL_SPI_TransmitReceive+0x22e>
      {
        errorcode = HAL_TIMEOUT;
 80080be:	2303      	movs	r3, #3
 80080c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80080cc:	e10c      	b.n	80082e8 <HAL_SPI_TransmitReceive+0x448>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d19f      	bne.n	8008018 <HAL_SPI_TransmitReceive+0x178>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080de:	b29b      	uxth	r3, r3
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d199      	bne.n	8008018 <HAL_SPI_TransmitReceive+0x178>
 80080e4:	e0e6      	b.n	80082b4 <HAL_SPI_TransmitReceive+0x414>
 80080e6:	bf00      	nop
 80080e8:	08014478 	.word	0x08014478
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d003      	beq.n	80080fc <HAL_SPI_TransmitReceive+0x25c>
 80080f4:	8a7b      	ldrh	r3, [r7, #18]
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	f040 80cf 	bne.w	800829a <HAL_SPI_TransmitReceive+0x3fa>
    {
      if (hspi->TxXferCount > 1U)
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008100:	b29b      	uxth	r3, r3
 8008102:	2b01      	cmp	r3, #1
 8008104:	d912      	bls.n	800812c <HAL_SPI_TransmitReceive+0x28c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800810a:	881a      	ldrh	r2, [r3, #0]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008116:	1c9a      	adds	r2, r3, #2
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008120:	b29b      	uxth	r3, r3
 8008122:	3b02      	subs	r3, #2
 8008124:	b29a      	uxth	r2, r3
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800812a:	e0b6      	b.n	800829a <HAL_SPI_TransmitReceive+0x3fa>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	330c      	adds	r3, #12
 8008136:	7812      	ldrb	r2, [r2, #0]
 8008138:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800813e:	1c5a      	adds	r2, r3, #1
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008148:	b29b      	uxth	r3, r3
 800814a:	3b01      	subs	r3, #1
 800814c:	b29a      	uxth	r2, r3
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008152:	e0a2      	b.n	800829a <HAL_SPI_TransmitReceive+0x3fa>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	f003 0302 	and.w	r3, r3, #2
 800815e:	2b02      	cmp	r3, #2
 8008160:	d134      	bne.n	80081cc <HAL_SPI_TransmitReceive+0x32c>
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008166:	b29b      	uxth	r3, r3
 8008168:	2b00      	cmp	r3, #0
 800816a:	d02f      	beq.n	80081cc <HAL_SPI_TransmitReceive+0x32c>
 800816c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816e:	2b01      	cmp	r3, #1
 8008170:	d12c      	bne.n	80081cc <HAL_SPI_TransmitReceive+0x32c>
      {
        if (hspi->TxXferCount > 1U)
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008176:	b29b      	uxth	r3, r3
 8008178:	2b01      	cmp	r3, #1
 800817a:	d912      	bls.n	80081a2 <HAL_SPI_TransmitReceive+0x302>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008180:	881a      	ldrh	r2, [r3, #0]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800818c:	1c9a      	adds	r2, r3, #2
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008196:	b29b      	uxth	r3, r3
 8008198:	3b02      	subs	r3, #2
 800819a:	b29a      	uxth	r2, r3
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80081a0:	e012      	b.n	80081c8 <HAL_SPI_TransmitReceive+0x328>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	330c      	adds	r3, #12
 80081ac:	7812      	ldrb	r2, [r2, #0]
 80081ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081b4:	1c5a      	adds	r2, r3, #1
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081be:	b29b      	uxth	r3, r3
 80081c0:	3b01      	subs	r3, #1
 80081c2:	b29a      	uxth	r2, r3
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80081c8:	2300      	movs	r3, #0
 80081ca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	689b      	ldr	r3, [r3, #8]
 80081d2:	f003 0301 	and.w	r3, r3, #1
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d148      	bne.n	800826c <HAL_SPI_TransmitReceive+0x3cc>
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80081e0:	b29b      	uxth	r3, r3
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d042      	beq.n	800826c <HAL_SPI_TransmitReceive+0x3cc>
      {
        if (hspi->RxXferCount > 1U)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d923      	bls.n	800823a <HAL_SPI_TransmitReceive+0x39a>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68da      	ldr	r2, [r3, #12]
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081fc:	b292      	uxth	r2, r2
 80081fe:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008204:	1c9a      	adds	r2, r3, #2
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008210:	b29b      	uxth	r3, r3
 8008212:	3b02      	subs	r3, #2
 8008214:	b29a      	uxth	r2, r3
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008222:	b29b      	uxth	r3, r3
 8008224:	2b01      	cmp	r3, #1
 8008226:	d81f      	bhi.n	8008268 <HAL_SPI_TransmitReceive+0x3c8>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	685a      	ldr	r2, [r3, #4]
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008236:	605a      	str	r2, [r3, #4]
 8008238:	e016      	b.n	8008268 <HAL_SPI_TransmitReceive+0x3c8>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f103 020c 	add.w	r2, r3, #12
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008246:	7812      	ldrb	r2, [r2, #0]
 8008248:	b2d2      	uxtb	r2, r2
 800824a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008250:	1c5a      	adds	r2, r3, #1
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800825c:	b29b      	uxth	r3, r3
 800825e:	3b01      	subs	r3, #1
 8008260:	b29a      	uxth	r2, r3
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008268:	2301      	movs	r3, #1
 800826a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800826c:	f7fc ff70 	bl	8005150 <HAL_GetTick>
 8008270:	4602      	mov	r2, r0
 8008272:	69fb      	ldr	r3, [r7, #28]
 8008274:	1ad3      	subs	r3, r2, r3
 8008276:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008278:	429a      	cmp	r2, r3
 800827a:	d803      	bhi.n	8008284 <HAL_SPI_TransmitReceive+0x3e4>
 800827c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008282:	d102      	bne.n	800828a <HAL_SPI_TransmitReceive+0x3ea>
 8008284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008286:	2b00      	cmp	r3, #0
 8008288:	d107      	bne.n	800829a <HAL_SPI_TransmitReceive+0x3fa>
      {
        errorcode = HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2201      	movs	r2, #1
 8008294:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8008298:	e026      	b.n	80082e8 <HAL_SPI_TransmitReceive+0x448>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800829e:	b29b      	uxth	r3, r3
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f47f af57 	bne.w	8008154 <HAL_SPI_TransmitReceive+0x2b4>
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f47f af50 	bne.w	8008154 <HAL_SPI_TransmitReceive+0x2b4>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80082b4:	69fa      	ldr	r2, [r7, #28]
 80082b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80082b8:	68f8      	ldr	r0, [r7, #12]
 80082ba:	f000 fa5d 	bl	8008778 <SPI_EndRxTxTransaction>
 80082be:	4603      	mov	r3, r0
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d005      	beq.n	80082d0 <HAL_SPI_TransmitReceive+0x430>
  {
    errorcode = HAL_ERROR;
 80082c4:	2301      	movs	r3, #1
 80082c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2220      	movs	r2, #32
 80082ce:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d003      	beq.n	80082e0 <HAL_SPI_TransmitReceive+0x440>
  {
    errorcode = HAL_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80082de:	e003      	b.n	80082e8 <HAL_SPI_TransmitReceive+0x448>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2200      	movs	r2, #0
 80082ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80082f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3728      	adds	r7, #40	@ 0x28
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b088      	sub	sp, #32
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008314:	69bb      	ldr	r3, [r7, #24]
 8008316:	099b      	lsrs	r3, r3, #6
 8008318:	f003 0301 	and.w	r3, r3, #1
 800831c:	2b00      	cmp	r3, #0
 800831e:	d10f      	bne.n	8008340 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008320:	69bb      	ldr	r3, [r7, #24]
 8008322:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008326:	2b00      	cmp	r3, #0
 8008328:	d00a      	beq.n	8008340 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800832a:	69fb      	ldr	r3, [r7, #28]
 800832c:	099b      	lsrs	r3, r3, #6
 800832e:	f003 0301 	and.w	r3, r3, #1
 8008332:	2b00      	cmp	r3, #0
 8008334:	d004      	beq.n	8008340 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	4798      	blx	r3
    return;
 800833e:	e0d7      	b.n	80084f0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008340:	69bb      	ldr	r3, [r7, #24]
 8008342:	085b      	lsrs	r3, r3, #1
 8008344:	f003 0301 	and.w	r3, r3, #1
 8008348:	2b00      	cmp	r3, #0
 800834a:	d00a      	beq.n	8008362 <HAL_SPI_IRQHandler+0x66>
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	09db      	lsrs	r3, r3, #7
 8008350:	f003 0301 	and.w	r3, r3, #1
 8008354:	2b00      	cmp	r3, #0
 8008356:	d004      	beq.n	8008362 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	4798      	blx	r3
    return;
 8008360:	e0c6      	b.n	80084f0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008362:	69bb      	ldr	r3, [r7, #24]
 8008364:	095b      	lsrs	r3, r3, #5
 8008366:	f003 0301 	and.w	r3, r3, #1
 800836a:	2b00      	cmp	r3, #0
 800836c:	d10c      	bne.n	8008388 <HAL_SPI_IRQHandler+0x8c>
 800836e:	69bb      	ldr	r3, [r7, #24]
 8008370:	099b      	lsrs	r3, r3, #6
 8008372:	f003 0301 	and.w	r3, r3, #1
 8008376:	2b00      	cmp	r3, #0
 8008378:	d106      	bne.n	8008388 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800837a:	69bb      	ldr	r3, [r7, #24]
 800837c:	0a1b      	lsrs	r3, r3, #8
 800837e:	f003 0301 	and.w	r3, r3, #1
 8008382:	2b00      	cmp	r3, #0
 8008384:	f000 80b4 	beq.w	80084f0 <HAL_SPI_IRQHandler+0x1f4>
 8008388:	69fb      	ldr	r3, [r7, #28]
 800838a:	095b      	lsrs	r3, r3, #5
 800838c:	f003 0301 	and.w	r3, r3, #1
 8008390:	2b00      	cmp	r3, #0
 8008392:	f000 80ad 	beq.w	80084f0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008396:	69bb      	ldr	r3, [r7, #24]
 8008398:	099b      	lsrs	r3, r3, #6
 800839a:	f003 0301 	and.w	r3, r3, #1
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d023      	beq.n	80083ea <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80083a8:	b2db      	uxtb	r3, r3
 80083aa:	2b03      	cmp	r3, #3
 80083ac:	d011      	beq.n	80083d2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083b2:	f043 0204 	orr.w	r2, r3, #4
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80083ba:	2300      	movs	r3, #0
 80083bc:	617b      	str	r3, [r7, #20]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	68db      	ldr	r3, [r3, #12]
 80083c4:	617b      	str	r3, [r7, #20]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	617b      	str	r3, [r7, #20]
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	e00b      	b.n	80083ea <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80083d2:	2300      	movs	r3, #0
 80083d4:	613b      	str	r3, [r7, #16]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	613b      	str	r3, [r7, #16]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	613b      	str	r3, [r7, #16]
 80083e6:	693b      	ldr	r3, [r7, #16]
        return;
 80083e8:	e082      	b.n	80084f0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80083ea:	69bb      	ldr	r3, [r7, #24]
 80083ec:	095b      	lsrs	r3, r3, #5
 80083ee:	f003 0301 	and.w	r3, r3, #1
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d014      	beq.n	8008420 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083fa:	f043 0201 	orr.w	r2, r3, #1
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008402:	2300      	movs	r3, #0
 8008404:	60fb      	str	r3, [r7, #12]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	60fb      	str	r3, [r7, #12]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	681a      	ldr	r2, [r3, #0]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800841c:	601a      	str	r2, [r3, #0]
 800841e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	0a1b      	lsrs	r3, r3, #8
 8008424:	f003 0301 	and.w	r3, r3, #1
 8008428:	2b00      	cmp	r3, #0
 800842a:	d00c      	beq.n	8008446 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008430:	f043 0208 	orr.w	r2, r3, #8
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008438:	2300      	movs	r3, #0
 800843a:	60bb      	str	r3, [r7, #8]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	689b      	ldr	r3, [r3, #8]
 8008442:	60bb      	str	r3, [r7, #8]
 8008444:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800844a:	2b00      	cmp	r3, #0
 800844c:	d04f      	beq.n	80084ee <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	685a      	ldr	r2, [r3, #4]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800845c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2201      	movs	r2, #1
 8008462:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008466:	69fb      	ldr	r3, [r7, #28]
 8008468:	f003 0302 	and.w	r3, r3, #2
 800846c:	2b00      	cmp	r3, #0
 800846e:	d104      	bne.n	800847a <HAL_SPI_IRQHandler+0x17e>
 8008470:	69fb      	ldr	r3, [r7, #28]
 8008472:	f003 0301 	and.w	r3, r3, #1
 8008476:	2b00      	cmp	r3, #0
 8008478:	d034      	beq.n	80084e4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	685a      	ldr	r2, [r3, #4]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f022 0203 	bic.w	r2, r2, #3
 8008488:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800848e:	2b00      	cmp	r3, #0
 8008490:	d011      	beq.n	80084b6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008496:	4a18      	ldr	r2, [pc, #96]	@ (80084f8 <HAL_SPI_IRQHandler+0x1fc>)
 8008498:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800849e:	4618      	mov	r0, r3
 80084a0:	f7fd f954 	bl	800574c <HAL_DMA_Abort_IT>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d005      	beq.n	80084b6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d016      	beq.n	80084ec <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084c2:	4a0d      	ldr	r2, [pc, #52]	@ (80084f8 <HAL_SPI_IRQHandler+0x1fc>)
 80084c4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7fd f93e 	bl	800574c <HAL_DMA_Abort_IT>
 80084d0:	4603      	mov	r3, r0
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d00a      	beq.n	80084ec <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80084e2:	e003      	b.n	80084ec <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 f809 	bl	80084fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80084ea:	e000      	b.n	80084ee <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80084ec:	bf00      	nop
    return;
 80084ee:	bf00      	nop
  }
}
 80084f0:	3720      	adds	r7, #32
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	bf00      	nop
 80084f8:	08008511 	.word	0x08008511

080084fc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b084      	sub	sp, #16
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800851c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2200      	movs	r2, #0
 8008522:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800852c:	68f8      	ldr	r0, [r7, #12]
 800852e:	f7ff ffe5 	bl	80084fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008532:	bf00      	nop
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
	...

0800853c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b088      	sub	sp, #32
 8008540:	af00      	add	r7, sp, #0
 8008542:	60f8      	str	r0, [r7, #12]
 8008544:	60b9      	str	r1, [r7, #8]
 8008546:	603b      	str	r3, [r7, #0]
 8008548:	4613      	mov	r3, r2
 800854a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800854c:	f7fc fe00 	bl	8005150 <HAL_GetTick>
 8008550:	4602      	mov	r2, r0
 8008552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008554:	1a9b      	subs	r3, r3, r2
 8008556:	683a      	ldr	r2, [r7, #0]
 8008558:	4413      	add	r3, r2
 800855a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800855c:	f7fc fdf8 	bl	8005150 <HAL_GetTick>
 8008560:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008562:	4b39      	ldr	r3, [pc, #228]	@ (8008648 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	015b      	lsls	r3, r3, #5
 8008568:	0d1b      	lsrs	r3, r3, #20
 800856a:	69fa      	ldr	r2, [r7, #28]
 800856c:	fb02 f303 	mul.w	r3, r2, r3
 8008570:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008572:	e054      	b.n	800861e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800857a:	d050      	beq.n	800861e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800857c:	f7fc fde8 	bl	8005150 <HAL_GetTick>
 8008580:	4602      	mov	r2, r0
 8008582:	69bb      	ldr	r3, [r7, #24]
 8008584:	1ad3      	subs	r3, r2, r3
 8008586:	69fa      	ldr	r2, [r7, #28]
 8008588:	429a      	cmp	r2, r3
 800858a:	d902      	bls.n	8008592 <SPI_WaitFlagStateUntilTimeout+0x56>
 800858c:	69fb      	ldr	r3, [r7, #28]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d13d      	bne.n	800860e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	685a      	ldr	r2, [r3, #4]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80085a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80085aa:	d111      	bne.n	80085d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085b4:	d004      	beq.n	80085c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085be:	d107      	bne.n	80085d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80085ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085d8:	d10f      	bne.n	80085fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80085e8:	601a      	str	r2, [r3, #0]
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80085f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2201      	movs	r2, #1
 80085fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800860a:	2303      	movs	r3, #3
 800860c:	e017      	b.n	800863e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d101      	bne.n	8008618 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008614:	2300      	movs	r3, #0
 8008616:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	3b01      	subs	r3, #1
 800861c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	689a      	ldr	r2, [r3, #8]
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	4013      	ands	r3, r2
 8008628:	68ba      	ldr	r2, [r7, #8]
 800862a:	429a      	cmp	r2, r3
 800862c:	bf0c      	ite	eq
 800862e:	2301      	moveq	r3, #1
 8008630:	2300      	movne	r3, #0
 8008632:	b2db      	uxtb	r3, r3
 8008634:	461a      	mov	r2, r3
 8008636:	79fb      	ldrb	r3, [r7, #7]
 8008638:	429a      	cmp	r2, r3
 800863a:	d19b      	bne.n	8008574 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800863c:	2300      	movs	r3, #0
}
 800863e:	4618      	mov	r0, r3
 8008640:	3720      	adds	r7, #32
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	20000038 	.word	0x20000038

0800864c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b08a      	sub	sp, #40	@ 0x28
 8008650:	af00      	add	r7, sp, #0
 8008652:	60f8      	str	r0, [r7, #12]
 8008654:	60b9      	str	r1, [r7, #8]
 8008656:	607a      	str	r2, [r7, #4]
 8008658:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800865a:	2300      	movs	r3, #0
 800865c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800865e:	f7fc fd77 	bl	8005150 <HAL_GetTick>
 8008662:	4602      	mov	r2, r0
 8008664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008666:	1a9b      	subs	r3, r3, r2
 8008668:	683a      	ldr	r2, [r7, #0]
 800866a:	4413      	add	r3, r2
 800866c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800866e:	f7fc fd6f 	bl	8005150 <HAL_GetTick>
 8008672:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	330c      	adds	r3, #12
 800867a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800867c:	4b3d      	ldr	r3, [pc, #244]	@ (8008774 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	4613      	mov	r3, r2
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	4413      	add	r3, r2
 8008686:	00da      	lsls	r2, r3, #3
 8008688:	1ad3      	subs	r3, r2, r3
 800868a:	0d1b      	lsrs	r3, r3, #20
 800868c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800868e:	fb02 f303 	mul.w	r3, r2, r3
 8008692:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008694:	e060      	b.n	8008758 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800869c:	d107      	bne.n	80086ae <SPI_WaitFifoStateUntilTimeout+0x62>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d104      	bne.n	80086ae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80086a4:	69fb      	ldr	r3, [r7, #28]
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80086ac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086b4:	d050      	beq.n	8008758 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80086b6:	f7fc fd4b 	bl	8005150 <HAL_GetTick>
 80086ba:	4602      	mov	r2, r0
 80086bc:	6a3b      	ldr	r3, [r7, #32]
 80086be:	1ad3      	subs	r3, r2, r3
 80086c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d902      	bls.n	80086cc <SPI_WaitFifoStateUntilTimeout+0x80>
 80086c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d13d      	bne.n	8008748 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	685a      	ldr	r2, [r3, #4]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80086da:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80086e4:	d111      	bne.n	800870a <SPI_WaitFifoStateUntilTimeout+0xbe>
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	689b      	ldr	r3, [r3, #8]
 80086ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80086ee:	d004      	beq.n	80086fa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086f8:	d107      	bne.n	800870a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008708:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008712:	d10f      	bne.n	8008734 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008722:	601a      	str	r2, [r3, #0]
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008732:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2201      	movs	r2, #1
 8008738:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2200      	movs	r2, #0
 8008740:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008744:	2303      	movs	r3, #3
 8008746:	e010      	b.n	800876a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d101      	bne.n	8008752 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800874e:	2300      	movs	r3, #0
 8008750:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	3b01      	subs	r3, #1
 8008756:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	689a      	ldr	r2, [r3, #8]
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	4013      	ands	r3, r2
 8008762:	687a      	ldr	r2, [r7, #4]
 8008764:	429a      	cmp	r2, r3
 8008766:	d196      	bne.n	8008696 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008768:	2300      	movs	r3, #0
}
 800876a:	4618      	mov	r0, r3
 800876c:	3728      	adds	r7, #40	@ 0x28
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}
 8008772:	bf00      	nop
 8008774:	20000038 	.word	0x20000038

08008778 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b088      	sub	sp, #32
 800877c:	af02      	add	r7, sp, #8
 800877e:	60f8      	str	r0, [r7, #12]
 8008780:	60b9      	str	r1, [r7, #8]
 8008782:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	9300      	str	r3, [sp, #0]
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	2200      	movs	r2, #0
 800878c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008790:	68f8      	ldr	r0, [r7, #12]
 8008792:	f7ff ff5b 	bl	800864c <SPI_WaitFifoStateUntilTimeout>
 8008796:	4603      	mov	r3, r0
 8008798:	2b00      	cmp	r3, #0
 800879a:	d007      	beq.n	80087ac <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087a0:	f043 0220 	orr.w	r2, r3, #32
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80087a8:	2303      	movs	r3, #3
 80087aa:	e046      	b.n	800883a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80087ac:	4b25      	ldr	r3, [pc, #148]	@ (8008844 <SPI_EndRxTxTransaction+0xcc>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a25      	ldr	r2, [pc, #148]	@ (8008848 <SPI_EndRxTxTransaction+0xd0>)
 80087b2:	fba2 2303 	umull	r2, r3, r2, r3
 80087b6:	0d5b      	lsrs	r3, r3, #21
 80087b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80087bc:	fb02 f303 	mul.w	r3, r2, r3
 80087c0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80087ca:	d112      	bne.n	80087f2 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	9300      	str	r3, [sp, #0]
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	2200      	movs	r2, #0
 80087d4:	2180      	movs	r1, #128	@ 0x80
 80087d6:	68f8      	ldr	r0, [r7, #12]
 80087d8:	f7ff feb0 	bl	800853c <SPI_WaitFlagStateUntilTimeout>
 80087dc:	4603      	mov	r3, r0
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d016      	beq.n	8008810 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087e6:	f043 0220 	orr.w	r2, r3, #32
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80087ee:	2303      	movs	r3, #3
 80087f0:	e023      	b.n	800883a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d00a      	beq.n	800880e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	3b01      	subs	r3, #1
 80087fc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	689b      	ldr	r3, [r3, #8]
 8008804:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008808:	2b80      	cmp	r3, #128	@ 0x80
 800880a:	d0f2      	beq.n	80087f2 <SPI_EndRxTxTransaction+0x7a>
 800880c:	e000      	b.n	8008810 <SPI_EndRxTxTransaction+0x98>
        break;
 800880e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	9300      	str	r3, [sp, #0]
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	2200      	movs	r2, #0
 8008818:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f7ff ff15 	bl	800864c <SPI_WaitFifoStateUntilTimeout>
 8008822:	4603      	mov	r3, r0
 8008824:	2b00      	cmp	r3, #0
 8008826:	d007      	beq.n	8008838 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800882c:	f043 0220 	orr.w	r2, r3, #32
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	e000      	b.n	800883a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8008838:	2300      	movs	r3, #0
}
 800883a:	4618      	mov	r0, r3
 800883c:	3718      	adds	r7, #24
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
 8008842:	bf00      	nop
 8008844:	20000038 	.word	0x20000038
 8008848:	165e9f81 	.word	0x165e9f81

0800884c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b082      	sub	sp, #8
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d101      	bne.n	800885e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800885a:	2301      	movs	r3, #1
 800885c:	e0f5      	b.n	8008a4a <HAL_TIM_Base_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a7c      	ldr	r2, [pc, #496]	@ (8008a54 <HAL_TIM_Base_Init+0x208>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d045      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008870:	d040      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4a78      	ldr	r2, [pc, #480]	@ (8008a58 <HAL_TIM_Base_Init+0x20c>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d03b      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a76      	ldr	r2, [pc, #472]	@ (8008a5c <HAL_TIM_Base_Init+0x210>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d036      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a75      	ldr	r2, [pc, #468]	@ (8008a60 <HAL_TIM_Base_Init+0x214>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d031      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a73      	ldr	r2, [pc, #460]	@ (8008a64 <HAL_TIM_Base_Init+0x218>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d02c      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a72      	ldr	r2, [pc, #456]	@ (8008a68 <HAL_TIM_Base_Init+0x21c>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d027      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a70      	ldr	r2, [pc, #448]	@ (8008a6c <HAL_TIM_Base_Init+0x220>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d022      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a6f      	ldr	r2, [pc, #444]	@ (8008a70 <HAL_TIM_Base_Init+0x224>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d01d      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a6d      	ldr	r2, [pc, #436]	@ (8008a74 <HAL_TIM_Base_Init+0x228>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d018      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a6c      	ldr	r2, [pc, #432]	@ (8008a78 <HAL_TIM_Base_Init+0x22c>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d013      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a6a      	ldr	r2, [pc, #424]	@ (8008a7c <HAL_TIM_Base_Init+0x230>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d00e      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a69      	ldr	r2, [pc, #420]	@ (8008a80 <HAL_TIM_Base_Init+0x234>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d009      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a67      	ldr	r2, [pc, #412]	@ (8008a84 <HAL_TIM_Base_Init+0x238>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d004      	beq.n	80088f4 <HAL_TIM_Base_Init+0xa8>
 80088ea:	f44f 718b 	mov.w	r1, #278	@ 0x116
 80088ee:	4866      	ldr	r0, [pc, #408]	@ (8008a88 <HAL_TIM_Base_Init+0x23c>)
 80088f0:	f7fb ff60 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	689b      	ldr	r3, [r3, #8]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d014      	beq.n	8008926 <HAL_TIM_Base_Init+0xda>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	689b      	ldr	r3, [r3, #8]
 8008900:	2b10      	cmp	r3, #16
 8008902:	d010      	beq.n	8008926 <HAL_TIM_Base_Init+0xda>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	2b20      	cmp	r3, #32
 800890a:	d00c      	beq.n	8008926 <HAL_TIM_Base_Init+0xda>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	689b      	ldr	r3, [r3, #8]
 8008910:	2b40      	cmp	r3, #64	@ 0x40
 8008912:	d008      	beq.n	8008926 <HAL_TIM_Base_Init+0xda>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	689b      	ldr	r3, [r3, #8]
 8008918:	2b60      	cmp	r3, #96	@ 0x60
 800891a:	d004      	beq.n	8008926 <HAL_TIM_Base_Init+0xda>
 800891c:	f240 1117 	movw	r1, #279	@ 0x117
 8008920:	4859      	ldr	r0, [pc, #356]	@ (8008a88 <HAL_TIM_Base_Init+0x23c>)
 8008922:	f7fb ff47 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d00e      	beq.n	800894c <HAL_TIM_Base_Init+0x100>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008936:	d009      	beq.n	800894c <HAL_TIM_Base_Init+0x100>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	691b      	ldr	r3, [r3, #16]
 800893c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008940:	d004      	beq.n	800894c <HAL_TIM_Base_Init+0x100>
 8008942:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8008946:	4850      	ldr	r0, [pc, #320]	@ (8008a88 <HAL_TIM_Base_Init+0x23c>)
 8008948:	f7fb ff34 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008954:	d004      	beq.n	8008960 <HAL_TIM_Base_Init+0x114>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a41      	ldr	r2, [pc, #260]	@ (8008a60 <HAL_TIM_Base_Init+0x214>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d107      	bne.n	8008970 <HAL_TIM_Base_Init+0x124>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	2b00      	cmp	r3, #0
 8008966:	bf14      	ite	ne
 8008968:	2301      	movne	r3, #1
 800896a:	2300      	moveq	r3, #0
 800896c:	b2db      	uxtb	r3, r3
 800896e:	e00e      	b.n	800898e <HAL_TIM_Base_Init+0x142>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	68db      	ldr	r3, [r3, #12]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d006      	beq.n	8008986 <HAL_TIM_Base_Init+0x13a>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	68db      	ldr	r3, [r3, #12]
 800897c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008980:	d201      	bcs.n	8008986 <HAL_TIM_Base_Init+0x13a>
 8008982:	2301      	movs	r3, #1
 8008984:	e000      	b.n	8008988 <HAL_TIM_Base_Init+0x13c>
 8008986:	2300      	movs	r3, #0
 8008988:	f003 0301 	and.w	r3, r3, #1
 800898c:	b2db      	uxtb	r3, r3
 800898e:	2b00      	cmp	r3, #0
 8008990:	d104      	bne.n	800899c <HAL_TIM_Base_Init+0x150>
 8008992:	f240 1119 	movw	r1, #281	@ 0x119
 8008996:	483c      	ldr	r0, [pc, #240]	@ (8008a88 <HAL_TIM_Base_Init+0x23c>)
 8008998:	f7fb ff0c 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	699b      	ldr	r3, [r3, #24]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d008      	beq.n	80089b6 <HAL_TIM_Base_Init+0x16a>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	699b      	ldr	r3, [r3, #24]
 80089a8:	2b80      	cmp	r3, #128	@ 0x80
 80089aa:	d004      	beq.n	80089b6 <HAL_TIM_Base_Init+0x16a>
 80089ac:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 80089b0:	4835      	ldr	r0, [pc, #212]	@ (8008a88 <HAL_TIM_Base_Init+0x23c>)
 80089b2:	f7fb feff 	bl	80047b4 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d106      	bne.n	80089d0 <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2200      	movs	r2, #0
 80089c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f7fc fa52 	bl	8004e74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2202      	movs	r2, #2
 80089d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681a      	ldr	r2, [r3, #0]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	3304      	adds	r3, #4
 80089e0:	4619      	mov	r1, r3
 80089e2:	4610      	mov	r0, r2
 80089e4:	f000 ff36 	bl	8009854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2201      	movs	r2, #1
 80089ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2201      	movs	r2, #1
 80089f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2201      	movs	r2, #1
 80089fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2201      	movs	r2, #1
 8008a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2201      	movs	r2, #1
 8008a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2201      	movs	r2, #1
 8008a24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2201      	movs	r2, #1
 8008a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008a48:	2300      	movs	r3, #0
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3708      	adds	r7, #8
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}
 8008a52:	bf00      	nop
 8008a54:	40010000 	.word	0x40010000
 8008a58:	40000400 	.word	0x40000400
 8008a5c:	40000800 	.word	0x40000800
 8008a60:	40000c00 	.word	0x40000c00
 8008a64:	40001000 	.word	0x40001000
 8008a68:	40001400 	.word	0x40001400
 8008a6c:	40010400 	.word	0x40010400
 8008a70:	40014000 	.word	0x40014000
 8008a74:	40014400 	.word	0x40014400
 8008a78:	40014800 	.word	0x40014800
 8008a7c:	40001800 	.word	0x40001800
 8008a80:	40001c00 	.word	0x40001c00
 8008a84:	40002000 	.word	0x40002000
 8008a88:	080144b0 	.word	0x080144b0

08008a8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d101      	bne.n	8008a9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e0f5      	b.n	8008c8a <HAL_TIM_PWM_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a7c      	ldr	r2, [pc, #496]	@ (8008c94 <HAL_TIM_PWM_Init+0x208>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d045      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ab0:	d040      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a78      	ldr	r2, [pc, #480]	@ (8008c98 <HAL_TIM_PWM_Init+0x20c>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d03b      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a76      	ldr	r2, [pc, #472]	@ (8008c9c <HAL_TIM_PWM_Init+0x210>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d036      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4a75      	ldr	r2, [pc, #468]	@ (8008ca0 <HAL_TIM_PWM_Init+0x214>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d031      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a73      	ldr	r2, [pc, #460]	@ (8008ca4 <HAL_TIM_PWM_Init+0x218>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d02c      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	4a72      	ldr	r2, [pc, #456]	@ (8008ca8 <HAL_TIM_PWM_Init+0x21c>)
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d027      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4a70      	ldr	r2, [pc, #448]	@ (8008cac <HAL_TIM_PWM_Init+0x220>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d022      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4a6f      	ldr	r2, [pc, #444]	@ (8008cb0 <HAL_TIM_PWM_Init+0x224>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d01d      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4a6d      	ldr	r2, [pc, #436]	@ (8008cb4 <HAL_TIM_PWM_Init+0x228>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d018      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4a6c      	ldr	r2, [pc, #432]	@ (8008cb8 <HAL_TIM_PWM_Init+0x22c>)
 8008b08:	4293      	cmp	r3, r2
 8008b0a:	d013      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a6a      	ldr	r2, [pc, #424]	@ (8008cbc <HAL_TIM_PWM_Init+0x230>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d00e      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a69      	ldr	r2, [pc, #420]	@ (8008cc0 <HAL_TIM_PWM_Init+0x234>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d009      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4a67      	ldr	r2, [pc, #412]	@ (8008cc4 <HAL_TIM_PWM_Init+0x238>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d004      	beq.n	8008b34 <HAL_TIM_PWM_Init+0xa8>
 8008b2a:	f240 5133 	movw	r1, #1331	@ 0x533
 8008b2e:	4866      	ldr	r0, [pc, #408]	@ (8008cc8 <HAL_TIM_PWM_Init+0x23c>)
 8008b30:	f7fb fe40 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	689b      	ldr	r3, [r3, #8]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d014      	beq.n	8008b66 <HAL_TIM_PWM_Init+0xda>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	2b10      	cmp	r3, #16
 8008b42:	d010      	beq.n	8008b66 <HAL_TIM_PWM_Init+0xda>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	2b20      	cmp	r3, #32
 8008b4a:	d00c      	beq.n	8008b66 <HAL_TIM_PWM_Init+0xda>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	689b      	ldr	r3, [r3, #8]
 8008b50:	2b40      	cmp	r3, #64	@ 0x40
 8008b52:	d008      	beq.n	8008b66 <HAL_TIM_PWM_Init+0xda>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	2b60      	cmp	r3, #96	@ 0x60
 8008b5a:	d004      	beq.n	8008b66 <HAL_TIM_PWM_Init+0xda>
 8008b5c:	f240 5134 	movw	r1, #1332	@ 0x534
 8008b60:	4859      	ldr	r0, [pc, #356]	@ (8008cc8 <HAL_TIM_PWM_Init+0x23c>)
 8008b62:	f7fb fe27 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00e      	beq.n	8008b8c <HAL_TIM_PWM_Init+0x100>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	691b      	ldr	r3, [r3, #16]
 8008b72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b76:	d009      	beq.n	8008b8c <HAL_TIM_PWM_Init+0x100>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	691b      	ldr	r3, [r3, #16]
 8008b7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b80:	d004      	beq.n	8008b8c <HAL_TIM_PWM_Init+0x100>
 8008b82:	f240 5135 	movw	r1, #1333	@ 0x535
 8008b86:	4850      	ldr	r0, [pc, #320]	@ (8008cc8 <HAL_TIM_PWM_Init+0x23c>)
 8008b88:	f7fb fe14 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b94:	d004      	beq.n	8008ba0 <HAL_TIM_PWM_Init+0x114>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a41      	ldr	r2, [pc, #260]	@ (8008ca0 <HAL_TIM_PWM_Init+0x214>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d107      	bne.n	8008bb0 <HAL_TIM_PWM_Init+0x124>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	68db      	ldr	r3, [r3, #12]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	bf14      	ite	ne
 8008ba8:	2301      	movne	r3, #1
 8008baa:	2300      	moveq	r3, #0
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	e00e      	b.n	8008bce <HAL_TIM_PWM_Init+0x142>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d006      	beq.n	8008bc6 <HAL_TIM_PWM_Init+0x13a>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	68db      	ldr	r3, [r3, #12]
 8008bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bc0:	d201      	bcs.n	8008bc6 <HAL_TIM_PWM_Init+0x13a>
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e000      	b.n	8008bc8 <HAL_TIM_PWM_Init+0x13c>
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	f003 0301 	and.w	r3, r3, #1
 8008bcc:	b2db      	uxtb	r3, r3
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d104      	bne.n	8008bdc <HAL_TIM_PWM_Init+0x150>
 8008bd2:	f240 5136 	movw	r1, #1334	@ 0x536
 8008bd6:	483c      	ldr	r0, [pc, #240]	@ (8008cc8 <HAL_TIM_PWM_Init+0x23c>)
 8008bd8:	f7fb fdec 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	699b      	ldr	r3, [r3, #24]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d008      	beq.n	8008bf6 <HAL_TIM_PWM_Init+0x16a>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	699b      	ldr	r3, [r3, #24]
 8008be8:	2b80      	cmp	r3, #128	@ 0x80
 8008bea:	d004      	beq.n	8008bf6 <HAL_TIM_PWM_Init+0x16a>
 8008bec:	f240 5137 	movw	r1, #1335	@ 0x537
 8008bf0:	4835      	ldr	r0, [pc, #212]	@ (8008cc8 <HAL_TIM_PWM_Init+0x23c>)
 8008bf2:	f7fb fddf 	bl	80047b4 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d106      	bne.n	8008c10 <HAL_TIM_PWM_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2200      	movs	r2, #0
 8008c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 f85e 	bl	8008ccc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2202      	movs	r2, #2
 8008c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	3304      	adds	r3, #4
 8008c20:	4619      	mov	r1, r3
 8008c22:	4610      	mov	r0, r2
 8008c24:	f000 fe16 	bl	8009854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2201      	movs	r2, #1
 8008c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2201      	movs	r2, #1
 8008c44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2201      	movs	r2, #1
 8008c54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2201      	movs	r2, #1
 8008c64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2201      	movs	r2, #1
 8008c74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008c88:	2300      	movs	r3, #0
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3708      	adds	r7, #8
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}
 8008c92:	bf00      	nop
 8008c94:	40010000 	.word	0x40010000
 8008c98:	40000400 	.word	0x40000400
 8008c9c:	40000800 	.word	0x40000800
 8008ca0:	40000c00 	.word	0x40000c00
 8008ca4:	40001000 	.word	0x40001000
 8008ca8:	40001400 	.word	0x40001400
 8008cac:	40010400 	.word	0x40010400
 8008cb0:	40014000 	.word	0x40014000
 8008cb4:	40014400 	.word	0x40014400
 8008cb8:	40014800 	.word	0x40014800
 8008cbc:	40001800 	.word	0x40001800
 8008cc0:	40001c00 	.word	0x40001c00
 8008cc4:	40002000 	.word	0x40002000
 8008cc8:	080144b0 	.word	0x080144b0

08008ccc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b083      	sub	sp, #12
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008cd4:	bf00      	nop
 8008cd6:	370c      	adds	r7, #12
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b086      	sub	sp, #24
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	60b9      	str	r1, [r7, #8]
 8008cea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008cec:	2300      	movs	r3, #0
 8008cee:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d016      	beq.n	8008d24 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2b04      	cmp	r3, #4
 8008cfa:	d013      	beq.n	8008d24 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2b08      	cmp	r3, #8
 8008d00:	d010      	beq.n	8008d24 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2b0c      	cmp	r3, #12
 8008d06:	d00d      	beq.n	8008d24 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2b10      	cmp	r3, #16
 8008d0c:	d00a      	beq.n	8008d24 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2b14      	cmp	r3, #20
 8008d12:	d007      	beq.n	8008d24 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2b3c      	cmp	r3, #60	@ 0x3c
 8008d18:	d004      	beq.n	8008d24 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008d1a:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 8008d1e:	4895      	ldr	r0, [pc, #596]	@ (8008f74 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008d20:	f7fb fd48 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2b60      	cmp	r3, #96	@ 0x60
 8008d2a:	d01c      	beq.n	8008d66 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	2b70      	cmp	r3, #112	@ 0x70
 8008d32:	d018      	beq.n	8008d66 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4a8f      	ldr	r2, [pc, #572]	@ (8008f78 <HAL_TIM_PWM_ConfigChannel+0x298>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d013      	beq.n	8008d66 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4a8e      	ldr	r2, [pc, #568]	@ (8008f7c <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d00e      	beq.n	8008d66 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a8c      	ldr	r2, [pc, #560]	@ (8008f80 <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d009      	beq.n	8008d66 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4a8b      	ldr	r2, [pc, #556]	@ (8008f84 <HAL_TIM_PWM_ConfigChannel+0x2a4>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d004      	beq.n	8008d66 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008d5c:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 8008d60:	4884      	ldr	r0, [pc, #528]	@ (8008f74 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008d62:	f7fb fd27 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d008      	beq.n	8008d80 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	d004      	beq.n	8008d80 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8008d76:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 8008d7a:	487e      	ldr	r0, [pc, #504]	@ (8008f74 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008d7c:	f7fb fd1a 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	691b      	ldr	r3, [r3, #16]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d008      	beq.n	8008d9a <HAL_TIM_PWM_ConfigChannel+0xba>
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	691b      	ldr	r3, [r3, #16]
 8008d8c:	2b04      	cmp	r3, #4
 8008d8e:	d004      	beq.n	8008d9a <HAL_TIM_PWM_ConfigChannel+0xba>
 8008d90:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 8008d94:	4877      	ldr	r0, [pc, #476]	@ (8008f74 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008d96:	f7fb fd0d 	bl	80047b4 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	d101      	bne.n	8008da8 <HAL_TIM_PWM_ConfigChannel+0xc8>
 8008da4:	2302      	movs	r3, #2
 8008da6:	e1f3      	b.n	8009190 <HAL_TIM_PWM_ConfigChannel+0x4b0>
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2b14      	cmp	r3, #20
 8008db4:	f200 81e4 	bhi.w	8009180 <HAL_TIM_PWM_ConfigChannel+0x4a0>
 8008db8:	a201      	add	r2, pc, #4	@ (adr r2, 8008dc0 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 8008dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dbe:	bf00      	nop
 8008dc0:	08008e15 	.word	0x08008e15
 8008dc4:	08009181 	.word	0x08009181
 8008dc8:	08009181 	.word	0x08009181
 8008dcc:	08009181 	.word	0x08009181
 8008dd0:	08008ed7 	.word	0x08008ed7
 8008dd4:	08009181 	.word	0x08009181
 8008dd8:	08009181 	.word	0x08009181
 8008ddc:	08009181 	.word	0x08009181
 8008de0:	08008fb5 	.word	0x08008fb5
 8008de4:	08009181 	.word	0x08009181
 8008de8:	08009181 	.word	0x08009181
 8008dec:	08009181 	.word	0x08009181
 8008df0:	0800903b 	.word	0x0800903b
 8008df4:	08009181 	.word	0x08009181
 8008df8:	08009181 	.word	0x08009181
 8008dfc:	08009181 	.word	0x08009181
 8008e00:	080090c3 	.word	0x080090c3
 8008e04:	08009181 	.word	0x08009181
 8008e08:	08009181 	.word	0x08009181
 8008e0c:	08009181 	.word	0x08009181
 8008e10:	08009121 	.word	0x08009121
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a5b      	ldr	r2, [pc, #364]	@ (8008f88 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d03b      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e26:	d036      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a57      	ldr	r2, [pc, #348]	@ (8008f8c <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d031      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a56      	ldr	r2, [pc, #344]	@ (8008f90 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d02c      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a54      	ldr	r2, [pc, #336]	@ (8008f94 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d027      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a53      	ldr	r2, [pc, #332]	@ (8008f98 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d022      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a51      	ldr	r2, [pc, #324]	@ (8008f9c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d01d      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a50      	ldr	r2, [pc, #320]	@ (8008fa0 <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d018      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	4a4e      	ldr	r2, [pc, #312]	@ (8008fa4 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d013      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a4d      	ldr	r2, [pc, #308]	@ (8008fa8 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d00e      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a4b      	ldr	r2, [pc, #300]	@ (8008fac <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d009      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a4a      	ldr	r2, [pc, #296]	@ (8008fb0 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d004      	beq.n	8008e96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008e8c:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 8008e90:	4838      	ldr	r0, [pc, #224]	@ (8008f74 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008e92:	f7fb fc8f 	bl	80047b4 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	68b9      	ldr	r1, [r7, #8]
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f000 fd85 	bl	80099ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	699a      	ldr	r2, [r3, #24]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f042 0208 	orr.w	r2, r2, #8
 8008eb0:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	699a      	ldr	r2, [r3, #24]
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f022 0204 	bic.w	r2, r2, #4
 8008ec0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	6999      	ldr	r1, [r3, #24]
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	691a      	ldr	r2, [r3, #16]
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	430a      	orrs	r2, r1
 8008ed2:	619a      	str	r2, [r3, #24]
      break;
 8008ed4:	e157      	b.n	8009186 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a2b      	ldr	r2, [pc, #172]	@ (8008f88 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d027      	beq.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x250>
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ee8:	d022      	beq.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x250>
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a27      	ldr	r2, [pc, #156]	@ (8008f8c <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d01d      	beq.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x250>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a25      	ldr	r2, [pc, #148]	@ (8008f90 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d018      	beq.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x250>
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a24      	ldr	r2, [pc, #144]	@ (8008f94 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d013      	beq.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x250>
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4a22      	ldr	r2, [pc, #136]	@ (8008f98 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d00e      	beq.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x250>
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a21      	ldr	r2, [pc, #132]	@ (8008f9c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d009      	beq.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x250>
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a21      	ldr	r2, [pc, #132]	@ (8008fa8 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d004      	beq.n	8008f30 <HAL_TIM_PWM_ConfigChannel+0x250>
 8008f26:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 8008f2a:	4812      	ldr	r0, [pc, #72]	@ (8008f74 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008f2c:	f7fb fc42 	bl	80047b4 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	68b9      	ldr	r1, [r7, #8]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f000 fdd4 	bl	8009ae4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	699a      	ldr	r2, [r3, #24]
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	699a      	ldr	r2, [r3, #24]
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	6999      	ldr	r1, [r3, #24]
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	691b      	ldr	r3, [r3, #16]
 8008f66:	021a      	lsls	r2, r3, #8
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	430a      	orrs	r2, r1
 8008f6e:	619a      	str	r2, [r3, #24]
      break;
 8008f70:	e109      	b.n	8009186 <HAL_TIM_PWM_ConfigChannel+0x4a6>
 8008f72:	bf00      	nop
 8008f74:	080144b0 	.word	0x080144b0
 8008f78:	00010040 	.word	0x00010040
 8008f7c:	00010050 	.word	0x00010050
 8008f80:	00010060 	.word	0x00010060
 8008f84:	00010070 	.word	0x00010070
 8008f88:	40010000 	.word	0x40010000
 8008f8c:	40000400 	.word	0x40000400
 8008f90:	40000800 	.word	0x40000800
 8008f94:	40000c00 	.word	0x40000c00
 8008f98:	40010400 	.word	0x40010400
 8008f9c:	40014000 	.word	0x40014000
 8008fa0:	40014400 	.word	0x40014400
 8008fa4:	40014800 	.word	0x40014800
 8008fa8:	40001800 	.word	0x40001800
 8008fac:	40001c00 	.word	0x40001c00
 8008fb0:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4a77      	ldr	r2, [pc, #476]	@ (8009198 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d01d      	beq.n	8008ffa <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fc6:	d018      	beq.n	8008ffa <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a73      	ldr	r2, [pc, #460]	@ (800919c <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d013      	beq.n	8008ffa <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a72      	ldr	r2, [pc, #456]	@ (80091a0 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d00e      	beq.n	8008ffa <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a70      	ldr	r2, [pc, #448]	@ (80091a4 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d009      	beq.n	8008ffa <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a6f      	ldr	r2, [pc, #444]	@ (80091a8 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d004      	beq.n	8008ffa <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008ff0:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 8008ff4:	486d      	ldr	r0, [pc, #436]	@ (80091ac <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8008ff6:	f7fb fbdd 	bl	80047b4 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	68b9      	ldr	r1, [r7, #8]
 8009000:	4618      	mov	r0, r3
 8009002:	f000 fe0f 	bl	8009c24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	69da      	ldr	r2, [r3, #28]
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f042 0208 	orr.w	r2, r2, #8
 8009014:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	69da      	ldr	r2, [r3, #28]
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f022 0204 	bic.w	r2, r2, #4
 8009024:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	69d9      	ldr	r1, [r3, #28]
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	691a      	ldr	r2, [r3, #16]
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	430a      	orrs	r2, r1
 8009036:	61da      	str	r2, [r3, #28]
      break;
 8009038:	e0a5      	b.n	8009186 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4a56      	ldr	r2, [pc, #344]	@ (8009198 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d01d      	beq.n	8009080 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800904c:	d018      	beq.n	8009080 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	4a52      	ldr	r2, [pc, #328]	@ (800919c <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d013      	beq.n	8009080 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	4a50      	ldr	r2, [pc, #320]	@ (80091a0 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d00e      	beq.n	8009080 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4a4f      	ldr	r2, [pc, #316]	@ (80091a4 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d009      	beq.n	8009080 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4a4d      	ldr	r2, [pc, #308]	@ (80091a8 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d004      	beq.n	8009080 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8009076:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800907a:	484c      	ldr	r0, [pc, #304]	@ (80091ac <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 800907c:	f7fb fb9a 	bl	80047b4 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	68b9      	ldr	r1, [r7, #8]
 8009086:	4618      	mov	r0, r3
 8009088:	f000 fe6c 	bl	8009d64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	69da      	ldr	r2, [r3, #28]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800909a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	69da      	ldr	r2, [r3, #28]
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090aa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	69d9      	ldr	r1, [r3, #28]
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	691b      	ldr	r3, [r3, #16]
 80090b6:	021a      	lsls	r2, r3, #8
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	430a      	orrs	r2, r1
 80090be:	61da      	str	r2, [r3, #28]
      break;
 80090c0:	e061      	b.n	8009186 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a34      	ldr	r2, [pc, #208]	@ (8009198 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d009      	beq.n	80090e0 <HAL_TIM_PWM_ConfigChannel+0x400>
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a35      	ldr	r2, [pc, #212]	@ (80091a8 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d004      	beq.n	80090e0 <HAL_TIM_PWM_ConfigChannel+0x400>
 80090d6:	f241 1104 	movw	r1, #4356	@ 0x1104
 80090da:	4834      	ldr	r0, [pc, #208]	@ (80091ac <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 80090dc:	f7fb fb6a 	bl	80047b4 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	68b9      	ldr	r1, [r7, #8]
 80090e6:	4618      	mov	r0, r3
 80090e8:	f000 fea2 	bl	8009e30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f042 0208 	orr.w	r2, r2, #8
 80090fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f022 0204 	bic.w	r2, r2, #4
 800910a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	691a      	ldr	r2, [r3, #16]
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	430a      	orrs	r2, r1
 800911c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800911e:	e032      	b.n	8009186 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a1c      	ldr	r2, [pc, #112]	@ (8009198 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d009      	beq.n	800913e <HAL_TIM_PWM_ConfigChannel+0x45e>
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a1e      	ldr	r2, [pc, #120]	@ (80091a8 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d004      	beq.n	800913e <HAL_TIM_PWM_ConfigChannel+0x45e>
 8009134:	f241 1115 	movw	r1, #4373	@ 0x1115
 8009138:	481c      	ldr	r0, [pc, #112]	@ (80091ac <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 800913a:	f7fb fb3b 	bl	80047b4 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	68b9      	ldr	r1, [r7, #8]
 8009144:	4618      	mov	r0, r3
 8009146:	f000 fec5 	bl	8009ed4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009158:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009168:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	691b      	ldr	r3, [r3, #16]
 8009174:	021a      	lsls	r2, r3, #8
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	430a      	orrs	r2, r1
 800917c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800917e:	e002      	b.n	8009186 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    default:
      status = HAL_ERROR;
 8009180:	2301      	movs	r3, #1
 8009182:	75fb      	strb	r3, [r7, #23]
      break;
 8009184:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2200      	movs	r2, #0
 800918a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800918e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009190:	4618      	mov	r0, r3
 8009192:	3718      	adds	r7, #24
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}
 8009198:	40010000 	.word	0x40010000
 800919c:	40000400 	.word	0x40000400
 80091a0:	40000800 	.word	0x40000800
 80091a4:	40000c00 	.word	0x40000c00
 80091a8:	40010400 	.word	0x40010400
 80091ac:	080144b0 	.word	0x080144b0

080091b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b084      	sub	sp, #16
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
 80091b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091ba:	2300      	movs	r3, #0
 80091bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d101      	bne.n	80091cc <HAL_TIM_ConfigClockSource+0x1c>
 80091c8:	2302      	movs	r3, #2
 80091ca:	e332      	b.n	8009832 <HAL_TIM_ConfigClockSource+0x682>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2202      	movs	r2, #2
 80091d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091e4:	d029      	beq.n	800923a <HAL_TIM_ConfigClockSource+0x8a>
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	2b70      	cmp	r3, #112	@ 0x70
 80091ec:	d025      	beq.n	800923a <HAL_TIM_ConfigClockSource+0x8a>
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091f6:	d020      	beq.n	800923a <HAL_TIM_ConfigClockSource+0x8a>
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	2b40      	cmp	r3, #64	@ 0x40
 80091fe:	d01c      	beq.n	800923a <HAL_TIM_ConfigClockSource+0x8a>
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	2b50      	cmp	r3, #80	@ 0x50
 8009206:	d018      	beq.n	800923a <HAL_TIM_ConfigClockSource+0x8a>
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	2b60      	cmp	r3, #96	@ 0x60
 800920e:	d014      	beq.n	800923a <HAL_TIM_ConfigClockSource+0x8a>
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d010      	beq.n	800923a <HAL_TIM_ConfigClockSource+0x8a>
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	2b10      	cmp	r3, #16
 800921e:	d00c      	beq.n	800923a <HAL_TIM_ConfigClockSource+0x8a>
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2b20      	cmp	r3, #32
 8009226:	d008      	beq.n	800923a <HAL_TIM_ConfigClockSource+0x8a>
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	2b30      	cmp	r3, #48	@ 0x30
 800922e:	d004      	beq.n	800923a <HAL_TIM_ConfigClockSource+0x8a>
 8009230:	f241 5151 	movw	r1, #5457	@ 0x1551
 8009234:	4893      	ldr	r0, [pc, #588]	@ (8009484 <HAL_TIM_ConfigClockSource+0x2d4>)
 8009236:	f7fb fabd 	bl	80047b4 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	689b      	ldr	r3, [r3, #8]
 8009240:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009242:	68ba      	ldr	r2, [r7, #8]
 8009244:	4b90      	ldr	r3, [pc, #576]	@ (8009488 <HAL_TIM_ConfigClockSource+0x2d8>)
 8009246:	4013      	ands	r3, r2
 8009248:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009250:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	68ba      	ldr	r2, [r7, #8]
 8009258:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009262:	f000 812d 	beq.w	80094c0 <HAL_TIM_ConfigClockSource+0x310>
 8009266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800926a:	f200 82d5 	bhi.w	8009818 <HAL_TIM_ConfigClockSource+0x668>
 800926e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009272:	d02e      	beq.n	80092d2 <HAL_TIM_ConfigClockSource+0x122>
 8009274:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009278:	f200 82ce 	bhi.w	8009818 <HAL_TIM_ConfigClockSource+0x668>
 800927c:	2b70      	cmp	r3, #112	@ 0x70
 800927e:	f000 8082 	beq.w	8009386 <HAL_TIM_ConfigClockSource+0x1d6>
 8009282:	2b70      	cmp	r3, #112	@ 0x70
 8009284:	f200 82c8 	bhi.w	8009818 <HAL_TIM_ConfigClockSource+0x668>
 8009288:	2b60      	cmp	r3, #96	@ 0x60
 800928a:	f000 81e0 	beq.w	800964e <HAL_TIM_ConfigClockSource+0x49e>
 800928e:	2b60      	cmp	r3, #96	@ 0x60
 8009290:	f200 82c2 	bhi.w	8009818 <HAL_TIM_ConfigClockSource+0x668>
 8009294:	2b50      	cmp	r3, #80	@ 0x50
 8009296:	f000 8184 	beq.w	80095a2 <HAL_TIM_ConfigClockSource+0x3f2>
 800929a:	2b50      	cmp	r3, #80	@ 0x50
 800929c:	f200 82bc 	bhi.w	8009818 <HAL_TIM_ConfigClockSource+0x668>
 80092a0:	2b40      	cmp	r3, #64	@ 0x40
 80092a2:	f000 8237 	beq.w	8009714 <HAL_TIM_ConfigClockSource+0x564>
 80092a6:	2b40      	cmp	r3, #64	@ 0x40
 80092a8:	f200 82b6 	bhi.w	8009818 <HAL_TIM_ConfigClockSource+0x668>
 80092ac:	2b30      	cmp	r3, #48	@ 0x30
 80092ae:	f000 8287 	beq.w	80097c0 <HAL_TIM_ConfigClockSource+0x610>
 80092b2:	2b30      	cmp	r3, #48	@ 0x30
 80092b4:	f200 82b0 	bhi.w	8009818 <HAL_TIM_ConfigClockSource+0x668>
 80092b8:	2b20      	cmp	r3, #32
 80092ba:	f000 8281 	beq.w	80097c0 <HAL_TIM_ConfigClockSource+0x610>
 80092be:	2b20      	cmp	r3, #32
 80092c0:	f200 82aa 	bhi.w	8009818 <HAL_TIM_ConfigClockSource+0x668>
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	f000 827b 	beq.w	80097c0 <HAL_TIM_ConfigClockSource+0x610>
 80092ca:	2b10      	cmp	r3, #16
 80092cc:	f000 8278 	beq.w	80097c0 <HAL_TIM_ConfigClockSource+0x610>
 80092d0:	e2a2      	b.n	8009818 <HAL_TIM_ConfigClockSource+0x668>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a6d      	ldr	r2, [pc, #436]	@ (800948c <HAL_TIM_ConfigClockSource+0x2dc>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	f000 82a0 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092e6:	f000 829a 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4a68      	ldr	r2, [pc, #416]	@ (8009490 <HAL_TIM_ConfigClockSource+0x2e0>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	f000 8294 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4a66      	ldr	r2, [pc, #408]	@ (8009494 <HAL_TIM_ConfigClockSource+0x2e4>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	f000 828e 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	4a64      	ldr	r2, [pc, #400]	@ (8009498 <HAL_TIM_ConfigClockSource+0x2e8>)
 8009308:	4293      	cmp	r3, r2
 800930a:	f000 8288 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a62      	ldr	r2, [pc, #392]	@ (800949c <HAL_TIM_ConfigClockSource+0x2ec>)
 8009314:	4293      	cmp	r3, r2
 8009316:	f000 8282 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	4a60      	ldr	r2, [pc, #384]	@ (80094a0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8009320:	4293      	cmp	r3, r2
 8009322:	f000 827c 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4a5e      	ldr	r2, [pc, #376]	@ (80094a4 <HAL_TIM_ConfigClockSource+0x2f4>)
 800932c:	4293      	cmp	r3, r2
 800932e:	f000 8276 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4a5c      	ldr	r2, [pc, #368]	@ (80094a8 <HAL_TIM_ConfigClockSource+0x2f8>)
 8009338:	4293      	cmp	r3, r2
 800933a:	f000 8270 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a5a      	ldr	r2, [pc, #360]	@ (80094ac <HAL_TIM_ConfigClockSource+0x2fc>)
 8009344:	4293      	cmp	r3, r2
 8009346:	f000 826a 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a58      	ldr	r2, [pc, #352]	@ (80094b0 <HAL_TIM_ConfigClockSource+0x300>)
 8009350:	4293      	cmp	r3, r2
 8009352:	f000 8264 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a56      	ldr	r2, [pc, #344]	@ (80094b4 <HAL_TIM_ConfigClockSource+0x304>)
 800935c:	4293      	cmp	r3, r2
 800935e:	f000 825e 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4a54      	ldr	r2, [pc, #336]	@ (80094b8 <HAL_TIM_ConfigClockSource+0x308>)
 8009368:	4293      	cmp	r3, r2
 800936a:	f000 8258 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	4a52      	ldr	r2, [pc, #328]	@ (80094bc <HAL_TIM_ConfigClockSource+0x30c>)
 8009374:	4293      	cmp	r3, r2
 8009376:	f000 8252 	beq.w	800981e <HAL_TIM_ConfigClockSource+0x66e>
 800937a:	f241 515d 	movw	r1, #5469	@ 0x155d
 800937e:	4841      	ldr	r0, [pc, #260]	@ (8009484 <HAL_TIM_ConfigClockSource+0x2d4>)
 8009380:	f7fb fa18 	bl	80047b4 <assert_failed>
      break;
 8009384:	e24b      	b.n	800981e <HAL_TIM_ConfigClockSource+0x66e>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a40      	ldr	r2, [pc, #256]	@ (800948c <HAL_TIM_ConfigClockSource+0x2dc>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d027      	beq.n	80093e0 <HAL_TIM_ConfigClockSource+0x230>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009398:	d022      	beq.n	80093e0 <HAL_TIM_ConfigClockSource+0x230>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4a3c      	ldr	r2, [pc, #240]	@ (8009490 <HAL_TIM_ConfigClockSource+0x2e0>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d01d      	beq.n	80093e0 <HAL_TIM_ConfigClockSource+0x230>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a3a      	ldr	r2, [pc, #232]	@ (8009494 <HAL_TIM_ConfigClockSource+0x2e4>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d018      	beq.n	80093e0 <HAL_TIM_ConfigClockSource+0x230>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a39      	ldr	r2, [pc, #228]	@ (8009498 <HAL_TIM_ConfigClockSource+0x2e8>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d013      	beq.n	80093e0 <HAL_TIM_ConfigClockSource+0x230>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a39      	ldr	r2, [pc, #228]	@ (80094a4 <HAL_TIM_ConfigClockSource+0x2f4>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d00e      	beq.n	80093e0 <HAL_TIM_ConfigClockSource+0x230>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a38      	ldr	r2, [pc, #224]	@ (80094a8 <HAL_TIM_ConfigClockSource+0x2f8>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d009      	beq.n	80093e0 <HAL_TIM_ConfigClockSource+0x230>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a38      	ldr	r2, [pc, #224]	@ (80094b4 <HAL_TIM_ConfigClockSource+0x304>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d004      	beq.n	80093e0 <HAL_TIM_ConfigClockSource+0x230>
 80093d6:	f241 5164 	movw	r1, #5476	@ 0x1564
 80093da:	482a      	ldr	r0, [pc, #168]	@ (8009484 <HAL_TIM_ConfigClockSource+0x2d4>)
 80093dc:	f7fb f9ea 	bl	80047b4 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	689b      	ldr	r3, [r3, #8]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d013      	beq.n	8009410 <HAL_TIM_ConfigClockSource+0x260>
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	689b      	ldr	r3, [r3, #8]
 80093ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093f0:	d00e      	beq.n	8009410 <HAL_TIM_ConfigClockSource+0x260>
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80093fa:	d009      	beq.n	8009410 <HAL_TIM_ConfigClockSource+0x260>
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	689b      	ldr	r3, [r3, #8]
 8009400:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009404:	d004      	beq.n	8009410 <HAL_TIM_ConfigClockSource+0x260>
 8009406:	f241 5167 	movw	r1, #5479	@ 0x1567
 800940a:	481e      	ldr	r0, [pc, #120]	@ (8009484 <HAL_TIM_ConfigClockSource+0x2d4>)
 800940c:	f7fb f9d2 	bl	80047b4 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009418:	d014      	beq.n	8009444 <HAL_TIM_ConfigClockSource+0x294>
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d010      	beq.n	8009444 <HAL_TIM_ConfigClockSource+0x294>
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	685b      	ldr	r3, [r3, #4]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d00c      	beq.n	8009444 <HAL_TIM_ConfigClockSource+0x294>
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	2b02      	cmp	r3, #2
 8009430:	d008      	beq.n	8009444 <HAL_TIM_ConfigClockSource+0x294>
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	685b      	ldr	r3, [r3, #4]
 8009436:	2b0a      	cmp	r3, #10
 8009438:	d004      	beq.n	8009444 <HAL_TIM_ConfigClockSource+0x294>
 800943a:	f241 5168 	movw	r1, #5480	@ 0x1568
 800943e:	4811      	ldr	r0, [pc, #68]	@ (8009484 <HAL_TIM_ConfigClockSource+0x2d4>)
 8009440:	f7fb f9b8 	bl	80047b4 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	2b0f      	cmp	r3, #15
 800944a:	d904      	bls.n	8009456 <HAL_TIM_ConfigClockSource+0x2a6>
 800944c:	f241 5169 	movw	r1, #5481	@ 0x1569
 8009450:	480c      	ldr	r0, [pc, #48]	@ (8009484 <HAL_TIM_ConfigClockSource+0x2d4>)
 8009452:	f7fb f9af 	bl	80047b4 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009466:	f000 fe03 	bl	800a070 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	689b      	ldr	r3, [r3, #8]
 8009470:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009478:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	68ba      	ldr	r2, [r7, #8]
 8009480:	609a      	str	r2, [r3, #8]
      break;
 8009482:	e1cd      	b.n	8009820 <HAL_TIM_ConfigClockSource+0x670>
 8009484:	080144b0 	.word	0x080144b0
 8009488:	fffeff88 	.word	0xfffeff88
 800948c:	40010000 	.word	0x40010000
 8009490:	40000400 	.word	0x40000400
 8009494:	40000800 	.word	0x40000800
 8009498:	40000c00 	.word	0x40000c00
 800949c:	40001000 	.word	0x40001000
 80094a0:	40001400 	.word	0x40001400
 80094a4:	40010400 	.word	0x40010400
 80094a8:	40014000 	.word	0x40014000
 80094ac:	40014400 	.word	0x40014400
 80094b0:	40014800 	.word	0x40014800
 80094b4:	40001800 	.word	0x40001800
 80094b8:	40001c00 	.word	0x40001c00
 80094bc:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a8d      	ldr	r2, [pc, #564]	@ (80096fc <HAL_TIM_ConfigClockSource+0x54c>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d01d      	beq.n	8009506 <HAL_TIM_ConfigClockSource+0x356>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094d2:	d018      	beq.n	8009506 <HAL_TIM_ConfigClockSource+0x356>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4a89      	ldr	r2, [pc, #548]	@ (8009700 <HAL_TIM_ConfigClockSource+0x550>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d013      	beq.n	8009506 <HAL_TIM_ConfigClockSource+0x356>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	4a88      	ldr	r2, [pc, #544]	@ (8009704 <HAL_TIM_ConfigClockSource+0x554>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d00e      	beq.n	8009506 <HAL_TIM_ConfigClockSource+0x356>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	4a86      	ldr	r2, [pc, #536]	@ (8009708 <HAL_TIM_ConfigClockSource+0x558>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d009      	beq.n	8009506 <HAL_TIM_ConfigClockSource+0x356>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a85      	ldr	r2, [pc, #532]	@ (800970c <HAL_TIM_ConfigClockSource+0x55c>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d004      	beq.n	8009506 <HAL_TIM_ConfigClockSource+0x356>
 80094fc:	f241 517c 	movw	r1, #5500	@ 0x157c
 8009500:	4883      	ldr	r0, [pc, #524]	@ (8009710 <HAL_TIM_ConfigClockSource+0x560>)
 8009502:	f7fb f957 	bl	80047b4 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	689b      	ldr	r3, [r3, #8]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d013      	beq.n	8009536 <HAL_TIM_ConfigClockSource+0x386>
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009516:	d00e      	beq.n	8009536 <HAL_TIM_ConfigClockSource+0x386>
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009520:	d009      	beq.n	8009536 <HAL_TIM_ConfigClockSource+0x386>
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	689b      	ldr	r3, [r3, #8]
 8009526:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800952a:	d004      	beq.n	8009536 <HAL_TIM_ConfigClockSource+0x386>
 800952c:	f241 517f 	movw	r1, #5503	@ 0x157f
 8009530:	4877      	ldr	r0, [pc, #476]	@ (8009710 <HAL_TIM_ConfigClockSource+0x560>)
 8009532:	f7fb f93f 	bl	80047b4 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800953e:	d014      	beq.n	800956a <HAL_TIM_ConfigClockSource+0x3ba>
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	685b      	ldr	r3, [r3, #4]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d010      	beq.n	800956a <HAL_TIM_ConfigClockSource+0x3ba>
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	685b      	ldr	r3, [r3, #4]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d00c      	beq.n	800956a <HAL_TIM_ConfigClockSource+0x3ba>
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	2b02      	cmp	r3, #2
 8009556:	d008      	beq.n	800956a <HAL_TIM_ConfigClockSource+0x3ba>
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	685b      	ldr	r3, [r3, #4]
 800955c:	2b0a      	cmp	r3, #10
 800955e:	d004      	beq.n	800956a <HAL_TIM_ConfigClockSource+0x3ba>
 8009560:	f44f 51ac 	mov.w	r1, #5504	@ 0x1580
 8009564:	486a      	ldr	r0, [pc, #424]	@ (8009710 <HAL_TIM_ConfigClockSource+0x560>)
 8009566:	f7fb f925 	bl	80047b4 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	68db      	ldr	r3, [r3, #12]
 800956e:	2b0f      	cmp	r3, #15
 8009570:	d904      	bls.n	800957c <HAL_TIM_ConfigClockSource+0x3cc>
 8009572:	f241 5181 	movw	r1, #5505	@ 0x1581
 8009576:	4866      	ldr	r0, [pc, #408]	@ (8009710 <HAL_TIM_ConfigClockSource+0x560>)
 8009578:	f7fb f91c 	bl	80047b4 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800958c:	f000 fd70 	bl	800a070 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	689a      	ldr	r2, [r3, #8]
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800959e:	609a      	str	r2, [r3, #8]
      break;
 80095a0:	e13e      	b.n	8009820 <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a55      	ldr	r2, [pc, #340]	@ (80096fc <HAL_TIM_ConfigClockSource+0x54c>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d01d      	beq.n	80095e8 <HAL_TIM_ConfigClockSource+0x438>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095b4:	d018      	beq.n	80095e8 <HAL_TIM_ConfigClockSource+0x438>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a51      	ldr	r2, [pc, #324]	@ (8009700 <HAL_TIM_ConfigClockSource+0x550>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d013      	beq.n	80095e8 <HAL_TIM_ConfigClockSource+0x438>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a4f      	ldr	r2, [pc, #316]	@ (8009704 <HAL_TIM_ConfigClockSource+0x554>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d00e      	beq.n	80095e8 <HAL_TIM_ConfigClockSource+0x438>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4a4e      	ldr	r2, [pc, #312]	@ (8009708 <HAL_TIM_ConfigClockSource+0x558>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d009      	beq.n	80095e8 <HAL_TIM_ConfigClockSource+0x438>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a4c      	ldr	r2, [pc, #304]	@ (800970c <HAL_TIM_ConfigClockSource+0x55c>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d004      	beq.n	80095e8 <HAL_TIM_ConfigClockSource+0x438>
 80095de:	f241 5190 	movw	r1, #5520	@ 0x1590
 80095e2:	484b      	ldr	r0, [pc, #300]	@ (8009710 <HAL_TIM_ConfigClockSource+0x560>)
 80095e4:	f7fb f8e6 	bl	80047b4 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095f0:	d014      	beq.n	800961c <HAL_TIM_ConfigClockSource+0x46c>
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	685b      	ldr	r3, [r3, #4]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d010      	beq.n	800961c <HAL_TIM_ConfigClockSource+0x46c>
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	685b      	ldr	r3, [r3, #4]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d00c      	beq.n	800961c <HAL_TIM_ConfigClockSource+0x46c>
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	685b      	ldr	r3, [r3, #4]
 8009606:	2b02      	cmp	r3, #2
 8009608:	d008      	beq.n	800961c <HAL_TIM_ConfigClockSource+0x46c>
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	2b0a      	cmp	r3, #10
 8009610:	d004      	beq.n	800961c <HAL_TIM_ConfigClockSource+0x46c>
 8009612:	f241 5193 	movw	r1, #5523	@ 0x1593
 8009616:	483e      	ldr	r0, [pc, #248]	@ (8009710 <HAL_TIM_ConfigClockSource+0x560>)
 8009618:	f7fb f8cc 	bl	80047b4 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	68db      	ldr	r3, [r3, #12]
 8009620:	2b0f      	cmp	r3, #15
 8009622:	d904      	bls.n	800962e <HAL_TIM_ConfigClockSource+0x47e>
 8009624:	f241 5194 	movw	r1, #5524	@ 0x1594
 8009628:	4839      	ldr	r0, [pc, #228]	@ (8009710 <HAL_TIM_ConfigClockSource+0x560>)
 800962a:	f7fb f8c3 	bl	80047b4 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800963a:	461a      	mov	r2, r3
 800963c:	f000 fc9e 	bl	8009f7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	2150      	movs	r1, #80	@ 0x50
 8009646:	4618      	mov	r0, r3
 8009648:	f000 fcf7 	bl	800a03a <TIM_ITRx_SetConfig>
      break;
 800964c:	e0e8      	b.n	8009820 <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	4a2a      	ldr	r2, [pc, #168]	@ (80096fc <HAL_TIM_ConfigClockSource+0x54c>)
 8009654:	4293      	cmp	r3, r2
 8009656:	d01d      	beq.n	8009694 <HAL_TIM_ConfigClockSource+0x4e4>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009660:	d018      	beq.n	8009694 <HAL_TIM_ConfigClockSource+0x4e4>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a26      	ldr	r2, [pc, #152]	@ (8009700 <HAL_TIM_ConfigClockSource+0x550>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d013      	beq.n	8009694 <HAL_TIM_ConfigClockSource+0x4e4>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4a24      	ldr	r2, [pc, #144]	@ (8009704 <HAL_TIM_ConfigClockSource+0x554>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d00e      	beq.n	8009694 <HAL_TIM_ConfigClockSource+0x4e4>
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4a23      	ldr	r2, [pc, #140]	@ (8009708 <HAL_TIM_ConfigClockSource+0x558>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d009      	beq.n	8009694 <HAL_TIM_ConfigClockSource+0x4e4>
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4a21      	ldr	r2, [pc, #132]	@ (800970c <HAL_TIM_ConfigClockSource+0x55c>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d004      	beq.n	8009694 <HAL_TIM_ConfigClockSource+0x4e4>
 800968a:	f44f 51ad 	mov.w	r1, #5536	@ 0x15a0
 800968e:	4820      	ldr	r0, [pc, #128]	@ (8009710 <HAL_TIM_ConfigClockSource+0x560>)
 8009690:	f7fb f890 	bl	80047b4 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800969c:	d014      	beq.n	80096c8 <HAL_TIM_ConfigClockSource+0x518>
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	685b      	ldr	r3, [r3, #4]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d010      	beq.n	80096c8 <HAL_TIM_ConfigClockSource+0x518>
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	685b      	ldr	r3, [r3, #4]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d00c      	beq.n	80096c8 <HAL_TIM_ConfigClockSource+0x518>
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	2b02      	cmp	r3, #2
 80096b4:	d008      	beq.n	80096c8 <HAL_TIM_ConfigClockSource+0x518>
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	2b0a      	cmp	r3, #10
 80096bc:	d004      	beq.n	80096c8 <HAL_TIM_ConfigClockSource+0x518>
 80096be:	f241 51a3 	movw	r1, #5539	@ 0x15a3
 80096c2:	4813      	ldr	r0, [pc, #76]	@ (8009710 <HAL_TIM_ConfigClockSource+0x560>)
 80096c4:	f7fb f876 	bl	80047b4 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	68db      	ldr	r3, [r3, #12]
 80096cc:	2b0f      	cmp	r3, #15
 80096ce:	d904      	bls.n	80096da <HAL_TIM_ConfigClockSource+0x52a>
 80096d0:	f241 51a4 	movw	r1, #5540	@ 0x15a4
 80096d4:	480e      	ldr	r0, [pc, #56]	@ (8009710 <HAL_TIM_ConfigClockSource+0x560>)
 80096d6:	f7fb f86d 	bl	80047b4 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80096e6:	461a      	mov	r2, r3
 80096e8:	f000 fc77 	bl	8009fda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	2160      	movs	r1, #96	@ 0x60
 80096f2:	4618      	mov	r0, r3
 80096f4:	f000 fca1 	bl	800a03a <TIM_ITRx_SetConfig>
      break;
 80096f8:	e092      	b.n	8009820 <HAL_TIM_ConfigClockSource+0x670>
 80096fa:	bf00      	nop
 80096fc:	40010000 	.word	0x40010000
 8009700:	40000400 	.word	0x40000400
 8009704:	40000800 	.word	0x40000800
 8009708:	40000c00 	.word	0x40000c00
 800970c:	40010400 	.word	0x40010400
 8009710:	080144b0 	.word	0x080144b0
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	4a48      	ldr	r2, [pc, #288]	@ (800983c <HAL_TIM_ConfigClockSource+0x68c>)
 800971a:	4293      	cmp	r3, r2
 800971c:	d01d      	beq.n	800975a <HAL_TIM_ConfigClockSource+0x5aa>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009726:	d018      	beq.n	800975a <HAL_TIM_ConfigClockSource+0x5aa>
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	4a44      	ldr	r2, [pc, #272]	@ (8009840 <HAL_TIM_ConfigClockSource+0x690>)
 800972e:	4293      	cmp	r3, r2
 8009730:	d013      	beq.n	800975a <HAL_TIM_ConfigClockSource+0x5aa>
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a43      	ldr	r2, [pc, #268]	@ (8009844 <HAL_TIM_ConfigClockSource+0x694>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d00e      	beq.n	800975a <HAL_TIM_ConfigClockSource+0x5aa>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4a41      	ldr	r2, [pc, #260]	@ (8009848 <HAL_TIM_ConfigClockSource+0x698>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d009      	beq.n	800975a <HAL_TIM_ConfigClockSource+0x5aa>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4a40      	ldr	r2, [pc, #256]	@ (800984c <HAL_TIM_ConfigClockSource+0x69c>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d004      	beq.n	800975a <HAL_TIM_ConfigClockSource+0x5aa>
 8009750:	f241 51b0 	movw	r1, #5552	@ 0x15b0
 8009754:	483e      	ldr	r0, [pc, #248]	@ (8009850 <HAL_TIM_ConfigClockSource+0x6a0>)
 8009756:	f7fb f82d 	bl	80047b4 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	685b      	ldr	r3, [r3, #4]
 800975e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009762:	d014      	beq.n	800978e <HAL_TIM_ConfigClockSource+0x5de>
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d010      	beq.n	800978e <HAL_TIM_ConfigClockSource+0x5de>
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	685b      	ldr	r3, [r3, #4]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d00c      	beq.n	800978e <HAL_TIM_ConfigClockSource+0x5de>
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	685b      	ldr	r3, [r3, #4]
 8009778:	2b02      	cmp	r3, #2
 800977a:	d008      	beq.n	800978e <HAL_TIM_ConfigClockSource+0x5de>
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	2b0a      	cmp	r3, #10
 8009782:	d004      	beq.n	800978e <HAL_TIM_ConfigClockSource+0x5de>
 8009784:	f241 51b3 	movw	r1, #5555	@ 0x15b3
 8009788:	4831      	ldr	r0, [pc, #196]	@ (8009850 <HAL_TIM_ConfigClockSource+0x6a0>)
 800978a:	f7fb f813 	bl	80047b4 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	68db      	ldr	r3, [r3, #12]
 8009792:	2b0f      	cmp	r3, #15
 8009794:	d904      	bls.n	80097a0 <HAL_TIM_ConfigClockSource+0x5f0>
 8009796:	f241 51b4 	movw	r1, #5556	@ 0x15b4
 800979a:	482d      	ldr	r0, [pc, #180]	@ (8009850 <HAL_TIM_ConfigClockSource+0x6a0>)
 800979c:	f7fb f80a 	bl	80047b4 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80097ac:	461a      	mov	r2, r3
 80097ae:	f000 fbe5 	bl	8009f7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	2140      	movs	r1, #64	@ 0x40
 80097b8:	4618      	mov	r0, r3
 80097ba:	f000 fc3e 	bl	800a03a <TIM_ITRx_SetConfig>
      break;
 80097be:	e02f      	b.n	8009820 <HAL_TIM_ConfigClockSource+0x670>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a1d      	ldr	r2, [pc, #116]	@ (800983c <HAL_TIM_ConfigClockSource+0x68c>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d01d      	beq.n	8009806 <HAL_TIM_ConfigClockSource+0x656>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097d2:	d018      	beq.n	8009806 <HAL_TIM_ConfigClockSource+0x656>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	4a19      	ldr	r2, [pc, #100]	@ (8009840 <HAL_TIM_ConfigClockSource+0x690>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d013      	beq.n	8009806 <HAL_TIM_ConfigClockSource+0x656>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4a18      	ldr	r2, [pc, #96]	@ (8009844 <HAL_TIM_ConfigClockSource+0x694>)
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d00e      	beq.n	8009806 <HAL_TIM_ConfigClockSource+0x656>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a16      	ldr	r2, [pc, #88]	@ (8009848 <HAL_TIM_ConfigClockSource+0x698>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d009      	beq.n	8009806 <HAL_TIM_ConfigClockSource+0x656>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4a15      	ldr	r2, [pc, #84]	@ (800984c <HAL_TIM_ConfigClockSource+0x69c>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d004      	beq.n	8009806 <HAL_TIM_ConfigClockSource+0x656>
 80097fc:	f241 51c3 	movw	r1, #5571	@ 0x15c3
 8009800:	4813      	ldr	r0, [pc, #76]	@ (8009850 <HAL_TIM_ConfigClockSource+0x6a0>)
 8009802:	f7fa ffd7 	bl	80047b4 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	4619      	mov	r1, r3
 8009810:	4610      	mov	r0, r2
 8009812:	f000 fc12 	bl	800a03a <TIM_ITRx_SetConfig>
      break;
 8009816:	e003      	b.n	8009820 <HAL_TIM_ConfigClockSource+0x670>
    }

    default:
      status = HAL_ERROR;
 8009818:	2301      	movs	r3, #1
 800981a:	73fb      	strb	r3, [r7, #15]
      break;
 800981c:	e000      	b.n	8009820 <HAL_TIM_ConfigClockSource+0x670>
      break;
 800981e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2201      	movs	r2, #1
 8009824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2200      	movs	r2, #0
 800982c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009830:	7bfb      	ldrb	r3, [r7, #15]
}
 8009832:	4618      	mov	r0, r3
 8009834:	3710      	adds	r7, #16
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}
 800983a:	bf00      	nop
 800983c:	40010000 	.word	0x40010000
 8009840:	40000400 	.word	0x40000400
 8009844:	40000800 	.word	0x40000800
 8009848:	40000c00 	.word	0x40000c00
 800984c:	40010400 	.word	0x40010400
 8009850:	080144b0 	.word	0x080144b0

08009854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009854:	b480      	push	{r7}
 8009856:	b085      	sub	sp, #20
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	4a46      	ldr	r2, [pc, #280]	@ (8009980 <TIM_Base_SetConfig+0x12c>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d013      	beq.n	8009894 <TIM_Base_SetConfig+0x40>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009872:	d00f      	beq.n	8009894 <TIM_Base_SetConfig+0x40>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	4a43      	ldr	r2, [pc, #268]	@ (8009984 <TIM_Base_SetConfig+0x130>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d00b      	beq.n	8009894 <TIM_Base_SetConfig+0x40>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	4a42      	ldr	r2, [pc, #264]	@ (8009988 <TIM_Base_SetConfig+0x134>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d007      	beq.n	8009894 <TIM_Base_SetConfig+0x40>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	4a41      	ldr	r2, [pc, #260]	@ (800998c <TIM_Base_SetConfig+0x138>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d003      	beq.n	8009894 <TIM_Base_SetConfig+0x40>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	4a40      	ldr	r2, [pc, #256]	@ (8009990 <TIM_Base_SetConfig+0x13c>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d108      	bne.n	80098a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800989a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	68fa      	ldr	r2, [r7, #12]
 80098a2:	4313      	orrs	r3, r2
 80098a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	4a35      	ldr	r2, [pc, #212]	@ (8009980 <TIM_Base_SetConfig+0x12c>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d02b      	beq.n	8009906 <TIM_Base_SetConfig+0xb2>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098b4:	d027      	beq.n	8009906 <TIM_Base_SetConfig+0xb2>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	4a32      	ldr	r2, [pc, #200]	@ (8009984 <TIM_Base_SetConfig+0x130>)
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d023      	beq.n	8009906 <TIM_Base_SetConfig+0xb2>
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	4a31      	ldr	r2, [pc, #196]	@ (8009988 <TIM_Base_SetConfig+0x134>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d01f      	beq.n	8009906 <TIM_Base_SetConfig+0xb2>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	4a30      	ldr	r2, [pc, #192]	@ (800998c <TIM_Base_SetConfig+0x138>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d01b      	beq.n	8009906 <TIM_Base_SetConfig+0xb2>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	4a2f      	ldr	r2, [pc, #188]	@ (8009990 <TIM_Base_SetConfig+0x13c>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d017      	beq.n	8009906 <TIM_Base_SetConfig+0xb2>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	4a2e      	ldr	r2, [pc, #184]	@ (8009994 <TIM_Base_SetConfig+0x140>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d013      	beq.n	8009906 <TIM_Base_SetConfig+0xb2>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	4a2d      	ldr	r2, [pc, #180]	@ (8009998 <TIM_Base_SetConfig+0x144>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d00f      	beq.n	8009906 <TIM_Base_SetConfig+0xb2>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	4a2c      	ldr	r2, [pc, #176]	@ (800999c <TIM_Base_SetConfig+0x148>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d00b      	beq.n	8009906 <TIM_Base_SetConfig+0xb2>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	4a2b      	ldr	r2, [pc, #172]	@ (80099a0 <TIM_Base_SetConfig+0x14c>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d007      	beq.n	8009906 <TIM_Base_SetConfig+0xb2>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	4a2a      	ldr	r2, [pc, #168]	@ (80099a4 <TIM_Base_SetConfig+0x150>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d003      	beq.n	8009906 <TIM_Base_SetConfig+0xb2>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	4a29      	ldr	r2, [pc, #164]	@ (80099a8 <TIM_Base_SetConfig+0x154>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d108      	bne.n	8009918 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800990c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	68db      	ldr	r3, [r3, #12]
 8009912:	68fa      	ldr	r2, [r7, #12]
 8009914:	4313      	orrs	r3, r2
 8009916:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	695b      	ldr	r3, [r3, #20]
 8009922:	4313      	orrs	r3, r2
 8009924:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	68fa      	ldr	r2, [r7, #12]
 800992a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	689a      	ldr	r2, [r3, #8]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	4a10      	ldr	r2, [pc, #64]	@ (8009980 <TIM_Base_SetConfig+0x12c>)
 8009940:	4293      	cmp	r3, r2
 8009942:	d003      	beq.n	800994c <TIM_Base_SetConfig+0xf8>
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	4a12      	ldr	r2, [pc, #72]	@ (8009990 <TIM_Base_SetConfig+0x13c>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d103      	bne.n	8009954 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	691a      	ldr	r2, [r3, #16]
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	691b      	ldr	r3, [r3, #16]
 800995e:	f003 0301 	and.w	r3, r3, #1
 8009962:	2b01      	cmp	r3, #1
 8009964:	d105      	bne.n	8009972 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	691b      	ldr	r3, [r3, #16]
 800996a:	f023 0201 	bic.w	r2, r3, #1
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	611a      	str	r2, [r3, #16]
  }
}
 8009972:	bf00      	nop
 8009974:	3714      	adds	r7, #20
 8009976:	46bd      	mov	sp, r7
 8009978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997c:	4770      	bx	lr
 800997e:	bf00      	nop
 8009980:	40010000 	.word	0x40010000
 8009984:	40000400 	.word	0x40000400
 8009988:	40000800 	.word	0x40000800
 800998c:	40000c00 	.word	0x40000c00
 8009990:	40010400 	.word	0x40010400
 8009994:	40014000 	.word	0x40014000
 8009998:	40014400 	.word	0x40014400
 800999c:	40014800 	.word	0x40014800
 80099a0:	40001800 	.word	0x40001800
 80099a4:	40001c00 	.word	0x40001c00
 80099a8:	40002000 	.word	0x40002000

080099ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b086      	sub	sp, #24
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
 80099b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6a1b      	ldr	r3, [r3, #32]
 80099ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6a1b      	ldr	r3, [r3, #32]
 80099c0:	f023 0201 	bic.w	r2, r3, #1
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	699b      	ldr	r3, [r3, #24]
 80099d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80099d4:	68fa      	ldr	r2, [r7, #12]
 80099d6:	4b3f      	ldr	r3, [pc, #252]	@ (8009ad4 <TIM_OC1_SetConfig+0x128>)
 80099d8:	4013      	ands	r3, r2
 80099da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f023 0303 	bic.w	r3, r3, #3
 80099e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	68fa      	ldr	r2, [r7, #12]
 80099ea:	4313      	orrs	r3, r2
 80099ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	f023 0302 	bic.w	r3, r3, #2
 80099f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	689b      	ldr	r3, [r3, #8]
 80099fa:	697a      	ldr	r2, [r7, #20]
 80099fc:	4313      	orrs	r3, r2
 80099fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	4a35      	ldr	r2, [pc, #212]	@ (8009ad8 <TIM_OC1_SetConfig+0x12c>)
 8009a04:	4293      	cmp	r3, r2
 8009a06:	d003      	beq.n	8009a10 <TIM_OC1_SetConfig+0x64>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	4a34      	ldr	r2, [pc, #208]	@ (8009adc <TIM_OC1_SetConfig+0x130>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d119      	bne.n	8009a44 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	68db      	ldr	r3, [r3, #12]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d008      	beq.n	8009a2a <TIM_OC1_SetConfig+0x7e>
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	2b08      	cmp	r3, #8
 8009a1e:	d004      	beq.n	8009a2a <TIM_OC1_SetConfig+0x7e>
 8009a20:	f641 3169 	movw	r1, #7017	@ 0x1b69
 8009a24:	482e      	ldr	r0, [pc, #184]	@ (8009ae0 <TIM_OC1_SetConfig+0x134>)
 8009a26:	f7fa fec5 	bl	80047b4 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	f023 0308 	bic.w	r3, r3, #8
 8009a30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	68db      	ldr	r3, [r3, #12]
 8009a36:	697a      	ldr	r2, [r7, #20]
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	f023 0304 	bic.w	r3, r3, #4
 8009a42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	4a24      	ldr	r2, [pc, #144]	@ (8009ad8 <TIM_OC1_SetConfig+0x12c>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d003      	beq.n	8009a54 <TIM_OC1_SetConfig+0xa8>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	4a23      	ldr	r2, [pc, #140]	@ (8009adc <TIM_OC1_SetConfig+0x130>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d12d      	bne.n	8009ab0 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	699b      	ldr	r3, [r3, #24]
 8009a58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a5c:	d008      	beq.n	8009a70 <TIM_OC1_SetConfig+0xc4>
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	699b      	ldr	r3, [r3, #24]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d004      	beq.n	8009a70 <TIM_OC1_SetConfig+0xc4>
 8009a66:	f641 3176 	movw	r1, #7030	@ 0x1b76
 8009a6a:	481d      	ldr	r0, [pc, #116]	@ (8009ae0 <TIM_OC1_SetConfig+0x134>)
 8009a6c:	f7fa fea2 	bl	80047b4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	695b      	ldr	r3, [r3, #20]
 8009a74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a78:	d008      	beq.n	8009a8c <TIM_OC1_SetConfig+0xe0>
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	695b      	ldr	r3, [r3, #20]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d004      	beq.n	8009a8c <TIM_OC1_SetConfig+0xe0>
 8009a82:	f641 3177 	movw	r1, #7031	@ 0x1b77
 8009a86:	4816      	ldr	r0, [pc, #88]	@ (8009ae0 <TIM_OC1_SetConfig+0x134>)
 8009a88:	f7fa fe94 	bl	80047b4 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a8c:	693b      	ldr	r3, [r7, #16]
 8009a8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	695b      	ldr	r3, [r3, #20]
 8009aa0:	693a      	ldr	r2, [r7, #16]
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	699b      	ldr	r3, [r3, #24]
 8009aaa:	693a      	ldr	r2, [r7, #16]
 8009aac:	4313      	orrs	r3, r2
 8009aae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	693a      	ldr	r2, [r7, #16]
 8009ab4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	68fa      	ldr	r2, [r7, #12]
 8009aba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	685a      	ldr	r2, [r3, #4]
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	697a      	ldr	r2, [r7, #20]
 8009ac8:	621a      	str	r2, [r3, #32]
}
 8009aca:	bf00      	nop
 8009acc:	3718      	adds	r7, #24
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	fffeff8f 	.word	0xfffeff8f
 8009ad8:	40010000 	.word	0x40010000
 8009adc:	40010400 	.word	0x40010400
 8009ae0:	080144b0 	.word	0x080144b0

08009ae4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b086      	sub	sp, #24
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
 8009aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6a1b      	ldr	r3, [r3, #32]
 8009af2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6a1b      	ldr	r3, [r3, #32]
 8009af8:	f023 0210 	bic.w	r2, r3, #16
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	699b      	ldr	r3, [r3, #24]
 8009b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009b0c:	68fa      	ldr	r2, [r7, #12]
 8009b0e:	4b41      	ldr	r3, [pc, #260]	@ (8009c14 <TIM_OC2_SetConfig+0x130>)
 8009b10:	4013      	ands	r3, r2
 8009b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009b1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	021b      	lsls	r3, r3, #8
 8009b22:	68fa      	ldr	r2, [r7, #12]
 8009b24:	4313      	orrs	r3, r2
 8009b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	f023 0320 	bic.w	r3, r3, #32
 8009b2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	689b      	ldr	r3, [r3, #8]
 8009b34:	011b      	lsls	r3, r3, #4
 8009b36:	697a      	ldr	r2, [r7, #20]
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	4a36      	ldr	r2, [pc, #216]	@ (8009c18 <TIM_OC2_SetConfig+0x134>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d003      	beq.n	8009b4c <TIM_OC2_SetConfig+0x68>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	4a35      	ldr	r2, [pc, #212]	@ (8009c1c <TIM_OC2_SetConfig+0x138>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d11a      	bne.n	8009b82 <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	68db      	ldr	r3, [r3, #12]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d008      	beq.n	8009b66 <TIM_OC2_SetConfig+0x82>
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	68db      	ldr	r3, [r3, #12]
 8009b58:	2b08      	cmp	r3, #8
 8009b5a:	d004      	beq.n	8009b66 <TIM_OC2_SetConfig+0x82>
 8009b5c:	f641 31b5 	movw	r1, #7093	@ 0x1bb5
 8009b60:	482f      	ldr	r0, [pc, #188]	@ (8009c20 <TIM_OC2_SetConfig+0x13c>)
 8009b62:	f7fa fe27 	bl	80047b4 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009b66:	697b      	ldr	r3, [r7, #20]
 8009b68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	68db      	ldr	r3, [r3, #12]
 8009b72:	011b      	lsls	r3, r3, #4
 8009b74:	697a      	ldr	r2, [r7, #20]
 8009b76:	4313      	orrs	r3, r2
 8009b78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	4a24      	ldr	r2, [pc, #144]	@ (8009c18 <TIM_OC2_SetConfig+0x134>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d003      	beq.n	8009b92 <TIM_OC2_SetConfig+0xae>
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	4a23      	ldr	r2, [pc, #140]	@ (8009c1c <TIM_OC2_SetConfig+0x138>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d12f      	bne.n	8009bf2 <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	699b      	ldr	r3, [r3, #24]
 8009b96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b9a:	d008      	beq.n	8009bae <TIM_OC2_SetConfig+0xca>
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	699b      	ldr	r3, [r3, #24]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d004      	beq.n	8009bae <TIM_OC2_SetConfig+0xca>
 8009ba4:	f641 31c2 	movw	r1, #7106	@ 0x1bc2
 8009ba8:	481d      	ldr	r0, [pc, #116]	@ (8009c20 <TIM_OC2_SetConfig+0x13c>)
 8009baa:	f7fa fe03 	bl	80047b4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	695b      	ldr	r3, [r3, #20]
 8009bb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bb6:	d008      	beq.n	8009bca <TIM_OC2_SetConfig+0xe6>
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	695b      	ldr	r3, [r3, #20]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d004      	beq.n	8009bca <TIM_OC2_SetConfig+0xe6>
 8009bc0:	f641 31c3 	movw	r1, #7107	@ 0x1bc3
 8009bc4:	4816      	ldr	r0, [pc, #88]	@ (8009c20 <TIM_OC2_SetConfig+0x13c>)
 8009bc6:	f7fa fdf5 	bl	80047b4 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009bd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	695b      	ldr	r3, [r3, #20]
 8009bde:	009b      	lsls	r3, r3, #2
 8009be0:	693a      	ldr	r2, [r7, #16]
 8009be2:	4313      	orrs	r3, r2
 8009be4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	699b      	ldr	r3, [r3, #24]
 8009bea:	009b      	lsls	r3, r3, #2
 8009bec:	693a      	ldr	r2, [r7, #16]
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	693a      	ldr	r2, [r7, #16]
 8009bf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	68fa      	ldr	r2, [r7, #12]
 8009bfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	685a      	ldr	r2, [r3, #4]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	697a      	ldr	r2, [r7, #20]
 8009c0a:	621a      	str	r2, [r3, #32]
}
 8009c0c:	bf00      	nop
 8009c0e:	3718      	adds	r7, #24
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}
 8009c14:	feff8fff 	.word	0xfeff8fff
 8009c18:	40010000 	.word	0x40010000
 8009c1c:	40010400 	.word	0x40010400
 8009c20:	080144b0 	.word	0x080144b0

08009c24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b086      	sub	sp, #24
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
 8009c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6a1b      	ldr	r3, [r3, #32]
 8009c32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	6a1b      	ldr	r3, [r3, #32]
 8009c38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	685b      	ldr	r3, [r3, #4]
 8009c44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	69db      	ldr	r3, [r3, #28]
 8009c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c4c:	68fa      	ldr	r2, [r7, #12]
 8009c4e:	4b41      	ldr	r3, [pc, #260]	@ (8009d54 <TIM_OC3_SetConfig+0x130>)
 8009c50:	4013      	ands	r3, r2
 8009c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	f023 0303 	bic.w	r3, r3, #3
 8009c5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	68fa      	ldr	r2, [r7, #12]
 8009c62:	4313      	orrs	r3, r2
 8009c64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009c6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	689b      	ldr	r3, [r3, #8]
 8009c72:	021b      	lsls	r3, r3, #8
 8009c74:	697a      	ldr	r2, [r7, #20]
 8009c76:	4313      	orrs	r3, r2
 8009c78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	4a36      	ldr	r2, [pc, #216]	@ (8009d58 <TIM_OC3_SetConfig+0x134>)
 8009c7e:	4293      	cmp	r3, r2
 8009c80:	d003      	beq.n	8009c8a <TIM_OC3_SetConfig+0x66>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	4a35      	ldr	r2, [pc, #212]	@ (8009d5c <TIM_OC3_SetConfig+0x138>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d11a      	bne.n	8009cc0 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	68db      	ldr	r3, [r3, #12]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d008      	beq.n	8009ca4 <TIM_OC3_SetConfig+0x80>
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	68db      	ldr	r3, [r3, #12]
 8009c96:	2b08      	cmp	r3, #8
 8009c98:	d004      	beq.n	8009ca4 <TIM_OC3_SetConfig+0x80>
 8009c9a:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8009c9e:	4830      	ldr	r0, [pc, #192]	@ (8009d60 <TIM_OC3_SetConfig+0x13c>)
 8009ca0:	f7fa fd88 	bl	80047b4 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009ca4:	697b      	ldr	r3, [r7, #20]
 8009ca6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009caa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	68db      	ldr	r3, [r3, #12]
 8009cb0:	021b      	lsls	r3, r3, #8
 8009cb2:	697a      	ldr	r2, [r7, #20]
 8009cb4:	4313      	orrs	r3, r2
 8009cb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009cb8:	697b      	ldr	r3, [r7, #20]
 8009cba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009cbe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	4a25      	ldr	r2, [pc, #148]	@ (8009d58 <TIM_OC3_SetConfig+0x134>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d003      	beq.n	8009cd0 <TIM_OC3_SetConfig+0xac>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	4a24      	ldr	r2, [pc, #144]	@ (8009d5c <TIM_OC3_SetConfig+0x138>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d12f      	bne.n	8009d30 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	699b      	ldr	r3, [r3, #24]
 8009cd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cd8:	d008      	beq.n	8009cec <TIM_OC3_SetConfig+0xc8>
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	699b      	ldr	r3, [r3, #24]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d004      	beq.n	8009cec <TIM_OC3_SetConfig+0xc8>
 8009ce2:	f641 410d 	movw	r1, #7181	@ 0x1c0d
 8009ce6:	481e      	ldr	r0, [pc, #120]	@ (8009d60 <TIM_OC3_SetConfig+0x13c>)
 8009ce8:	f7fa fd64 	bl	80047b4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	695b      	ldr	r3, [r3, #20]
 8009cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009cf4:	d008      	beq.n	8009d08 <TIM_OC3_SetConfig+0xe4>
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	695b      	ldr	r3, [r3, #20]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d004      	beq.n	8009d08 <TIM_OC3_SetConfig+0xe4>
 8009cfe:	f641 410e 	movw	r1, #7182	@ 0x1c0e
 8009d02:	4817      	ldr	r0, [pc, #92]	@ (8009d60 <TIM_OC3_SetConfig+0x13c>)
 8009d04:	f7fa fd56 	bl	80047b4 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009d08:	693b      	ldr	r3, [r7, #16]
 8009d0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009d16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	695b      	ldr	r3, [r3, #20]
 8009d1c:	011b      	lsls	r3, r3, #4
 8009d1e:	693a      	ldr	r2, [r7, #16]
 8009d20:	4313      	orrs	r3, r2
 8009d22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	699b      	ldr	r3, [r3, #24]
 8009d28:	011b      	lsls	r3, r3, #4
 8009d2a:	693a      	ldr	r2, [r7, #16]
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	693a      	ldr	r2, [r7, #16]
 8009d34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	68fa      	ldr	r2, [r7, #12]
 8009d3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	685a      	ldr	r2, [r3, #4]
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	697a      	ldr	r2, [r7, #20]
 8009d48:	621a      	str	r2, [r3, #32]
}
 8009d4a:	bf00      	nop
 8009d4c:	3718      	adds	r7, #24
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}
 8009d52:	bf00      	nop
 8009d54:	fffeff8f 	.word	0xfffeff8f
 8009d58:	40010000 	.word	0x40010000
 8009d5c:	40010400 	.word	0x40010400
 8009d60:	080144b0 	.word	0x080144b0

08009d64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b086      	sub	sp, #24
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
 8009d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6a1b      	ldr	r3, [r3, #32]
 8009d72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6a1b      	ldr	r3, [r3, #32]
 8009d78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	685b      	ldr	r3, [r3, #4]
 8009d84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	69db      	ldr	r3, [r3, #28]
 8009d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009d8c:	68fa      	ldr	r2, [r7, #12]
 8009d8e:	4b24      	ldr	r3, [pc, #144]	@ (8009e20 <TIM_OC4_SetConfig+0xbc>)
 8009d90:	4013      	ands	r3, r2
 8009d92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	021b      	lsls	r3, r3, #8
 8009da2:	68fa      	ldr	r2, [r7, #12]
 8009da4:	4313      	orrs	r3, r2
 8009da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009dae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	031b      	lsls	r3, r3, #12
 8009db6:	693a      	ldr	r2, [r7, #16]
 8009db8:	4313      	orrs	r3, r2
 8009dba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	4a19      	ldr	r2, [pc, #100]	@ (8009e24 <TIM_OC4_SetConfig+0xc0>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d003      	beq.n	8009dcc <TIM_OC4_SetConfig+0x68>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	4a18      	ldr	r2, [pc, #96]	@ (8009e28 <TIM_OC4_SetConfig+0xc4>)
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d117      	bne.n	8009dfc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	695b      	ldr	r3, [r3, #20]
 8009dd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009dd4:	d008      	beq.n	8009de8 <TIM_OC4_SetConfig+0x84>
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	695b      	ldr	r3, [r3, #20]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d004      	beq.n	8009de8 <TIM_OC4_SetConfig+0x84>
 8009dde:	f641 414d 	movw	r1, #7245	@ 0x1c4d
 8009de2:	4812      	ldr	r0, [pc, #72]	@ (8009e2c <TIM_OC4_SetConfig+0xc8>)
 8009de4:	f7fa fce6 	bl	80047b4 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009dee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	695b      	ldr	r3, [r3, #20]
 8009df4:	019b      	lsls	r3, r3, #6
 8009df6:	697a      	ldr	r2, [r7, #20]
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	697a      	ldr	r2, [r7, #20]
 8009e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	68fa      	ldr	r2, [r7, #12]
 8009e06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	685a      	ldr	r2, [r3, #4]
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	693a      	ldr	r2, [r7, #16]
 8009e14:	621a      	str	r2, [r3, #32]
}
 8009e16:	bf00      	nop
 8009e18:	3718      	adds	r7, #24
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}
 8009e1e:	bf00      	nop
 8009e20:	feff8fff 	.word	0xfeff8fff
 8009e24:	40010000 	.word	0x40010000
 8009e28:	40010400 	.word	0x40010400
 8009e2c:	080144b0 	.word	0x080144b0

08009e30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b087      	sub	sp, #28
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6a1b      	ldr	r3, [r3, #32]
 8009e3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6a1b      	ldr	r3, [r3, #32]
 8009e44:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	685b      	ldr	r3, [r3, #4]
 8009e50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009e58:	68fa      	ldr	r2, [r7, #12]
 8009e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8009ec8 <TIM_OC5_SetConfig+0x98>)
 8009e5c:	4013      	ands	r3, r2
 8009e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	68fa      	ldr	r2, [r7, #12]
 8009e66:	4313      	orrs	r3, r2
 8009e68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009e70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	689b      	ldr	r3, [r3, #8]
 8009e76:	041b      	lsls	r3, r3, #16
 8009e78:	693a      	ldr	r2, [r7, #16]
 8009e7a:	4313      	orrs	r3, r2
 8009e7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	4a12      	ldr	r2, [pc, #72]	@ (8009ecc <TIM_OC5_SetConfig+0x9c>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d003      	beq.n	8009e8e <TIM_OC5_SetConfig+0x5e>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	4a11      	ldr	r2, [pc, #68]	@ (8009ed0 <TIM_OC5_SetConfig+0xa0>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	d109      	bne.n	8009ea2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009e94:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	695b      	ldr	r3, [r3, #20]
 8009e9a:	021b      	lsls	r3, r3, #8
 8009e9c:	697a      	ldr	r2, [r7, #20]
 8009e9e:	4313      	orrs	r3, r2
 8009ea0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	697a      	ldr	r2, [r7, #20]
 8009ea6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	68fa      	ldr	r2, [r7, #12]
 8009eac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	685a      	ldr	r2, [r3, #4]
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	693a      	ldr	r2, [r7, #16]
 8009eba:	621a      	str	r2, [r3, #32]
}
 8009ebc:	bf00      	nop
 8009ebe:	371c      	adds	r7, #28
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec6:	4770      	bx	lr
 8009ec8:	fffeff8f 	.word	0xfffeff8f
 8009ecc:	40010000 	.word	0x40010000
 8009ed0:	40010400 	.word	0x40010400

08009ed4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b087      	sub	sp, #28
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6a1b      	ldr	r3, [r3, #32]
 8009ee2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6a1b      	ldr	r3, [r3, #32]
 8009ee8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009efc:	68fa      	ldr	r2, [r7, #12]
 8009efe:	4b1c      	ldr	r3, [pc, #112]	@ (8009f70 <TIM_OC6_SetConfig+0x9c>)
 8009f00:	4013      	ands	r3, r2
 8009f02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	021b      	lsls	r3, r3, #8
 8009f0a:	68fa      	ldr	r2, [r7, #12]
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009f16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	689b      	ldr	r3, [r3, #8]
 8009f1c:	051b      	lsls	r3, r3, #20
 8009f1e:	693a      	ldr	r2, [r7, #16]
 8009f20:	4313      	orrs	r3, r2
 8009f22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	4a13      	ldr	r2, [pc, #76]	@ (8009f74 <TIM_OC6_SetConfig+0xa0>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d003      	beq.n	8009f34 <TIM_OC6_SetConfig+0x60>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	4a12      	ldr	r2, [pc, #72]	@ (8009f78 <TIM_OC6_SetConfig+0xa4>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d109      	bne.n	8009f48 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009f3a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	695b      	ldr	r3, [r3, #20]
 8009f40:	029b      	lsls	r3, r3, #10
 8009f42:	697a      	ldr	r2, [r7, #20]
 8009f44:	4313      	orrs	r3, r2
 8009f46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	697a      	ldr	r2, [r7, #20]
 8009f4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	68fa      	ldr	r2, [r7, #12]
 8009f52:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	685a      	ldr	r2, [r3, #4]
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	693a      	ldr	r2, [r7, #16]
 8009f60:	621a      	str	r2, [r3, #32]
}
 8009f62:	bf00      	nop
 8009f64:	371c      	adds	r7, #28
 8009f66:	46bd      	mov	sp, r7
 8009f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6c:	4770      	bx	lr
 8009f6e:	bf00      	nop
 8009f70:	feff8fff 	.word	0xfeff8fff
 8009f74:	40010000 	.word	0x40010000
 8009f78:	40010400 	.word	0x40010400

08009f7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b087      	sub	sp, #28
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	60f8      	str	r0, [r7, #12]
 8009f84:	60b9      	str	r1, [r7, #8]
 8009f86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	6a1b      	ldr	r3, [r3, #32]
 8009f8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	6a1b      	ldr	r3, [r3, #32]
 8009f92:	f023 0201 	bic.w	r2, r3, #1
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	699b      	ldr	r3, [r3, #24]
 8009f9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009fa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	011b      	lsls	r3, r3, #4
 8009fac:	693a      	ldr	r2, [r7, #16]
 8009fae:	4313      	orrs	r3, r2
 8009fb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	f023 030a 	bic.w	r3, r3, #10
 8009fb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009fba:	697a      	ldr	r2, [r7, #20]
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	693a      	ldr	r2, [r7, #16]
 8009fc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	697a      	ldr	r2, [r7, #20]
 8009fcc:	621a      	str	r2, [r3, #32]
}
 8009fce:	bf00      	nop
 8009fd0:	371c      	adds	r7, #28
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd8:	4770      	bx	lr

08009fda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009fda:	b480      	push	{r7}
 8009fdc:	b087      	sub	sp, #28
 8009fde:	af00      	add	r7, sp, #0
 8009fe0:	60f8      	str	r0, [r7, #12]
 8009fe2:	60b9      	str	r1, [r7, #8]
 8009fe4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	6a1b      	ldr	r3, [r3, #32]
 8009fea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	6a1b      	ldr	r3, [r3, #32]
 8009ff0:	f023 0210 	bic.w	r2, r3, #16
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	699b      	ldr	r3, [r3, #24]
 8009ffc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009ffe:	693b      	ldr	r3, [r7, #16]
 800a000:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a004:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	031b      	lsls	r3, r3, #12
 800a00a:	693a      	ldr	r2, [r7, #16]
 800a00c:	4313      	orrs	r3, r2
 800a00e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a016:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	011b      	lsls	r3, r3, #4
 800a01c:	697a      	ldr	r2, [r7, #20]
 800a01e:	4313      	orrs	r3, r2
 800a020:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	693a      	ldr	r2, [r7, #16]
 800a026:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	697a      	ldr	r2, [r7, #20]
 800a02c:	621a      	str	r2, [r3, #32]
}
 800a02e:	bf00      	nop
 800a030:	371c      	adds	r7, #28
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr

0800a03a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a03a:	b480      	push	{r7}
 800a03c:	b085      	sub	sp, #20
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
 800a042:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	689b      	ldr	r3, [r3, #8]
 800a048:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a050:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a052:	683a      	ldr	r2, [r7, #0]
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	4313      	orrs	r3, r2
 800a058:	f043 0307 	orr.w	r3, r3, #7
 800a05c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	68fa      	ldr	r2, [r7, #12]
 800a062:	609a      	str	r2, [r3, #8]
}
 800a064:	bf00      	nop
 800a066:	3714      	adds	r7, #20
 800a068:	46bd      	mov	sp, r7
 800a06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06e:	4770      	bx	lr

0800a070 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a070:	b480      	push	{r7}
 800a072:	b087      	sub	sp, #28
 800a074:	af00      	add	r7, sp, #0
 800a076:	60f8      	str	r0, [r7, #12]
 800a078:	60b9      	str	r1, [r7, #8]
 800a07a:	607a      	str	r2, [r7, #4]
 800a07c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	689b      	ldr	r3, [r3, #8]
 800a082:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a084:	697b      	ldr	r3, [r7, #20]
 800a086:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a08a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	021a      	lsls	r2, r3, #8
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	431a      	orrs	r2, r3
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	4313      	orrs	r3, r2
 800a098:	697a      	ldr	r2, [r7, #20]
 800a09a:	4313      	orrs	r3, r2
 800a09c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	697a      	ldr	r2, [r7, #20]
 800a0a2:	609a      	str	r2, [r3, #8]
}
 800a0a4:	bf00      	nop
 800a0a6:	371c      	adds	r7, #28
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr

0800a0b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
 800a0b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4a32      	ldr	r2, [pc, #200]	@ (800a188 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d027      	beq.n	800a114 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0cc:	d022      	beq.n	800a114 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	4a2e      	ldr	r2, [pc, #184]	@ (800a18c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d01d      	beq.n	800a114 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	4a2c      	ldr	r2, [pc, #176]	@ (800a190 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d018      	beq.n	800a114 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	4a2b      	ldr	r2, [pc, #172]	@ (800a194 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d013      	beq.n	800a114 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4a29      	ldr	r2, [pc, #164]	@ (800a198 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d00e      	beq.n	800a114 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a28      	ldr	r2, [pc, #160]	@ (800a19c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d009      	beq.n	800a114 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a26      	ldr	r2, [pc, #152]	@ (800a1a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d004      	beq.n	800a114 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a10a:	f240 71ab 	movw	r1, #1963	@ 0x7ab
 800a10e:	4825      	ldr	r0, [pc, #148]	@ (800a1a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a110:	f7fa fb50 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d020      	beq.n	800a15e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	2b10      	cmp	r3, #16
 800a122:	d01c      	beq.n	800a15e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	2b20      	cmp	r3, #32
 800a12a:	d018      	beq.n	800a15e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	2b30      	cmp	r3, #48	@ 0x30
 800a132:	d014      	beq.n	800a15e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	2b40      	cmp	r3, #64	@ 0x40
 800a13a:	d010      	beq.n	800a15e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	2b50      	cmp	r3, #80	@ 0x50
 800a142:	d00c      	beq.n	800a15e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	2b60      	cmp	r3, #96	@ 0x60
 800a14a:	d008      	beq.n	800a15e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	2b70      	cmp	r3, #112	@ 0x70
 800a152:	d004      	beq.n	800a15e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a154:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800a158:	4812      	ldr	r0, [pc, #72]	@ (800a1a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a15a:	f7fa fb2b 	bl	80047b4 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	2b80      	cmp	r3, #128	@ 0x80
 800a164:	d008      	beq.n	800a178 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	689b      	ldr	r3, [r3, #8]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d004      	beq.n	800a178 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a16e:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800a172:	480c      	ldr	r0, [pc, #48]	@ (800a1a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a174:	f7fa fb1e 	bl	80047b4 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a17e:	2b01      	cmp	r3, #1
 800a180:	d112      	bne.n	800a1a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 800a182:	2302      	movs	r3, #2
 800a184:	e0d7      	b.n	800a336 <HAL_TIMEx_MasterConfigSynchronization+0x286>
 800a186:	bf00      	nop
 800a188:	40010000 	.word	0x40010000
 800a18c:	40000400 	.word	0x40000400
 800a190:	40000800 	.word	0x40000800
 800a194:	40000c00 	.word	0x40000c00
 800a198:	40001000 	.word	0x40001000
 800a19c:	40001400 	.word	0x40001400
 800a1a0:	40010400 	.word	0x40010400
 800a1a4:	080144e8 	.word	0x080144e8
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2201      	movs	r2, #1
 800a1ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2202      	movs	r2, #2
 800a1b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	689b      	ldr	r3, [r3, #8]
 800a1c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	4a5c      	ldr	r2, [pc, #368]	@ (800a340 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d004      	beq.n	800a1dc <HAL_TIMEx_MasterConfigSynchronization+0x12c>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4a5b      	ldr	r2, [pc, #364]	@ (800a344 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d161      	bne.n	800a2a0 <HAL_TIMEx_MasterConfigSynchronization+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	685b      	ldr	r3, [r3, #4]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d054      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1ec:	d04f      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a1f6:	d04a      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	685b      	ldr	r3, [r3, #4]
 800a1fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a200:	d045      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	685b      	ldr	r3, [r3, #4]
 800a206:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a20a:	d040      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800a214:	d03b      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a21e:	d036      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a228:	d031      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800a232:	d02c      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a23c:	d027      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800a246:	d022      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a250:	d01d      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	685b      	ldr	r3, [r3, #4]
 800a256:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800a25a:	d018      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	685b      	ldr	r3, [r3, #4]
 800a260:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a264:	d013      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	685b      	ldr	r3, [r3, #4]
 800a26a:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800a26e:	d00e      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800a278:	d009      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800a282:	d004      	beq.n	800a28e <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800a284:	f240 71bf 	movw	r1, #1983	@ 0x7bf
 800a288:	482f      	ldr	r0, [pc, #188]	@ (800a348 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800a28a:	f7fa fa93 	bl	80047b4 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a294:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	68fa      	ldr	r2, [r7, #12]
 800a29c:	4313      	orrs	r3, r2
 800a29e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	68fa      	ldr	r2, [r7, #12]
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	68fa      	ldr	r2, [r7, #12]
 800a2b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a20      	ldr	r2, [pc, #128]	@ (800a340 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d022      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2cc:	d01d      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4a1e      	ldr	r2, [pc, #120]	@ (800a34c <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d018      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4a1c      	ldr	r2, [pc, #112]	@ (800a350 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d013      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	4a1b      	ldr	r2, [pc, #108]	@ (800a354 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d00e      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a14      	ldr	r2, [pc, #80]	@ (800a344 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d009      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a17      	ldr	r2, [pc, #92]	@ (800a358 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d004      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a15      	ldr	r2, [pc, #84]	@ (800a35c <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d10c      	bne.n	800a324 <HAL_TIMEx_MasterConfigSynchronization+0x274>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a310:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	689b      	ldr	r3, [r3, #8]
 800a316:	68ba      	ldr	r2, [r7, #8]
 800a318:	4313      	orrs	r3, r2
 800a31a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	68ba      	ldr	r2, [r7, #8]
 800a322:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2201      	movs	r2, #1
 800a328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2200      	movs	r2, #0
 800a330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a334:	2300      	movs	r3, #0
}
 800a336:	4618      	mov	r0, r3
 800a338:	3710      	adds	r7, #16
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}
 800a33e:	bf00      	nop
 800a340:	40010000 	.word	0x40010000
 800a344:	40010400 	.word	0x40010400
 800a348:	080144e8 	.word	0x080144e8
 800a34c:	40000400 	.word	0x40000400
 800a350:	40000800 	.word	0x40000800
 800a354:	40000c00 	.word	0x40000c00
 800a358:	40014000 	.word	0x40014000
 800a35c:	40001800 	.word	0x40001800

0800a360 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b082      	sub	sp, #8
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d101      	bne.n	800a372 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a36e:	2301      	movs	r3, #1
 800a370:	e09f      	b.n	800a4b2 <HAL_UART_Init+0x152>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	699b      	ldr	r3, [r3, #24]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d02d      	beq.n	800a3d6 <HAL_UART_Init+0x76>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4a4f      	ldr	r2, [pc, #316]	@ (800a4bc <HAL_UART_Init+0x15c>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d055      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a4d      	ldr	r2, [pc, #308]	@ (800a4c0 <HAL_UART_Init+0x160>)
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d050      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a4c      	ldr	r2, [pc, #304]	@ (800a4c4 <HAL_UART_Init+0x164>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d04b      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a4a      	ldr	r2, [pc, #296]	@ (800a4c8 <HAL_UART_Init+0x168>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d046      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4a49      	ldr	r2, [pc, #292]	@ (800a4cc <HAL_UART_Init+0x16c>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d041      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a47      	ldr	r2, [pc, #284]	@ (800a4d0 <HAL_UART_Init+0x170>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d03c      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a46      	ldr	r2, [pc, #280]	@ (800a4d4 <HAL_UART_Init+0x174>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d037      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	4a44      	ldr	r2, [pc, #272]	@ (800a4d8 <HAL_UART_Init+0x178>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d032      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a3ca:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800a3ce:	4843      	ldr	r0, [pc, #268]	@ (800a4dc <HAL_UART_Init+0x17c>)
 800a3d0:	f7fa f9f0 	bl	80047b4 <assert_failed>
 800a3d4:	e02c      	b.n	800a430 <HAL_UART_Init+0xd0>
  }
  else
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a38      	ldr	r2, [pc, #224]	@ (800a4bc <HAL_UART_Init+0x15c>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d027      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4a36      	ldr	r2, [pc, #216]	@ (800a4c0 <HAL_UART_Init+0x160>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d022      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	4a35      	ldr	r2, [pc, #212]	@ (800a4c4 <HAL_UART_Init+0x164>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d01d      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a33      	ldr	r2, [pc, #204]	@ (800a4c8 <HAL_UART_Init+0x168>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d018      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	4a32      	ldr	r2, [pc, #200]	@ (800a4cc <HAL_UART_Init+0x16c>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d013      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a30      	ldr	r2, [pc, #192]	@ (800a4d0 <HAL_UART_Init+0x170>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d00e      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a2f      	ldr	r2, [pc, #188]	@ (800a4d4 <HAL_UART_Init+0x174>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d009      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a2d      	ldr	r2, [pc, #180]	@ (800a4d8 <HAL_UART_Init+0x178>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d004      	beq.n	800a430 <HAL_UART_Init+0xd0>
 800a426:	f240 1131 	movw	r1, #305	@ 0x131
 800a42a:	482c      	ldr	r0, [pc, #176]	@ (800a4dc <HAL_UART_Init+0x17c>)
 800a42c:	f7fa f9c2 	bl	80047b4 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a434:	2b00      	cmp	r3, #0
 800a436:	d106      	bne.n	800a446 <HAL_UART_Init+0xe6>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2200      	movs	r2, #0
 800a43c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f7fa fd6b 	bl	8004f1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2224      	movs	r2, #36	@ 0x24
 800a44a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f022 0201 	bic.w	r2, r2, #1
 800a45a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a460:	2b00      	cmp	r3, #0
 800a462:	d002      	beq.n	800a46a <HAL_UART_Init+0x10a>
  {
    UART_AdvFeatureConfig(huart);
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f000 fb31 	bl	800aacc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f000 f838 	bl	800a4e0 <UART_SetConfig>
 800a470:	4603      	mov	r3, r0
 800a472:	2b01      	cmp	r3, #1
 800a474:	d101      	bne.n	800a47a <HAL_UART_Init+0x11a>
  {
    return HAL_ERROR;
 800a476:	2301      	movs	r3, #1
 800a478:	e01b      	b.n	800a4b2 <HAL_UART_Init+0x152>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	685a      	ldr	r2, [r3, #4]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a488:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	689a      	ldr	r2, [r3, #8]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a498:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f042 0201 	orr.w	r2, r2, #1
 800a4a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f000 fc66 	bl	800ad7c <UART_CheckIdleState>
 800a4b0:	4603      	mov	r3, r0
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3708      	adds	r7, #8
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	bd80      	pop	{r7, pc}
 800a4ba:	bf00      	nop
 800a4bc:	40011000 	.word	0x40011000
 800a4c0:	40004400 	.word	0x40004400
 800a4c4:	40004800 	.word	0x40004800
 800a4c8:	40004c00 	.word	0x40004c00
 800a4cc:	40005000 	.word	0x40005000
 800a4d0:	40011400 	.word	0x40011400
 800a4d4:	40007800 	.word	0x40007800
 800a4d8:	40007c00 	.word	0x40007c00
 800a4dc:	08014524 	.word	0x08014524

0800a4e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b088      	sub	sp, #32
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	77bb      	strb	r3, [r7, #30]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	4aa0      	ldr	r2, [pc, #640]	@ (800a774 <UART_SetConfig+0x294>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d904      	bls.n	800a500 <UART_SetConfig+0x20>
 800a4f6:	f640 315f 	movw	r1, #2911	@ 0xb5f
 800a4fa:	489f      	ldr	r0, [pc, #636]	@ (800a778 <UART_SetConfig+0x298>)
 800a4fc:	f7fa f95a 	bl	80047b4 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	689b      	ldr	r3, [r3, #8]
 800a504:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a508:	d00d      	beq.n	800a526 <UART_SetConfig+0x46>
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d009      	beq.n	800a526 <UART_SetConfig+0x46>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	689b      	ldr	r3, [r3, #8]
 800a516:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a51a:	d004      	beq.n	800a526 <UART_SetConfig+0x46>
 800a51c:	f44f 6136 	mov.w	r1, #2912	@ 0xb60
 800a520:	4895      	ldr	r0, [pc, #596]	@ (800a778 <UART_SetConfig+0x298>)
 800a522:	f7fa f947 	bl	80047b4 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a52e:	d012      	beq.n	800a556 <UART_SetConfig+0x76>
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	68db      	ldr	r3, [r3, #12]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d00e      	beq.n	800a556 <UART_SetConfig+0x76>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	68db      	ldr	r3, [r3, #12]
 800a53c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a540:	d009      	beq.n	800a556 <UART_SetConfig+0x76>
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	68db      	ldr	r3, [r3, #12]
 800a546:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a54a:	d004      	beq.n	800a556 <UART_SetConfig+0x76>
 800a54c:	f640 3161 	movw	r1, #2913	@ 0xb61
 800a550:	4889      	ldr	r0, [pc, #548]	@ (800a778 <UART_SetConfig+0x298>)
 800a552:	f7fa f92f 	bl	80047b4 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6a1b      	ldr	r3, [r3, #32]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d009      	beq.n	800a572 <UART_SetConfig+0x92>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6a1b      	ldr	r3, [r3, #32]
 800a562:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a566:	d004      	beq.n	800a572 <UART_SetConfig+0x92>
 800a568:	f640 3162 	movw	r1, #2914	@ 0xb62
 800a56c:	4882      	ldr	r0, [pc, #520]	@ (800a778 <UART_SetConfig+0x298>)
 800a56e:	f7fa f921 	bl	80047b4 <assert_failed>

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	691b      	ldr	r3, [r3, #16]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d00e      	beq.n	800a598 <UART_SetConfig+0xb8>
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	691b      	ldr	r3, [r3, #16]
 800a57e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a582:	d009      	beq.n	800a598 <UART_SetConfig+0xb8>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	691b      	ldr	r3, [r3, #16]
 800a588:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a58c:	d004      	beq.n	800a598 <UART_SetConfig+0xb8>
 800a58e:	f640 3164 	movw	r1, #2916	@ 0xb64
 800a592:	4879      	ldr	r0, [pc, #484]	@ (800a778 <UART_SetConfig+0x298>)
 800a594:	f7fa f90e 	bl	80047b4 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	695b      	ldr	r3, [r3, #20]
 800a59c:	f023 030c 	bic.w	r3, r3, #12
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d103      	bne.n	800a5ac <UART_SetConfig+0xcc>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	695b      	ldr	r3, [r3, #20]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d104      	bne.n	800a5b6 <UART_SetConfig+0xd6>
 800a5ac:	f640 3165 	movw	r1, #2917	@ 0xb65
 800a5b0:	4871      	ldr	r0, [pc, #452]	@ (800a778 <UART_SetConfig+0x298>)
 800a5b2:	f7fa f8ff 	bl	80047b4 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	699b      	ldr	r3, [r3, #24]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d013      	beq.n	800a5e6 <UART_SetConfig+0x106>
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	699b      	ldr	r3, [r3, #24]
 800a5c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5c6:	d00e      	beq.n	800a5e6 <UART_SetConfig+0x106>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	699b      	ldr	r3, [r3, #24]
 800a5cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5d0:	d009      	beq.n	800a5e6 <UART_SetConfig+0x106>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	699b      	ldr	r3, [r3, #24]
 800a5d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a5da:	d004      	beq.n	800a5e6 <UART_SetConfig+0x106>
 800a5dc:	f640 3166 	movw	r1, #2918	@ 0xb66
 800a5e0:	4865      	ldr	r0, [pc, #404]	@ (800a778 <UART_SetConfig+0x298>)
 800a5e2:	f7fa f8e7 	bl	80047b4 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	69db      	ldr	r3, [r3, #28]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d009      	beq.n	800a602 <UART_SetConfig+0x122>
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	69db      	ldr	r3, [r3, #28]
 800a5f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a5f6:	d004      	beq.n	800a602 <UART_SetConfig+0x122>
 800a5f8:	f640 3167 	movw	r1, #2919	@ 0xb67
 800a5fc:	485e      	ldr	r0, [pc, #376]	@ (800a778 <UART_SetConfig+0x298>)
 800a5fe:	f7fa f8d9 	bl	80047b4 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	689a      	ldr	r2, [r3, #8]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	691b      	ldr	r3, [r3, #16]
 800a60a:	431a      	orrs	r2, r3
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	695b      	ldr	r3, [r3, #20]
 800a610:	431a      	orrs	r2, r3
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	69db      	ldr	r3, [r3, #28]
 800a616:	4313      	orrs	r3, r2
 800a618:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	681a      	ldr	r2, [r3, #0]
 800a620:	4b56      	ldr	r3, [pc, #344]	@ (800a77c <UART_SetConfig+0x29c>)
 800a622:	4013      	ands	r3, r2
 800a624:	687a      	ldr	r2, [r7, #4]
 800a626:	6812      	ldr	r2, [r2, #0]
 800a628:	6979      	ldr	r1, [r7, #20]
 800a62a:	430b      	orrs	r3, r1
 800a62c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	68da      	ldr	r2, [r3, #12]
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	430a      	orrs	r2, r1
 800a642:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	699b      	ldr	r3, [r3, #24]
 800a648:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6a1b      	ldr	r3, [r3, #32]
 800a64e:	697a      	ldr	r2, [r7, #20]
 800a650:	4313      	orrs	r3, r2
 800a652:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	689b      	ldr	r3, [r3, #8]
 800a65a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	697a      	ldr	r2, [r7, #20]
 800a664:	430a      	orrs	r2, r1
 800a666:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4a44      	ldr	r2, [pc, #272]	@ (800a780 <UART_SetConfig+0x2a0>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d121      	bne.n	800a6b6 <UART_SetConfig+0x1d6>
 800a672:	4b44      	ldr	r3, [pc, #272]	@ (800a784 <UART_SetConfig+0x2a4>)
 800a674:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a678:	f003 0303 	and.w	r3, r3, #3
 800a67c:	2b03      	cmp	r3, #3
 800a67e:	d817      	bhi.n	800a6b0 <UART_SetConfig+0x1d0>
 800a680:	a201      	add	r2, pc, #4	@ (adr r2, 800a688 <UART_SetConfig+0x1a8>)
 800a682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a686:	bf00      	nop
 800a688:	0800a699 	.word	0x0800a699
 800a68c:	0800a6a5 	.word	0x0800a6a5
 800a690:	0800a69f 	.word	0x0800a69f
 800a694:	0800a6ab 	.word	0x0800a6ab
 800a698:	2301      	movs	r3, #1
 800a69a:	77fb      	strb	r3, [r7, #31]
 800a69c:	e14c      	b.n	800a938 <UART_SetConfig+0x458>
 800a69e:	2302      	movs	r3, #2
 800a6a0:	77fb      	strb	r3, [r7, #31]
 800a6a2:	e149      	b.n	800a938 <UART_SetConfig+0x458>
 800a6a4:	2304      	movs	r3, #4
 800a6a6:	77fb      	strb	r3, [r7, #31]
 800a6a8:	e146      	b.n	800a938 <UART_SetConfig+0x458>
 800a6aa:	2308      	movs	r3, #8
 800a6ac:	77fb      	strb	r3, [r7, #31]
 800a6ae:	e143      	b.n	800a938 <UART_SetConfig+0x458>
 800a6b0:	2310      	movs	r3, #16
 800a6b2:	77fb      	strb	r3, [r7, #31]
 800a6b4:	e140      	b.n	800a938 <UART_SetConfig+0x458>
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	4a33      	ldr	r2, [pc, #204]	@ (800a788 <UART_SetConfig+0x2a8>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d132      	bne.n	800a726 <UART_SetConfig+0x246>
 800a6c0:	4b30      	ldr	r3, [pc, #192]	@ (800a784 <UART_SetConfig+0x2a4>)
 800a6c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6c6:	f003 030c 	and.w	r3, r3, #12
 800a6ca:	2b0c      	cmp	r3, #12
 800a6cc:	d828      	bhi.n	800a720 <UART_SetConfig+0x240>
 800a6ce:	a201      	add	r2, pc, #4	@ (adr r2, 800a6d4 <UART_SetConfig+0x1f4>)
 800a6d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6d4:	0800a709 	.word	0x0800a709
 800a6d8:	0800a721 	.word	0x0800a721
 800a6dc:	0800a721 	.word	0x0800a721
 800a6e0:	0800a721 	.word	0x0800a721
 800a6e4:	0800a715 	.word	0x0800a715
 800a6e8:	0800a721 	.word	0x0800a721
 800a6ec:	0800a721 	.word	0x0800a721
 800a6f0:	0800a721 	.word	0x0800a721
 800a6f4:	0800a70f 	.word	0x0800a70f
 800a6f8:	0800a721 	.word	0x0800a721
 800a6fc:	0800a721 	.word	0x0800a721
 800a700:	0800a721 	.word	0x0800a721
 800a704:	0800a71b 	.word	0x0800a71b
 800a708:	2300      	movs	r3, #0
 800a70a:	77fb      	strb	r3, [r7, #31]
 800a70c:	e114      	b.n	800a938 <UART_SetConfig+0x458>
 800a70e:	2302      	movs	r3, #2
 800a710:	77fb      	strb	r3, [r7, #31]
 800a712:	e111      	b.n	800a938 <UART_SetConfig+0x458>
 800a714:	2304      	movs	r3, #4
 800a716:	77fb      	strb	r3, [r7, #31]
 800a718:	e10e      	b.n	800a938 <UART_SetConfig+0x458>
 800a71a:	2308      	movs	r3, #8
 800a71c:	77fb      	strb	r3, [r7, #31]
 800a71e:	e10b      	b.n	800a938 <UART_SetConfig+0x458>
 800a720:	2310      	movs	r3, #16
 800a722:	77fb      	strb	r3, [r7, #31]
 800a724:	e108      	b.n	800a938 <UART_SetConfig+0x458>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	4a18      	ldr	r2, [pc, #96]	@ (800a78c <UART_SetConfig+0x2ac>)
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d12f      	bne.n	800a790 <UART_SetConfig+0x2b0>
 800a730:	4b14      	ldr	r3, [pc, #80]	@ (800a784 <UART_SetConfig+0x2a4>)
 800a732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a736:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a73a:	2b30      	cmp	r3, #48	@ 0x30
 800a73c:	d013      	beq.n	800a766 <UART_SetConfig+0x286>
 800a73e:	2b30      	cmp	r3, #48	@ 0x30
 800a740:	d814      	bhi.n	800a76c <UART_SetConfig+0x28c>
 800a742:	2b20      	cmp	r3, #32
 800a744:	d009      	beq.n	800a75a <UART_SetConfig+0x27a>
 800a746:	2b20      	cmp	r3, #32
 800a748:	d810      	bhi.n	800a76c <UART_SetConfig+0x28c>
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d002      	beq.n	800a754 <UART_SetConfig+0x274>
 800a74e:	2b10      	cmp	r3, #16
 800a750:	d006      	beq.n	800a760 <UART_SetConfig+0x280>
 800a752:	e00b      	b.n	800a76c <UART_SetConfig+0x28c>
 800a754:	2300      	movs	r3, #0
 800a756:	77fb      	strb	r3, [r7, #31]
 800a758:	e0ee      	b.n	800a938 <UART_SetConfig+0x458>
 800a75a:	2302      	movs	r3, #2
 800a75c:	77fb      	strb	r3, [r7, #31]
 800a75e:	e0eb      	b.n	800a938 <UART_SetConfig+0x458>
 800a760:	2304      	movs	r3, #4
 800a762:	77fb      	strb	r3, [r7, #31]
 800a764:	e0e8      	b.n	800a938 <UART_SetConfig+0x458>
 800a766:	2308      	movs	r3, #8
 800a768:	77fb      	strb	r3, [r7, #31]
 800a76a:	e0e5      	b.n	800a938 <UART_SetConfig+0x458>
 800a76c:	2310      	movs	r3, #16
 800a76e:	77fb      	strb	r3, [r7, #31]
 800a770:	e0e2      	b.n	800a938 <UART_SetConfig+0x458>
 800a772:	bf00      	nop
 800a774:	019bfcc0 	.word	0x019bfcc0
 800a778:	08014524 	.word	0x08014524
 800a77c:	efff69f3 	.word	0xefff69f3
 800a780:	40011000 	.word	0x40011000
 800a784:	40023800 	.word	0x40023800
 800a788:	40004400 	.word	0x40004400
 800a78c:	40004800 	.word	0x40004800
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	4aa5      	ldr	r2, [pc, #660]	@ (800aa2c <UART_SetConfig+0x54c>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d120      	bne.n	800a7dc <UART_SetConfig+0x2fc>
 800a79a:	4ba5      	ldr	r3, [pc, #660]	@ (800aa30 <UART_SetConfig+0x550>)
 800a79c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7a0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a7a4:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7a6:	d013      	beq.n	800a7d0 <UART_SetConfig+0x2f0>
 800a7a8:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7aa:	d814      	bhi.n	800a7d6 <UART_SetConfig+0x2f6>
 800a7ac:	2b80      	cmp	r3, #128	@ 0x80
 800a7ae:	d009      	beq.n	800a7c4 <UART_SetConfig+0x2e4>
 800a7b0:	2b80      	cmp	r3, #128	@ 0x80
 800a7b2:	d810      	bhi.n	800a7d6 <UART_SetConfig+0x2f6>
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d002      	beq.n	800a7be <UART_SetConfig+0x2de>
 800a7b8:	2b40      	cmp	r3, #64	@ 0x40
 800a7ba:	d006      	beq.n	800a7ca <UART_SetConfig+0x2ea>
 800a7bc:	e00b      	b.n	800a7d6 <UART_SetConfig+0x2f6>
 800a7be:	2300      	movs	r3, #0
 800a7c0:	77fb      	strb	r3, [r7, #31]
 800a7c2:	e0b9      	b.n	800a938 <UART_SetConfig+0x458>
 800a7c4:	2302      	movs	r3, #2
 800a7c6:	77fb      	strb	r3, [r7, #31]
 800a7c8:	e0b6      	b.n	800a938 <UART_SetConfig+0x458>
 800a7ca:	2304      	movs	r3, #4
 800a7cc:	77fb      	strb	r3, [r7, #31]
 800a7ce:	e0b3      	b.n	800a938 <UART_SetConfig+0x458>
 800a7d0:	2308      	movs	r3, #8
 800a7d2:	77fb      	strb	r3, [r7, #31]
 800a7d4:	e0b0      	b.n	800a938 <UART_SetConfig+0x458>
 800a7d6:	2310      	movs	r3, #16
 800a7d8:	77fb      	strb	r3, [r7, #31]
 800a7da:	e0ad      	b.n	800a938 <UART_SetConfig+0x458>
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	4a94      	ldr	r2, [pc, #592]	@ (800aa34 <UART_SetConfig+0x554>)
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d125      	bne.n	800a832 <UART_SetConfig+0x352>
 800a7e6:	4b92      	ldr	r3, [pc, #584]	@ (800aa30 <UART_SetConfig+0x550>)
 800a7e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a7f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a7f4:	d017      	beq.n	800a826 <UART_SetConfig+0x346>
 800a7f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a7fa:	d817      	bhi.n	800a82c <UART_SetConfig+0x34c>
 800a7fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a800:	d00b      	beq.n	800a81a <UART_SetConfig+0x33a>
 800a802:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a806:	d811      	bhi.n	800a82c <UART_SetConfig+0x34c>
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d003      	beq.n	800a814 <UART_SetConfig+0x334>
 800a80c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a810:	d006      	beq.n	800a820 <UART_SetConfig+0x340>
 800a812:	e00b      	b.n	800a82c <UART_SetConfig+0x34c>
 800a814:	2300      	movs	r3, #0
 800a816:	77fb      	strb	r3, [r7, #31]
 800a818:	e08e      	b.n	800a938 <UART_SetConfig+0x458>
 800a81a:	2302      	movs	r3, #2
 800a81c:	77fb      	strb	r3, [r7, #31]
 800a81e:	e08b      	b.n	800a938 <UART_SetConfig+0x458>
 800a820:	2304      	movs	r3, #4
 800a822:	77fb      	strb	r3, [r7, #31]
 800a824:	e088      	b.n	800a938 <UART_SetConfig+0x458>
 800a826:	2308      	movs	r3, #8
 800a828:	77fb      	strb	r3, [r7, #31]
 800a82a:	e085      	b.n	800a938 <UART_SetConfig+0x458>
 800a82c:	2310      	movs	r3, #16
 800a82e:	77fb      	strb	r3, [r7, #31]
 800a830:	e082      	b.n	800a938 <UART_SetConfig+0x458>
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	4a80      	ldr	r2, [pc, #512]	@ (800aa38 <UART_SetConfig+0x558>)
 800a838:	4293      	cmp	r3, r2
 800a83a:	d125      	bne.n	800a888 <UART_SetConfig+0x3a8>
 800a83c:	4b7c      	ldr	r3, [pc, #496]	@ (800aa30 <UART_SetConfig+0x550>)
 800a83e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a842:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a846:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a84a:	d017      	beq.n	800a87c <UART_SetConfig+0x39c>
 800a84c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a850:	d817      	bhi.n	800a882 <UART_SetConfig+0x3a2>
 800a852:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a856:	d00b      	beq.n	800a870 <UART_SetConfig+0x390>
 800a858:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a85c:	d811      	bhi.n	800a882 <UART_SetConfig+0x3a2>
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d003      	beq.n	800a86a <UART_SetConfig+0x38a>
 800a862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a866:	d006      	beq.n	800a876 <UART_SetConfig+0x396>
 800a868:	e00b      	b.n	800a882 <UART_SetConfig+0x3a2>
 800a86a:	2301      	movs	r3, #1
 800a86c:	77fb      	strb	r3, [r7, #31]
 800a86e:	e063      	b.n	800a938 <UART_SetConfig+0x458>
 800a870:	2302      	movs	r3, #2
 800a872:	77fb      	strb	r3, [r7, #31]
 800a874:	e060      	b.n	800a938 <UART_SetConfig+0x458>
 800a876:	2304      	movs	r3, #4
 800a878:	77fb      	strb	r3, [r7, #31]
 800a87a:	e05d      	b.n	800a938 <UART_SetConfig+0x458>
 800a87c:	2308      	movs	r3, #8
 800a87e:	77fb      	strb	r3, [r7, #31]
 800a880:	e05a      	b.n	800a938 <UART_SetConfig+0x458>
 800a882:	2310      	movs	r3, #16
 800a884:	77fb      	strb	r3, [r7, #31]
 800a886:	e057      	b.n	800a938 <UART_SetConfig+0x458>
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	4a6b      	ldr	r2, [pc, #428]	@ (800aa3c <UART_SetConfig+0x55c>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d125      	bne.n	800a8de <UART_SetConfig+0x3fe>
 800a892:	4b67      	ldr	r3, [pc, #412]	@ (800aa30 <UART_SetConfig+0x550>)
 800a894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a898:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a89c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a8a0:	d017      	beq.n	800a8d2 <UART_SetConfig+0x3f2>
 800a8a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a8a6:	d817      	bhi.n	800a8d8 <UART_SetConfig+0x3f8>
 800a8a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8ac:	d00b      	beq.n	800a8c6 <UART_SetConfig+0x3e6>
 800a8ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8b2:	d811      	bhi.n	800a8d8 <UART_SetConfig+0x3f8>
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d003      	beq.n	800a8c0 <UART_SetConfig+0x3e0>
 800a8b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8bc:	d006      	beq.n	800a8cc <UART_SetConfig+0x3ec>
 800a8be:	e00b      	b.n	800a8d8 <UART_SetConfig+0x3f8>
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	77fb      	strb	r3, [r7, #31]
 800a8c4:	e038      	b.n	800a938 <UART_SetConfig+0x458>
 800a8c6:	2302      	movs	r3, #2
 800a8c8:	77fb      	strb	r3, [r7, #31]
 800a8ca:	e035      	b.n	800a938 <UART_SetConfig+0x458>
 800a8cc:	2304      	movs	r3, #4
 800a8ce:	77fb      	strb	r3, [r7, #31]
 800a8d0:	e032      	b.n	800a938 <UART_SetConfig+0x458>
 800a8d2:	2308      	movs	r3, #8
 800a8d4:	77fb      	strb	r3, [r7, #31]
 800a8d6:	e02f      	b.n	800a938 <UART_SetConfig+0x458>
 800a8d8:	2310      	movs	r3, #16
 800a8da:	77fb      	strb	r3, [r7, #31]
 800a8dc:	e02c      	b.n	800a938 <UART_SetConfig+0x458>
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	4a57      	ldr	r2, [pc, #348]	@ (800aa40 <UART_SetConfig+0x560>)
 800a8e4:	4293      	cmp	r3, r2
 800a8e6:	d125      	bne.n	800a934 <UART_SetConfig+0x454>
 800a8e8:	4b51      	ldr	r3, [pc, #324]	@ (800aa30 <UART_SetConfig+0x550>)
 800a8ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8ee:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a8f2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a8f6:	d017      	beq.n	800a928 <UART_SetConfig+0x448>
 800a8f8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a8fc:	d817      	bhi.n	800a92e <UART_SetConfig+0x44e>
 800a8fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a902:	d00b      	beq.n	800a91c <UART_SetConfig+0x43c>
 800a904:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a908:	d811      	bhi.n	800a92e <UART_SetConfig+0x44e>
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d003      	beq.n	800a916 <UART_SetConfig+0x436>
 800a90e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a912:	d006      	beq.n	800a922 <UART_SetConfig+0x442>
 800a914:	e00b      	b.n	800a92e <UART_SetConfig+0x44e>
 800a916:	2300      	movs	r3, #0
 800a918:	77fb      	strb	r3, [r7, #31]
 800a91a:	e00d      	b.n	800a938 <UART_SetConfig+0x458>
 800a91c:	2302      	movs	r3, #2
 800a91e:	77fb      	strb	r3, [r7, #31]
 800a920:	e00a      	b.n	800a938 <UART_SetConfig+0x458>
 800a922:	2304      	movs	r3, #4
 800a924:	77fb      	strb	r3, [r7, #31]
 800a926:	e007      	b.n	800a938 <UART_SetConfig+0x458>
 800a928:	2308      	movs	r3, #8
 800a92a:	77fb      	strb	r3, [r7, #31]
 800a92c:	e004      	b.n	800a938 <UART_SetConfig+0x458>
 800a92e:	2310      	movs	r3, #16
 800a930:	77fb      	strb	r3, [r7, #31]
 800a932:	e001      	b.n	800a938 <UART_SetConfig+0x458>
 800a934:	2310      	movs	r3, #16
 800a936:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	69db      	ldr	r3, [r3, #28]
 800a93c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a940:	d15c      	bne.n	800a9fc <UART_SetConfig+0x51c>
  {
    switch (clocksource)
 800a942:	7ffb      	ldrb	r3, [r7, #31]
 800a944:	2b08      	cmp	r3, #8
 800a946:	d828      	bhi.n	800a99a <UART_SetConfig+0x4ba>
 800a948:	a201      	add	r2, pc, #4	@ (adr r2, 800a950 <UART_SetConfig+0x470>)
 800a94a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a94e:	bf00      	nop
 800a950:	0800a975 	.word	0x0800a975
 800a954:	0800a97d 	.word	0x0800a97d
 800a958:	0800a985 	.word	0x0800a985
 800a95c:	0800a99b 	.word	0x0800a99b
 800a960:	0800a98b 	.word	0x0800a98b
 800a964:	0800a99b 	.word	0x0800a99b
 800a968:	0800a99b 	.word	0x0800a99b
 800a96c:	0800a99b 	.word	0x0800a99b
 800a970:	0800a993 	.word	0x0800a993
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a974:	f7fc f87c 	bl	8006a70 <HAL_RCC_GetPCLK1Freq>
 800a978:	61b8      	str	r0, [r7, #24]
        break;
 800a97a:	e013      	b.n	800a9a4 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a97c:	f7fc f88c 	bl	8006a98 <HAL_RCC_GetPCLK2Freq>
 800a980:	61b8      	str	r0, [r7, #24]
        break;
 800a982:	e00f      	b.n	800a9a4 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a984:	4b2f      	ldr	r3, [pc, #188]	@ (800aa44 <UART_SetConfig+0x564>)
 800a986:	61bb      	str	r3, [r7, #24]
        break;
 800a988:	e00c      	b.n	800a9a4 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a98a:	f7fb ff9f 	bl	80068cc <HAL_RCC_GetSysClockFreq>
 800a98e:	61b8      	str	r0, [r7, #24]
        break;
 800a990:	e008      	b.n	800a9a4 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a992:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a996:	61bb      	str	r3, [r7, #24]
        break;
 800a998:	e004      	b.n	800a9a4 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 800a99a:	2300      	movs	r3, #0
 800a99c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a99e:	2301      	movs	r3, #1
 800a9a0:	77bb      	strb	r3, [r7, #30]
        break;
 800a9a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a9a4:	69bb      	ldr	r3, [r7, #24]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	f000 8082 	beq.w	800aab0 <UART_SetConfig+0x5d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a9ac:	69bb      	ldr	r3, [r7, #24]
 800a9ae:	005a      	lsls	r2, r3, #1
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	685b      	ldr	r3, [r3, #4]
 800a9b4:	085b      	lsrs	r3, r3, #1
 800a9b6:	441a      	add	r2, r3
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	685b      	ldr	r3, [r3, #4]
 800a9bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9c0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	2b0f      	cmp	r3, #15
 800a9c6:	d916      	bls.n	800a9f6 <UART_SetConfig+0x516>
 800a9c8:	693b      	ldr	r3, [r7, #16]
 800a9ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9ce:	d212      	bcs.n	800a9f6 <UART_SetConfig+0x516>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a9d0:	693b      	ldr	r3, [r7, #16]
 800a9d2:	b29b      	uxth	r3, r3
 800a9d4:	f023 030f 	bic.w	r3, r3, #15
 800a9d8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a9da:	693b      	ldr	r3, [r7, #16]
 800a9dc:	085b      	lsrs	r3, r3, #1
 800a9de:	b29b      	uxth	r3, r3
 800a9e0:	f003 0307 	and.w	r3, r3, #7
 800a9e4:	b29a      	uxth	r2, r3
 800a9e6:	89fb      	ldrh	r3, [r7, #14]
 800a9e8:	4313      	orrs	r3, r2
 800a9ea:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	89fa      	ldrh	r2, [r7, #14]
 800a9f2:	60da      	str	r2, [r3, #12]
 800a9f4:	e05c      	b.n	800aab0 <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	77bb      	strb	r3, [r7, #30]
 800a9fa:	e059      	b.n	800aab0 <UART_SetConfig+0x5d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a9fc:	7ffb      	ldrb	r3, [r7, #31]
 800a9fe:	2b08      	cmp	r3, #8
 800aa00:	d835      	bhi.n	800aa6e <UART_SetConfig+0x58e>
 800aa02:	a201      	add	r2, pc, #4	@ (adr r2, 800aa08 <UART_SetConfig+0x528>)
 800aa04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa08:	0800aa49 	.word	0x0800aa49
 800aa0c:	0800aa51 	.word	0x0800aa51
 800aa10:	0800aa59 	.word	0x0800aa59
 800aa14:	0800aa6f 	.word	0x0800aa6f
 800aa18:	0800aa5f 	.word	0x0800aa5f
 800aa1c:	0800aa6f 	.word	0x0800aa6f
 800aa20:	0800aa6f 	.word	0x0800aa6f
 800aa24:	0800aa6f 	.word	0x0800aa6f
 800aa28:	0800aa67 	.word	0x0800aa67
 800aa2c:	40004c00 	.word	0x40004c00
 800aa30:	40023800 	.word	0x40023800
 800aa34:	40005000 	.word	0x40005000
 800aa38:	40011400 	.word	0x40011400
 800aa3c:	40007800 	.word	0x40007800
 800aa40:	40007c00 	.word	0x40007c00
 800aa44:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa48:	f7fc f812 	bl	8006a70 <HAL_RCC_GetPCLK1Freq>
 800aa4c:	61b8      	str	r0, [r7, #24]
        break;
 800aa4e:	e013      	b.n	800aa78 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa50:	f7fc f822 	bl	8006a98 <HAL_RCC_GetPCLK2Freq>
 800aa54:	61b8      	str	r0, [r7, #24]
        break;
 800aa56:	e00f      	b.n	800aa78 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa58:	4b1b      	ldr	r3, [pc, #108]	@ (800aac8 <UART_SetConfig+0x5e8>)
 800aa5a:	61bb      	str	r3, [r7, #24]
        break;
 800aa5c:	e00c      	b.n	800aa78 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa5e:	f7fb ff35 	bl	80068cc <HAL_RCC_GetSysClockFreq>
 800aa62:	61b8      	str	r0, [r7, #24]
        break;
 800aa64:	e008      	b.n	800aa78 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa6a:	61bb      	str	r3, [r7, #24]
        break;
 800aa6c:	e004      	b.n	800aa78 <UART_SetConfig+0x598>
      default:
        pclk = 0U;
 800aa6e:	2300      	movs	r3, #0
 800aa70:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800aa72:	2301      	movs	r3, #1
 800aa74:	77bb      	strb	r3, [r7, #30]
        break;
 800aa76:	bf00      	nop
    }

    if (pclk != 0U)
 800aa78:	69bb      	ldr	r3, [r7, #24]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d018      	beq.n	800aab0 <UART_SetConfig+0x5d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	685b      	ldr	r3, [r3, #4]
 800aa82:	085a      	lsrs	r2, r3, #1
 800aa84:	69bb      	ldr	r3, [r7, #24]
 800aa86:	441a      	add	r2, r3
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa90:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa92:	693b      	ldr	r3, [r7, #16]
 800aa94:	2b0f      	cmp	r3, #15
 800aa96:	d909      	bls.n	800aaac <UART_SetConfig+0x5cc>
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa9e:	d205      	bcs.n	800aaac <UART_SetConfig+0x5cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aaa0:	693b      	ldr	r3, [r7, #16]
 800aaa2:	b29a      	uxth	r2, r3
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	60da      	str	r2, [r3, #12]
 800aaaa:	e001      	b.n	800aab0 <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 800aaac:	2301      	movs	r3, #1
 800aaae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2200      	movs	r2, #0
 800aab4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	2200      	movs	r2, #0
 800aaba:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800aabc:	7fbb      	ldrb	r3, [r7, #30]
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3720      	adds	r7, #32
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}
 800aac6:	bf00      	nop
 800aac8:	00f42400 	.word	0x00f42400

0800aacc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b082      	sub	sp, #8
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aad8:	2bff      	cmp	r3, #255	@ 0xff
 800aada:	d904      	bls.n	800aae6 <UART_AdvFeatureConfig+0x1a>
 800aadc:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800aae0:	488e      	ldr	r0, [pc, #568]	@ (800ad1c <UART_AdvFeatureConfig+0x250>)
 800aae2:	f7f9 fe67 	bl	80047b4 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaea:	f003 0308 	and.w	r3, r3, #8
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d018      	beq.n	800ab24 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d009      	beq.n	800ab0e <UART_AdvFeatureConfig+0x42>
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aafe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab02:	d004      	beq.n	800ab0e <UART_AdvFeatureConfig+0x42>
 800ab04:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800ab08:	4884      	ldr	r0, [pc, #528]	@ (800ad1c <UART_AdvFeatureConfig+0x250>)
 800ab0a:	f7f9 fe53 	bl	80047b4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	685b      	ldr	r3, [r3, #4]
 800ab14:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	430a      	orrs	r2, r1
 800ab22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab28:	f003 0301 	and.w	r3, r3, #1
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d018      	beq.n	800ab62 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d009      	beq.n	800ab4c <UART_AdvFeatureConfig+0x80>
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab40:	d004      	beq.n	800ab4c <UART_AdvFeatureConfig+0x80>
 800ab42:	f640 31f4 	movw	r1, #3060	@ 0xbf4
 800ab46:	4875      	ldr	r0, [pc, #468]	@ (800ad1c <UART_AdvFeatureConfig+0x250>)
 800ab48:	f7f9 fe34 	bl	80047b4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	685b      	ldr	r3, [r3, #4]
 800ab52:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	430a      	orrs	r2, r1
 800ab60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab66:	f003 0302 	and.w	r3, r3, #2
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d018      	beq.n	800aba0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d009      	beq.n	800ab8a <UART_AdvFeatureConfig+0xbe>
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab7e:	d004      	beq.n	800ab8a <UART_AdvFeatureConfig+0xbe>
 800ab80:	f640 31fb 	movw	r1, #3067	@ 0xbfb
 800ab84:	4865      	ldr	r0, [pc, #404]	@ (800ad1c <UART_AdvFeatureConfig+0x250>)
 800ab86:	f7f9 fe15 	bl	80047b4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	685b      	ldr	r3, [r3, #4]
 800ab90:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	430a      	orrs	r2, r1
 800ab9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aba4:	f003 0304 	and.w	r3, r3, #4
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d018      	beq.n	800abde <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d009      	beq.n	800abc8 <UART_AdvFeatureConfig+0xfc>
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abb8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800abbc:	d004      	beq.n	800abc8 <UART_AdvFeatureConfig+0xfc>
 800abbe:	f640 4102 	movw	r1, #3074	@ 0xc02
 800abc2:	4856      	ldr	r0, [pc, #344]	@ (800ad1c <UART_AdvFeatureConfig+0x250>)
 800abc4:	f7f9 fdf6 	bl	80047b4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	685b      	ldr	r3, [r3, #4]
 800abce:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	430a      	orrs	r2, r1
 800abdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abe2:	f003 0310 	and.w	r3, r3, #16
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d018      	beq.n	800ac1c <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d009      	beq.n	800ac06 <UART_AdvFeatureConfig+0x13a>
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abfa:	d004      	beq.n	800ac06 <UART_AdvFeatureConfig+0x13a>
 800abfc:	f640 4109 	movw	r1, #3081	@ 0xc09
 800ac00:	4846      	ldr	r0, [pc, #280]	@ (800ad1c <UART_AdvFeatureConfig+0x250>)
 800ac02:	f7f9 fdd7 	bl	80047b4 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	689b      	ldr	r3, [r3, #8]
 800ac0c:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	430a      	orrs	r2, r1
 800ac1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac20:	f003 0320 	and.w	r3, r3, #32
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d018      	beq.n	800ac5a <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d009      	beq.n	800ac44 <UART_AdvFeatureConfig+0x178>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac38:	d004      	beq.n	800ac44 <UART_AdvFeatureConfig+0x178>
 800ac3a:	f44f 6141 	mov.w	r1, #3088	@ 0xc10
 800ac3e:	4837      	ldr	r0, [pc, #220]	@ (800ad1c <UART_AdvFeatureConfig+0x250>)
 800ac40:	f7f9 fdb8 	bl	80047b4 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	689b      	ldr	r3, [r3, #8]
 800ac4a:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	430a      	orrs	r2, r1
 800ac58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d064      	beq.n	800ad30 <UART_AdvFeatureConfig+0x264>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	4a2d      	ldr	r2, [pc, #180]	@ (800ad20 <UART_AdvFeatureConfig+0x254>)
 800ac6c:	4293      	cmp	r3, r2
 800ac6e:	d013      	beq.n	800ac98 <UART_AdvFeatureConfig+0x1cc>
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	4a2b      	ldr	r2, [pc, #172]	@ (800ad24 <UART_AdvFeatureConfig+0x258>)
 800ac76:	4293      	cmp	r3, r2
 800ac78:	d00e      	beq.n	800ac98 <UART_AdvFeatureConfig+0x1cc>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	4a2a      	ldr	r2, [pc, #168]	@ (800ad28 <UART_AdvFeatureConfig+0x25c>)
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d009      	beq.n	800ac98 <UART_AdvFeatureConfig+0x1cc>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	4a28      	ldr	r2, [pc, #160]	@ (800ad2c <UART_AdvFeatureConfig+0x260>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d004      	beq.n	800ac98 <UART_AdvFeatureConfig+0x1cc>
 800ac8e:	f640 4117 	movw	r1, #3095	@ 0xc17
 800ac92:	4822      	ldr	r0, [pc, #136]	@ (800ad1c <UART_AdvFeatureConfig+0x250>)
 800ac94:	f7f9 fd8e 	bl	80047b4 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d009      	beq.n	800acb4 <UART_AdvFeatureConfig+0x1e8>
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aca4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aca8:	d004      	beq.n	800acb4 <UART_AdvFeatureConfig+0x1e8>
 800acaa:	f640 4118 	movw	r1, #3096	@ 0xc18
 800acae:	481b      	ldr	r0, [pc, #108]	@ (800ad1c <UART_AdvFeatureConfig+0x250>)
 800acb0:	f7f9 fd80 	bl	80047b4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	430a      	orrs	r2, r1
 800acc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800acd2:	d12d      	bne.n	800ad30 <UART_AdvFeatureConfig+0x264>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d013      	beq.n	800ad04 <UART_AdvFeatureConfig+0x238>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ace0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ace4:	d00e      	beq.n	800ad04 <UART_AdvFeatureConfig+0x238>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800acee:	d009      	beq.n	800ad04 <UART_AdvFeatureConfig+0x238>
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acf4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800acf8:	d004      	beq.n	800ad04 <UART_AdvFeatureConfig+0x238>
 800acfa:	f640 411d 	movw	r1, #3101	@ 0xc1d
 800acfe:	4807      	ldr	r0, [pc, #28]	@ (800ad1c <UART_AdvFeatureConfig+0x250>)
 800ad00:	f7f9 fd58 	bl	80047b4 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	685b      	ldr	r3, [r3, #4]
 800ad0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	430a      	orrs	r2, r1
 800ad18:	605a      	str	r2, [r3, #4]
 800ad1a:	e009      	b.n	800ad30 <UART_AdvFeatureConfig+0x264>
 800ad1c:	08014524 	.word	0x08014524
 800ad20:	40011000 	.word	0x40011000
 800ad24:	40004400 	.word	0x40004400
 800ad28:	40004800 	.word	0x40004800
 800ad2c:	40011400 	.word	0x40011400
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d018      	beq.n	800ad6e <UART_AdvFeatureConfig+0x2a2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d009      	beq.n	800ad58 <UART_AdvFeatureConfig+0x28c>
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad48:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ad4c:	d004      	beq.n	800ad58 <UART_AdvFeatureConfig+0x28c>
 800ad4e:	f640 4125 	movw	r1, #3109	@ 0xc25
 800ad52:	4809      	ldr	r0, [pc, #36]	@ (800ad78 <UART_AdvFeatureConfig+0x2ac>)
 800ad54:	f7f9 fd2e 	bl	80047b4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	685b      	ldr	r3, [r3, #4]
 800ad5e:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	430a      	orrs	r2, r1
 800ad6c:	605a      	str	r2, [r3, #4]
  }
}
 800ad6e:	bf00      	nop
 800ad70:	3708      	adds	r7, #8
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}
 800ad76:	bf00      	nop
 800ad78:	08014524 	.word	0x08014524

0800ad7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b08c      	sub	sp, #48	@ 0x30
 800ad80:	af02      	add	r7, sp, #8
 800ad82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2200      	movs	r2, #0
 800ad88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ad8c:	f7fa f9e0 	bl	8005150 <HAL_GetTick>
 800ad90:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f003 0308 	and.w	r3, r3, #8
 800ad9c:	2b08      	cmp	r3, #8
 800ad9e:	d12e      	bne.n	800adfe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ada0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ada4:	9300      	str	r3, [sp, #0]
 800ada6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ada8:	2200      	movs	r2, #0
 800adaa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f000 f83b 	bl	800ae2a <UART_WaitOnFlagUntilTimeout>
 800adb4:	4603      	mov	r3, r0
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d021      	beq.n	800adfe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	e853 3f00 	ldrex	r3, [r3]
 800adc6:	60fb      	str	r3, [r7, #12]
   return(result);
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800adce:	623b      	str	r3, [r7, #32]
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	461a      	mov	r2, r3
 800add6:	6a3b      	ldr	r3, [r7, #32]
 800add8:	61fb      	str	r3, [r7, #28]
 800adda:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800addc:	69b9      	ldr	r1, [r7, #24]
 800adde:	69fa      	ldr	r2, [r7, #28]
 800ade0:	e841 2300 	strex	r3, r2, [r1]
 800ade4:	617b      	str	r3, [r7, #20]
   return(result);
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d1e6      	bne.n	800adba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2220      	movs	r2, #32
 800adf0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2200      	movs	r2, #0
 800adf6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800adfa:	2303      	movs	r3, #3
 800adfc:	e011      	b.n	800ae22 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2220      	movs	r2, #32
 800ae02:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2220      	movs	r2, #32
 800ae08:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2200      	movs	r2, #0
 800ae16:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800ae20:	2300      	movs	r3, #0
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3728      	adds	r7, #40	@ 0x28
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}

0800ae2a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ae2a:	b580      	push	{r7, lr}
 800ae2c:	b084      	sub	sp, #16
 800ae2e:	af00      	add	r7, sp, #0
 800ae30:	60f8      	str	r0, [r7, #12]
 800ae32:	60b9      	str	r1, [r7, #8]
 800ae34:	603b      	str	r3, [r7, #0]
 800ae36:	4613      	mov	r3, r2
 800ae38:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae3a:	e04f      	b.n	800aedc <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae3c:	69bb      	ldr	r3, [r7, #24]
 800ae3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae42:	d04b      	beq.n	800aedc <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae44:	f7fa f984 	bl	8005150 <HAL_GetTick>
 800ae48:	4602      	mov	r2, r0
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	1ad3      	subs	r3, r2, r3
 800ae4e:	69ba      	ldr	r2, [r7, #24]
 800ae50:	429a      	cmp	r2, r3
 800ae52:	d302      	bcc.n	800ae5a <UART_WaitOnFlagUntilTimeout+0x30>
 800ae54:	69bb      	ldr	r3, [r7, #24]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d101      	bne.n	800ae5e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ae5a:	2303      	movs	r3, #3
 800ae5c:	e04e      	b.n	800aefc <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f003 0304 	and.w	r3, r3, #4
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d037      	beq.n	800aedc <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	2b80      	cmp	r3, #128	@ 0x80
 800ae70:	d034      	beq.n	800aedc <UART_WaitOnFlagUntilTimeout+0xb2>
 800ae72:	68bb      	ldr	r3, [r7, #8]
 800ae74:	2b40      	cmp	r3, #64	@ 0x40
 800ae76:	d031      	beq.n	800aedc <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	69db      	ldr	r3, [r3, #28]
 800ae7e:	f003 0308 	and.w	r3, r3, #8
 800ae82:	2b08      	cmp	r3, #8
 800ae84:	d110      	bne.n	800aea8 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	2208      	movs	r2, #8
 800ae8c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae8e:	68f8      	ldr	r0, [r7, #12]
 800ae90:	f000 f838 	bl	800af04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	2208      	movs	r2, #8
 800ae98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2200      	movs	r2, #0
 800aea0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800aea4:	2301      	movs	r3, #1
 800aea6:	e029      	b.n	800aefc <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	69db      	ldr	r3, [r3, #28]
 800aeae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aeb2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aeb6:	d111      	bne.n	800aedc <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aec0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aec2:	68f8      	ldr	r0, [r7, #12]
 800aec4:	f000 f81e 	bl	800af04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	2220      	movs	r2, #32
 800aecc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	2200      	movs	r2, #0
 800aed4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800aed8:	2303      	movs	r3, #3
 800aeda:	e00f      	b.n	800aefc <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	69da      	ldr	r2, [r3, #28]
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	4013      	ands	r3, r2
 800aee6:	68ba      	ldr	r2, [r7, #8]
 800aee8:	429a      	cmp	r2, r3
 800aeea:	bf0c      	ite	eq
 800aeec:	2301      	moveq	r3, #1
 800aeee:	2300      	movne	r3, #0
 800aef0:	b2db      	uxtb	r3, r3
 800aef2:	461a      	mov	r2, r3
 800aef4:	79fb      	ldrb	r3, [r7, #7]
 800aef6:	429a      	cmp	r2, r3
 800aef8:	d0a0      	beq.n	800ae3c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aefa:	2300      	movs	r3, #0
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3710      	adds	r7, #16
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}

0800af04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800af04:	b480      	push	{r7}
 800af06:	b095      	sub	sp, #84	@ 0x54
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af14:	e853 3f00 	ldrex	r3, [r3]
 800af18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800af1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	461a      	mov	r2, r3
 800af28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af2a:	643b      	str	r3, [r7, #64]	@ 0x40
 800af2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800af30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800af32:	e841 2300 	strex	r3, r2, [r1]
 800af36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800af38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d1e6      	bne.n	800af0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	3308      	adds	r3, #8
 800af44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af46:	6a3b      	ldr	r3, [r7, #32]
 800af48:	e853 3f00 	ldrex	r3, [r3]
 800af4c:	61fb      	str	r3, [r7, #28]
   return(result);
 800af4e:	69fb      	ldr	r3, [r7, #28]
 800af50:	f023 0301 	bic.w	r3, r3, #1
 800af54:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	3308      	adds	r3, #8
 800af5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800af5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800af60:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af66:	e841 2300 	strex	r3, r2, [r1]
 800af6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d1e5      	bne.n	800af3e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af76:	2b01      	cmp	r3, #1
 800af78:	d118      	bne.n	800afac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	e853 3f00 	ldrex	r3, [r3]
 800af86:	60bb      	str	r3, [r7, #8]
   return(result);
 800af88:	68bb      	ldr	r3, [r7, #8]
 800af8a:	f023 0310 	bic.w	r3, r3, #16
 800af8e:	647b      	str	r3, [r7, #68]	@ 0x44
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	461a      	mov	r2, r3
 800af96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af98:	61bb      	str	r3, [r7, #24]
 800af9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af9c:	6979      	ldr	r1, [r7, #20]
 800af9e:	69ba      	ldr	r2, [r7, #24]
 800afa0:	e841 2300 	strex	r3, r2, [r1]
 800afa4:	613b      	str	r3, [r7, #16]
   return(result);
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d1e6      	bne.n	800af7a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2220      	movs	r2, #32
 800afb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2200      	movs	r2, #0
 800afb8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2200      	movs	r2, #0
 800afbe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800afc0:	bf00      	nop
 800afc2:	3754      	adds	r7, #84	@ 0x54
 800afc4:	46bd      	mov	sp, r7
 800afc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afca:	4770      	bx	lr

0800afcc <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800afcc:	b480      	push	{r7}
 800afce:	b083      	sub	sp, #12
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	f103 0208 	add.w	r2, r3, #8
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f04f 32ff 	mov.w	r2, #4294967295
 800afe4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f103 0208 	add.w	r2, r3, #8
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f103 0208 	add.w	r2, r3, #8
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2200      	movs	r2, #0
 800affe:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 800b000:	bf00      	nop
 800b002:	370c      	adds	r7, #12
 800b004:	46bd      	mov	sp, r7
 800b006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00a:	4770      	bx	lr

0800b00c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b00c:	b480      	push	{r7}
 800b00e:	b083      	sub	sp, #12
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2200      	movs	r2, #0
 800b018:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 800b01a:	bf00      	nop
 800b01c:	370c      	adds	r7, #12
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr

0800b026 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800b026:	b480      	push	{r7}
 800b028:	b085      	sub	sp, #20
 800b02a:	af00      	add	r7, sp, #0
 800b02c:	6078      	str	r0, [r7, #4]
 800b02e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	685b      	ldr	r3, [r3, #4]
 800b034:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	68fa      	ldr	r2, [r7, #12]
 800b03a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	689a      	ldr	r2, [r3, #8]
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	683a      	ldr	r2, [r7, #0]
 800b04a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	683a      	ldr	r2, [r7, #0]
 800b050:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	687a      	ldr	r2, [r7, #4]
 800b056:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	1c5a      	adds	r2, r3, #1
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsertEnd();
}
 800b062:	bf00      	nop
 800b064:	3714      	adds	r7, #20
 800b066:	46bd      	mov	sp, r7
 800b068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06c:	4770      	bx	lr

0800b06e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800b06e:	b480      	push	{r7}
 800b070:	b085      	sub	sp, #20
 800b072:	af00      	add	r7, sp, #0
 800b074:	6078      	str	r0, [r7, #4]
 800b076:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b084:	d103      	bne.n	800b08e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	691b      	ldr	r3, [r3, #16]
 800b08a:	60fb      	str	r3, [r7, #12]
 800b08c:	e00c      	b.n	800b0a8 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	3308      	adds	r3, #8
 800b092:	60fb      	str	r3, [r7, #12]
 800b094:	e002      	b.n	800b09c <vListInsert+0x2e>
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	685b      	ldr	r3, [r3, #4]
 800b09a:	60fb      	str	r3, [r7, #12]
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	685b      	ldr	r3, [r3, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	68ba      	ldr	r2, [r7, #8]
 800b0a4:	429a      	cmp	r2, r3
 800b0a6:	d2f6      	bcs.n	800b096 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	685a      	ldr	r2, [r3, #4]
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	685b      	ldr	r3, [r3, #4]
 800b0b4:	683a      	ldr	r2, [r7, #0]
 800b0b6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	68fa      	ldr	r2, [r7, #12]
 800b0bc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	683a      	ldr	r2, [r7, #0]
 800b0c2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	687a      	ldr	r2, [r7, #4]
 800b0c8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	1c5a      	adds	r2, r3, #1
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 800b0d4:	bf00      	nop
 800b0d6:	3714      	adds	r7, #20
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0de:	4770      	bx	lr

0800b0e0 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b0e0:	b480      	push	{r7}
 800b0e2:	b085      	sub	sp, #20
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	691b      	ldr	r3, [r3, #16]
 800b0ec:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	685b      	ldr	r3, [r3, #4]
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	6892      	ldr	r2, [r2, #8]
 800b0f6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	689b      	ldr	r3, [r3, #8]
 800b0fc:	687a      	ldr	r2, [r7, #4]
 800b0fe:	6852      	ldr	r2, [r2, #4]
 800b100:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	429a      	cmp	r2, r3
 800b10a:	d103      	bne.n	800b114 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	689a      	ldr	r2, [r3, #8]
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2200      	movs	r2, #0
 800b118:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	1e5a      	subs	r2, r3, #1
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	681b      	ldr	r3, [r3, #0]
}
 800b128:	4618      	mov	r0, r3
 800b12a:	3714      	adds	r7, #20
 800b12c:	46bd      	mov	sp, r7
 800b12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b132:	4770      	bx	lr

0800b134 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b086      	sub	sp, #24
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
 800b13c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800b13e:	2301      	movs	r3, #1
 800b140:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 800b146:	693b      	ldr	r3, [r7, #16]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d110      	bne.n	800b16e <xQueueGenericReset+0x3a>
    __asm volatile
 800b14c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b150:	b672      	cpsid	i
 800b152:	f383 8811 	msr	BASEPRI, r3
 800b156:	f3bf 8f6f 	isb	sy
 800b15a:	f3bf 8f4f 	dsb	sy
 800b15e:	b662      	cpsie	i
 800b160:	60fb      	str	r3, [r7, #12]
}
 800b162:	bf00      	nop
 800b164:	f240 1137 	movw	r1, #311	@ 0x137
 800b168:	483f      	ldr	r0, [pc, #252]	@ (800b268 <xQueueGenericReset+0x134>)
 800b16a:	f7f9 fa6d 	bl	8004648 <vAssertCalled>

    if( ( pxQueue != NULL ) &&
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d05d      	beq.n	800b230 <xQueueGenericReset+0xfc>
        ( pxQueue->uxLength >= 1U ) &&
 800b174:	693b      	ldr	r3, [r7, #16]
 800b176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d059      	beq.n	800b230 <xQueueGenericReset+0xfc>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800b17c:	693b      	ldr	r3, [r7, #16]
 800b17e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b180:	693b      	ldr	r3, [r7, #16]
 800b182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b184:	2100      	movs	r1, #0
 800b186:	fba3 2302 	umull	r2, r3, r3, r2
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d000      	beq.n	800b190 <xQueueGenericReset+0x5c>
 800b18e:	2101      	movs	r1, #1
 800b190:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 800b192:	2b00      	cmp	r3, #0
 800b194:	d14c      	bne.n	800b230 <xQueueGenericReset+0xfc>
    {
        taskENTER_CRITICAL();
 800b196:	f002 fff3 	bl	800e180 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800b19a:	693b      	ldr	r3, [r7, #16]
 800b19c:	681a      	ldr	r2, [r3, #0]
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1a2:	6939      	ldr	r1, [r7, #16]
 800b1a4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b1a6:	fb01 f303 	mul.w	r3, r1, r3
 800b1aa:	441a      	add	r2, r3
 800b1ac:	693b      	ldr	r3, [r7, #16]
 800b1ae:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b1b0:	693b      	ldr	r3, [r7, #16]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	681a      	ldr	r2, [r3, #0]
 800b1ba:	693b      	ldr	r3, [r7, #16]
 800b1bc:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 800b1be:	693b      	ldr	r3, [r7, #16]
 800b1c0:	681a      	ldr	r2, [r3, #0]
 800b1c2:	693b      	ldr	r3, [r7, #16]
 800b1c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1c6:	3b01      	subs	r3, #1
 800b1c8:	6939      	ldr	r1, [r7, #16]
 800b1ca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b1cc:	fb01 f303 	mul.w	r3, r1, r3
 800b1d0:	441a      	add	r2, r3
 800b1d2:	693b      	ldr	r3, [r7, #16]
 800b1d4:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 800b1d6:	693b      	ldr	r3, [r7, #16]
 800b1d8:	22ff      	movs	r2, #255	@ 0xff
 800b1da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800b1de:	693b      	ldr	r3, [r7, #16]
 800b1e0:	22ff      	movs	r2, #255	@ 0xff
 800b1e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d114      	bne.n	800b216 <xQueueGenericReset+0xe2>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b1ec:	693b      	ldr	r3, [r7, #16]
 800b1ee:	691b      	ldr	r3, [r3, #16]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d01a      	beq.n	800b22a <xQueueGenericReset+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	3310      	adds	r3, #16
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	f001 fdc9 	bl	800cd90 <xTaskRemoveFromEventList>
 800b1fe:	4603      	mov	r3, r0
 800b200:	2b00      	cmp	r3, #0
 800b202:	d012      	beq.n	800b22a <xQueueGenericReset+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800b204:	4b19      	ldr	r3, [pc, #100]	@ (800b26c <xQueueGenericReset+0x138>)
 800b206:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b20a:	601a      	str	r2, [r3, #0]
 800b20c:	f3bf 8f4f 	dsb	sy
 800b210:	f3bf 8f6f 	isb	sy
 800b214:	e009      	b.n	800b22a <xQueueGenericReset+0xf6>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b216:	693b      	ldr	r3, [r7, #16]
 800b218:	3310      	adds	r3, #16
 800b21a:	4618      	mov	r0, r3
 800b21c:	f7ff fed6 	bl	800afcc <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	3324      	adds	r3, #36	@ 0x24
 800b224:	4618      	mov	r0, r3
 800b226:	f7ff fed1 	bl	800afcc <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800b22a:	f002 ffe1 	bl	800e1f0 <vPortExitCritical>
 800b22e:	e001      	b.n	800b234 <xQueueGenericReset+0x100>
    }
    else
    {
        xReturn = pdFAIL;
 800b230:	2300      	movs	r3, #0
 800b232:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d110      	bne.n	800b25c <xQueueGenericReset+0x128>
    __asm volatile
 800b23a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b23e:	b672      	cpsid	i
 800b240:	f383 8811 	msr	BASEPRI, r3
 800b244:	f3bf 8f6f 	isb	sy
 800b248:	f3bf 8f4f 	dsb	sy
 800b24c:	b662      	cpsie	i
 800b24e:	60bb      	str	r3, [r7, #8]
}
 800b250:	bf00      	nop
 800b252:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 800b256:	4804      	ldr	r0, [pc, #16]	@ (800b268 <xQueueGenericReset+0x134>)
 800b258:	f7f9 f9f6 	bl	8004648 <vAssertCalled>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 800b25c:	697b      	ldr	r3, [r7, #20]
}
 800b25e:	4618      	mov	r0, r3
 800b260:	3718      	adds	r7, #24
 800b262:	46bd      	mov	sp, r7
 800b264:	bd80      	pop	{r7, pc}
 800b266:	bf00      	nop
 800b268:	08014560 	.word	0x08014560
 800b26c:	e000ed04 	.word	0xe000ed04

0800b270 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800b270:	b580      	push	{r7, lr}
 800b272:	b08a      	sub	sp, #40	@ 0x28
 800b274:	af02      	add	r7, sp, #8
 800b276:	60f8      	str	r0, [r7, #12]
 800b278:	60b9      	str	r1, [r7, #8]
 800b27a:	4613      	mov	r3, r2
 800b27c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800b27e:	2300      	movs	r3, #0
 800b280:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d02e      	beq.n	800b2e6 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800b288:	2100      	movs	r1, #0
 800b28a:	68ba      	ldr	r2, [r7, #8]
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	fba3 2302 	umull	r2, r3, r3, r2
 800b292:	2b00      	cmp	r3, #0
 800b294:	d000      	beq.n	800b298 <xQueueGenericCreate+0x28>
 800b296:	2101      	movs	r1, #1
 800b298:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d123      	bne.n	800b2e6 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	68ba      	ldr	r2, [r7, #8]
 800b2a2:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800b2a6:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800b2aa:	d81c      	bhi.n	800b2e6 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	68ba      	ldr	r2, [r7, #8]
 800b2b0:	fb02 f303 	mul.w	r3, r2, r3
 800b2b4:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800b2b6:	69bb      	ldr	r3, [r7, #24]
 800b2b8:	3350      	adds	r3, #80	@ 0x50
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	f7f9 fd2c 	bl	8004d18 <pvPortMalloc>
 800b2c0:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800b2c2:	69fb      	ldr	r3, [r7, #28]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d022      	beq.n	800b30e <xQueueGenericCreate+0x9e>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b2c8:	69fb      	ldr	r3, [r7, #28]
 800b2ca:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 800b2cc:	697b      	ldr	r3, [r7, #20]
 800b2ce:	3350      	adds	r3, #80	@ 0x50
 800b2d0:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b2d2:	79fa      	ldrb	r2, [r7, #7]
 800b2d4:	69fb      	ldr	r3, [r7, #28]
 800b2d6:	9300      	str	r3, [sp, #0]
 800b2d8:	4613      	mov	r3, r2
 800b2da:	697a      	ldr	r2, [r7, #20]
 800b2dc:	68b9      	ldr	r1, [r7, #8]
 800b2de:	68f8      	ldr	r0, [r7, #12]
 800b2e0:	f000 f81c 	bl	800b31c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 800b2e4:	e013      	b.n	800b30e <xQueueGenericCreate+0x9e>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800b2e6:	69fb      	ldr	r3, [r7, #28]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d110      	bne.n	800b30e <xQueueGenericCreate+0x9e>
    __asm volatile
 800b2ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2f0:	b672      	cpsid	i
 800b2f2:	f383 8811 	msr	BASEPRI, r3
 800b2f6:	f3bf 8f6f 	isb	sy
 800b2fa:	f3bf 8f4f 	dsb	sy
 800b2fe:	b662      	cpsie	i
 800b300:	613b      	str	r3, [r7, #16]
}
 800b302:	bf00      	nop
 800b304:	f240 212a 	movw	r1, #554	@ 0x22a
 800b308:	4803      	ldr	r0, [pc, #12]	@ (800b318 <xQueueGenericCreate+0xa8>)
 800b30a:	f7f9 f99d 	bl	8004648 <vAssertCalled>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 800b30e:	69fb      	ldr	r3, [r7, #28]
    }
 800b310:	4618      	mov	r0, r3
 800b312:	3720      	adds	r7, #32
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}
 800b318:	08014560 	.word	0x08014560

0800b31c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b084      	sub	sp, #16
 800b320:	af00      	add	r7, sp, #0
 800b322:	60f8      	str	r0, [r7, #12]
 800b324:	60b9      	str	r1, [r7, #8]
 800b326:	607a      	str	r2, [r7, #4]
 800b328:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d103      	bne.n	800b338 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b330:	69bb      	ldr	r3, [r7, #24]
 800b332:	69ba      	ldr	r2, [r7, #24]
 800b334:	601a      	str	r2, [r3, #0]
 800b336:	e002      	b.n	800b33e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b338:	69bb      	ldr	r3, [r7, #24]
 800b33a:	687a      	ldr	r2, [r7, #4]
 800b33c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800b33e:	69bb      	ldr	r3, [r7, #24]
 800b340:	68fa      	ldr	r2, [r7, #12]
 800b342:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800b344:	69bb      	ldr	r3, [r7, #24]
 800b346:	68ba      	ldr	r2, [r7, #8]
 800b348:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b34a:	2101      	movs	r1, #1
 800b34c:	69b8      	ldr	r0, [r7, #24]
 800b34e:	f7ff fef1 	bl	800b134 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800b352:	69bb      	ldr	r3, [r7, #24]
 800b354:	78fa      	ldrb	r2, [r7, #3]
 800b356:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800b35a:	bf00      	nop
 800b35c:	3710      	adds	r7, #16
 800b35e:	46bd      	mov	sp, r7
 800b360:	bd80      	pop	{r7, pc}

0800b362 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 800b362:	b580      	push	{r7, lr}
 800b364:	b082      	sub	sp, #8
 800b366:	af00      	add	r7, sp, #0
 800b368:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d00e      	beq.n	800b38e <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2200      	movs	r2, #0
 800b374:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	2200      	movs	r2, #0
 800b37a:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2200      	movs	r2, #0
 800b380:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b382:	2300      	movs	r3, #0
 800b384:	2200      	movs	r2, #0
 800b386:	2100      	movs	r1, #0
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f000 f897 	bl	800b4bc <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 800b38e:	bf00      	nop
 800b390:	3708      	adds	r7, #8
 800b392:	46bd      	mov	sp, r7
 800b394:	bd80      	pop	{r7, pc}

0800b396 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 800b396:	b580      	push	{r7, lr}
 800b398:	b086      	sub	sp, #24
 800b39a:	af00      	add	r7, sp, #0
 800b39c:	4603      	mov	r3, r0
 800b39e:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	617b      	str	r3, [r7, #20]
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueCreateMutex( ucQueueType );

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b3a8:	79fb      	ldrb	r3, [r7, #7]
 800b3aa:	461a      	mov	r2, r3
 800b3ac:	6939      	ldr	r1, [r7, #16]
 800b3ae:	6978      	ldr	r0, [r7, #20]
 800b3b0:	f7ff ff5e 	bl	800b270 <xQueueGenericCreate>
 800b3b4:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b3b6:	68f8      	ldr	r0, [r7, #12]
 800b3b8:	f7ff ffd3 	bl	800b362 <prvInitialiseMutex>

        traceRETURN_xQueueCreateMutex( xNewQueue );

        return xNewQueue;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
    }
 800b3be:	4618      	mov	r0, r3
 800b3c0:	3718      	adds	r7, #24
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	bd80      	pop	{r7, pc}
	...

0800b3c8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

    BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
    {
 800b3c8:	b590      	push	{r4, r7, lr}
 800b3ca:	b087      	sub	sp, #28
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueGiveMutexRecursive( xMutex );

        configASSERT( pxMutex );
 800b3d4:	693b      	ldr	r3, [r7, #16]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d110      	bne.n	800b3fc <xQueueGiveMutexRecursive+0x34>
    __asm volatile
 800b3da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3de:	b672      	cpsid	i
 800b3e0:	f383 8811 	msr	BASEPRI, r3
 800b3e4:	f3bf 8f6f 	isb	sy
 800b3e8:	f3bf 8f4f 	dsb	sy
 800b3ec:	b662      	cpsie	i
 800b3ee:	60fb      	str	r3, [r7, #12]
}
 800b3f0:	bf00      	nop
 800b3f2:	f240 21fb 	movw	r1, #763	@ 0x2fb
 800b3f6:	4811      	ldr	r0, [pc, #68]	@ (800b43c <xQueueGiveMutexRecursive+0x74>)
 800b3f8:	f7f9 f926 	bl	8004648 <vAssertCalled>
         * change outside of this task.  If this task does not hold the mutex then
         * pxMutexHolder can never coincidentally equal the tasks handle, and as
         * this is the only condition we are interested in it does not matter if
         * pxMutexHolder is accessed simultaneously by another task.  Therefore no
         * mutual exclusion is required to test the pxMutexHolder variable. */
        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b3fc:	693b      	ldr	r3, [r7, #16]
 800b3fe:	689c      	ldr	r4, [r3, #8]
 800b400:	f001 ffd2 	bl	800d3a8 <xTaskGetCurrentTaskHandle>
 800b404:	4603      	mov	r3, r0
 800b406:	429c      	cmp	r4, r3
 800b408:	d111      	bne.n	800b42e <xQueueGiveMutexRecursive+0x66>
            /* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
             * the task handle, therefore no underflow check is required.  Also,
             * uxRecursiveCallCount is only modified by the mutex holder, and as
             * there can only be one, no mutual exclusion is required to modify the
             * uxRecursiveCallCount member. */
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800b40a:	693b      	ldr	r3, [r7, #16]
 800b40c:	68db      	ldr	r3, [r3, #12]
 800b40e:	1e5a      	subs	r2, r3, #1
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	60da      	str	r2, [r3, #12]

            /* Has the recursive call count unwound to 0? */
            if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	68db      	ldr	r3, [r3, #12]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d105      	bne.n	800b428 <xQueueGiveMutexRecursive+0x60>
            {
                /* Return the mutex.  This will automatically unblock any other
                 * task that might be waiting to access the mutex. */
                ( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800b41c:	2300      	movs	r3, #0
 800b41e:	2200      	movs	r2, #0
 800b420:	2100      	movs	r1, #0
 800b422:	6938      	ldr	r0, [r7, #16]
 800b424:	f000 f84a 	bl	800b4bc <xQueueGenericSend>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            xReturn = pdPASS;
 800b428:	2301      	movs	r3, #1
 800b42a:	617b      	str	r3, [r7, #20]
 800b42c:	e001      	b.n	800b432 <xQueueGiveMutexRecursive+0x6a>
        }
        else
        {
            /* The mutex cannot be given because the calling task is not the
             * holder. */
            xReturn = pdFAIL;
 800b42e:	2300      	movs	r3, #0
 800b430:	617b      	str	r3, [r7, #20]
            traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
        }

        traceRETURN_xQueueGiveMutexRecursive( xReturn );

        return xReturn;
 800b432:	697b      	ldr	r3, [r7, #20]
    }
 800b434:	4618      	mov	r0, r3
 800b436:	371c      	adds	r7, #28
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd90      	pop	{r4, r7, pc}
 800b43c:	08014560 	.word	0x08014560

0800b440 <xQueueTakeMutexRecursive>:

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

    BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex,
                                         TickType_t xTicksToWait )
    {
 800b440:	b590      	push	{r4, r7, lr}
 800b442:	b087      	sub	sp, #28
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
 800b448:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn;
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueTakeMutexRecursive( xMutex, xTicksToWait );

        configASSERT( pxMutex );
 800b44e:	693b      	ldr	r3, [r7, #16]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d110      	bne.n	800b476 <xQueueTakeMutexRecursive+0x36>
    __asm volatile
 800b454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b458:	b672      	cpsid	i
 800b45a:	f383 8811 	msr	BASEPRI, r3
 800b45e:	f3bf 8f6f 	isb	sy
 800b462:	f3bf 8f4f 	dsb	sy
 800b466:	b662      	cpsie	i
 800b468:	60fb      	str	r3, [r7, #12]
}
 800b46a:	bf00      	nop
 800b46c:	f240 3137 	movw	r1, #823	@ 0x337
 800b470:	4811      	ldr	r0, [pc, #68]	@ (800b4b8 <xQueueTakeMutexRecursive+0x78>)
 800b472:	f7f9 f8e9 	bl	8004648 <vAssertCalled>
        /* Comments regarding mutual exclusion as per those within
         * xQueueGiveMutexRecursive(). */

        traceTAKE_MUTEX_RECURSIVE( pxMutex );

        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b476:	693b      	ldr	r3, [r7, #16]
 800b478:	689c      	ldr	r4, [r3, #8]
 800b47a:	f001 ff95 	bl	800d3a8 <xTaskGetCurrentTaskHandle>
 800b47e:	4603      	mov	r3, r0
 800b480:	429c      	cmp	r4, r3
 800b482:	d107      	bne.n	800b494 <xQueueTakeMutexRecursive+0x54>
        {
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b484:	693b      	ldr	r3, [r7, #16]
 800b486:	68db      	ldr	r3, [r3, #12]
 800b488:	1c5a      	adds	r2, r3, #1
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	60da      	str	r2, [r3, #12]
            xReturn = pdPASS;
 800b48e:	2301      	movs	r3, #1
 800b490:	617b      	str	r3, [r7, #20]
 800b492:	e00c      	b.n	800b4ae <xQueueTakeMutexRecursive+0x6e>
        }
        else
        {
            xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800b494:	6839      	ldr	r1, [r7, #0]
 800b496:	6938      	ldr	r0, [r7, #16]
 800b498:	f000 fa1c 	bl	800b8d4 <xQueueSemaphoreTake>
 800b49c:	6178      	str	r0, [r7, #20]

            /* pdPASS will only be returned if the mutex was successfully
             * obtained.  The calling task may have entered the Blocked state
             * before reaching here. */
            if( xReturn != pdFAIL )
 800b49e:	697b      	ldr	r3, [r7, #20]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d004      	beq.n	800b4ae <xQueueTakeMutexRecursive+0x6e>
            {
                ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b4a4:	693b      	ldr	r3, [r7, #16]
 800b4a6:	68db      	ldr	r3, [r3, #12]
 800b4a8:	1c5a      	adds	r2, r3, #1
 800b4aa:	693b      	ldr	r3, [r7, #16]
 800b4ac:	60da      	str	r2, [r3, #12]
            }
        }

        traceRETURN_xQueueTakeMutexRecursive( xReturn );

        return xReturn;
 800b4ae:	697b      	ldr	r3, [r7, #20]
    }
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	371c      	adds	r7, #28
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd90      	pop	{r4, r7, pc}
 800b4b8:	08014560 	.word	0x08014560

0800b4bc <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b08e      	sub	sp, #56	@ 0x38
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	60f8      	str	r0, [r7, #12]
 800b4c4:	60b9      	str	r1, [r7, #8]
 800b4c6:	607a      	str	r2, [r7, #4]
 800b4c8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 800b4d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d110      	bne.n	800b4fa <xQueueGenericSend+0x3e>
    __asm volatile
 800b4d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4dc:	b672      	cpsid	i
 800b4de:	f383 8811 	msr	BASEPRI, r3
 800b4e2:	f3bf 8f6f 	isb	sy
 800b4e6:	f3bf 8f4f 	dsb	sy
 800b4ea:	b662      	cpsie	i
 800b4ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b4ee:	bf00      	nop
 800b4f0:	f240 31b6 	movw	r1, #950	@ 0x3b6
 800b4f4:	487b      	ldr	r0, [pc, #492]	@ (800b6e4 <xQueueGenericSend+0x228>)
 800b4f6:	f7f9 f8a7 	bl	8004648 <vAssertCalled>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d103      	bne.n	800b508 <xQueueGenericSend+0x4c>
 800b500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b504:	2b00      	cmp	r3, #0
 800b506:	d101      	bne.n	800b50c <xQueueGenericSend+0x50>
 800b508:	2301      	movs	r3, #1
 800b50a:	e000      	b.n	800b50e <xQueueGenericSend+0x52>
 800b50c:	2300      	movs	r3, #0
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d110      	bne.n	800b534 <xQueueGenericSend+0x78>
    __asm volatile
 800b512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b516:	b672      	cpsid	i
 800b518:	f383 8811 	msr	BASEPRI, r3
 800b51c:	f3bf 8f6f 	isb	sy
 800b520:	f3bf 8f4f 	dsb	sy
 800b524:	b662      	cpsie	i
 800b526:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b528:	bf00      	nop
 800b52a:	f240 31b7 	movw	r1, #951	@ 0x3b7
 800b52e:	486d      	ldr	r0, [pc, #436]	@ (800b6e4 <xQueueGenericSend+0x228>)
 800b530:	f7f9 f88a 	bl	8004648 <vAssertCalled>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	2b02      	cmp	r3, #2
 800b538:	d103      	bne.n	800b542 <xQueueGenericSend+0x86>
 800b53a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b53c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b53e:	2b01      	cmp	r3, #1
 800b540:	d101      	bne.n	800b546 <xQueueGenericSend+0x8a>
 800b542:	2301      	movs	r3, #1
 800b544:	e000      	b.n	800b548 <xQueueGenericSend+0x8c>
 800b546:	2300      	movs	r3, #0
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d110      	bne.n	800b56e <xQueueGenericSend+0xb2>
    __asm volatile
 800b54c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b550:	b672      	cpsid	i
 800b552:	f383 8811 	msr	BASEPRI, r3
 800b556:	f3bf 8f6f 	isb	sy
 800b55a:	f3bf 8f4f 	dsb	sy
 800b55e:	b662      	cpsie	i
 800b560:	623b      	str	r3, [r7, #32]
}
 800b562:	bf00      	nop
 800b564:	f44f 716e 	mov.w	r1, #952	@ 0x3b8
 800b568:	485e      	ldr	r0, [pc, #376]	@ (800b6e4 <xQueueGenericSend+0x228>)
 800b56a:	f7f9 f86d 	bl	8004648 <vAssertCalled>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b56e:	f001 ff2b 	bl	800d3c8 <xTaskGetSchedulerState>
 800b572:	4603      	mov	r3, r0
 800b574:	2b00      	cmp	r3, #0
 800b576:	d102      	bne.n	800b57e <xQueueGenericSend+0xc2>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d101      	bne.n	800b582 <xQueueGenericSend+0xc6>
 800b57e:	2301      	movs	r3, #1
 800b580:	e000      	b.n	800b584 <xQueueGenericSend+0xc8>
 800b582:	2300      	movs	r3, #0
 800b584:	2b00      	cmp	r3, #0
 800b586:	d110      	bne.n	800b5aa <xQueueGenericSend+0xee>
    __asm volatile
 800b588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b58c:	b672      	cpsid	i
 800b58e:	f383 8811 	msr	BASEPRI, r3
 800b592:	f3bf 8f6f 	isb	sy
 800b596:	f3bf 8f4f 	dsb	sy
 800b59a:	b662      	cpsie	i
 800b59c:	61fb      	str	r3, [r7, #28]
}
 800b59e:	bf00      	nop
 800b5a0:	f240 31bb 	movw	r1, #955	@ 0x3bb
 800b5a4:	484f      	ldr	r0, [pc, #316]	@ (800b6e4 <xQueueGenericSend+0x228>)
 800b5a6:	f7f9 f84f 	bl	8004648 <vAssertCalled>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800b5aa:	f002 fde9 	bl	800e180 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d302      	bcc.n	800b5c0 <xQueueGenericSend+0x104>
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	2b02      	cmp	r3, #2
 800b5be:	d129      	bne.n	800b614 <xQueueGenericSend+0x158>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b5c0:	683a      	ldr	r2, [r7, #0]
 800b5c2:	68b9      	ldr	r1, [r7, #8]
 800b5c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b5c6:	f000 fad3 	bl	800bb70 <prvCopyDataToQueue>
 800b5ca:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b5cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d010      	beq.n	800b5f6 <xQueueGenericSend+0x13a>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b5d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5d6:	3324      	adds	r3, #36	@ 0x24
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f001 fbd9 	bl	800cd90 <xTaskRemoveFromEventList>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d013      	beq.n	800b60c <xQueueGenericSend+0x150>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 800b5e4:	4b40      	ldr	r3, [pc, #256]	@ (800b6e8 <xQueueGenericSend+0x22c>)
 800b5e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5ea:	601a      	str	r2, [r3, #0]
 800b5ec:	f3bf 8f4f 	dsb	sy
 800b5f0:	f3bf 8f6f 	isb	sy
 800b5f4:	e00a      	b.n	800b60c <xQueueGenericSend+0x150>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 800b5f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d007      	beq.n	800b60c <xQueueGenericSend+0x150>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 800b5fc:	4b3a      	ldr	r3, [pc, #232]	@ (800b6e8 <xQueueGenericSend+0x22c>)
 800b5fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b602:	601a      	str	r2, [r3, #0]
 800b604:	f3bf 8f4f 	dsb	sy
 800b608:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800b60c:	f002 fdf0 	bl	800e1f0 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 800b610:	2301      	movs	r3, #1
 800b612:	e063      	b.n	800b6dc <xQueueGenericSend+0x220>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d103      	bne.n	800b622 <xQueueGenericSend+0x166>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800b61a:	f002 fde9 	bl	800e1f0 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 800b61e:	2300      	movs	r3, #0
 800b620:	e05c      	b.n	800b6dc <xQueueGenericSend+0x220>
                }
                else if( xEntryTimeSet == pdFALSE )
 800b622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b624:	2b00      	cmp	r3, #0
 800b626:	d106      	bne.n	800b636 <xQueueGenericSend+0x17a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800b628:	f107 0314 	add.w	r3, r7, #20
 800b62c:	4618      	mov	r0, r3
 800b62e:	f001 fc8d 	bl	800cf4c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800b632:	2301      	movs	r3, #1
 800b634:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800b636:	f002 fddb 	bl	800e1f0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800b63a:	f000 ffa1 	bl	800c580 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800b63e:	f002 fd9f 	bl	800e180 <vPortEnterCritical>
 800b642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b644:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b648:	b25b      	sxtb	r3, r3
 800b64a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b64e:	d103      	bne.n	800b658 <xQueueGenericSend+0x19c>
 800b650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b652:	2200      	movs	r2, #0
 800b654:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b65a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b65e:	b25b      	sxtb	r3, r3
 800b660:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b664:	d103      	bne.n	800b66e <xQueueGenericSend+0x1b2>
 800b666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b668:	2200      	movs	r2, #0
 800b66a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b66e:	f002 fdbf 	bl	800e1f0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b672:	1d3a      	adds	r2, r7, #4
 800b674:	f107 0314 	add.w	r3, r7, #20
 800b678:	4611      	mov	r1, r2
 800b67a:	4618      	mov	r0, r3
 800b67c:	f001 fc7c 	bl	800cf78 <xTaskCheckForTimeOut>
 800b680:	4603      	mov	r3, r0
 800b682:	2b00      	cmp	r3, #0
 800b684:	d124      	bne.n	800b6d0 <xQueueGenericSend+0x214>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b686:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b688:	f000 fb6a 	bl	800bd60 <prvIsQueueFull>
 800b68c:	4603      	mov	r3, r0
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d018      	beq.n	800b6c4 <xQueueGenericSend+0x208>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b694:	3310      	adds	r3, #16
 800b696:	687a      	ldr	r2, [r7, #4]
 800b698:	4611      	mov	r1, r2
 800b69a:	4618      	mov	r0, r3
 800b69c:	f001 fafe 	bl	800cc9c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800b6a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b6a2:	f000 faf5 	bl	800bc90 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800b6a6:	f000 ff79 	bl	800c59c <xTaskResumeAll>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	f47f af7c 	bne.w	800b5aa <xQueueGenericSend+0xee>
                {
                    taskYIELD_WITHIN_API();
 800b6b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b6e8 <xQueueGenericSend+0x22c>)
 800b6b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b6b8:	601a      	str	r2, [r3, #0]
 800b6ba:	f3bf 8f4f 	dsb	sy
 800b6be:	f3bf 8f6f 	isb	sy
 800b6c2:	e772      	b.n	800b5aa <xQueueGenericSend+0xee>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800b6c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b6c6:	f000 fae3 	bl	800bc90 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800b6ca:	f000 ff67 	bl	800c59c <xTaskResumeAll>
 800b6ce:	e76c      	b.n	800b5aa <xQueueGenericSend+0xee>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800b6d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b6d2:	f000 fadd 	bl	800bc90 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800b6d6:	f000 ff61 	bl	800c59c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 800b6da:	2300      	movs	r3, #0
        }
    }
}
 800b6dc:	4618      	mov	r0, r3
 800b6de:	3738      	adds	r7, #56	@ 0x38
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}
 800b6e4:	08014560 	.word	0x08014560
 800b6e8:	e000ed04 	.word	0xe000ed04

0800b6ec <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b08c      	sub	sp, #48	@ 0x30
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	60f8      	str	r0, [r7, #12]
 800b6f4:	60b9      	str	r1, [r7, #8]
 800b6f6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800b700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b702:	2b00      	cmp	r3, #0
 800b704:	d110      	bne.n	800b728 <xQueueReceive+0x3c>
    __asm volatile
 800b706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b70a:	b672      	cpsid	i
 800b70c:	f383 8811 	msr	BASEPRI, r3
 800b710:	f3bf 8f6f 	isb	sy
 800b714:	f3bf 8f4f 	dsb	sy
 800b718:	b662      	cpsie	i
 800b71a:	623b      	str	r3, [r7, #32]
}
 800b71c:	bf00      	nop
 800b71e:	f240 51e9 	movw	r1, #1513	@ 0x5e9
 800b722:	486a      	ldr	r0, [pc, #424]	@ (800b8cc <xQueueReceive+0x1e0>)
 800b724:	f7f8 ff90 	bl	8004648 <vAssertCalled>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b728:	68bb      	ldr	r3, [r7, #8]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d103      	bne.n	800b736 <xQueueReceive+0x4a>
 800b72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b732:	2b00      	cmp	r3, #0
 800b734:	d101      	bne.n	800b73a <xQueueReceive+0x4e>
 800b736:	2301      	movs	r3, #1
 800b738:	e000      	b.n	800b73c <xQueueReceive+0x50>
 800b73a:	2300      	movs	r3, #0
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d110      	bne.n	800b762 <xQueueReceive+0x76>
    __asm volatile
 800b740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b744:	b672      	cpsid	i
 800b746:	f383 8811 	msr	BASEPRI, r3
 800b74a:	f3bf 8f6f 	isb	sy
 800b74e:	f3bf 8f4f 	dsb	sy
 800b752:	b662      	cpsie	i
 800b754:	61fb      	str	r3, [r7, #28]
}
 800b756:	bf00      	nop
 800b758:	f240 51ed 	movw	r1, #1517	@ 0x5ed
 800b75c:	485b      	ldr	r0, [pc, #364]	@ (800b8cc <xQueueReceive+0x1e0>)
 800b75e:	f7f8 ff73 	bl	8004648 <vAssertCalled>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b762:	f001 fe31 	bl	800d3c8 <xTaskGetSchedulerState>
 800b766:	4603      	mov	r3, r0
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d102      	bne.n	800b772 <xQueueReceive+0x86>
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d101      	bne.n	800b776 <xQueueReceive+0x8a>
 800b772:	2301      	movs	r3, #1
 800b774:	e000      	b.n	800b778 <xQueueReceive+0x8c>
 800b776:	2300      	movs	r3, #0
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d110      	bne.n	800b79e <xQueueReceive+0xb2>
    __asm volatile
 800b77c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b780:	b672      	cpsid	i
 800b782:	f383 8811 	msr	BASEPRI, r3
 800b786:	f3bf 8f6f 	isb	sy
 800b78a:	f3bf 8f4f 	dsb	sy
 800b78e:	b662      	cpsie	i
 800b790:	61bb      	str	r3, [r7, #24]
}
 800b792:	bf00      	nop
 800b794:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800b798:	484c      	ldr	r0, [pc, #304]	@ (800b8cc <xQueueReceive+0x1e0>)
 800b79a:	f7f8 ff55 	bl	8004648 <vAssertCalled>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800b79e:	f002 fcef 	bl	800e180 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b7a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7a6:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d01f      	beq.n	800b7ee <xQueueReceive+0x102>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b7ae:	68b9      	ldr	r1, [r7, #8]
 800b7b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b7b2:	f000 fa47 	bl	800bc44 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 800b7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7b8:	1e5a      	subs	r2, r3, #1
 800b7ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7bc:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b7be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7c0:	691b      	ldr	r3, [r3, #16]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d00f      	beq.n	800b7e6 <xQueueReceive+0xfa>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b7c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7c8:	3310      	adds	r3, #16
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f001 fae0 	bl	800cd90 <xTaskRemoveFromEventList>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d007      	beq.n	800b7e6 <xQueueReceive+0xfa>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800b7d6:	4b3e      	ldr	r3, [pc, #248]	@ (800b8d0 <xQueueReceive+0x1e4>)
 800b7d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b7dc:	601a      	str	r2, [r3, #0]
 800b7de:	f3bf 8f4f 	dsb	sy
 800b7e2:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800b7e6:	f002 fd03 	bl	800e1f0 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	e069      	b.n	800b8c2 <xQueueReceive+0x1d6>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d103      	bne.n	800b7fc <xQueueReceive+0x110>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800b7f4:	f002 fcfc 	bl	800e1f0 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	e062      	b.n	800b8c2 <xQueueReceive+0x1d6>
                }
                else if( xEntryTimeSet == pdFALSE )
 800b7fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d106      	bne.n	800b810 <xQueueReceive+0x124>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800b802:	f107 0310 	add.w	r3, r7, #16
 800b806:	4618      	mov	r0, r3
 800b808:	f001 fba0 	bl	800cf4c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800b80c:	2301      	movs	r3, #1
 800b80e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800b810:	f002 fcee 	bl	800e1f0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800b814:	f000 feb4 	bl	800c580 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800b818:	f002 fcb2 	bl	800e180 <vPortEnterCritical>
 800b81c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b81e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b822:	b25b      	sxtb	r3, r3
 800b824:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b828:	d103      	bne.n	800b832 <xQueueReceive+0x146>
 800b82a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b82c:	2200      	movs	r2, #0
 800b82e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b834:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b838:	b25b      	sxtb	r3, r3
 800b83a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b83e:	d103      	bne.n	800b848 <xQueueReceive+0x15c>
 800b840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b842:	2200      	movs	r2, #0
 800b844:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b848:	f002 fcd2 	bl	800e1f0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b84c:	1d3a      	adds	r2, r7, #4
 800b84e:	f107 0310 	add.w	r3, r7, #16
 800b852:	4611      	mov	r1, r2
 800b854:	4618      	mov	r0, r3
 800b856:	f001 fb8f 	bl	800cf78 <xTaskCheckForTimeOut>
 800b85a:	4603      	mov	r3, r0
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d123      	bne.n	800b8a8 <xQueueReceive+0x1bc>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b860:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b862:	f000 fa67 	bl	800bd34 <prvIsQueueEmpty>
 800b866:	4603      	mov	r3, r0
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d017      	beq.n	800b89c <xQueueReceive+0x1b0>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b86c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b86e:	3324      	adds	r3, #36	@ 0x24
 800b870:	687a      	ldr	r2, [r7, #4]
 800b872:	4611      	mov	r1, r2
 800b874:	4618      	mov	r0, r3
 800b876:	f001 fa11 	bl	800cc9c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800b87a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b87c:	f000 fa08 	bl	800bc90 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800b880:	f000 fe8c 	bl	800c59c <xTaskResumeAll>
 800b884:	4603      	mov	r3, r0
 800b886:	2b00      	cmp	r3, #0
 800b888:	d189      	bne.n	800b79e <xQueueReceive+0xb2>
                {
                    taskYIELD_WITHIN_API();
 800b88a:	4b11      	ldr	r3, [pc, #68]	@ (800b8d0 <xQueueReceive+0x1e4>)
 800b88c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b890:	601a      	str	r2, [r3, #0]
 800b892:	f3bf 8f4f 	dsb	sy
 800b896:	f3bf 8f6f 	isb	sy
 800b89a:	e780      	b.n	800b79e <xQueueReceive+0xb2>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800b89c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b89e:	f000 f9f7 	bl	800bc90 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800b8a2:	f000 fe7b 	bl	800c59c <xTaskResumeAll>
 800b8a6:	e77a      	b.n	800b79e <xQueueReceive+0xb2>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800b8a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b8aa:	f000 f9f1 	bl	800bc90 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800b8ae:	f000 fe75 	bl	800c59c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b8b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b8b4:	f000 fa3e 	bl	800bd34 <prvIsQueueEmpty>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	f43f af6f 	beq.w	800b79e <xQueueReceive+0xb2>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 800b8c0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	3730      	adds	r7, #48	@ 0x30
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bd80      	pop	{r7, pc}
 800b8ca:	bf00      	nop
 800b8cc:	08014560 	.word	0x08014560
 800b8d0:	e000ed04 	.word	0xe000ed04

0800b8d4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b08c      	sub	sp, #48	@ 0x30
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
 800b8dc:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 800b8de:	2300      	movs	r3, #0
 800b8e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800b8ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d110      	bne.n	800b912 <xQueueSemaphoreTake+0x3e>
    __asm volatile
 800b8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8f4:	b672      	cpsid	i
 800b8f6:	f383 8811 	msr	BASEPRI, r3
 800b8fa:	f3bf 8f6f 	isb	sy
 800b8fe:	f3bf 8f4f 	dsb	sy
 800b902:	b662      	cpsie	i
 800b904:	61bb      	str	r3, [r7, #24]
}
 800b906:	bf00      	nop
 800b908:	f240 6182 	movw	r1, #1666	@ 0x682
 800b90c:	4878      	ldr	r0, [pc, #480]	@ (800baf0 <xQueueSemaphoreTake+0x21c>)
 800b90e:	f7f8 fe9b 	bl	8004648 <vAssertCalled>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 800b912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b916:	2b00      	cmp	r3, #0
 800b918:	d010      	beq.n	800b93c <xQueueSemaphoreTake+0x68>
    __asm volatile
 800b91a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b91e:	b672      	cpsid	i
 800b920:	f383 8811 	msr	BASEPRI, r3
 800b924:	f3bf 8f6f 	isb	sy
 800b928:	f3bf 8f4f 	dsb	sy
 800b92c:	b662      	cpsie	i
 800b92e:	617b      	str	r3, [r7, #20]
}
 800b930:	bf00      	nop
 800b932:	f240 6186 	movw	r1, #1670	@ 0x686
 800b936:	486e      	ldr	r0, [pc, #440]	@ (800baf0 <xQueueSemaphoreTake+0x21c>)
 800b938:	f7f8 fe86 	bl	8004648 <vAssertCalled>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b93c:	f001 fd44 	bl	800d3c8 <xTaskGetSchedulerState>
 800b940:	4603      	mov	r3, r0
 800b942:	2b00      	cmp	r3, #0
 800b944:	d102      	bne.n	800b94c <xQueueSemaphoreTake+0x78>
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d101      	bne.n	800b950 <xQueueSemaphoreTake+0x7c>
 800b94c:	2301      	movs	r3, #1
 800b94e:	e000      	b.n	800b952 <xQueueSemaphoreTake+0x7e>
 800b950:	2300      	movs	r3, #0
 800b952:	2b00      	cmp	r3, #0
 800b954:	d110      	bne.n	800b978 <xQueueSemaphoreTake+0xa4>
    __asm volatile
 800b956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b95a:	b672      	cpsid	i
 800b95c:	f383 8811 	msr	BASEPRI, r3
 800b960:	f3bf 8f6f 	isb	sy
 800b964:	f3bf 8f4f 	dsb	sy
 800b968:	b662      	cpsie	i
 800b96a:	613b      	str	r3, [r7, #16]
}
 800b96c:	bf00      	nop
 800b96e:	f240 618b 	movw	r1, #1675	@ 0x68b
 800b972:	485f      	ldr	r0, [pc, #380]	@ (800baf0 <xQueueSemaphoreTake+0x21c>)
 800b974:	f7f8 fe68 	bl	8004648 <vAssertCalled>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800b978:	f002 fc02 	bl	800e180 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b97c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b97e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b980:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b982:	6a3b      	ldr	r3, [r7, #32]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d024      	beq.n	800b9d2 <xQueueSemaphoreTake+0xfe>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 800b988:	6a3b      	ldr	r3, [r7, #32]
 800b98a:	1e5a      	subs	r2, r3, #1
 800b98c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b98e:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d104      	bne.n	800b9a2 <xQueueSemaphoreTake+0xce>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b998:	f001 ff52 	bl	800d840 <pvTaskIncrementMutexHeldCount>
 800b99c:	4602      	mov	r2, r0
 800b99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a0:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a4:	691b      	ldr	r3, [r3, #16]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d00f      	beq.n	800b9ca <xQueueSemaphoreTake+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b9aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ac:	3310      	adds	r3, #16
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	f001 f9ee 	bl	800cd90 <xTaskRemoveFromEventList>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d007      	beq.n	800b9ca <xQueueSemaphoreTake+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800b9ba:	4b4e      	ldr	r3, [pc, #312]	@ (800baf4 <xQueueSemaphoreTake+0x220>)
 800b9bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b9c0:	601a      	str	r2, [r3, #0]
 800b9c2:	f3bf 8f4f 	dsb	sy
 800b9c6:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800b9ca:	f002 fc11 	bl	800e1f0 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	e089      	b.n	800bae6 <xQueueSemaphoreTake+0x212>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d103      	bne.n	800b9e0 <xQueueSemaphoreTake+0x10c>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 800b9d8:	f002 fc0a 	bl	800e1f0 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 800b9dc:	2300      	movs	r3, #0
 800b9de:	e082      	b.n	800bae6 <xQueueSemaphoreTake+0x212>
                }
                else if( xEntryTimeSet == pdFALSE )
 800b9e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d106      	bne.n	800b9f4 <xQueueSemaphoreTake+0x120>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800b9e6:	f107 0308 	add.w	r3, r7, #8
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	f001 faae 	bl	800cf4c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800b9f4:	f002 fbfc 	bl	800e1f0 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800b9f8:	f000 fdc2 	bl	800c580 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800b9fc:	f002 fbc0 	bl	800e180 <vPortEnterCritical>
 800ba00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ba06:	b25b      	sxtb	r3, r3
 800ba08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba0c:	d103      	bne.n	800ba16 <xQueueSemaphoreTake+0x142>
 800ba0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba10:	2200      	movs	r2, #0
 800ba12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ba1c:	b25b      	sxtb	r3, r3
 800ba1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba22:	d103      	bne.n	800ba2c <xQueueSemaphoreTake+0x158>
 800ba24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba26:	2200      	movs	r2, #0
 800ba28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba2c:	f002 fbe0 	bl	800e1f0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba30:	463a      	mov	r2, r7
 800ba32:	f107 0308 	add.w	r3, r7, #8
 800ba36:	4611      	mov	r1, r2
 800ba38:	4618      	mov	r0, r3
 800ba3a:	f001 fa9d 	bl	800cf78 <xTaskCheckForTimeOut>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d132      	bne.n	800baaa <xQueueSemaphoreTake+0x1d6>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ba44:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ba46:	f000 f975 	bl	800bd34 <prvIsQueueEmpty>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d026      	beq.n	800ba9e <xQueueSemaphoreTake+0x1ca>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ba50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d109      	bne.n	800ba6c <xQueueSemaphoreTake+0x198>
                    {
                        taskENTER_CRITICAL();
 800ba58:	f002 fb92 	bl	800e180 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ba5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba5e:	689b      	ldr	r3, [r3, #8]
 800ba60:	4618      	mov	r0, r3
 800ba62:	f001 fccf 	bl	800d404 <xTaskPriorityInherit>
 800ba66:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 800ba68:	f002 fbc2 	bl	800e1f0 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ba6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba6e:	3324      	adds	r3, #36	@ 0x24
 800ba70:	683a      	ldr	r2, [r7, #0]
 800ba72:	4611      	mov	r1, r2
 800ba74:	4618      	mov	r0, r3
 800ba76:	f001 f911 	bl	800cc9c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800ba7a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ba7c:	f000 f908 	bl	800bc90 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800ba80:	f000 fd8c 	bl	800c59c <xTaskResumeAll>
 800ba84:	4603      	mov	r3, r0
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	f47f af76 	bne.w	800b978 <xQueueSemaphoreTake+0xa4>
                {
                    taskYIELD_WITHIN_API();
 800ba8c:	4b19      	ldr	r3, [pc, #100]	@ (800baf4 <xQueueSemaphoreTake+0x220>)
 800ba8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba92:	601a      	str	r2, [r3, #0]
 800ba94:	f3bf 8f4f 	dsb	sy
 800ba98:	f3bf 8f6f 	isb	sy
 800ba9c:	e76c      	b.n	800b978 <xQueueSemaphoreTake+0xa4>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 800ba9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800baa0:	f000 f8f6 	bl	800bc90 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800baa4:	f000 fd7a 	bl	800c59c <xTaskResumeAll>
 800baa8:	e766      	b.n	800b978 <xQueueSemaphoreTake+0xa4>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 800baaa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800baac:	f000 f8f0 	bl	800bc90 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800bab0:	f000 fd74 	bl	800c59c <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bab4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bab6:	f000 f93d 	bl	800bd34 <prvIsQueueEmpty>
 800baba:	4603      	mov	r3, r0
 800babc:	2b00      	cmp	r3, #0
 800babe:	f43f af5b 	beq.w	800b978 <xQueueSemaphoreTake+0xa4>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 800bac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d00d      	beq.n	800bae4 <xQueueSemaphoreTake+0x210>
                    {
                        taskENTER_CRITICAL();
 800bac8:	f002 fb5a 	bl	800e180 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800bacc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bace:	f000 f837 	bl	800bb40 <prvGetDisinheritPriorityAfterTimeout>
 800bad2:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800bad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad6:	689b      	ldr	r3, [r3, #8]
 800bad8:	69f9      	ldr	r1, [r7, #28]
 800bada:	4618      	mov	r0, r3
 800badc:	f001 fde6 	bl	800d6ac <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 800bae0:	f002 fb86 	bl	800e1f0 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 800bae4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 800bae6:	4618      	mov	r0, r3
 800bae8:	3730      	adds	r7, #48	@ 0x30
 800baea:	46bd      	mov	sp, r7
 800baec:	bd80      	pop	{r7, pc}
 800baee:	bf00      	nop
 800baf0:	08014560 	.word	0x08014560
 800baf4:	e000ed04 	.word	0xe000ed04

0800baf8 <vQueueDelete>:
    return uxReturn;
}
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b084      	sub	sp, #16
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	60fb      	str	r3, [r7, #12]

    traceENTER_vQueueDelete( xQueue );

    configASSERT( pxQueue );
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d110      	bne.n	800bb2c <vQueueDelete+0x34>
    __asm volatile
 800bb0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb0e:	b672      	cpsid	i
 800bb10:	f383 8811 	msr	BASEPRI, r3
 800bb14:	f3bf 8f6f 	isb	sy
 800bb18:	f3bf 8f4f 	dsb	sy
 800bb1c:	b662      	cpsie	i
 800bb1e:	60bb      	str	r3, [r7, #8]
}
 800bb20:	bf00      	nop
 800bb22:	f640 01d4 	movw	r1, #2260	@ 0x8d4
 800bb26:	4805      	ldr	r0, [pc, #20]	@ (800bb3c <vQueueDelete+0x44>)
 800bb28:	f7f8 fd8e 	bl	8004648 <vAssertCalled>

    #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
    {
        /* The queue can only have been allocated dynamically - free it
         * again. */
        vPortFree( pxQueue );
 800bb2c:	68f8      	ldr	r0, [r7, #12]
 800bb2e:	f7f9 f901 	bl	8004d34 <vPortFree>
        ( void ) pxQueue;
    }
    #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

    traceRETURN_vQueueDelete();
}
 800bb32:	bf00      	nop
 800bb34:	3710      	adds	r7, #16
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}
 800bb3a:	bf00      	nop
 800bb3c:	08014560 	.word	0x08014560

0800bb40 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 800bb40:	b480      	push	{r7}
 800bb42:	b085      	sub	sp, #20
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d006      	beq.n	800bb5e <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f1c3 0307 	rsb	r3, r3, #7
 800bb5a:	60fb      	str	r3, [r7, #12]
 800bb5c:	e001      	b.n	800bb62 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 800bb62:	68fb      	ldr	r3, [r7, #12]
    }
 800bb64:	4618      	mov	r0, r3
 800bb66:	3714      	adds	r7, #20
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6e:	4770      	bx	lr

0800bb70 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b086      	sub	sp, #24
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	60f8      	str	r0, [r7, #12]
 800bb78:	60b9      	str	r1, [r7, #8]
 800bb7a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb84:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d10d      	bne.n	800bbaa <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d14d      	bne.n	800bc32 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	689b      	ldr	r3, [r3, #8]
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	f001 fcd2 	bl	800d544 <xTaskPriorityDisinherit>
 800bba0:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	2200      	movs	r2, #0
 800bba6:	609a      	str	r2, [r3, #8]
 800bba8:	e043      	b.n	800bc32 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d119      	bne.n	800bbe4 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	6858      	ldr	r0, [r3, #4]
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bbb8:	461a      	mov	r2, r3
 800bbba:	68b9      	ldr	r1, [r7, #8]
 800bbbc:	f005 f8ae 	bl	8010d1c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	685a      	ldr	r2, [r3, #4]
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bbc8:	441a      	add	r2, r3
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	685a      	ldr	r2, [r3, #4]
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	689b      	ldr	r3, [r3, #8]
 800bbd6:	429a      	cmp	r2, r3
 800bbd8:	d32b      	bcc.n	800bc32 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	681a      	ldr	r2, [r3, #0]
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	605a      	str	r2, [r3, #4]
 800bbe2:	e026      	b.n	800bc32 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	68d8      	ldr	r0, [r3, #12]
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bbec:	461a      	mov	r2, r3
 800bbee:	68b9      	ldr	r1, [r7, #8]
 800bbf0:	f005 f894 	bl	8010d1c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	68da      	ldr	r2, [r3, #12]
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bbfc:	425b      	negs	r3, r3
 800bbfe:	441a      	add	r2, r3
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	68da      	ldr	r2, [r3, #12]
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	429a      	cmp	r2, r3
 800bc0e:	d207      	bcs.n	800bc20 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	689a      	ldr	r2, [r3, #8]
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc18:	425b      	negs	r3, r3
 800bc1a:	441a      	add	r2, r3
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2b02      	cmp	r3, #2
 800bc24:	d105      	bne.n	800bc32 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bc26:	693b      	ldr	r3, [r7, #16]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d002      	beq.n	800bc32 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	3b01      	subs	r3, #1
 800bc30:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800bc32:	693b      	ldr	r3, [r7, #16]
 800bc34:	1c5a      	adds	r2, r3, #1
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 800bc3a:	697b      	ldr	r3, [r7, #20]
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	3718      	adds	r7, #24
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}

0800bc44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b082      	sub	sp, #8
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
 800bc4c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d018      	beq.n	800bc88 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	68da      	ldr	r2, [r3, #12]
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc5e:	441a      	add	r2, r3
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	68da      	ldr	r2, [r3, #12]
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	689b      	ldr	r3, [r3, #8]
 800bc6c:	429a      	cmp	r2, r3
 800bc6e:	d303      	bcc.n	800bc78 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681a      	ldr	r2, [r3, #0]
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	68d9      	ldr	r1, [r3, #12]
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc80:	461a      	mov	r2, r3
 800bc82:	6838      	ldr	r0, [r7, #0]
 800bc84:	f005 f84a 	bl	8010d1c <memcpy>
    }
}
 800bc88:	bf00      	nop
 800bc8a:	3708      	adds	r7, #8
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}

0800bc90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b084      	sub	sp, #16
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800bc98:	f002 fa72 	bl	800e180 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bca2:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800bca4:	e011      	b.n	800bcca <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d012      	beq.n	800bcd4 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	3324      	adds	r3, #36	@ 0x24
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	f001 f86c 	bl	800cd90 <xTaskRemoveFromEventList>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d001      	beq.n	800bcc2 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800bcbe:	f001 f9cf 	bl	800d060 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800bcc2:	7bfb      	ldrb	r3, [r7, #15]
 800bcc4:	3b01      	subs	r3, #1
 800bcc6:	b2db      	uxtb	r3, r3
 800bcc8:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800bcca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	dce9      	bgt.n	800bca6 <prvUnlockQueue+0x16>
 800bcd2:	e000      	b.n	800bcd6 <prvUnlockQueue+0x46>
                    break;
 800bcd4:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	22ff      	movs	r2, #255	@ 0xff
 800bcda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800bcde:	f002 fa87 	bl	800e1f0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800bce2:	f002 fa4d 	bl	800e180 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bcec:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800bcee:	e011      	b.n	800bd14 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	691b      	ldr	r3, [r3, #16]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d012      	beq.n	800bd1e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	3310      	adds	r3, #16
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f001 f847 	bl	800cd90 <xTaskRemoveFromEventList>
 800bd02:	4603      	mov	r3, r0
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d001      	beq.n	800bd0c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800bd08:	f001 f9aa 	bl	800d060 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800bd0c:	7bbb      	ldrb	r3, [r7, #14]
 800bd0e:	3b01      	subs	r3, #1
 800bd10:	b2db      	uxtb	r3, r3
 800bd12:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800bd14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	dce9      	bgt.n	800bcf0 <prvUnlockQueue+0x60>
 800bd1c:	e000      	b.n	800bd20 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800bd1e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	22ff      	movs	r2, #255	@ 0xff
 800bd24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 800bd28:	f002 fa62 	bl	800e1f0 <vPortExitCritical>
}
 800bd2c:	bf00      	nop
 800bd2e:	3710      	adds	r7, #16
 800bd30:	46bd      	mov	sp, r7
 800bd32:	bd80      	pop	{r7, pc}

0800bd34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b084      	sub	sp, #16
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800bd3c:	f002 fa20 	bl	800e180 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d102      	bne.n	800bd4e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800bd48:	2301      	movs	r3, #1
 800bd4a:	60fb      	str	r3, [r7, #12]
 800bd4c:	e001      	b.n	800bd52 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800bd4e:	2300      	movs	r3, #0
 800bd50:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800bd52:	f002 fa4d 	bl	800e1f0 <vPortExitCritical>

    return xReturn;
 800bd56:	68fb      	ldr	r3, [r7, #12]
}
 800bd58:	4618      	mov	r0, r3
 800bd5a:	3710      	adds	r7, #16
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	bd80      	pop	{r7, pc}

0800bd60 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b084      	sub	sp, #16
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800bd68:	f002 fa0a 	bl	800e180 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd74:	429a      	cmp	r2, r3
 800bd76:	d102      	bne.n	800bd7e <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800bd78:	2301      	movs	r3, #1
 800bd7a:	60fb      	str	r3, [r7, #12]
 800bd7c:	e001      	b.n	800bd82 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800bd82:	f002 fa35 	bl	800e1f0 <vPortExitCritical>

    return xReturn;
 800bd86:	68fb      	ldr	r3, [r7, #12]
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3710      	adds	r7, #16
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b086      	sub	sp, #24
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	60f8      	str	r0, [r7, #12]
 800bd98:	60b9      	str	r1, [r7, #8]
 800bd9a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800bda0:	f002 f9ee 	bl	800e180 <vPortEnterCritical>
 800bda4:	697b      	ldr	r3, [r7, #20]
 800bda6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bdaa:	b25b      	sxtb	r3, r3
 800bdac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdb0:	d103      	bne.n	800bdba <vQueueWaitForMessageRestricted+0x2a>
 800bdb2:	697b      	ldr	r3, [r7, #20]
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bdba:	697b      	ldr	r3, [r7, #20]
 800bdbc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bdc0:	b25b      	sxtb	r3, r3
 800bdc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdc6:	d103      	bne.n	800bdd0 <vQueueWaitForMessageRestricted+0x40>
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bdd0:	f002 fa0e 	bl	800e1f0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bdd4:	697b      	ldr	r3, [r7, #20]
 800bdd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d106      	bne.n	800bdea <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bddc:	697b      	ldr	r3, [r7, #20]
 800bdde:	3324      	adds	r3, #36	@ 0x24
 800bde0:	687a      	ldr	r2, [r7, #4]
 800bde2:	68b9      	ldr	r1, [r7, #8]
 800bde4:	4618      	mov	r0, r3
 800bde6:	f000 ff85 	bl	800ccf4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800bdea:	6978      	ldr	r0, [r7, #20]
 800bdec:	f7ff ff50 	bl	800bc90 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 800bdf0:	bf00      	nop
 800bdf2:	3718      	adds	r7, #24
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}

0800bdf8 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b08a      	sub	sp, #40	@ 0x28
 800bdfc:	af04      	add	r7, sp, #16
 800bdfe:	60f8      	str	r0, [r7, #12]
 800be00:	60b9      	str	r1, [r7, #8]
 800be02:	607a      	str	r2, [r7, #4]
 800be04:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	009b      	lsls	r3, r3, #2
 800be0a:	4618      	mov	r0, r3
 800be0c:	f7f8 ff84 	bl	8004d18 <pvPortMalloc>
 800be10:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d013      	beq.n	800be40 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800be18:	20b0      	movs	r0, #176	@ 0xb0
 800be1a:	f7f8 ff7d 	bl	8004d18 <pvPortMalloc>
 800be1e:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 800be20:	697b      	ldr	r3, [r7, #20]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d008      	beq.n	800be38 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800be26:	22b0      	movs	r2, #176	@ 0xb0
 800be28:	2100      	movs	r1, #0
 800be2a:	6978      	ldr	r0, [r7, #20]
 800be2c:	f004 fe10 	bl	8010a50 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800be30:	697b      	ldr	r3, [r7, #20]
 800be32:	693a      	ldr	r2, [r7, #16]
 800be34:	631a      	str	r2, [r3, #48]	@ 0x30
 800be36:	e005      	b.n	800be44 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800be38:	6938      	ldr	r0, [r7, #16]
 800be3a:	f7f8 ff7b 	bl	8004d34 <vPortFree>
 800be3e:	e001      	b.n	800be44 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800be40:	2300      	movs	r3, #0
 800be42:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800be44:	697b      	ldr	r3, [r7, #20]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d00d      	beq.n	800be66 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800be4a:	2300      	movs	r3, #0
 800be4c:	9303      	str	r3, [sp, #12]
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	9302      	str	r3, [sp, #8]
 800be52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be54:	9301      	str	r3, [sp, #4]
 800be56:	6a3b      	ldr	r3, [r7, #32]
 800be58:	9300      	str	r3, [sp, #0]
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	687a      	ldr	r2, [r7, #4]
 800be5e:	68b9      	ldr	r1, [r7, #8]
 800be60:	68f8      	ldr	r0, [r7, #12]
 800be62:	f000 f829 	bl	800beb8 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 800be66:	697b      	ldr	r3, [r7, #20]
    }
 800be68:	4618      	mov	r0, r3
 800be6a:	3718      	adds	r7, #24
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bd80      	pop	{r7, pc}

0800be70 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800be70:	b580      	push	{r7, lr}
 800be72:	b088      	sub	sp, #32
 800be74:	af02      	add	r7, sp, #8
 800be76:	60f8      	str	r0, [r7, #12]
 800be78:	60b9      	str	r1, [r7, #8]
 800be7a:	607a      	str	r2, [r7, #4]
 800be7c:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800be7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be80:	9301      	str	r3, [sp, #4]
 800be82:	6a3b      	ldr	r3, [r7, #32]
 800be84:	9300      	str	r3, [sp, #0]
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	687a      	ldr	r2, [r7, #4]
 800be8a:	68b9      	ldr	r1, [r7, #8]
 800be8c:	68f8      	ldr	r0, [r7, #12]
 800be8e:	f7ff ffb3 	bl	800bdf8 <prvCreateTask>
 800be92:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800be94:	693b      	ldr	r3, [r7, #16]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d005      	beq.n	800bea6 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800be9a:	6938      	ldr	r0, [r7, #16]
 800be9c:	f000 f8c2 	bl	800c024 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800bea0:	2301      	movs	r3, #1
 800bea2:	617b      	str	r3, [r7, #20]
 800bea4:	e002      	b.n	800beac <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bea6:	f04f 33ff 	mov.w	r3, #4294967295
 800beaa:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 800beac:	697b      	ldr	r3, [r7, #20]
    }
 800beae:	4618      	mov	r0, r3
 800beb0:	3718      	adds	r7, #24
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}
	...

0800beb8 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b088      	sub	sp, #32
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	60f8      	str	r0, [r7, #12]
 800bec0:	60b9      	str	r1, [r7, #8]
 800bec2:	607a      	str	r2, [r7, #4]
 800bec4:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800bec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	009b      	lsls	r3, r3, #2
 800bece:	461a      	mov	r2, r3
 800bed0:	21a5      	movs	r1, #165	@ 0xa5
 800bed2:	f004 fdbd 	bl	8010a50 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800bed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bed8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800beda:	6879      	ldr	r1, [r7, #4]
 800bedc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800bee0:	440b      	add	r3, r1
 800bee2:	009b      	lsls	r3, r3, #2
 800bee4:	4413      	add	r3, r2
 800bee6:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800bee8:	69bb      	ldr	r3, [r7, #24]
 800beea:	f023 0307 	bic.w	r3, r3, #7
 800beee:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 800bef0:	69bb      	ldr	r3, [r7, #24]
 800bef2:	f003 0307 	and.w	r3, r3, #7
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d010      	beq.n	800bf1c <prvInitialiseNewTask+0x64>
    __asm volatile
 800befa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800befe:	b672      	cpsid	i
 800bf00:	f383 8811 	msr	BASEPRI, r3
 800bf04:	f3bf 8f6f 	isb	sy
 800bf08:	f3bf 8f4f 	dsb	sy
 800bf0c:	b662      	cpsie	i
 800bf0e:	617b      	str	r3, [r7, #20]
}
 800bf10:	bf00      	nop
 800bf12:	f240 712e 	movw	r1, #1838	@ 0x72e
 800bf16:	483f      	ldr	r0, [pc, #252]	@ (800c014 <prvInitialiseNewTask+0x15c>)
 800bf18:	f7f8 fb96 	bl	8004648 <vAssertCalled>

        #if ( configRECORD_STACK_HIGH_ADDRESS == 1 )
        {
            /* Also record the stack's high address, which may assist
             * debugging. */
            pxNewTCB->pxEndOfStack = pxTopOfStack;
 800bf1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf1e:	69ba      	ldr	r2, [r7, #24]
 800bf20:	645a      	str	r2, [r3, #68]	@ 0x44
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d01e      	beq.n	800bf66 <prvInitialiseNewTask+0xae>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bf28:	2300      	movs	r3, #0
 800bf2a:	61fb      	str	r3, [r7, #28]
 800bf2c:	e012      	b.n	800bf54 <prvInitialiseNewTask+0x9c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bf2e:	68ba      	ldr	r2, [r7, #8]
 800bf30:	69fb      	ldr	r3, [r7, #28]
 800bf32:	4413      	add	r3, r2
 800bf34:	7819      	ldrb	r1, [r3, #0]
 800bf36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf38:	69fb      	ldr	r3, [r7, #28]
 800bf3a:	4413      	add	r3, r2
 800bf3c:	3334      	adds	r3, #52	@ 0x34
 800bf3e:	460a      	mov	r2, r1
 800bf40:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800bf42:	68ba      	ldr	r2, [r7, #8]
 800bf44:	69fb      	ldr	r3, [r7, #28]
 800bf46:	4413      	add	r3, r2
 800bf48:	781b      	ldrb	r3, [r3, #0]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d006      	beq.n	800bf5c <prvInitialiseNewTask+0xa4>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bf4e:	69fb      	ldr	r3, [r7, #28]
 800bf50:	3301      	adds	r3, #1
 800bf52:	61fb      	str	r3, [r7, #28]
 800bf54:	69fb      	ldr	r3, [r7, #28]
 800bf56:	2b0f      	cmp	r3, #15
 800bf58:	d9e9      	bls.n	800bf2e <prvInitialiseNewTask+0x76>
 800bf5a:	e000      	b.n	800bf5e <prvInitialiseNewTask+0xa6>
            {
                break;
 800bf5c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800bf5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf60:	2200      	movs	r2, #0
 800bf62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800bf66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf68:	2b06      	cmp	r3, #6
 800bf6a:	d910      	bls.n	800bf8e <prvInitialiseNewTask+0xd6>
    __asm volatile
 800bf6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf70:	b672      	cpsid	i
 800bf72:	f383 8811 	msr	BASEPRI, r3
 800bf76:	f3bf 8f6f 	isb	sy
 800bf7a:	f3bf 8f4f 	dsb	sy
 800bf7e:	b662      	cpsie	i
 800bf80:	613b      	str	r3, [r7, #16]
}
 800bf82:	bf00      	nop
 800bf84:	f240 7164 	movw	r1, #1892	@ 0x764
 800bf88:	4822      	ldr	r0, [pc, #136]	@ (800c014 <prvInitialiseNewTask+0x15c>)
 800bf8a:	f7f8 fb5d 	bl	8004648 <vAssertCalled>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bf8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf90:	2b06      	cmp	r3, #6
 800bf92:	d901      	bls.n	800bf98 <prvInitialiseNewTask+0xe0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bf94:	2306      	movs	r3, #6
 800bf96:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800bf98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf9c:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800bf9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfa0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bfa2:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bfa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfa6:	3304      	adds	r3, #4
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	f7ff f82f 	bl	800b00c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bfae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfb0:	3318      	adds	r3, #24
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f7ff f82a 	bl	800b00c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bfb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bfbc:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800bfbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfc0:	f1c3 0207 	rsb	r2, r3, #7
 800bfc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfc6:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bfc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bfcc:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 800bfce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfd0:	335c      	adds	r3, #92	@ 0x5c
 800bfd2:	224c      	movs	r2, #76	@ 0x4c
 800bfd4:	2100      	movs	r1, #0
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f004 fd3a 	bl	8010a50 <memset>
 800bfdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfde:	4a0e      	ldr	r2, [pc, #56]	@ (800c018 <prvInitialiseNewTask+0x160>)
 800bfe0:	661a      	str	r2, [r3, #96]	@ 0x60
 800bfe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfe4:	4a0d      	ldr	r2, [pc, #52]	@ (800c01c <prvInitialiseNewTask+0x164>)
 800bfe6:	665a      	str	r2, [r3, #100]	@ 0x64
 800bfe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfea:	4a0d      	ldr	r2, [pc, #52]	@ (800c020 <prvInitialiseNewTask+0x168>)
 800bfec:	669a      	str	r2, [r3, #104]	@ 0x68
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bfee:	683a      	ldr	r2, [r7, #0]
 800bff0:	68f9      	ldr	r1, [r7, #12]
 800bff2:	69b8      	ldr	r0, [r7, #24]
 800bff4:	f001 ff50 	bl	800de98 <pxPortInitialiseStack>
 800bff8:	4602      	mov	r2, r0
 800bffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bffc:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 800bffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c000:	2b00      	cmp	r3, #0
 800c002:	d002      	beq.n	800c00a <prvInitialiseNewTask+0x152>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c006:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c008:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800c00a:	bf00      	nop
 800c00c:	3720      	adds	r7, #32
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}
 800c012:	bf00      	nop
 800c014:	0801461c 	.word	0x0801461c
 800c018:	20000510 	.word	0x20000510
 800c01c:	20000578 	.word	0x20000578
 800c020:	200005e0 	.word	0x200005e0

0800c024 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 800c024:	b580      	push	{r7, lr}
 800c026:	b084      	sub	sp, #16
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 800c02c:	f002 f8a8 	bl	800e180 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800c030:	4b41      	ldr	r3, [pc, #260]	@ (800c138 <prvAddNewTaskToReadyList+0x114>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	3301      	adds	r3, #1
 800c036:	4a40      	ldr	r2, [pc, #256]	@ (800c138 <prvAddNewTaskToReadyList+0x114>)
 800c038:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 800c03a:	4b40      	ldr	r3, [pc, #256]	@ (800c13c <prvAddNewTaskToReadyList+0x118>)
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d109      	bne.n	800c056 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 800c042:	4a3e      	ldr	r2, [pc, #248]	@ (800c13c <prvAddNewTaskToReadyList+0x118>)
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c048:	4b3b      	ldr	r3, [pc, #236]	@ (800c138 <prvAddNewTaskToReadyList+0x114>)
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	2b01      	cmp	r3, #1
 800c04e:	d110      	bne.n	800c072 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 800c050:	f001 f82a 	bl	800d0a8 <prvInitialiseTaskLists>
 800c054:	e00d      	b.n	800c072 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800c056:	4b3a      	ldr	r3, [pc, #232]	@ (800c140 <prvAddNewTaskToReadyList+0x11c>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d109      	bne.n	800c072 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c05e:	4b37      	ldr	r3, [pc, #220]	@ (800c13c <prvAddNewTaskToReadyList+0x118>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c068:	429a      	cmp	r2, r3
 800c06a:	d802      	bhi.n	800c072 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 800c06c:	4a33      	ldr	r2, [pc, #204]	@ (800c13c <prvAddNewTaskToReadyList+0x118>)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800c072:	4b34      	ldr	r3, [pc, #208]	@ (800c144 <prvAddNewTaskToReadyList+0x120>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	3301      	adds	r3, #1
 800c078:	4a32      	ldr	r2, [pc, #200]	@ (800c144 <prvAddNewTaskToReadyList+0x120>)
 800c07a:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c07c:	4b31      	ldr	r3, [pc, #196]	@ (800c144 <prvAddNewTaskToReadyList+0x120>)
 800c07e:	681a      	ldr	r2, [r3, #0]
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	649a      	str	r2, [r3, #72]	@ 0x48
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c088:	2201      	movs	r2, #1
 800c08a:	409a      	lsls	r2, r3
 800c08c:	4b2e      	ldr	r3, [pc, #184]	@ (800c148 <prvAddNewTaskToReadyList+0x124>)
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	4313      	orrs	r3, r2
 800c092:	4a2d      	ldr	r2, [pc, #180]	@ (800c148 <prvAddNewTaskToReadyList+0x124>)
 800c094:	6013      	str	r3, [r2, #0]
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c09a:	492c      	ldr	r1, [pc, #176]	@ (800c14c <prvAddNewTaskToReadyList+0x128>)
 800c09c:	4613      	mov	r3, r2
 800c09e:	009b      	lsls	r3, r3, #2
 800c0a0:	4413      	add	r3, r2
 800c0a2:	009b      	lsls	r3, r3, #2
 800c0a4:	440b      	add	r3, r1
 800c0a6:	3304      	adds	r3, #4
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	60fb      	str	r3, [r7, #12]
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	68fa      	ldr	r2, [r7, #12]
 800c0b0:	609a      	str	r2, [r3, #8]
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	689a      	ldr	r2, [r3, #8]
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	60da      	str	r2, [r3, #12]
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	689b      	ldr	r3, [r3, #8]
 800c0be:	687a      	ldr	r2, [r7, #4]
 800c0c0:	3204      	adds	r2, #4
 800c0c2:	605a      	str	r2, [r3, #4]
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	1d1a      	adds	r2, r3, #4
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	609a      	str	r2, [r3, #8]
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0d0:	4613      	mov	r3, r2
 800c0d2:	009b      	lsls	r3, r3, #2
 800c0d4:	4413      	add	r3, r2
 800c0d6:	009b      	lsls	r3, r3, #2
 800c0d8:	4a1c      	ldr	r2, [pc, #112]	@ (800c14c <prvAddNewTaskToReadyList+0x128>)
 800c0da:	441a      	add	r2, r3
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	615a      	str	r2, [r3, #20]
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0e4:	4919      	ldr	r1, [pc, #100]	@ (800c14c <prvAddNewTaskToReadyList+0x128>)
 800c0e6:	4613      	mov	r3, r2
 800c0e8:	009b      	lsls	r3, r3, #2
 800c0ea:	4413      	add	r3, r2
 800c0ec:	009b      	lsls	r3, r3, #2
 800c0ee:	440b      	add	r3, r1
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	687a      	ldr	r2, [r7, #4]
 800c0f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800c0f6:	1c59      	adds	r1, r3, #1
 800c0f8:	4814      	ldr	r0, [pc, #80]	@ (800c14c <prvAddNewTaskToReadyList+0x128>)
 800c0fa:	4613      	mov	r3, r2
 800c0fc:	009b      	lsls	r3, r3, #2
 800c0fe:	4413      	add	r3, r2
 800c100:	009b      	lsls	r3, r3, #2
 800c102:	4403      	add	r3, r0
 800c104:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800c106:	f002 f873 	bl	800e1f0 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800c10a:	4b0d      	ldr	r3, [pc, #52]	@ (800c140 <prvAddNewTaskToReadyList+0x11c>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d00e      	beq.n	800c130 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800c112:	4b0a      	ldr	r3, [pc, #40]	@ (800c13c <prvAddNewTaskToReadyList+0x118>)
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c11c:	429a      	cmp	r2, r3
 800c11e:	d207      	bcs.n	800c130 <prvAddNewTaskToReadyList+0x10c>
 800c120:	4b0b      	ldr	r3, [pc, #44]	@ (800c150 <prvAddNewTaskToReadyList+0x12c>)
 800c122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c126:	601a      	str	r2, [r3, #0]
 800c128:	f3bf 8f4f 	dsb	sy
 800c12c:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800c130:	bf00      	nop
 800c132:	3710      	adds	r7, #16
 800c134:	46bd      	mov	sp, r7
 800c136:	bd80      	pop	{r7, pc}
 800c138:	2000048c 	.word	0x2000048c
 800c13c:	2000038c 	.word	0x2000038c
 800c140:	20000498 	.word	0x20000498
 800c144:	200004a8 	.word	0x200004a8
 800c148:	20000494 	.word	0x20000494
 800c14c:	20000390 	.word	0x20000390
 800c150:	e000ed04 	.word	0xe000ed04

0800c154 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 800c154:	b580      	push	{r7, lr}
 800c156:	b086      	sub	sp, #24
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;
        BaseType_t xDeleteTCBInIdleTask = pdFALSE;
 800c15c:	2300      	movs	r3, #0
 800c15e:	617b      	str	r3, [r7, #20]
        BaseType_t xTaskIsRunningOrYielding;

        traceENTER_vTaskDelete( xTaskToDelete );

        taskENTER_CRITICAL();
 800c160:	f002 f80e 	bl	800e180 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d102      	bne.n	800c170 <vTaskDelete+0x1c>
 800c16a:	4b44      	ldr	r3, [pc, #272]	@ (800c27c <vTaskDelete+0x128>)
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	e000      	b.n	800c172 <vTaskDelete+0x1e>
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	613b      	str	r3, [r7, #16]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	3304      	adds	r3, #4
 800c178:	4618      	mov	r0, r3
 800c17a:	f7fe ffb1 	bl	800b0e0 <uxListRemove>
 800c17e:	4603      	mov	r3, r0
 800c180:	2b00      	cmp	r3, #0
 800c182:	d115      	bne.n	800c1b0 <vTaskDelete+0x5c>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c184:	693b      	ldr	r3, [r7, #16]
 800c186:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c188:	493d      	ldr	r1, [pc, #244]	@ (800c280 <vTaskDelete+0x12c>)
 800c18a:	4613      	mov	r3, r2
 800c18c:	009b      	lsls	r3, r3, #2
 800c18e:	4413      	add	r3, r2
 800c190:	009b      	lsls	r3, r3, #2
 800c192:	440b      	add	r3, r1
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d10a      	bne.n	800c1b0 <vTaskDelete+0x5c>
 800c19a:	693b      	ldr	r3, [r7, #16]
 800c19c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c19e:	2201      	movs	r2, #1
 800c1a0:	fa02 f303 	lsl.w	r3, r2, r3
 800c1a4:	43da      	mvns	r2, r3
 800c1a6:	4b37      	ldr	r3, [pc, #220]	@ (800c284 <vTaskDelete+0x130>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	4013      	ands	r3, r2
 800c1ac:	4a35      	ldr	r2, [pc, #212]	@ (800c284 <vTaskDelete+0x130>)
 800c1ae:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c1b0:	693b      	ldr	r3, [r7, #16]
 800c1b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d004      	beq.n	800c1c2 <vTaskDelete+0x6e>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c1b8:	693b      	ldr	r3, [r7, #16]
 800c1ba:	3318      	adds	r3, #24
 800c1bc:	4618      	mov	r0, r3
 800c1be:	f7fe ff8f 	bl	800b0e0 <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 800c1c2:	4b31      	ldr	r3, [pc, #196]	@ (800c288 <vTaskDelete+0x134>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	3301      	adds	r3, #1
 800c1c8:	4a2f      	ldr	r2, [pc, #188]	@ (800c288 <vTaskDelete+0x134>)
 800c1ca:	6013      	str	r3, [r2, #0]

            /* Use temp variable as distinct sequence points for reading volatile
             * variables prior to a logical operator to ensure compliance with
             * MISRA C 2012 Rule 13.5. */
            xTaskIsRunningOrYielding = taskTASK_IS_RUNNING_OR_SCHEDULED_TO_YIELD( pxTCB );
 800c1cc:	4b2b      	ldr	r3, [pc, #172]	@ (800c27c <vTaskDelete+0x128>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	693a      	ldr	r2, [r7, #16]
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d101      	bne.n	800c1da <vTaskDelete+0x86>
 800c1d6:	2301      	movs	r3, #1
 800c1d8:	e000      	b.n	800c1dc <vTaskDelete+0x88>
 800c1da:	2300      	movs	r3, #0
 800c1dc:	60fb      	str	r3, [r7, #12]

            /* If the task is running (or yielding), we must add it to the
             * termination list so that an idle task can delete it when it is
             * no longer running. */
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 800c1de:	4b2b      	ldr	r3, [pc, #172]	@ (800c28c <vTaskDelete+0x138>)
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d010      	beq.n	800c208 <vTaskDelete+0xb4>
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d00d      	beq.n	800c208 <vTaskDelete+0xb4>
                 * deleted. This cannot complete when the task is still running
                 * on a core, as a context switch to another task is required.
                 * Place the task in the termination list. The idle task will check
                 * the termination list and free up any memory allocated by the
                 * scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	3304      	adds	r3, #4
 800c1f0:	4619      	mov	r1, r3
 800c1f2:	4827      	ldr	r0, [pc, #156]	@ (800c290 <vTaskDelete+0x13c>)
 800c1f4:	f7fe ff17 	bl	800b026 <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 800c1f8:	4b26      	ldr	r3, [pc, #152]	@ (800c294 <vTaskDelete+0x140>)
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	3301      	adds	r3, #1
 800c1fe:	4a25      	ldr	r2, [pc, #148]	@ (800c294 <vTaskDelete+0x140>)
 800c200:	6013      	str	r3, [r2, #0]
                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
                traceTASK_DELETE( pxTCB );

                /* Delete the task TCB in idle task. */
                xDeleteTCBInIdleTask = pdTRUE;
 800c202:	2301      	movs	r3, #1
 800c204:	617b      	str	r3, [r7, #20]
 800c206:	e006      	b.n	800c216 <vTaskDelete+0xc2>
                }
                #endif /* #if ( configNUMBER_OF_CORES > 1 ) */
            }
            else
            {
                --uxCurrentNumberOfTasks;
 800c208:	4b23      	ldr	r3, [pc, #140]	@ (800c298 <vTaskDelete+0x144>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	3b01      	subs	r3, #1
 800c20e:	4a22      	ldr	r2, [pc, #136]	@ (800c298 <vTaskDelete+0x144>)
 800c210:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 800c212:	f001 f8ad 	bl	800d370 <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 800c216:	f001 ffeb 	bl	800e1f0 <vPortExitCritical>

        /* If the task is not deleting itself, call prvDeleteTCB from outside of
         * critical section. If a task deletes itself, prvDeleteTCB is called
         * from prvCheckTasksWaitingTermination which is called from Idle task. */
        if( xDeleteTCBInIdleTask != pdTRUE )
 800c21a:	697b      	ldr	r3, [r7, #20]
 800c21c:	2b01      	cmp	r3, #1
 800c21e:	d002      	beq.n	800c226 <vTaskDelete+0xd2>
        {
            prvDeleteTCB( pxTCB );
 800c220:	6938      	ldr	r0, [r7, #16]
 800c222:	f001 f88f 	bl	800d344 <prvDeleteTCB>

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        #if ( configNUMBER_OF_CORES == 1 )
        {
            if( xSchedulerRunning != pdFALSE )
 800c226:	4b19      	ldr	r3, [pc, #100]	@ (800c28c <vTaskDelete+0x138>)
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d021      	beq.n	800c272 <vTaskDelete+0x11e>
            {
                if( pxTCB == pxCurrentTCB )
 800c22e:	4b13      	ldr	r3, [pc, #76]	@ (800c27c <vTaskDelete+0x128>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	693a      	ldr	r2, [r7, #16]
 800c234:	429a      	cmp	r2, r3
 800c236:	d11c      	bne.n	800c272 <vTaskDelete+0x11e>
                {
                    configASSERT( uxSchedulerSuspended == 0 );
 800c238:	4b18      	ldr	r3, [pc, #96]	@ (800c29c <vTaskDelete+0x148>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d010      	beq.n	800c262 <vTaskDelete+0x10e>
    __asm volatile
 800c240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c244:	b672      	cpsid	i
 800c246:	f383 8811 	msr	BASEPRI, r3
 800c24a:	f3bf 8f6f 	isb	sy
 800c24e:	f3bf 8f4f 	dsb	sy
 800c252:	b662      	cpsie	i
 800c254:	60bb      	str	r3, [r7, #8]
}
 800c256:	bf00      	nop
 800c258:	f640 1114 	movw	r1, #2324	@ 0x914
 800c25c:	4810      	ldr	r0, [pc, #64]	@ (800c2a0 <vTaskDelete+0x14c>)
 800c25e:	f7f8 f9f3 	bl	8004648 <vAssertCalled>
                    taskYIELD_WITHIN_API();
 800c262:	4b10      	ldr	r3, [pc, #64]	@ (800c2a4 <vTaskDelete+0x150>)
 800c264:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c268:	601a      	str	r2, [r3, #0]
 800c26a:	f3bf 8f4f 	dsb	sy
 800c26e:	f3bf 8f6f 	isb	sy
            }
        }
        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

        traceRETURN_vTaskDelete();
    }
 800c272:	bf00      	nop
 800c274:	3718      	adds	r7, #24
 800c276:	46bd      	mov	sp, r7
 800c278:	bd80      	pop	{r7, pc}
 800c27a:	bf00      	nop
 800c27c:	2000038c 	.word	0x2000038c
 800c280:	20000390 	.word	0x20000390
 800c284:	20000494 	.word	0x20000494
 800c288:	200004a8 	.word	0x200004a8
 800c28c:	20000498 	.word	0x20000498
 800c290:	20000460 	.word	0x20000460
 800c294:	20000474 	.word	0x20000474
 800c298:	2000048c 	.word	0x2000048c
 800c29c:	200004b4 	.word	0x200004b4
 800c2a0:	0801461c 	.word	0x0801461c
 800c2a4:	e000ed04 	.word	0xe000ed04

0800c2a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b084      	sub	sp, #16
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d01d      	beq.n	800c2f6 <vTaskDelay+0x4e>
        {
            vTaskSuspendAll();
 800c2ba:	f000 f961 	bl	800c580 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 800c2be:	4b15      	ldr	r3, [pc, #84]	@ (800c314 <vTaskDelay+0x6c>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	2b01      	cmp	r3, #1
 800c2c4:	d010      	beq.n	800c2e8 <vTaskDelay+0x40>
    __asm volatile
 800c2c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2ca:	b672      	cpsid	i
 800c2cc:	f383 8811 	msr	BASEPRI, r3
 800c2d0:	f3bf 8f6f 	isb	sy
 800c2d4:	f3bf 8f4f 	dsb	sy
 800c2d8:	b662      	cpsie	i
 800c2da:	60bb      	str	r3, [r7, #8]
}
 800c2dc:	bf00      	nop
 800c2de:	f640 118e 	movw	r1, #2446	@ 0x98e
 800c2e2:	480d      	ldr	r0, [pc, #52]	@ (800c318 <vTaskDelay+0x70>)
 800c2e4:	f7f8 f9b0 	bl	8004648 <vAssertCalled>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c2e8:	2100      	movs	r1, #0
 800c2ea:	6878      	ldr	r0, [r7, #4]
 800c2ec:	f001 fac0 	bl	800d870 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800c2f0:	f000 f954 	bl	800c59c <xTaskResumeAll>
 800c2f4:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d107      	bne.n	800c30c <vTaskDelay+0x64>
        {
            taskYIELD_WITHIN_API();
 800c2fc:	4b07      	ldr	r3, [pc, #28]	@ (800c31c <vTaskDelay+0x74>)
 800c2fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c302:	601a      	str	r2, [r3, #0]
 800c304:	f3bf 8f4f 	dsb	sy
 800c308:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 800c30c:	bf00      	nop
 800c30e:	3710      	adds	r7, #16
 800c310:	46bd      	mov	sp, r7
 800c312:	bd80      	pop	{r7, pc}
 800c314:	200004b4 	.word	0x200004b4
 800c318:	0801461c 	.word	0x0801461c
 800c31c:	e000ed04 	.word	0xe000ed04

0800c320 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

    eTaskState eTaskGetState( TaskHandle_t xTask )
    {
 800c320:	b580      	push	{r7, lr}
 800c322:	b08a      	sub	sp, #40	@ 0x28
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
        eTaskState eReturn;
        List_t const * pxStateList;
        List_t const * pxEventList;
        List_t const * pxDelayedList;
        List_t const * pxOverflowedDelayedList;
        const TCB_t * const pxTCB = xTask;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	61fb      	str	r3, [r7, #28]

        traceENTER_eTaskGetState( xTask );

        configASSERT( pxTCB );
 800c32c:	69fb      	ldr	r3, [r7, #28]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d110      	bne.n	800c354 <eTaskGetState+0x34>
    __asm volatile
 800c332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c336:	b672      	cpsid	i
 800c338:	f383 8811 	msr	BASEPRI, r3
 800c33c:	f3bf 8f6f 	isb	sy
 800c340:	f3bf 8f4f 	dsb	sy
 800c344:	b662      	cpsie	i
 800c346:	60bb      	str	r3, [r7, #8]
}
 800c348:	bf00      	nop
 800c34a:	f44f 611c 	mov.w	r1, #2496	@ 0x9c0
 800c34e:	4834      	ldr	r0, [pc, #208]	@ (800c420 <eTaskGetState+0x100>)
 800c350:	f7f8 f97a 	bl	8004648 <vAssertCalled>

        #if ( configNUMBER_OF_CORES == 1 )
            if( pxTCB == pxCurrentTCB )
 800c354:	4b33      	ldr	r3, [pc, #204]	@ (800c424 <eTaskGetState+0x104>)
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	69fa      	ldr	r2, [r7, #28]
 800c35a:	429a      	cmp	r2, r3
 800c35c:	d103      	bne.n	800c366 <eTaskGetState+0x46>
            {
                /* The task calling this function is querying its own state. */
                eReturn = eRunning;
 800c35e:	2300      	movs	r3, #0
 800c360:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c364:	e056      	b.n	800c414 <eTaskGetState+0xf4>
            }
            else
        #endif
        {
            taskENTER_CRITICAL();
 800c366:	f001 ff0b 	bl	800e180 <vPortEnterCritical>
            {
                pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800c36a:	69fb      	ldr	r3, [r7, #28]
 800c36c:	695b      	ldr	r3, [r3, #20]
 800c36e:	61bb      	str	r3, [r7, #24]
                pxEventList = listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) );
 800c370:	69fb      	ldr	r3, [r7, #28]
 800c372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c374:	617b      	str	r3, [r7, #20]
                pxDelayedList = pxDelayedTaskList;
 800c376:	4b2c      	ldr	r3, [pc, #176]	@ (800c428 <eTaskGetState+0x108>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	613b      	str	r3, [r7, #16]
                pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800c37c:	4b2b      	ldr	r3, [pc, #172]	@ (800c42c <eTaskGetState+0x10c>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	60fb      	str	r3, [r7, #12]
            }
            taskEXIT_CRITICAL();
 800c382:	f001 ff35 	bl	800e1f0 <vPortExitCritical>

            if( pxEventList == &xPendingReadyList )
 800c386:	697b      	ldr	r3, [r7, #20]
 800c388:	4a29      	ldr	r2, [pc, #164]	@ (800c430 <eTaskGetState+0x110>)
 800c38a:	4293      	cmp	r3, r2
 800c38c:	d103      	bne.n	800c396 <eTaskGetState+0x76>
            {
                /* The task has been placed on the pending ready list, so its
                 * state is eReady regardless of what list the task's state list
                 * item is currently placed on. */
                eReturn = eReady;
 800c38e:	2301      	movs	r3, #1
 800c390:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c394:	e03e      	b.n	800c414 <eTaskGetState+0xf4>
            }
            else if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800c396:	69ba      	ldr	r2, [r7, #24]
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	429a      	cmp	r2, r3
 800c39c:	d003      	beq.n	800c3a6 <eTaskGetState+0x86>
 800c39e:	69ba      	ldr	r2, [r7, #24]
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	429a      	cmp	r2, r3
 800c3a4:	d103      	bne.n	800c3ae <eTaskGetState+0x8e>
            {
                /* The task being queried is referenced from one of the Blocked
                 * lists. */
                eReturn = eBlocked;
 800c3a6:	2302      	movs	r3, #2
 800c3a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c3ac:	e032      	b.n	800c414 <eTaskGetState+0xf4>
            }

            #if ( INCLUDE_vTaskSuspend == 1 )
                else if( pxStateList == &xSuspendedTaskList )
 800c3ae:	69bb      	ldr	r3, [r7, #24]
 800c3b0:	4a20      	ldr	r2, [pc, #128]	@ (800c434 <eTaskGetState+0x114>)
 800c3b2:	4293      	cmp	r3, r2
 800c3b4:	d120      	bne.n	800c3f8 <eTaskGetState+0xd8>
                {
                    /* The task being queried is referenced from the suspended
                     * list.  Is it genuinely suspended or is it blocked
                     * indefinitely? */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800c3b6:	69fb      	ldr	r3, [r7, #28]
 800c3b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d118      	bne.n	800c3f0 <eTaskGetState+0xd0>
                            /* The task does not appear on the event list item of
                             * and of the RTOS objects, but could still be in the
                             * blocked state if it is waiting on its notification
                             * rather than waiting on an object.  If not, is
                             * suspended. */
                            eReturn = eSuspended;
 800c3be:	2303      	movs	r3, #3
 800c3c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                            for( x = ( BaseType_t ) 0; x < ( BaseType_t ) configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	623b      	str	r3, [r7, #32]
 800c3c8:	e00e      	b.n	800c3e8 <eTaskGetState+0xc8>
                            {
                                if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 800c3ca:	69fa      	ldr	r2, [r7, #28]
 800c3cc:	6a3b      	ldr	r3, [r7, #32]
 800c3ce:	4413      	add	r3, r2
 800c3d0:	33ac      	adds	r3, #172	@ 0xac
 800c3d2:	781b      	ldrb	r3, [r3, #0]
 800c3d4:	b2db      	uxtb	r3, r3
 800c3d6:	2b01      	cmp	r3, #1
 800c3d8:	d103      	bne.n	800c3e2 <eTaskGetState+0xc2>
                                {
                                    eReturn = eBlocked;
 800c3da:	2302      	movs	r3, #2
 800c3dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                    break;
 800c3e0:	e018      	b.n	800c414 <eTaskGetState+0xf4>
                            for( x = ( BaseType_t ) 0; x < ( BaseType_t ) configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 800c3e2:	6a3b      	ldr	r3, [r7, #32]
 800c3e4:	3301      	adds	r3, #1
 800c3e6:	623b      	str	r3, [r7, #32]
 800c3e8:	6a3b      	ldr	r3, [r7, #32]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	dded      	ble.n	800c3ca <eTaskGetState+0xaa>
 800c3ee:	e011      	b.n	800c414 <eTaskGetState+0xf4>
                        }
                        #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
                    }
                    else
                    {
                        eReturn = eBlocked;
 800c3f0:	2302      	movs	r3, #2
 800c3f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c3f6:	e00d      	b.n	800c414 <eTaskGetState+0xf4>
                    }
                }
            #endif /* if ( INCLUDE_vTaskSuspend == 1 ) */

            #if ( INCLUDE_vTaskDelete == 1 )
                else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800c3f8:	69bb      	ldr	r3, [r7, #24]
 800c3fa:	4a0f      	ldr	r2, [pc, #60]	@ (800c438 <eTaskGetState+0x118>)
 800c3fc:	4293      	cmp	r3, r2
 800c3fe:	d002      	beq.n	800c406 <eTaskGetState+0xe6>
 800c400:	69bb      	ldr	r3, [r7, #24]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d103      	bne.n	800c40e <eTaskGetState+0xee>
                {
                    /* The task being queried is referenced from the deleted
                     * tasks list, or it is not referenced from any lists at
                     * all. */
                    eReturn = eDeleted;
 800c406:	2304      	movs	r3, #4
 800c408:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c40c:	e002      	b.n	800c414 <eTaskGetState+0xf4>
            {
                #if ( configNUMBER_OF_CORES == 1 )
                {
                    /* If the task is not in any other state, it must be in the
                     * Ready (including pending ready) state. */
                    eReturn = eReady;
 800c40e:	2301      	movs	r3, #1
 800c410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        traceRETURN_eTaskGetState( eReturn );

        return eReturn;
 800c414:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    }
 800c418:	4618      	mov	r0, r3
 800c41a:	3728      	adds	r7, #40	@ 0x28
 800c41c:	46bd      	mov	sp, r7
 800c41e:	bd80      	pop	{r7, pc}
 800c420:	0801461c 	.word	0x0801461c
 800c424:	2000038c 	.word	0x2000038c
 800c428:	20000444 	.word	0x20000444
 800c42c:	20000448 	.word	0x20000448
 800c430:	2000044c 	.word	0x2000044c
 800c434:	20000478 	.word	0x20000478
 800c438:	20000460 	.word	0x20000460

0800c43c <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	b08a      	sub	sp, #40	@ 0x28
 800c440:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 800c442:	2301      	movs	r3, #1
 800c444:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 800c446:	2300      	movs	r3, #0
 800c448:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800c44a:	2300      	movs	r3, #0
 800c44c:	617b      	str	r3, [r7, #20]
 800c44e:	e011      	b.n	800c474 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 800c450:	4a1d      	ldr	r2, [pc, #116]	@ (800c4c8 <prvCreateIdleTasks+0x8c>)
 800c452:	697b      	ldr	r3, [r7, #20]
 800c454:	4413      	add	r3, r2
 800c456:	7819      	ldrb	r1, [r3, #0]
 800c458:	463a      	mov	r2, r7
 800c45a:	697b      	ldr	r3, [r7, #20]
 800c45c:	4413      	add	r3, r2
 800c45e:	460a      	mov	r2, r1
 800c460:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800c462:	463a      	mov	r2, r7
 800c464:	697b      	ldr	r3, [r7, #20]
 800c466:	4413      	add	r3, r2
 800c468:	781b      	ldrb	r3, [r3, #0]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d006      	beq.n	800c47c <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800c46e:	697b      	ldr	r3, [r7, #20]
 800c470:	3301      	adds	r3, #1
 800c472:	617b      	str	r3, [r7, #20]
 800c474:	697b      	ldr	r3, [r7, #20]
 800c476:	2b0f      	cmp	r3, #15
 800c478:	ddea      	ble.n	800c450 <prvCreateIdleTasks+0x14>
 800c47a:	e000      	b.n	800c47e <prvCreateIdleTasks+0x42>
        {
            break;
 800c47c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800c47e:	2300      	movs	r3, #0
 800c480:	61bb      	str	r3, [r7, #24]
 800c482:	e016      	b.n	800c4b2 <prvCreateIdleTasks+0x76>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 800c484:	4b11      	ldr	r3, [pc, #68]	@ (800c4cc <prvCreateIdleTasks+0x90>)
 800c486:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 800c488:	69bb      	ldr	r3, [r7, #24]
 800c48a:	009b      	lsls	r3, r3, #2
 800c48c:	4a10      	ldr	r2, [pc, #64]	@ (800c4d0 <prvCreateIdleTasks+0x94>)
 800c48e:	4413      	add	r3, r2
 800c490:	4639      	mov	r1, r7
 800c492:	9301      	str	r3, [sp, #4]
 800c494:	2300      	movs	r3, #0
 800c496:	9300      	str	r3, [sp, #0]
 800c498:	2300      	movs	r3, #0
 800c49a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c49e:	6938      	ldr	r0, [r7, #16]
 800c4a0:	f7ff fce6 	bl	800be70 <xTaskCreate>
 800c4a4:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 800c4a6:	69fb      	ldr	r3, [r7, #28]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d006      	beq.n	800c4ba <prvCreateIdleTasks+0x7e>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800c4ac:	69bb      	ldr	r3, [r7, #24]
 800c4ae:	3301      	adds	r3, #1
 800c4b0:	61bb      	str	r3, [r7, #24]
 800c4b2:	69bb      	ldr	r3, [r7, #24]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	dde5      	ble.n	800c484 <prvCreateIdleTasks+0x48>
 800c4b8:	e000      	b.n	800c4bc <prvCreateIdleTasks+0x80>
        {
            break;
 800c4ba:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800c4bc:	69fb      	ldr	r3, [r7, #28]
}
 800c4be:	4618      	mov	r0, r3
 800c4c0:	3720      	adds	r7, #32
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	bd80      	pop	{r7, pc}
 800c4c6:	bf00      	nop
 800c4c8:	080146d8 	.word	0x080146d8
 800c4cc:	0800d079 	.word	0x0800d079
 800c4d0:	200004b0 	.word	0x200004b0

0800c4d4 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b084      	sub	sp, #16
 800c4d8:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800c4da:	f7ff ffaf 	bl	800c43c <prvCreateIdleTasks>
 800c4de:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2b01      	cmp	r3, #1
 800c4e4:	d102      	bne.n	800c4ec <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 800c4e6:	f001 fa45 	bl	800d974 <xTimerCreateTimerTask>
 800c4ea:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	2b01      	cmp	r3, #1
 800c4f0:	d11d      	bne.n	800c52e <vTaskStartScheduler+0x5a>
    __asm volatile
 800c4f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4f6:	b672      	cpsid	i
 800c4f8:	f383 8811 	msr	BASEPRI, r3
 800c4fc:	f3bf 8f6f 	isb	sy
 800c500:	f3bf 8f4f 	dsb	sy
 800c504:	b662      	cpsie	i
 800c506:	60bb      	str	r3, [r7, #8]
}
 800c508:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 800c50a:	4b16      	ldr	r3, [pc, #88]	@ (800c564 <vTaskStartScheduler+0x90>)
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	335c      	adds	r3, #92	@ 0x5c
 800c510:	4a15      	ldr	r2, [pc, #84]	@ (800c568 <vTaskStartScheduler+0x94>)
 800c512:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800c514:	4b15      	ldr	r3, [pc, #84]	@ (800c56c <vTaskStartScheduler+0x98>)
 800c516:	f04f 32ff 	mov.w	r2, #4294967295
 800c51a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800c51c:	4b14      	ldr	r3, [pc, #80]	@ (800c570 <vTaskStartScheduler+0x9c>)
 800c51e:	2201      	movs	r2, #1
 800c520:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c522:	4b14      	ldr	r3, [pc, #80]	@ (800c574 <vTaskStartScheduler+0xa0>)
 800c524:	2200      	movs	r2, #0
 800c526:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800c528:	f001 fd4c 	bl	800dfc4 <xPortStartScheduler>
 800c52c:	e014      	b.n	800c558 <vTaskStartScheduler+0x84>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c534:	d110      	bne.n	800c558 <vTaskStartScheduler+0x84>
    __asm volatile
 800c536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c53a:	b672      	cpsid	i
 800c53c:	f383 8811 	msr	BASEPRI, r3
 800c540:	f3bf 8f6f 	isb	sy
 800c544:	f3bf 8f4f 	dsb	sy
 800c548:	b662      	cpsie	i
 800c54a:	607b      	str	r3, [r7, #4]
}
 800c54c:	bf00      	nop
 800c54e:	f640 61a9 	movw	r1, #3753	@ 0xea9
 800c552:	4809      	ldr	r0, [pc, #36]	@ (800c578 <vTaskStartScheduler+0xa4>)
 800c554:	f7f8 f878 	bl	8004648 <vAssertCalled>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800c558:	4b08      	ldr	r3, [pc, #32]	@ (800c57c <vTaskStartScheduler+0xa8>)
 800c55a:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 800c55c:	bf00      	nop
 800c55e:	3710      	adds	r7, #16
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}
 800c564:	2000038c 	.word	0x2000038c
 800c568:	200001c0 	.word	0x200001c0
 800c56c:	200004ac 	.word	0x200004ac
 800c570:	20000498 	.word	0x20000498
 800c574:	20000490 	.word	0x20000490
 800c578:	0801461c 	.word	0x0801461c
 800c57c:	08014d68 	.word	0x08014d68

0800c580 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c580:	b480      	push	{r7}
 800c582:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800c584:	4b04      	ldr	r3, [pc, #16]	@ (800c598 <vTaskSuspendAll+0x18>)
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	3301      	adds	r3, #1
 800c58a:	4a03      	ldr	r2, [pc, #12]	@ (800c598 <vTaskSuspendAll+0x18>)
 800c58c:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 800c58e:	bf00      	nop
 800c590:	46bd      	mov	sp, r7
 800c592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c596:	4770      	bx	lr
 800c598:	200004b4 	.word	0x200004b4

0800c59c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b088      	sub	sp, #32
 800c5a0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800c5aa:	f001 fde9 	bl	800e180 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800c5b2:	4b78      	ldr	r3, [pc, #480]	@ (800c794 <xTaskResumeAll+0x1f8>)
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d110      	bne.n	800c5dc <xTaskResumeAll+0x40>
    __asm volatile
 800c5ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5be:	b672      	cpsid	i
 800c5c0:	f383 8811 	msr	BASEPRI, r3
 800c5c4:	f3bf 8f6f 	isb	sy
 800c5c8:	f3bf 8f4f 	dsb	sy
 800c5cc:	b662      	cpsie	i
 800c5ce:	603b      	str	r3, [r7, #0]
}
 800c5d0:	bf00      	nop
 800c5d2:	f640 718b 	movw	r1, #3979	@ 0xf8b
 800c5d6:	4870      	ldr	r0, [pc, #448]	@ (800c798 <xTaskResumeAll+0x1fc>)
 800c5d8:	f7f8 f836 	bl	8004648 <vAssertCalled>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800c5dc:	4b6d      	ldr	r3, [pc, #436]	@ (800c794 <xTaskResumeAll+0x1f8>)
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	3b01      	subs	r3, #1
 800c5e2:	4a6c      	ldr	r2, [pc, #432]	@ (800c794 <xTaskResumeAll+0x1f8>)
 800c5e4:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800c5e6:	4b6b      	ldr	r3, [pc, #428]	@ (800c794 <xTaskResumeAll+0x1f8>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	f040 80ca 	bne.w	800c784 <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c5f0:	4b6a      	ldr	r3, [pc, #424]	@ (800c79c <xTaskResumeAll+0x200>)
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	f000 80c5 	beq.w	800c784 <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c5fa:	e08e      	b.n	800c71a <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800c5fc:	4b68      	ldr	r3, [pc, #416]	@ (800c7a0 <xTaskResumeAll+0x204>)
 800c5fe:	68db      	ldr	r3, [r3, #12]
 800c600:	68db      	ldr	r3, [r3, #12]
 800c602:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800c604:	69fb      	ldr	r3, [r7, #28]
 800c606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c608:	60fb      	str	r3, [r7, #12]
 800c60a:	69fb      	ldr	r3, [r7, #28]
 800c60c:	69db      	ldr	r3, [r3, #28]
 800c60e:	69fa      	ldr	r2, [r7, #28]
 800c610:	6a12      	ldr	r2, [r2, #32]
 800c612:	609a      	str	r2, [r3, #8]
 800c614:	69fb      	ldr	r3, [r7, #28]
 800c616:	6a1b      	ldr	r3, [r3, #32]
 800c618:	69fa      	ldr	r2, [r7, #28]
 800c61a:	69d2      	ldr	r2, [r2, #28]
 800c61c:	605a      	str	r2, [r3, #4]
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	685a      	ldr	r2, [r3, #4]
 800c622:	69fb      	ldr	r3, [r7, #28]
 800c624:	3318      	adds	r3, #24
 800c626:	429a      	cmp	r2, r3
 800c628:	d103      	bne.n	800c632 <xTaskResumeAll+0x96>
 800c62a:	69fb      	ldr	r3, [r7, #28]
 800c62c:	6a1a      	ldr	r2, [r3, #32]
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	605a      	str	r2, [r3, #4]
 800c632:	69fb      	ldr	r3, [r7, #28]
 800c634:	2200      	movs	r2, #0
 800c636:	629a      	str	r2, [r3, #40]	@ 0x28
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	1e5a      	subs	r2, r3, #1
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800c642:	69fb      	ldr	r3, [r7, #28]
 800c644:	695b      	ldr	r3, [r3, #20]
 800c646:	60bb      	str	r3, [r7, #8]
 800c648:	69fb      	ldr	r3, [r7, #28]
 800c64a:	689b      	ldr	r3, [r3, #8]
 800c64c:	69fa      	ldr	r2, [r7, #28]
 800c64e:	68d2      	ldr	r2, [r2, #12]
 800c650:	609a      	str	r2, [r3, #8]
 800c652:	69fb      	ldr	r3, [r7, #28]
 800c654:	68db      	ldr	r3, [r3, #12]
 800c656:	69fa      	ldr	r2, [r7, #28]
 800c658:	6892      	ldr	r2, [r2, #8]
 800c65a:	605a      	str	r2, [r3, #4]
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	685a      	ldr	r2, [r3, #4]
 800c660:	69fb      	ldr	r3, [r7, #28]
 800c662:	3304      	adds	r3, #4
 800c664:	429a      	cmp	r2, r3
 800c666:	d103      	bne.n	800c670 <xTaskResumeAll+0xd4>
 800c668:	69fb      	ldr	r3, [r7, #28]
 800c66a:	68da      	ldr	r2, [r3, #12]
 800c66c:	68bb      	ldr	r3, [r7, #8]
 800c66e:	605a      	str	r2, [r3, #4]
 800c670:	69fb      	ldr	r3, [r7, #28]
 800c672:	2200      	movs	r2, #0
 800c674:	615a      	str	r2, [r3, #20]
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	1e5a      	subs	r2, r3, #1
 800c67c:	68bb      	ldr	r3, [r7, #8]
 800c67e:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800c680:	69fb      	ldr	r3, [r7, #28]
 800c682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c684:	2201      	movs	r2, #1
 800c686:	409a      	lsls	r2, r3
 800c688:	4b46      	ldr	r3, [pc, #280]	@ (800c7a4 <xTaskResumeAll+0x208>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	4313      	orrs	r3, r2
 800c68e:	4a45      	ldr	r2, [pc, #276]	@ (800c7a4 <xTaskResumeAll+0x208>)
 800c690:	6013      	str	r3, [r2, #0]
 800c692:	69fb      	ldr	r3, [r7, #28]
 800c694:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c696:	4944      	ldr	r1, [pc, #272]	@ (800c7a8 <xTaskResumeAll+0x20c>)
 800c698:	4613      	mov	r3, r2
 800c69a:	009b      	lsls	r3, r3, #2
 800c69c:	4413      	add	r3, r2
 800c69e:	009b      	lsls	r3, r3, #2
 800c6a0:	440b      	add	r3, r1
 800c6a2:	3304      	adds	r3, #4
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	607b      	str	r3, [r7, #4]
 800c6a8:	69fb      	ldr	r3, [r7, #28]
 800c6aa:	687a      	ldr	r2, [r7, #4]
 800c6ac:	609a      	str	r2, [r3, #8]
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	689a      	ldr	r2, [r3, #8]
 800c6b2:	69fb      	ldr	r3, [r7, #28]
 800c6b4:	60da      	str	r2, [r3, #12]
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	689b      	ldr	r3, [r3, #8]
 800c6ba:	69fa      	ldr	r2, [r7, #28]
 800c6bc:	3204      	adds	r2, #4
 800c6be:	605a      	str	r2, [r3, #4]
 800c6c0:	69fb      	ldr	r3, [r7, #28]
 800c6c2:	1d1a      	adds	r2, r3, #4
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	609a      	str	r2, [r3, #8]
 800c6c8:	69fb      	ldr	r3, [r7, #28]
 800c6ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6cc:	4613      	mov	r3, r2
 800c6ce:	009b      	lsls	r3, r3, #2
 800c6d0:	4413      	add	r3, r2
 800c6d2:	009b      	lsls	r3, r3, #2
 800c6d4:	4a34      	ldr	r2, [pc, #208]	@ (800c7a8 <xTaskResumeAll+0x20c>)
 800c6d6:	441a      	add	r2, r3
 800c6d8:	69fb      	ldr	r3, [r7, #28]
 800c6da:	615a      	str	r2, [r3, #20]
 800c6dc:	69fb      	ldr	r3, [r7, #28]
 800c6de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6e0:	4931      	ldr	r1, [pc, #196]	@ (800c7a8 <xTaskResumeAll+0x20c>)
 800c6e2:	4613      	mov	r3, r2
 800c6e4:	009b      	lsls	r3, r3, #2
 800c6e6:	4413      	add	r3, r2
 800c6e8:	009b      	lsls	r3, r3, #2
 800c6ea:	440b      	add	r3, r1
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	69fa      	ldr	r2, [r7, #28]
 800c6f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800c6f2:	1c59      	adds	r1, r3, #1
 800c6f4:	482c      	ldr	r0, [pc, #176]	@ (800c7a8 <xTaskResumeAll+0x20c>)
 800c6f6:	4613      	mov	r3, r2
 800c6f8:	009b      	lsls	r3, r3, #2
 800c6fa:	4413      	add	r3, r2
 800c6fc:	009b      	lsls	r3, r3, #2
 800c6fe:	4403      	add	r3, r0
 800c700:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c702:	69fb      	ldr	r3, [r7, #28]
 800c704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c706:	4b29      	ldr	r3, [pc, #164]	@ (800c7ac <xTaskResumeAll+0x210>)
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c70c:	429a      	cmp	r2, r3
 800c70e:	d904      	bls.n	800c71a <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800c710:	4a27      	ldr	r2, [pc, #156]	@ (800c7b0 <xTaskResumeAll+0x214>)
 800c712:	693b      	ldr	r3, [r7, #16]
 800c714:	2101      	movs	r1, #1
 800c716:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c71a:	4b21      	ldr	r3, [pc, #132]	@ (800c7a0 <xTaskResumeAll+0x204>)
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	f47f af6c 	bne.w	800c5fc <xTaskResumeAll+0x60>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800c724:	69fb      	ldr	r3, [r7, #28]
 800c726:	2b00      	cmp	r3, #0
 800c728:	d001      	beq.n	800c72e <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800c72a:	f000 fe21 	bl	800d370 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c72e:	4b21      	ldr	r3, [pc, #132]	@ (800c7b4 <xTaskResumeAll+0x218>)
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d012      	beq.n	800c760 <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800c73a:	f000 f8e1 	bl	800c900 <xTaskIncrementTick>
 800c73e:	4603      	mov	r3, r0
 800c740:	2b00      	cmp	r3, #0
 800c742:	d004      	beq.n	800c74e <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800c744:	4a1a      	ldr	r2, [pc, #104]	@ (800c7b0 <xTaskResumeAll+0x214>)
 800c746:	693b      	ldr	r3, [r7, #16]
 800c748:	2101      	movs	r1, #1
 800c74a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800c74e:	697b      	ldr	r3, [r7, #20]
 800c750:	3b01      	subs	r3, #1
 800c752:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800c754:	697b      	ldr	r3, [r7, #20]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d1ef      	bne.n	800c73a <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 800c75a:	4b16      	ldr	r3, [pc, #88]	@ (800c7b4 <xTaskResumeAll+0x218>)
 800c75c:	2200      	movs	r2, #0
 800c75e:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800c760:	4a13      	ldr	r2, [pc, #76]	@ (800c7b0 <xTaskResumeAll+0x214>)
 800c762:	693b      	ldr	r3, [r7, #16]
 800c764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d00b      	beq.n	800c784 <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800c76c:	2301      	movs	r3, #1
 800c76e:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800c770:	4b0e      	ldr	r3, [pc, #56]	@ (800c7ac <xTaskResumeAll+0x210>)
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	4b10      	ldr	r3, [pc, #64]	@ (800c7b8 <xTaskResumeAll+0x21c>)
 800c776:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c77a:	601a      	str	r2, [r3, #0]
 800c77c:	f3bf 8f4f 	dsb	sy
 800c780:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800c784:	f001 fd34 	bl	800e1f0 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 800c788:	69bb      	ldr	r3, [r7, #24]
}
 800c78a:	4618      	mov	r0, r3
 800c78c:	3720      	adds	r7, #32
 800c78e:	46bd      	mov	sp, r7
 800c790:	bd80      	pop	{r7, pc}
 800c792:	bf00      	nop
 800c794:	200004b4 	.word	0x200004b4
 800c798:	0801461c 	.word	0x0801461c
 800c79c:	2000048c 	.word	0x2000048c
 800c7a0:	2000044c 	.word	0x2000044c
 800c7a4:	20000494 	.word	0x20000494
 800c7a8:	20000390 	.word	0x20000390
 800c7ac:	2000038c 	.word	0x2000038c
 800c7b0:	200004a0 	.word	0x200004a0
 800c7b4:	2000049c 	.word	0x2000049c
 800c7b8:	e000ed04 	.word	0xe000ed04

0800c7bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c7bc:	b480      	push	{r7}
 800c7be:	b083      	sub	sp, #12
 800c7c0:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800c7c2:	4b05      	ldr	r3, [pc, #20]	@ (800c7d8 <xTaskGetTickCount+0x1c>)
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 800c7c8:	687b      	ldr	r3, [r7, #4]
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	370c      	adds	r7, #12
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d4:	4770      	bx	lr
 800c7d6:	bf00      	nop
 800c7d8:	20000490 	.word	0x20000490

0800c7dc <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 800c7dc:	b480      	push	{r7}
 800c7de:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 800c7e0:	4b03      	ldr	r3, [pc, #12]	@ (800c7f0 <uxTaskGetNumberOfTasks+0x14>)
 800c7e2:	681b      	ldr	r3, [r3, #0]
}
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ec:	4770      	bx	lr
 800c7ee:	bf00      	nop
 800c7f0:	2000048c 	.word	0x2000048c

0800c7f4 <uxTaskGetSystemState>:
#if ( configUSE_TRACE_FACILITY == 1 )

    UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray,
                                      const UBaseType_t uxArraySize,
                                      configRUN_TIME_COUNTER_TYPE * const pulTotalRunTime )
    {
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	b086      	sub	sp, #24
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	60f8      	str	r0, [r7, #12]
 800c7fc:	60b9      	str	r1, [r7, #8]
 800c7fe:	607a      	str	r2, [r7, #4]
        UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 800c800:	2300      	movs	r3, #0
 800c802:	617b      	str	r3, [r7, #20]
 800c804:	2307      	movs	r3, #7
 800c806:	613b      	str	r3, [r7, #16]

        traceENTER_uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, pulTotalRunTime );

        vTaskSuspendAll();
 800c808:	f7ff feba 	bl	800c580 <vTaskSuspendAll>
        {
            /* Is there a space in the array for each task in the system? */
            if( uxArraySize >= uxCurrentNumberOfTasks )
 800c80c:	4b36      	ldr	r3, [pc, #216]	@ (800c8e8 <uxTaskGetSystemState+0xf4>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	68ba      	ldr	r2, [r7, #8]
 800c812:	429a      	cmp	r2, r3
 800c814:	d360      	bcc.n	800c8d8 <uxTaskGetSystemState+0xe4>
            {
                /* Fill in an TaskStatus_t structure with information on each
                 * task in the Ready state. */
                do
                {
                    uxQueue--;
 800c816:	693b      	ldr	r3, [r7, #16]
 800c818:	3b01      	subs	r3, #1
 800c81a:	613b      	str	r3, [r7, #16]
                    uxTask = ( UBaseType_t ) ( uxTask + prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady ) );
 800c81c:	697b      	ldr	r3, [r7, #20]
 800c81e:	222c      	movs	r2, #44	@ 0x2c
 800c820:	fb02 f303 	mul.w	r3, r2, r3
 800c824:	68fa      	ldr	r2, [r7, #12]
 800c826:	18d0      	adds	r0, r2, r3
 800c828:	693a      	ldr	r2, [r7, #16]
 800c82a:	4613      	mov	r3, r2
 800c82c:	009b      	lsls	r3, r3, #2
 800c82e:	4413      	add	r3, r2
 800c830:	009b      	lsls	r3, r3, #2
 800c832:	4a2e      	ldr	r2, [pc, #184]	@ (800c8ec <uxTaskGetSystemState+0xf8>)
 800c834:	4413      	add	r3, r2
 800c836:	2201      	movs	r2, #1
 800c838:	4619      	mov	r1, r3
 800c83a:	f000 fd35 	bl	800d2a8 <prvListTasksWithinSingleList>
 800c83e:	4602      	mov	r2, r0
 800c840:	697b      	ldr	r3, [r7, #20]
 800c842:	4413      	add	r3, r2
 800c844:	617b      	str	r3, [r7, #20]
                } while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY );
 800c846:	693b      	ldr	r3, [r7, #16]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d1e4      	bne.n	800c816 <uxTaskGetSystemState+0x22>

                /* Fill in an TaskStatus_t structure with information on each
                 * task in the Blocked state. */
                uxTask = ( UBaseType_t ) ( uxTask + prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked ) );
 800c84c:	697b      	ldr	r3, [r7, #20]
 800c84e:	222c      	movs	r2, #44	@ 0x2c
 800c850:	fb02 f303 	mul.w	r3, r2, r3
 800c854:	68fa      	ldr	r2, [r7, #12]
 800c856:	4413      	add	r3, r2
 800c858:	4a25      	ldr	r2, [pc, #148]	@ (800c8f0 <uxTaskGetSystemState+0xfc>)
 800c85a:	6811      	ldr	r1, [r2, #0]
 800c85c:	2202      	movs	r2, #2
 800c85e:	4618      	mov	r0, r3
 800c860:	f000 fd22 	bl	800d2a8 <prvListTasksWithinSingleList>
 800c864:	4602      	mov	r2, r0
 800c866:	697b      	ldr	r3, [r7, #20]
 800c868:	4413      	add	r3, r2
 800c86a:	617b      	str	r3, [r7, #20]
                uxTask = ( UBaseType_t ) ( uxTask + prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked ) );
 800c86c:	697b      	ldr	r3, [r7, #20]
 800c86e:	222c      	movs	r2, #44	@ 0x2c
 800c870:	fb02 f303 	mul.w	r3, r2, r3
 800c874:	68fa      	ldr	r2, [r7, #12]
 800c876:	4413      	add	r3, r2
 800c878:	4a1e      	ldr	r2, [pc, #120]	@ (800c8f4 <uxTaskGetSystemState+0x100>)
 800c87a:	6811      	ldr	r1, [r2, #0]
 800c87c:	2202      	movs	r2, #2
 800c87e:	4618      	mov	r0, r3
 800c880:	f000 fd12 	bl	800d2a8 <prvListTasksWithinSingleList>
 800c884:	4602      	mov	r2, r0
 800c886:	697b      	ldr	r3, [r7, #20]
 800c888:	4413      	add	r3, r2
 800c88a:	617b      	str	r3, [r7, #20]

                #if ( INCLUDE_vTaskDelete == 1 )
                {
                    /* Fill in an TaskStatus_t structure with information on
                     * each task that has been deleted but not yet cleaned up. */
                    uxTask = ( UBaseType_t ) ( uxTask + prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted ) );
 800c88c:	697b      	ldr	r3, [r7, #20]
 800c88e:	222c      	movs	r2, #44	@ 0x2c
 800c890:	fb02 f303 	mul.w	r3, r2, r3
 800c894:	68fa      	ldr	r2, [r7, #12]
 800c896:	4413      	add	r3, r2
 800c898:	2204      	movs	r2, #4
 800c89a:	4917      	ldr	r1, [pc, #92]	@ (800c8f8 <uxTaskGetSystemState+0x104>)
 800c89c:	4618      	mov	r0, r3
 800c89e:	f000 fd03 	bl	800d2a8 <prvListTasksWithinSingleList>
 800c8a2:	4602      	mov	r2, r0
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	4413      	add	r3, r2
 800c8a8:	617b      	str	r3, [r7, #20]

                #if ( INCLUDE_vTaskSuspend == 1 )
                {
                    /* Fill in an TaskStatus_t structure with information on
                     * each task in the Suspended state. */
                    uxTask = ( UBaseType_t ) ( uxTask + prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended ) );
 800c8aa:	697b      	ldr	r3, [r7, #20]
 800c8ac:	222c      	movs	r2, #44	@ 0x2c
 800c8ae:	fb02 f303 	mul.w	r3, r2, r3
 800c8b2:	68fa      	ldr	r2, [r7, #12]
 800c8b4:	4413      	add	r3, r2
 800c8b6:	2203      	movs	r2, #3
 800c8b8:	4910      	ldr	r1, [pc, #64]	@ (800c8fc <uxTaskGetSystemState+0x108>)
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	f000 fcf4 	bl	800d2a8 <prvListTasksWithinSingleList>
 800c8c0:	4602      	mov	r2, r0
 800c8c2:	697b      	ldr	r3, [r7, #20]
 800c8c4:	4413      	add	r3, r2
 800c8c6:	617b      	str	r3, [r7, #20]
                }
                #endif

                #if ( configGENERATE_RUN_TIME_STATS == 1 )
                {
                    if( pulTotalRunTime != NULL )
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d004      	beq.n	800c8d8 <uxTaskGetSystemState+0xe4>
                    {
                        #ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
                            portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
                        #else
                            *pulTotalRunTime = ( configRUN_TIME_COUNTER_TYPE ) portGET_RUN_TIME_COUNTER_VALUE();
 800c8ce:	f7ff ff75 	bl	800c7bc <xTaskGetTickCount>
 800c8d2:	4602      	mov	r2, r0
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	601a      	str	r2, [r3, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        ( void ) xTaskResumeAll();
 800c8d8:	f7ff fe60 	bl	800c59c <xTaskResumeAll>

        traceRETURN_uxTaskGetSystemState( uxTask );

        return uxTask;
 800c8dc:	697b      	ldr	r3, [r7, #20]
    }
 800c8de:	4618      	mov	r0, r3
 800c8e0:	3718      	adds	r7, #24
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	bd80      	pop	{r7, pc}
 800c8e6:	bf00      	nop
 800c8e8:	2000048c 	.word	0x2000048c
 800c8ec:	20000390 	.word	0x20000390
 800c8f0:	20000444 	.word	0x20000444
 800c8f4:	20000448 	.word	0x20000448
 800c8f8:	20000460 	.word	0x20000460
 800c8fc:	20000478 	.word	0x20000478

0800c900 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b08a      	sub	sp, #40	@ 0x28
 800c904:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800c906:	2300      	movs	r3, #0
 800c908:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800c90a:	4b81      	ldr	r3, [pc, #516]	@ (800cb10 <xTaskIncrementTick+0x210>)
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	f040 80f4 	bne.w	800cafc <xTaskIncrementTick+0x1fc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c914:	4b7f      	ldr	r3, [pc, #508]	@ (800cb14 <xTaskIncrementTick+0x214>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	3301      	adds	r3, #1
 800c91a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800c91c:	4a7d      	ldr	r2, [pc, #500]	@ (800cb14 <xTaskIncrementTick+0x214>)
 800c91e:	6a3b      	ldr	r3, [r7, #32]
 800c920:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800c922:	6a3b      	ldr	r3, [r7, #32]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d126      	bne.n	800c976 <xTaskIncrementTick+0x76>
        {
            taskSWITCH_DELAYED_LISTS();
 800c928:	4b7b      	ldr	r3, [pc, #492]	@ (800cb18 <xTaskIncrementTick+0x218>)
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d010      	beq.n	800c954 <xTaskIncrementTick+0x54>
    __asm volatile
 800c932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c936:	b672      	cpsid	i
 800c938:	f383 8811 	msr	BASEPRI, r3
 800c93c:	f3bf 8f6f 	isb	sy
 800c940:	f3bf 8f4f 	dsb	sy
 800c944:	b662      	cpsie	i
 800c946:	607b      	str	r3, [r7, #4]
}
 800c948:	bf00      	nop
 800c94a:	f241 215f 	movw	r1, #4703	@ 0x125f
 800c94e:	4873      	ldr	r0, [pc, #460]	@ (800cb1c <xTaskIncrementTick+0x21c>)
 800c950:	f7f7 fe7a 	bl	8004648 <vAssertCalled>
 800c954:	4b70      	ldr	r3, [pc, #448]	@ (800cb18 <xTaskIncrementTick+0x218>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	61fb      	str	r3, [r7, #28]
 800c95a:	4b71      	ldr	r3, [pc, #452]	@ (800cb20 <xTaskIncrementTick+0x220>)
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	4a6e      	ldr	r2, [pc, #440]	@ (800cb18 <xTaskIncrementTick+0x218>)
 800c960:	6013      	str	r3, [r2, #0]
 800c962:	4a6f      	ldr	r2, [pc, #444]	@ (800cb20 <xTaskIncrementTick+0x220>)
 800c964:	69fb      	ldr	r3, [r7, #28]
 800c966:	6013      	str	r3, [r2, #0]
 800c968:	4b6e      	ldr	r3, [pc, #440]	@ (800cb24 <xTaskIncrementTick+0x224>)
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	3301      	adds	r3, #1
 800c96e:	4a6d      	ldr	r2, [pc, #436]	@ (800cb24 <xTaskIncrementTick+0x224>)
 800c970:	6013      	str	r3, [r2, #0]
 800c972:	f000 fcfd 	bl	800d370 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800c976:	4b6c      	ldr	r3, [pc, #432]	@ (800cb28 <xTaskIncrementTick+0x228>)
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	6a3a      	ldr	r2, [r7, #32]
 800c97c:	429a      	cmp	r2, r3
 800c97e:	f0c0 80a8 	bcc.w	800cad2 <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c982:	4b65      	ldr	r3, [pc, #404]	@ (800cb18 <xTaskIncrementTick+0x218>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d104      	bne.n	800c996 <xTaskIncrementTick+0x96>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800c98c:	4b66      	ldr	r3, [pc, #408]	@ (800cb28 <xTaskIncrementTick+0x228>)
 800c98e:	f04f 32ff 	mov.w	r2, #4294967295
 800c992:	601a      	str	r2, [r3, #0]
                    break;
 800c994:	e09d      	b.n	800cad2 <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800c996:	4b60      	ldr	r3, [pc, #384]	@ (800cb18 <xTaskIncrementTick+0x218>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	68db      	ldr	r3, [r3, #12]
 800c99c:	68db      	ldr	r3, [r3, #12]
 800c99e:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c9a0:	69bb      	ldr	r3, [r7, #24]
 800c9a2:	685b      	ldr	r3, [r3, #4]
 800c9a4:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800c9a6:	6a3a      	ldr	r2, [r7, #32]
 800c9a8:	697b      	ldr	r3, [r7, #20]
 800c9aa:	429a      	cmp	r2, r3
 800c9ac:	d203      	bcs.n	800c9b6 <xTaskIncrementTick+0xb6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800c9ae:	4a5e      	ldr	r2, [pc, #376]	@ (800cb28 <xTaskIncrementTick+0x228>)
 800c9b0:	697b      	ldr	r3, [r7, #20]
 800c9b2:	6013      	str	r3, [r2, #0]
                        break;
 800c9b4:	e08d      	b.n	800cad2 <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800c9b6:	69bb      	ldr	r3, [r7, #24]
 800c9b8:	695b      	ldr	r3, [r3, #20]
 800c9ba:	613b      	str	r3, [r7, #16]
 800c9bc:	69bb      	ldr	r3, [r7, #24]
 800c9be:	689b      	ldr	r3, [r3, #8]
 800c9c0:	69ba      	ldr	r2, [r7, #24]
 800c9c2:	68d2      	ldr	r2, [r2, #12]
 800c9c4:	609a      	str	r2, [r3, #8]
 800c9c6:	69bb      	ldr	r3, [r7, #24]
 800c9c8:	68db      	ldr	r3, [r3, #12]
 800c9ca:	69ba      	ldr	r2, [r7, #24]
 800c9cc:	6892      	ldr	r2, [r2, #8]
 800c9ce:	605a      	str	r2, [r3, #4]
 800c9d0:	693b      	ldr	r3, [r7, #16]
 800c9d2:	685a      	ldr	r2, [r3, #4]
 800c9d4:	69bb      	ldr	r3, [r7, #24]
 800c9d6:	3304      	adds	r3, #4
 800c9d8:	429a      	cmp	r2, r3
 800c9da:	d103      	bne.n	800c9e4 <xTaskIncrementTick+0xe4>
 800c9dc:	69bb      	ldr	r3, [r7, #24]
 800c9de:	68da      	ldr	r2, [r3, #12]
 800c9e0:	693b      	ldr	r3, [r7, #16]
 800c9e2:	605a      	str	r2, [r3, #4]
 800c9e4:	69bb      	ldr	r3, [r7, #24]
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	615a      	str	r2, [r3, #20]
 800c9ea:	693b      	ldr	r3, [r7, #16]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	1e5a      	subs	r2, r3, #1
 800c9f0:	693b      	ldr	r3, [r7, #16]
 800c9f2:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c9f4:	69bb      	ldr	r3, [r7, #24]
 800c9f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d01e      	beq.n	800ca3a <xTaskIncrementTick+0x13a>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800c9fc:	69bb      	ldr	r3, [r7, #24]
 800c9fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca00:	60fb      	str	r3, [r7, #12]
 800ca02:	69bb      	ldr	r3, [r7, #24]
 800ca04:	69db      	ldr	r3, [r3, #28]
 800ca06:	69ba      	ldr	r2, [r7, #24]
 800ca08:	6a12      	ldr	r2, [r2, #32]
 800ca0a:	609a      	str	r2, [r3, #8]
 800ca0c:	69bb      	ldr	r3, [r7, #24]
 800ca0e:	6a1b      	ldr	r3, [r3, #32]
 800ca10:	69ba      	ldr	r2, [r7, #24]
 800ca12:	69d2      	ldr	r2, [r2, #28]
 800ca14:	605a      	str	r2, [r3, #4]
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	685a      	ldr	r2, [r3, #4]
 800ca1a:	69bb      	ldr	r3, [r7, #24]
 800ca1c:	3318      	adds	r3, #24
 800ca1e:	429a      	cmp	r2, r3
 800ca20:	d103      	bne.n	800ca2a <xTaskIncrementTick+0x12a>
 800ca22:	69bb      	ldr	r3, [r7, #24]
 800ca24:	6a1a      	ldr	r2, [r3, #32]
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	605a      	str	r2, [r3, #4]
 800ca2a:	69bb      	ldr	r3, [r7, #24]
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	629a      	str	r2, [r3, #40]	@ 0x28
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	1e5a      	subs	r2, r3, #1
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800ca3a:	69bb      	ldr	r3, [r7, #24]
 800ca3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca3e:	2201      	movs	r2, #1
 800ca40:	409a      	lsls	r2, r3
 800ca42:	4b3a      	ldr	r3, [pc, #232]	@ (800cb2c <xTaskIncrementTick+0x22c>)
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	4313      	orrs	r3, r2
 800ca48:	4a38      	ldr	r2, [pc, #224]	@ (800cb2c <xTaskIncrementTick+0x22c>)
 800ca4a:	6013      	str	r3, [r2, #0]
 800ca4c:	69bb      	ldr	r3, [r7, #24]
 800ca4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca50:	4937      	ldr	r1, [pc, #220]	@ (800cb30 <xTaskIncrementTick+0x230>)
 800ca52:	4613      	mov	r3, r2
 800ca54:	009b      	lsls	r3, r3, #2
 800ca56:	4413      	add	r3, r2
 800ca58:	009b      	lsls	r3, r3, #2
 800ca5a:	440b      	add	r3, r1
 800ca5c:	3304      	adds	r3, #4
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	60bb      	str	r3, [r7, #8]
 800ca62:	69bb      	ldr	r3, [r7, #24]
 800ca64:	68ba      	ldr	r2, [r7, #8]
 800ca66:	609a      	str	r2, [r3, #8]
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	689a      	ldr	r2, [r3, #8]
 800ca6c:	69bb      	ldr	r3, [r7, #24]
 800ca6e:	60da      	str	r2, [r3, #12]
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	689b      	ldr	r3, [r3, #8]
 800ca74:	69ba      	ldr	r2, [r7, #24]
 800ca76:	3204      	adds	r2, #4
 800ca78:	605a      	str	r2, [r3, #4]
 800ca7a:	69bb      	ldr	r3, [r7, #24]
 800ca7c:	1d1a      	adds	r2, r3, #4
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	609a      	str	r2, [r3, #8]
 800ca82:	69bb      	ldr	r3, [r7, #24]
 800ca84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca86:	4613      	mov	r3, r2
 800ca88:	009b      	lsls	r3, r3, #2
 800ca8a:	4413      	add	r3, r2
 800ca8c:	009b      	lsls	r3, r3, #2
 800ca8e:	4a28      	ldr	r2, [pc, #160]	@ (800cb30 <xTaskIncrementTick+0x230>)
 800ca90:	441a      	add	r2, r3
 800ca92:	69bb      	ldr	r3, [r7, #24]
 800ca94:	615a      	str	r2, [r3, #20]
 800ca96:	69bb      	ldr	r3, [r7, #24]
 800ca98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca9a:	4925      	ldr	r1, [pc, #148]	@ (800cb30 <xTaskIncrementTick+0x230>)
 800ca9c:	4613      	mov	r3, r2
 800ca9e:	009b      	lsls	r3, r3, #2
 800caa0:	4413      	add	r3, r2
 800caa2:	009b      	lsls	r3, r3, #2
 800caa4:	440b      	add	r3, r1
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	69ba      	ldr	r2, [r7, #24]
 800caaa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800caac:	1c59      	adds	r1, r3, #1
 800caae:	4820      	ldr	r0, [pc, #128]	@ (800cb30 <xTaskIncrementTick+0x230>)
 800cab0:	4613      	mov	r3, r2
 800cab2:	009b      	lsls	r3, r3, #2
 800cab4:	4413      	add	r3, r2
 800cab6:	009b      	lsls	r3, r3, #2
 800cab8:	4403      	add	r3, r0
 800caba:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cabc:	69bb      	ldr	r3, [r7, #24]
 800cabe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cac0:	4b1c      	ldr	r3, [pc, #112]	@ (800cb34 <xTaskIncrementTick+0x234>)
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cac6:	429a      	cmp	r2, r3
 800cac8:	f67f af5b 	bls.w	800c982 <xTaskIncrementTick+0x82>
                            {
                                xSwitchRequired = pdTRUE;
 800cacc:	2301      	movs	r3, #1
 800cace:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cad0:	e757      	b.n	800c982 <xTaskIncrementTick+0x82>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800cad2:	4b18      	ldr	r3, [pc, #96]	@ (800cb34 <xTaskIncrementTick+0x234>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cad8:	4915      	ldr	r1, [pc, #84]	@ (800cb30 <xTaskIncrementTick+0x230>)
 800cada:	4613      	mov	r3, r2
 800cadc:	009b      	lsls	r3, r3, #2
 800cade:	4413      	add	r3, r2
 800cae0:	009b      	lsls	r3, r3, #2
 800cae2:	440b      	add	r3, r1
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	2b01      	cmp	r3, #1
 800cae8:	d901      	bls.n	800caee <xTaskIncrementTick+0x1ee>
                {
                    xSwitchRequired = pdTRUE;
 800caea:	2301      	movs	r3, #1
 800caec:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800caee:	4b12      	ldr	r3, [pc, #72]	@ (800cb38 <xTaskIncrementTick+0x238>)
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d007      	beq.n	800cb06 <xTaskIncrementTick+0x206>
                {
                    xSwitchRequired = pdTRUE;
 800caf6:	2301      	movs	r3, #1
 800caf8:	627b      	str	r3, [r7, #36]	@ 0x24
 800cafa:	e004      	b.n	800cb06 <xTaskIncrementTick+0x206>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800cafc:	4b0f      	ldr	r3, [pc, #60]	@ (800cb3c <xTaskIncrementTick+0x23c>)
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	3301      	adds	r3, #1
 800cb02:	4a0e      	ldr	r2, [pc, #56]	@ (800cb3c <xTaskIncrementTick+0x23c>)
 800cb04:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 800cb06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	3728      	adds	r7, #40	@ 0x28
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd80      	pop	{r7, pc}
 800cb10:	200004b4 	.word	0x200004b4
 800cb14:	20000490 	.word	0x20000490
 800cb18:	20000444 	.word	0x20000444
 800cb1c:	0801461c 	.word	0x0801461c
 800cb20:	20000448 	.word	0x20000448
 800cb24:	200004a4 	.word	0x200004a4
 800cb28:	200004ac 	.word	0x200004ac
 800cb2c:	20000494 	.word	0x20000494
 800cb30:	20000390 	.word	0x20000390
 800cb34:	2000038c 	.word	0x2000038c
 800cb38:	200004a0 	.word	0x200004a0
 800cb3c:	2000049c 	.word	0x2000049c

0800cb40 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b088      	sub	sp, #32
 800cb44:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800cb46:	4b4c      	ldr	r3, [pc, #304]	@ (800cc78 <vTaskSwitchContext+0x138>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d003      	beq.n	800cb56 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800cb4e:	4b4b      	ldr	r3, [pc, #300]	@ (800cc7c <vTaskSwitchContext+0x13c>)
 800cb50:	2201      	movs	r2, #1
 800cb52:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 800cb54:	e08c      	b.n	800cc70 <vTaskSwitchContext+0x130>
            xYieldPendings[ 0 ] = pdFALSE;
 800cb56:	4b49      	ldr	r3, [pc, #292]	@ (800cc7c <vTaskSwitchContext+0x13c>)
 800cb58:	2200      	movs	r2, #0
 800cb5a:	601a      	str	r2, [r3, #0]
                    ulTotalRunTime[ 0 ] = portGET_RUN_TIME_COUNTER_VALUE();
 800cb5c:	f7ff fe2e 	bl	800c7bc <xTaskGetTickCount>
 800cb60:	4603      	mov	r3, r0
 800cb62:	4a47      	ldr	r2, [pc, #284]	@ (800cc80 <vTaskSwitchContext+0x140>)
 800cb64:	6013      	str	r3, [r2, #0]
                if( ulTotalRunTime[ 0 ] > ulTaskSwitchedInTime[ 0 ] )
 800cb66:	4b46      	ldr	r3, [pc, #280]	@ (800cc80 <vTaskSwitchContext+0x140>)
 800cb68:	681a      	ldr	r2, [r3, #0]
 800cb6a:	4b46      	ldr	r3, [pc, #280]	@ (800cc84 <vTaskSwitchContext+0x144>)
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	429a      	cmp	r2, r3
 800cb70:	d909      	bls.n	800cb86 <vTaskSwitchContext+0x46>
                    pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime[ 0 ] - ulTaskSwitchedInTime[ 0 ] );
 800cb72:	4b43      	ldr	r3, [pc, #268]	@ (800cc80 <vTaskSwitchContext+0x140>)
 800cb74:	681a      	ldr	r2, [r3, #0]
 800cb76:	4b43      	ldr	r3, [pc, #268]	@ (800cc84 <vTaskSwitchContext+0x144>)
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	1ad1      	subs	r1, r2, r3
 800cb7c:	4b42      	ldr	r3, [pc, #264]	@ (800cc88 <vTaskSwitchContext+0x148>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800cb82:	440a      	add	r2, r1
 800cb84:	659a      	str	r2, [r3, #88]	@ 0x58
                ulTaskSwitchedInTime[ 0 ] = ulTotalRunTime[ 0 ];
 800cb86:	4b3e      	ldr	r3, [pc, #248]	@ (800cc80 <vTaskSwitchContext+0x140>)
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	4a3e      	ldr	r2, [pc, #248]	@ (800cc84 <vTaskSwitchContext+0x144>)
 800cb8c:	6013      	str	r3, [r2, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 800cb8e:	4b3e      	ldr	r3, [pc, #248]	@ (800cc88 <vTaskSwitchContext+0x148>)
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb94:	61fb      	str	r3, [r7, #28]
 800cb96:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800cb9a:	61bb      	str	r3, [r7, #24]
 800cb9c:	69fb      	ldr	r3, [r7, #28]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	69ba      	ldr	r2, [r7, #24]
 800cba2:	429a      	cmp	r2, r3
 800cba4:	d111      	bne.n	800cbca <vTaskSwitchContext+0x8a>
 800cba6:	69fb      	ldr	r3, [r7, #28]
 800cba8:	3304      	adds	r3, #4
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	69ba      	ldr	r2, [r7, #24]
 800cbae:	429a      	cmp	r2, r3
 800cbb0:	d10b      	bne.n	800cbca <vTaskSwitchContext+0x8a>
 800cbb2:	69fb      	ldr	r3, [r7, #28]
 800cbb4:	3308      	adds	r3, #8
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	69ba      	ldr	r2, [r7, #24]
 800cbba:	429a      	cmp	r2, r3
 800cbbc:	d105      	bne.n	800cbca <vTaskSwitchContext+0x8a>
 800cbbe:	69fb      	ldr	r3, [r7, #28]
 800cbc0:	330c      	adds	r3, #12
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	69ba      	ldr	r2, [r7, #24]
 800cbc6:	429a      	cmp	r2, r3
 800cbc8:	d009      	beq.n	800cbde <vTaskSwitchContext+0x9e>
 800cbca:	4b2f      	ldr	r3, [pc, #188]	@ (800cc88 <vTaskSwitchContext+0x148>)
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	3334      	adds	r3, #52	@ 0x34
 800cbd0:	617b      	str	r3, [r7, #20]
 800cbd2:	4b2d      	ldr	r3, [pc, #180]	@ (800cc88 <vTaskSwitchContext+0x148>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	6979      	ldr	r1, [r7, #20]
 800cbd8:	4618      	mov	r0, r3
 800cbda:	f7f7 f8ec 	bl	8003db6 <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800cbde:	4b2b      	ldr	r3, [pc, #172]	@ (800cc8c <vTaskSwitchContext+0x14c>)
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	60bb      	str	r3, [r7, #8]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800cbe4:	68bb      	ldr	r3, [r7, #8]
 800cbe6:	fab3 f383 	clz	r3, r3
 800cbea:	71fb      	strb	r3, [r7, #7]
        return ucReturn;
 800cbec:	79fb      	ldrb	r3, [r7, #7]
 800cbee:	f1c3 031f 	rsb	r3, r3, #31
 800cbf2:	613b      	str	r3, [r7, #16]
 800cbf4:	4926      	ldr	r1, [pc, #152]	@ (800cc90 <vTaskSwitchContext+0x150>)
 800cbf6:	693a      	ldr	r2, [r7, #16]
 800cbf8:	4613      	mov	r3, r2
 800cbfa:	009b      	lsls	r3, r3, #2
 800cbfc:	4413      	add	r3, r2
 800cbfe:	009b      	lsls	r3, r3, #2
 800cc00:	440b      	add	r3, r1
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d110      	bne.n	800cc2a <vTaskSwitchContext+0xea>
    __asm volatile
 800cc08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc0c:	b672      	cpsid	i
 800cc0e:	f383 8811 	msr	BASEPRI, r3
 800cc12:	f3bf 8f6f 	isb	sy
 800cc16:	f3bf 8f4f 	dsb	sy
 800cc1a:	b662      	cpsie	i
 800cc1c:	603b      	str	r3, [r7, #0]
}
 800cc1e:	bf00      	nop
 800cc20:	f241 31fa 	movw	r1, #5114	@ 0x13fa
 800cc24:	481b      	ldr	r0, [pc, #108]	@ (800cc94 <vTaskSwitchContext+0x154>)
 800cc26:	f7f7 fd0f 	bl	8004648 <vAssertCalled>
 800cc2a:	693a      	ldr	r2, [r7, #16]
 800cc2c:	4613      	mov	r3, r2
 800cc2e:	009b      	lsls	r3, r3, #2
 800cc30:	4413      	add	r3, r2
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	4a16      	ldr	r2, [pc, #88]	@ (800cc90 <vTaskSwitchContext+0x150>)
 800cc36:	4413      	add	r3, r2
 800cc38:	60fb      	str	r3, [r7, #12]
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	685b      	ldr	r3, [r3, #4]
 800cc3e:	685a      	ldr	r2, [r3, #4]
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	605a      	str	r2, [r3, #4]
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	685a      	ldr	r2, [r3, #4]
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	3308      	adds	r3, #8
 800cc4c:	429a      	cmp	r2, r3
 800cc4e:	d103      	bne.n	800cc58 <vTaskSwitchContext+0x118>
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	68da      	ldr	r2, [r3, #12]
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	605a      	str	r2, [r3, #4]
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	685b      	ldr	r3, [r3, #4]
 800cc5c:	68db      	ldr	r3, [r3, #12]
 800cc5e:	4a0a      	ldr	r2, [pc, #40]	@ (800cc88 <vTaskSwitchContext+0x148>)
 800cc60:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800cc62:	4b09      	ldr	r3, [pc, #36]	@ (800cc88 <vTaskSwitchContext+0x148>)
 800cc64:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 800cc66:	4b08      	ldr	r3, [pc, #32]	@ (800cc88 <vTaskSwitchContext+0x148>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	335c      	adds	r3, #92	@ 0x5c
 800cc6c:	4a0a      	ldr	r2, [pc, #40]	@ (800cc98 <vTaskSwitchContext+0x158>)
 800cc6e:	6013      	str	r3, [r2, #0]
    }
 800cc70:	bf00      	nop
 800cc72:	3720      	adds	r7, #32
 800cc74:	46bd      	mov	sp, r7
 800cc76:	bd80      	pop	{r7, pc}
 800cc78:	200004b4 	.word	0x200004b4
 800cc7c:	200004a0 	.word	0x200004a0
 800cc80:	200004bc 	.word	0x200004bc
 800cc84:	200004b8 	.word	0x200004b8
 800cc88:	2000038c 	.word	0x2000038c
 800cc8c:	20000494 	.word	0x20000494
 800cc90:	20000390 	.word	0x20000390
 800cc94:	0801461c 	.word	0x0801461c
 800cc98:	200001c0 	.word	0x200001c0

0800cc9c <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	b084      	sub	sp, #16
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
 800cca4:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d110      	bne.n	800ccce <vTaskPlaceOnEventList+0x32>
    __asm volatile
 800ccac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccb0:	b672      	cpsid	i
 800ccb2:	f383 8811 	msr	BASEPRI, r3
 800ccb6:	f3bf 8f6f 	isb	sy
 800ccba:	f3bf 8f4f 	dsb	sy
 800ccbe:	b662      	cpsie	i
 800ccc0:	60fb      	str	r3, [r7, #12]
}
 800ccc2:	bf00      	nop
 800ccc4:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800ccc8:	4808      	ldr	r0, [pc, #32]	@ (800ccec <vTaskPlaceOnEventList+0x50>)
 800ccca:	f7f7 fcbd 	bl	8004648 <vAssertCalled>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ccce:	4b08      	ldr	r3, [pc, #32]	@ (800ccf0 <vTaskPlaceOnEventList+0x54>)
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	3318      	adds	r3, #24
 800ccd4:	4619      	mov	r1, r3
 800ccd6:	6878      	ldr	r0, [r7, #4]
 800ccd8:	f7fe f9c9 	bl	800b06e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ccdc:	2101      	movs	r1, #1
 800ccde:	6838      	ldr	r0, [r7, #0]
 800cce0:	f000 fdc6 	bl	800d870 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 800cce4:	bf00      	nop
 800cce6:	3710      	adds	r7, #16
 800cce8:	46bd      	mov	sp, r7
 800ccea:	bd80      	pop	{r7, pc}
 800ccec:	0801461c 	.word	0x0801461c
 800ccf0:	2000038c 	.word	0x2000038c

0800ccf4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b086      	sub	sp, #24
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	60f8      	str	r0, [r7, #12]
 800ccfc:	60b9      	str	r1, [r7, #8]
 800ccfe:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d110      	bne.n	800cd28 <vTaskPlaceOnEventListRestricted+0x34>
    __asm volatile
 800cd06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd0a:	b672      	cpsid	i
 800cd0c:	f383 8811 	msr	BASEPRI, r3
 800cd10:	f3bf 8f6f 	isb	sy
 800cd14:	f3bf 8f4f 	dsb	sy
 800cd18:	b662      	cpsie	i
 800cd1a:	613b      	str	r3, [r7, #16]
}
 800cd1c:	bf00      	nop
 800cd1e:	f241 41be 	movw	r1, #5310	@ 0x14be
 800cd22:	4819      	ldr	r0, [pc, #100]	@ (800cd88 <vTaskPlaceOnEventListRestricted+0x94>)
 800cd24:	f7f7 fc90 	bl	8004648 <vAssertCalled>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	685b      	ldr	r3, [r3, #4]
 800cd2c:	617b      	str	r3, [r7, #20]
 800cd2e:	4b17      	ldr	r3, [pc, #92]	@ (800cd8c <vTaskPlaceOnEventListRestricted+0x98>)
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	697a      	ldr	r2, [r7, #20]
 800cd34:	61da      	str	r2, [r3, #28]
 800cd36:	4b15      	ldr	r3, [pc, #84]	@ (800cd8c <vTaskPlaceOnEventListRestricted+0x98>)
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	697a      	ldr	r2, [r7, #20]
 800cd3c:	6892      	ldr	r2, [r2, #8]
 800cd3e:	621a      	str	r2, [r3, #32]
 800cd40:	4b12      	ldr	r3, [pc, #72]	@ (800cd8c <vTaskPlaceOnEventListRestricted+0x98>)
 800cd42:	681a      	ldr	r2, [r3, #0]
 800cd44:	697b      	ldr	r3, [r7, #20]
 800cd46:	689b      	ldr	r3, [r3, #8]
 800cd48:	3218      	adds	r2, #24
 800cd4a:	605a      	str	r2, [r3, #4]
 800cd4c:	4b0f      	ldr	r3, [pc, #60]	@ (800cd8c <vTaskPlaceOnEventListRestricted+0x98>)
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	f103 0218 	add.w	r2, r3, #24
 800cd54:	697b      	ldr	r3, [r7, #20]
 800cd56:	609a      	str	r2, [r3, #8]
 800cd58:	4b0c      	ldr	r3, [pc, #48]	@ (800cd8c <vTaskPlaceOnEventListRestricted+0x98>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	68fa      	ldr	r2, [r7, #12]
 800cd5e:	629a      	str	r2, [r3, #40]	@ 0x28
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	1c5a      	adds	r2, r3, #1
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d002      	beq.n	800cd76 <vTaskPlaceOnEventListRestricted+0x82>
        {
            xTicksToWait = portMAX_DELAY;
 800cd70:	f04f 33ff 	mov.w	r3, #4294967295
 800cd74:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cd76:	6879      	ldr	r1, [r7, #4]
 800cd78:	68b8      	ldr	r0, [r7, #8]
 800cd7a:	f000 fd79 	bl	800d870 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 800cd7e:	bf00      	nop
 800cd80:	3718      	adds	r7, #24
 800cd82:	46bd      	mov	sp, r7
 800cd84:	bd80      	pop	{r7, pc}
 800cd86:	bf00      	nop
 800cd88:	0801461c 	.word	0x0801461c
 800cd8c:	2000038c 	.word	0x2000038c

0800cd90 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b08a      	sub	sp, #40	@ 0x28
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	68db      	ldr	r3, [r3, #12]
 800cd9c:	68db      	ldr	r3, [r3, #12]
 800cd9e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800cda0:	6a3b      	ldr	r3, [r7, #32]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d110      	bne.n	800cdc8 <xTaskRemoveFromEventList+0x38>
    __asm volatile
 800cda6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdaa:	b672      	cpsid	i
 800cdac:	f383 8811 	msr	BASEPRI, r3
 800cdb0:	f3bf 8f6f 	isb	sy
 800cdb4:	f3bf 8f4f 	dsb	sy
 800cdb8:	b662      	cpsie	i
 800cdba:	60fb      	str	r3, [r7, #12]
}
 800cdbc:	bf00      	nop
 800cdbe:	f241 41f5 	movw	r1, #5365	@ 0x14f5
 800cdc2:	485b      	ldr	r0, [pc, #364]	@ (800cf30 <xTaskRemoveFromEventList+0x1a0>)
 800cdc4:	f7f7 fc40 	bl	8004648 <vAssertCalled>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800cdc8:	6a3b      	ldr	r3, [r7, #32]
 800cdca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdcc:	61fb      	str	r3, [r7, #28]
 800cdce:	6a3b      	ldr	r3, [r7, #32]
 800cdd0:	69db      	ldr	r3, [r3, #28]
 800cdd2:	6a3a      	ldr	r2, [r7, #32]
 800cdd4:	6a12      	ldr	r2, [r2, #32]
 800cdd6:	609a      	str	r2, [r3, #8]
 800cdd8:	6a3b      	ldr	r3, [r7, #32]
 800cdda:	6a1b      	ldr	r3, [r3, #32]
 800cddc:	6a3a      	ldr	r2, [r7, #32]
 800cdde:	69d2      	ldr	r2, [r2, #28]
 800cde0:	605a      	str	r2, [r3, #4]
 800cde2:	69fb      	ldr	r3, [r7, #28]
 800cde4:	685a      	ldr	r2, [r3, #4]
 800cde6:	6a3b      	ldr	r3, [r7, #32]
 800cde8:	3318      	adds	r3, #24
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d103      	bne.n	800cdf6 <xTaskRemoveFromEventList+0x66>
 800cdee:	6a3b      	ldr	r3, [r7, #32]
 800cdf0:	6a1a      	ldr	r2, [r3, #32]
 800cdf2:	69fb      	ldr	r3, [r7, #28]
 800cdf4:	605a      	str	r2, [r3, #4]
 800cdf6:	6a3b      	ldr	r3, [r7, #32]
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	629a      	str	r2, [r3, #40]	@ 0x28
 800cdfc:	69fb      	ldr	r3, [r7, #28]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	1e5a      	subs	r2, r3, #1
 800ce02:	69fb      	ldr	r3, [r7, #28]
 800ce04:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800ce06:	4b4b      	ldr	r3, [pc, #300]	@ (800cf34 <xTaskRemoveFromEventList+0x1a4>)
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d160      	bne.n	800ced0 <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800ce0e:	6a3b      	ldr	r3, [r7, #32]
 800ce10:	695b      	ldr	r3, [r3, #20]
 800ce12:	617b      	str	r3, [r7, #20]
 800ce14:	6a3b      	ldr	r3, [r7, #32]
 800ce16:	689b      	ldr	r3, [r3, #8]
 800ce18:	6a3a      	ldr	r2, [r7, #32]
 800ce1a:	68d2      	ldr	r2, [r2, #12]
 800ce1c:	609a      	str	r2, [r3, #8]
 800ce1e:	6a3b      	ldr	r3, [r7, #32]
 800ce20:	68db      	ldr	r3, [r3, #12]
 800ce22:	6a3a      	ldr	r2, [r7, #32]
 800ce24:	6892      	ldr	r2, [r2, #8]
 800ce26:	605a      	str	r2, [r3, #4]
 800ce28:	697b      	ldr	r3, [r7, #20]
 800ce2a:	685a      	ldr	r2, [r3, #4]
 800ce2c:	6a3b      	ldr	r3, [r7, #32]
 800ce2e:	3304      	adds	r3, #4
 800ce30:	429a      	cmp	r2, r3
 800ce32:	d103      	bne.n	800ce3c <xTaskRemoveFromEventList+0xac>
 800ce34:	6a3b      	ldr	r3, [r7, #32]
 800ce36:	68da      	ldr	r2, [r3, #12]
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	605a      	str	r2, [r3, #4]
 800ce3c:	6a3b      	ldr	r3, [r7, #32]
 800ce3e:	2200      	movs	r2, #0
 800ce40:	615a      	str	r2, [r3, #20]
 800ce42:	697b      	ldr	r3, [r7, #20]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	1e5a      	subs	r2, r3, #1
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800ce4c:	6a3b      	ldr	r3, [r7, #32]
 800ce4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce50:	2201      	movs	r2, #1
 800ce52:	409a      	lsls	r2, r3
 800ce54:	4b38      	ldr	r3, [pc, #224]	@ (800cf38 <xTaskRemoveFromEventList+0x1a8>)
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	4313      	orrs	r3, r2
 800ce5a:	4a37      	ldr	r2, [pc, #220]	@ (800cf38 <xTaskRemoveFromEventList+0x1a8>)
 800ce5c:	6013      	str	r3, [r2, #0]
 800ce5e:	6a3b      	ldr	r3, [r7, #32]
 800ce60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce62:	4936      	ldr	r1, [pc, #216]	@ (800cf3c <xTaskRemoveFromEventList+0x1ac>)
 800ce64:	4613      	mov	r3, r2
 800ce66:	009b      	lsls	r3, r3, #2
 800ce68:	4413      	add	r3, r2
 800ce6a:	009b      	lsls	r3, r3, #2
 800ce6c:	440b      	add	r3, r1
 800ce6e:	3304      	adds	r3, #4
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	613b      	str	r3, [r7, #16]
 800ce74:	6a3b      	ldr	r3, [r7, #32]
 800ce76:	693a      	ldr	r2, [r7, #16]
 800ce78:	609a      	str	r2, [r3, #8]
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	689a      	ldr	r2, [r3, #8]
 800ce7e:	6a3b      	ldr	r3, [r7, #32]
 800ce80:	60da      	str	r2, [r3, #12]
 800ce82:	693b      	ldr	r3, [r7, #16]
 800ce84:	689b      	ldr	r3, [r3, #8]
 800ce86:	6a3a      	ldr	r2, [r7, #32]
 800ce88:	3204      	adds	r2, #4
 800ce8a:	605a      	str	r2, [r3, #4]
 800ce8c:	6a3b      	ldr	r3, [r7, #32]
 800ce8e:	1d1a      	adds	r2, r3, #4
 800ce90:	693b      	ldr	r3, [r7, #16]
 800ce92:	609a      	str	r2, [r3, #8]
 800ce94:	6a3b      	ldr	r3, [r7, #32]
 800ce96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce98:	4613      	mov	r3, r2
 800ce9a:	009b      	lsls	r3, r3, #2
 800ce9c:	4413      	add	r3, r2
 800ce9e:	009b      	lsls	r3, r3, #2
 800cea0:	4a26      	ldr	r2, [pc, #152]	@ (800cf3c <xTaskRemoveFromEventList+0x1ac>)
 800cea2:	441a      	add	r2, r3
 800cea4:	6a3b      	ldr	r3, [r7, #32]
 800cea6:	615a      	str	r2, [r3, #20]
 800cea8:	6a3b      	ldr	r3, [r7, #32]
 800ceaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ceac:	4923      	ldr	r1, [pc, #140]	@ (800cf3c <xTaskRemoveFromEventList+0x1ac>)
 800ceae:	4613      	mov	r3, r2
 800ceb0:	009b      	lsls	r3, r3, #2
 800ceb2:	4413      	add	r3, r2
 800ceb4:	009b      	lsls	r3, r3, #2
 800ceb6:	440b      	add	r3, r1
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	6a3a      	ldr	r2, [r7, #32]
 800cebc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800cebe:	1c59      	adds	r1, r3, #1
 800cec0:	481e      	ldr	r0, [pc, #120]	@ (800cf3c <xTaskRemoveFromEventList+0x1ac>)
 800cec2:	4613      	mov	r3, r2
 800cec4:	009b      	lsls	r3, r3, #2
 800cec6:	4413      	add	r3, r2
 800cec8:	009b      	lsls	r3, r3, #2
 800ceca:	4403      	add	r3, r0
 800cecc:	6019      	str	r1, [r3, #0]
 800cece:	e01b      	b.n	800cf08 <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ced0:	4b1b      	ldr	r3, [pc, #108]	@ (800cf40 <xTaskRemoveFromEventList+0x1b0>)
 800ced2:	685b      	ldr	r3, [r3, #4]
 800ced4:	61bb      	str	r3, [r7, #24]
 800ced6:	6a3b      	ldr	r3, [r7, #32]
 800ced8:	69ba      	ldr	r2, [r7, #24]
 800ceda:	61da      	str	r2, [r3, #28]
 800cedc:	69bb      	ldr	r3, [r7, #24]
 800cede:	689a      	ldr	r2, [r3, #8]
 800cee0:	6a3b      	ldr	r3, [r7, #32]
 800cee2:	621a      	str	r2, [r3, #32]
 800cee4:	69bb      	ldr	r3, [r7, #24]
 800cee6:	689b      	ldr	r3, [r3, #8]
 800cee8:	6a3a      	ldr	r2, [r7, #32]
 800ceea:	3218      	adds	r2, #24
 800ceec:	605a      	str	r2, [r3, #4]
 800ceee:	6a3b      	ldr	r3, [r7, #32]
 800cef0:	f103 0218 	add.w	r2, r3, #24
 800cef4:	69bb      	ldr	r3, [r7, #24]
 800cef6:	609a      	str	r2, [r3, #8]
 800cef8:	6a3b      	ldr	r3, [r7, #32]
 800cefa:	4a11      	ldr	r2, [pc, #68]	@ (800cf40 <xTaskRemoveFromEventList+0x1b0>)
 800cefc:	629a      	str	r2, [r3, #40]	@ 0x28
 800cefe:	4b10      	ldr	r3, [pc, #64]	@ (800cf40 <xTaskRemoveFromEventList+0x1b0>)
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	3301      	adds	r3, #1
 800cf04:	4a0e      	ldr	r2, [pc, #56]	@ (800cf40 <xTaskRemoveFromEventList+0x1b0>)
 800cf06:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cf08:	6a3b      	ldr	r3, [r7, #32]
 800cf0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf0c:	4b0d      	ldr	r3, [pc, #52]	@ (800cf44 <xTaskRemoveFromEventList+0x1b4>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf12:	429a      	cmp	r2, r3
 800cf14:	d905      	bls.n	800cf22 <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 800cf16:	2301      	movs	r3, #1
 800cf18:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 800cf1a:	4b0b      	ldr	r3, [pc, #44]	@ (800cf48 <xTaskRemoveFromEventList+0x1b8>)
 800cf1c:	2201      	movs	r2, #1
 800cf1e:	601a      	str	r2, [r3, #0]
 800cf20:	e001      	b.n	800cf26 <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 800cf22:	2300      	movs	r3, #0
 800cf24:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 800cf26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	3728      	adds	r7, #40	@ 0x28
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	bd80      	pop	{r7, pc}
 800cf30:	0801461c 	.word	0x0801461c
 800cf34:	200004b4 	.word	0x200004b4
 800cf38:	20000494 	.word	0x20000494
 800cf3c:	20000390 	.word	0x20000390
 800cf40:	2000044c 	.word	0x2000044c
 800cf44:	2000038c 	.word	0x2000038c
 800cf48:	200004a0 	.word	0x200004a0

0800cf4c <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cf4c:	b480      	push	{r7}
 800cf4e:	b083      	sub	sp, #12
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cf54:	4b06      	ldr	r3, [pc, #24]	@ (800cf70 <vTaskInternalSetTimeOutState+0x24>)
 800cf56:	681a      	ldr	r2, [r3, #0]
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800cf5c:	4b05      	ldr	r3, [pc, #20]	@ (800cf74 <vTaskInternalSetTimeOutState+0x28>)
 800cf5e:	681a      	ldr	r2, [r3, #0]
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 800cf64:	bf00      	nop
 800cf66:	370c      	adds	r7, #12
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6e:	4770      	bx	lr
 800cf70:	200004a4 	.word	0x200004a4
 800cf74:	20000490 	.word	0x20000490

0800cf78 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	b088      	sub	sp, #32
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	6078      	str	r0, [r7, #4]
 800cf80:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d110      	bne.n	800cfaa <xTaskCheckForTimeOut+0x32>
    __asm volatile
 800cf88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf8c:	b672      	cpsid	i
 800cf8e:	f383 8811 	msr	BASEPRI, r3
 800cf92:	f3bf 8f6f 	isb	sy
 800cf96:	f3bf 8f4f 	dsb	sy
 800cf9a:	b662      	cpsie	i
 800cf9c:	613b      	str	r3, [r7, #16]
}
 800cf9e:	bf00      	nop
 800cfa0:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800cfa4:	482b      	ldr	r0, [pc, #172]	@ (800d054 <xTaskCheckForTimeOut+0xdc>)
 800cfa6:	f7f7 fb4f 	bl	8004648 <vAssertCalled>
    configASSERT( pxTicksToWait );
 800cfaa:	683b      	ldr	r3, [r7, #0]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d110      	bne.n	800cfd2 <xTaskCheckForTimeOut+0x5a>
    __asm volatile
 800cfb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfb4:	b672      	cpsid	i
 800cfb6:	f383 8811 	msr	BASEPRI, r3
 800cfba:	f3bf 8f6f 	isb	sy
 800cfbe:	f3bf 8f4f 	dsb	sy
 800cfc2:	b662      	cpsie	i
 800cfc4:	60fb      	str	r3, [r7, #12]
}
 800cfc6:	bf00      	nop
 800cfc8:	f241 51a6 	movw	r1, #5542	@ 0x15a6
 800cfcc:	4821      	ldr	r0, [pc, #132]	@ (800d054 <xTaskCheckForTimeOut+0xdc>)
 800cfce:	f7f7 fb3b 	bl	8004648 <vAssertCalled>

    taskENTER_CRITICAL();
 800cfd2:	f001 f8d5 	bl	800e180 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800cfd6:	4b20      	ldr	r3, [pc, #128]	@ (800d058 <xTaskCheckForTimeOut+0xe0>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	685b      	ldr	r3, [r3, #4]
 800cfe0:	69ba      	ldr	r2, [r7, #24]
 800cfe2:	1ad3      	subs	r3, r2, r3
 800cfe4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfee:	d102      	bne.n	800cff6 <xTaskCheckForTimeOut+0x7e>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800cff0:	2300      	movs	r3, #0
 800cff2:	61fb      	str	r3, [r7, #28]
 800cff4:	e026      	b.n	800d044 <xTaskCheckForTimeOut+0xcc>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681a      	ldr	r2, [r3, #0]
 800cffa:	4b18      	ldr	r3, [pc, #96]	@ (800d05c <xTaskCheckForTimeOut+0xe4>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	429a      	cmp	r2, r3
 800d000:	d00a      	beq.n	800d018 <xTaskCheckForTimeOut+0xa0>
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	685b      	ldr	r3, [r3, #4]
 800d006:	69ba      	ldr	r2, [r7, #24]
 800d008:	429a      	cmp	r2, r3
 800d00a:	d305      	bcc.n	800d018 <xTaskCheckForTimeOut+0xa0>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800d00c:	2301      	movs	r3, #1
 800d00e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800d010:	683b      	ldr	r3, [r7, #0]
 800d012:	2200      	movs	r2, #0
 800d014:	601a      	str	r2, [r3, #0]
 800d016:	e015      	b.n	800d044 <xTaskCheckForTimeOut+0xcc>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	697a      	ldr	r2, [r7, #20]
 800d01e:	429a      	cmp	r2, r3
 800d020:	d20b      	bcs.n	800d03a <xTaskCheckForTimeOut+0xc2>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800d022:	683b      	ldr	r3, [r7, #0]
 800d024:	681a      	ldr	r2, [r3, #0]
 800d026:	697b      	ldr	r3, [r7, #20]
 800d028:	1ad2      	subs	r2, r2, r3
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800d02e:	6878      	ldr	r0, [r7, #4]
 800d030:	f7ff ff8c 	bl	800cf4c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800d034:	2300      	movs	r3, #0
 800d036:	61fb      	str	r3, [r7, #28]
 800d038:	e004      	b.n	800d044 <xTaskCheckForTimeOut+0xcc>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	2200      	movs	r2, #0
 800d03e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800d040:	2301      	movs	r3, #1
 800d042:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800d044:	f001 f8d4 	bl	800e1f0 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 800d048:	69fb      	ldr	r3, [r7, #28]
}
 800d04a:	4618      	mov	r0, r3
 800d04c:	3720      	adds	r7, #32
 800d04e:	46bd      	mov	sp, r7
 800d050:	bd80      	pop	{r7, pc}
 800d052:	bf00      	nop
 800d054:	0801461c 	.word	0x0801461c
 800d058:	20000490 	.word	0x20000490
 800d05c:	200004a4 	.word	0x200004a4

0800d060 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d060:	b480      	push	{r7}
 800d062:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 800d064:	4b03      	ldr	r3, [pc, #12]	@ (800d074 <vTaskMissedYield+0x14>)
 800d066:	2201      	movs	r2, #1
 800d068:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 800d06a:	bf00      	nop
 800d06c:	46bd      	mov	sp, r7
 800d06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d072:	4770      	bx	lr
 800d074:	200004a0 	.word	0x200004a0

0800d078 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b082      	sub	sp, #8
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800d080:	f000 f852 	bl	800d128 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 800d084:	4b06      	ldr	r3, [pc, #24]	@ (800d0a0 <prvIdleTask+0x28>)
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	2b01      	cmp	r3, #1
 800d08a:	d9f9      	bls.n	800d080 <prvIdleTask+0x8>
            {
                taskYIELD();
 800d08c:	4b05      	ldr	r3, [pc, #20]	@ (800d0a4 <prvIdleTask+0x2c>)
 800d08e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d092:	601a      	str	r2, [r3, #0]
 800d094:	f3bf 8f4f 	dsb	sy
 800d098:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800d09c:	e7f0      	b.n	800d080 <prvIdleTask+0x8>
 800d09e:	bf00      	nop
 800d0a0:	20000390 	.word	0x20000390
 800d0a4:	e000ed04 	.word	0xe000ed04

0800d0a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b082      	sub	sp, #8
 800d0ac:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	607b      	str	r3, [r7, #4]
 800d0b2:	e00c      	b.n	800d0ce <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	4613      	mov	r3, r2
 800d0b8:	009b      	lsls	r3, r3, #2
 800d0ba:	4413      	add	r3, r2
 800d0bc:	009b      	lsls	r3, r3, #2
 800d0be:	4a12      	ldr	r2, [pc, #72]	@ (800d108 <prvInitialiseTaskLists+0x60>)
 800d0c0:	4413      	add	r3, r2
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f7fd ff82 	bl	800afcc <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	3301      	adds	r3, #1
 800d0cc:	607b      	str	r3, [r7, #4]
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2b06      	cmp	r3, #6
 800d0d2:	d9ef      	bls.n	800d0b4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800d0d4:	480d      	ldr	r0, [pc, #52]	@ (800d10c <prvInitialiseTaskLists+0x64>)
 800d0d6:	f7fd ff79 	bl	800afcc <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800d0da:	480d      	ldr	r0, [pc, #52]	@ (800d110 <prvInitialiseTaskLists+0x68>)
 800d0dc:	f7fd ff76 	bl	800afcc <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800d0e0:	480c      	ldr	r0, [pc, #48]	@ (800d114 <prvInitialiseTaskLists+0x6c>)
 800d0e2:	f7fd ff73 	bl	800afcc <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800d0e6:	480c      	ldr	r0, [pc, #48]	@ (800d118 <prvInitialiseTaskLists+0x70>)
 800d0e8:	f7fd ff70 	bl	800afcc <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800d0ec:	480b      	ldr	r0, [pc, #44]	@ (800d11c <prvInitialiseTaskLists+0x74>)
 800d0ee:	f7fd ff6d 	bl	800afcc <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800d0f2:	4b0b      	ldr	r3, [pc, #44]	@ (800d120 <prvInitialiseTaskLists+0x78>)
 800d0f4:	4a05      	ldr	r2, [pc, #20]	@ (800d10c <prvInitialiseTaskLists+0x64>)
 800d0f6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d0f8:	4b0a      	ldr	r3, [pc, #40]	@ (800d124 <prvInitialiseTaskLists+0x7c>)
 800d0fa:	4a05      	ldr	r2, [pc, #20]	@ (800d110 <prvInitialiseTaskLists+0x68>)
 800d0fc:	601a      	str	r2, [r3, #0]
}
 800d0fe:	bf00      	nop
 800d100:	3708      	adds	r7, #8
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
 800d106:	bf00      	nop
 800d108:	20000390 	.word	0x20000390
 800d10c:	2000041c 	.word	0x2000041c
 800d110:	20000430 	.word	0x20000430
 800d114:	2000044c 	.word	0x2000044c
 800d118:	20000460 	.word	0x20000460
 800d11c:	20000478 	.word	0x20000478
 800d120:	20000444 	.word	0x20000444
 800d124:	20000448 	.word	0x20000448

0800d128 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b082      	sub	sp, #8
 800d12c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d12e:	e019      	b.n	800d164 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 800d130:	f001 f826 	bl	800e180 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800d134:	4b10      	ldr	r3, [pc, #64]	@ (800d178 <prvCheckTasksWaitingTermination+0x50>)
 800d136:	68db      	ldr	r3, [r3, #12]
 800d138:	68db      	ldr	r3, [r3, #12]
 800d13a:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	3304      	adds	r3, #4
 800d140:	4618      	mov	r0, r3
 800d142:	f7fd ffcd 	bl	800b0e0 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800d146:	4b0d      	ldr	r3, [pc, #52]	@ (800d17c <prvCheckTasksWaitingTermination+0x54>)
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	3b01      	subs	r3, #1
 800d14c:	4a0b      	ldr	r2, [pc, #44]	@ (800d17c <prvCheckTasksWaitingTermination+0x54>)
 800d14e:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800d150:	4b0b      	ldr	r3, [pc, #44]	@ (800d180 <prvCheckTasksWaitingTermination+0x58>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	3b01      	subs	r3, #1
 800d156:	4a0a      	ldr	r2, [pc, #40]	@ (800d180 <prvCheckTasksWaitingTermination+0x58>)
 800d158:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800d15a:	f001 f849 	bl	800e1f0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800d15e:	6878      	ldr	r0, [r7, #4]
 800d160:	f000 f8f0 	bl	800d344 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d164:	4b06      	ldr	r3, [pc, #24]	@ (800d180 <prvCheckTasksWaitingTermination+0x58>)
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d1e1      	bne.n	800d130 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800d16c:	bf00      	nop
 800d16e:	bf00      	nop
 800d170:	3708      	adds	r7, #8
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}
 800d176:	bf00      	nop
 800d178:	20000460 	.word	0x20000460
 800d17c:	2000048c 	.word	0x2000048c
 800d180:	20000474 	.word	0x20000474

0800d184 <vTaskGetInfo>:

    void vTaskGetInfo( TaskHandle_t xTask,
                       TaskStatus_t * pxTaskStatus,
                       BaseType_t xGetFreeStackSpace,
                       eTaskState eState )
    {
 800d184:	b580      	push	{r7, lr}
 800d186:	b086      	sub	sp, #24
 800d188:	af00      	add	r7, sp, #0
 800d18a:	60f8      	str	r0, [r7, #12]
 800d18c:	60b9      	str	r1, [r7, #8]
 800d18e:	607a      	str	r2, [r7, #4]
 800d190:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;

        traceENTER_vTaskGetInfo( xTask, pxTaskStatus, xGetFreeStackSpace, eState );

        /* xTask is NULL then get the state of the calling task. */
        pxTCB = prvGetTCBFromHandle( xTask );
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d102      	bne.n	800d19e <vTaskGetInfo+0x1a>
 800d198:	4b41      	ldr	r3, [pc, #260]	@ (800d2a0 <vTaskGetInfo+0x11c>)
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	e000      	b.n	800d1a0 <vTaskGetInfo+0x1c>
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	613b      	str	r3, [r7, #16]

        pxTaskStatus->xHandle = pxTCB;
 800d1a2:	68bb      	ldr	r3, [r7, #8]
 800d1a4:	693a      	ldr	r2, [r7, #16]
 800d1a6:	601a      	str	r2, [r3, #0]
        pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName[ 0 ] );
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d1ae:	68bb      	ldr	r3, [r7, #8]
 800d1b0:	605a      	str	r2, [r3, #4]
        pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 800d1b2:	693b      	ldr	r3, [r7, #16]
 800d1b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1b6:	68bb      	ldr	r3, [r7, #8]
 800d1b8:	611a      	str	r2, [r3, #16]
        pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800d1ba:	693b      	ldr	r3, [r7, #16]
 800d1bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d1be:	68bb      	ldr	r3, [r7, #8]
 800d1c0:	61da      	str	r2, [r3, #28]
        #if ( ( portSTACK_GROWTH > 0 ) || ( configRECORD_STACK_HIGH_ADDRESS == 1 ) )
            pxTaskStatus->pxTopOfStack = ( StackType_t * ) pxTCB->pxTopOfStack;
 800d1c2:	693b      	ldr	r3, [r7, #16]
 800d1c4:	681a      	ldr	r2, [r3, #0]
 800d1c6:	68bb      	ldr	r3, [r7, #8]
 800d1c8:	621a      	str	r2, [r3, #32]
            pxTaskStatus->pxEndOfStack = pxTCB->pxEndOfStack;
 800d1ca:	693b      	ldr	r3, [r7, #16]
 800d1cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d1ce:	68bb      	ldr	r3, [r7, #8]
 800d1d0:	625a      	str	r2, [r3, #36]	@ 0x24
        #endif
        pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d1d6:	68bb      	ldr	r3, [r7, #8]
 800d1d8:	609a      	str	r2, [r3, #8]
        }
        #endif

        #if ( configUSE_MUTEXES == 1 )
        {
            pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800d1da:	693b      	ldr	r3, [r7, #16]
 800d1dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d1de:	68bb      	ldr	r3, [r7, #8]
 800d1e0:	615a      	str	r2, [r3, #20]
        }
        #endif

        #if ( configGENERATE_RUN_TIME_STATS == 1 )
        {
            pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d1e6:	68bb      	ldr	r3, [r7, #8]
 800d1e8:	619a      	str	r2, [r3, #24]
        #endif

        /* Obtaining the task state is a little fiddly, so is only done if the
         * value of eState passed into this function is eInvalid - otherwise the
         * state is just set to whatever is passed in. */
        if( eState != eInvalid )
 800d1ea:	78fb      	ldrb	r3, [r7, #3]
 800d1ec:	2b05      	cmp	r3, #5
 800d1ee:	d03c      	beq.n	800d26a <vTaskGetInfo+0xe6>
        {
            if( taskTASK_IS_RUNNING( pxTCB ) == pdTRUE )
 800d1f0:	4b2b      	ldr	r3, [pc, #172]	@ (800d2a0 <vTaskGetInfo+0x11c>)
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	693a      	ldr	r2, [r7, #16]
 800d1f6:	429a      	cmp	r2, r3
 800d1f8:	d103      	bne.n	800d202 <vTaskGetInfo+0x7e>
            {
                pxTaskStatus->eCurrentState = eRunning;
 800d1fa:	68bb      	ldr	r3, [r7, #8]
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	731a      	strb	r2, [r3, #12]
 800d200:	e03a      	b.n	800d278 <vTaskGetInfo+0xf4>
            }
            else
            {
                pxTaskStatus->eCurrentState = eState;
 800d202:	68bb      	ldr	r3, [r7, #8]
 800d204:	78fa      	ldrb	r2, [r7, #3]
 800d206:	731a      	strb	r2, [r3, #12]
                #if ( INCLUDE_vTaskSuspend == 1 )
                {
                    /* If the task is in the suspended list then there is a
                     *  chance it is actually just blocked indefinitely - so really
                     *  it should be reported as being in the Blocked state. */
                    if( eState == eSuspended )
 800d208:	78fb      	ldrb	r3, [r7, #3]
 800d20a:	2b03      	cmp	r3, #3
 800d20c:	d120      	bne.n	800d250 <vTaskGetInfo+0xcc>
                    {
                        vTaskSuspendAll();
 800d20e:	f7ff f9b7 	bl	800c580 <vTaskSuspendAll>
                        {
                            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d212:	693b      	ldr	r3, [r7, #16]
 800d214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d216:	2b00      	cmp	r3, #0
 800d218:	d003      	beq.n	800d222 <vTaskGetInfo+0x9e>
                            {
                                pxTaskStatus->eCurrentState = eBlocked;
 800d21a:	68bb      	ldr	r3, [r7, #8]
 800d21c:	2202      	movs	r2, #2
 800d21e:	731a      	strb	r2, [r3, #12]
 800d220:	e014      	b.n	800d24c <vTaskGetInfo+0xc8>
                                    /* The task does not appear on the event list item of
                                     * and of the RTOS objects, but could still be in the
                                     * blocked state if it is waiting on its notification
                                     * rather than waiting on an object.  If not, is
                                     * suspended. */
                                    for( x = ( BaseType_t ) 0; x < ( BaseType_t ) configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 800d222:	2300      	movs	r3, #0
 800d224:	617b      	str	r3, [r7, #20]
 800d226:	e00e      	b.n	800d246 <vTaskGetInfo+0xc2>
                                    {
                                        if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 800d228:	693a      	ldr	r2, [r7, #16]
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	4413      	add	r3, r2
 800d22e:	33ac      	adds	r3, #172	@ 0xac
 800d230:	781b      	ldrb	r3, [r3, #0]
 800d232:	b2db      	uxtb	r3, r3
 800d234:	2b01      	cmp	r3, #1
 800d236:	d103      	bne.n	800d240 <vTaskGetInfo+0xbc>
                                        {
                                            pxTaskStatus->eCurrentState = eBlocked;
 800d238:	68bb      	ldr	r3, [r7, #8]
 800d23a:	2202      	movs	r2, #2
 800d23c:	731a      	strb	r2, [r3, #12]
                                            break;
 800d23e:	e005      	b.n	800d24c <vTaskGetInfo+0xc8>
                                    for( x = ( BaseType_t ) 0; x < ( BaseType_t ) configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 800d240:	697b      	ldr	r3, [r7, #20]
 800d242:	3301      	adds	r3, #1
 800d244:	617b      	str	r3, [r7, #20]
 800d246:	697b      	ldr	r3, [r7, #20]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	dded      	ble.n	800d228 <vTaskGetInfo+0xa4>
                                    }
                                }
                                #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
                            }
                        }
                        ( void ) xTaskResumeAll();
 800d24c:	f7ff f9a6 	bl	800c59c <xTaskResumeAll>
                #endif /* INCLUDE_vTaskSuspend */

                /* Tasks can be in pending ready list and other state list at the
                 * same time. These tasks are in ready state no matter what state
                 * list the task is in. */
                taskENTER_CRITICAL();
 800d250:	f000 ff96 	bl	800e180 <vPortEnterCritical>
                {
                    if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdFALSE )
 800d254:	693b      	ldr	r3, [r7, #16]
 800d256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d258:	4a12      	ldr	r2, [pc, #72]	@ (800d2a4 <vTaskGetInfo+0x120>)
 800d25a:	4293      	cmp	r3, r2
 800d25c:	d102      	bne.n	800d264 <vTaskGetInfo+0xe0>
                    {
                        pxTaskStatus->eCurrentState = eReady;
 800d25e:	68bb      	ldr	r3, [r7, #8]
 800d260:	2201      	movs	r2, #1
 800d262:	731a      	strb	r2, [r3, #12]
                    }
                }
                taskEXIT_CRITICAL();
 800d264:	f000 ffc4 	bl	800e1f0 <vPortExitCritical>
 800d268:	e006      	b.n	800d278 <vTaskGetInfo+0xf4>
            }
        }
        else
        {
            pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 800d26a:	6938      	ldr	r0, [r7, #16]
 800d26c:	f7ff f858 	bl	800c320 <eTaskGetState>
 800d270:	4603      	mov	r3, r0
 800d272:	461a      	mov	r2, r3
 800d274:	68bb      	ldr	r3, [r7, #8]
 800d276:	731a      	strb	r2, [r3, #12]
        }

        /* Obtaining the stack space takes some time, so the xGetFreeStackSpace
         * parameter is provided to allow it to be skipped. */
        if( xGetFreeStackSpace != pdFALSE )
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d008      	beq.n	800d290 <vTaskGetInfo+0x10c>
            {
                pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
            }
            #else
            {
                pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 800d27e:	693b      	ldr	r3, [r7, #16]
 800d280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d282:	4618      	mov	r0, r3
 800d284:	f000 f843 	bl	800d30e <prvTaskCheckFreeStackSpace>
 800d288:	4602      	mov	r2, r0
 800d28a:	68bb      	ldr	r3, [r7, #8]
 800d28c:	629a      	str	r2, [r3, #40]	@ 0x28
        {
            pxTaskStatus->usStackHighWaterMark = 0;
        }

        traceRETURN_vTaskGetInfo();
    }
 800d28e:	e002      	b.n	800d296 <vTaskGetInfo+0x112>
            pxTaskStatus->usStackHighWaterMark = 0;
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	2200      	movs	r2, #0
 800d294:	629a      	str	r2, [r3, #40]	@ 0x28
    }
 800d296:	bf00      	nop
 800d298:	3718      	adds	r7, #24
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bd80      	pop	{r7, pc}
 800d29e:	bf00      	nop
 800d2a0:	2000038c 	.word	0x2000038c
 800d2a4:	2000044c 	.word	0x2000044c

0800d2a8 <prvListTasksWithinSingleList>:
#if ( configUSE_TRACE_FACILITY == 1 )

    static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t * pxTaskStatusArray,
                                                     List_t * pxList,
                                                     eTaskState eState )
    {
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b088      	sub	sp, #32
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	60f8      	str	r0, [r7, #12]
 800d2b0:	60b9      	str	r1, [r7, #8]
 800d2b2:	4613      	mov	r3, r2
 800d2b4:	71fb      	strb	r3, [r7, #7]
        UBaseType_t uxTask = 0;
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	61fb      	str	r3, [r7, #28]
        const ListItem_t * pxEndMarker = listGET_END_MARKER( pxList );
 800d2ba:	68bb      	ldr	r3, [r7, #8]
 800d2bc:	3308      	adds	r3, #8
 800d2be:	617b      	str	r3, [r7, #20]
        ListItem_t * pxIterator;
        TCB_t * pxTCB = NULL;
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	613b      	str	r3, [r7, #16]

        if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800d2c4:	68bb      	ldr	r3, [r7, #8]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d01b      	beq.n	800d304 <prvListTasksWithinSingleList+0x5c>
        {
            /* Populate an TaskStatus_t structure within the
             * pxTaskStatusArray array for each task that is referenced from
             * pxList.  See the definition of TaskStatus_t in task.h for the
             * meaning of each TaskStatus_t structure member. */
            for( pxIterator = listGET_HEAD_ENTRY( pxList ); pxIterator != pxEndMarker; pxIterator = listGET_NEXT( pxIterator ) )
 800d2cc:	68bb      	ldr	r3, [r7, #8]
 800d2ce:	68db      	ldr	r3, [r3, #12]
 800d2d0:	61bb      	str	r3, [r7, #24]
 800d2d2:	e013      	b.n	800d2fc <prvListTasksWithinSingleList+0x54>
            {
                /* MISRA Ref 11.5.3 [Void pointer assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxTCB = listGET_LIST_ITEM_OWNER( pxIterator );
 800d2d4:	69bb      	ldr	r3, [r7, #24]
 800d2d6:	68db      	ldr	r3, [r3, #12]
 800d2d8:	613b      	str	r3, [r7, #16]

                vTaskGetInfo( ( TaskHandle_t ) pxTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 800d2da:	69fb      	ldr	r3, [r7, #28]
 800d2dc:	222c      	movs	r2, #44	@ 0x2c
 800d2de:	fb02 f303 	mul.w	r3, r2, r3
 800d2e2:	68fa      	ldr	r2, [r7, #12]
 800d2e4:	18d1      	adds	r1, r2, r3
 800d2e6:	79fb      	ldrb	r3, [r7, #7]
 800d2e8:	2201      	movs	r2, #1
 800d2ea:	6938      	ldr	r0, [r7, #16]
 800d2ec:	f7ff ff4a 	bl	800d184 <vTaskGetInfo>
                uxTask++;
 800d2f0:	69fb      	ldr	r3, [r7, #28]
 800d2f2:	3301      	adds	r3, #1
 800d2f4:	61fb      	str	r3, [r7, #28]
            for( pxIterator = listGET_HEAD_ENTRY( pxList ); pxIterator != pxEndMarker; pxIterator = listGET_NEXT( pxIterator ) )
 800d2f6:	69bb      	ldr	r3, [r7, #24]
 800d2f8:	685b      	ldr	r3, [r3, #4]
 800d2fa:	61bb      	str	r3, [r7, #24]
 800d2fc:	69ba      	ldr	r2, [r7, #24]
 800d2fe:	697b      	ldr	r3, [r7, #20]
 800d300:	429a      	cmp	r2, r3
 800d302:	d1e7      	bne.n	800d2d4 <prvListTasksWithinSingleList+0x2c>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return uxTask;
 800d304:	69fb      	ldr	r3, [r7, #28]
    }
 800d306:	4618      	mov	r0, r3
 800d308:	3720      	adds	r7, #32
 800d30a:	46bd      	mov	sp, r7
 800d30c:	bd80      	pop	{r7, pc}

0800d30e <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

    static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
    {
 800d30e:	b480      	push	{r7}
 800d310:	b085      	sub	sp, #20
 800d312:	af00      	add	r7, sp, #0
 800d314:	6078      	str	r0, [r7, #4]
        configSTACK_DEPTH_TYPE uxCount = 0U;
 800d316:	2300      	movs	r3, #0
 800d318:	60fb      	str	r3, [r7, #12]

        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800d31a:	e005      	b.n	800d328 <prvTaskCheckFreeStackSpace+0x1a>
        {
            pucStackByte -= portSTACK_GROWTH;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	3301      	adds	r3, #1
 800d320:	607b      	str	r3, [r7, #4]
            uxCount++;
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	3301      	adds	r3, #1
 800d326:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	781b      	ldrb	r3, [r3, #0]
 800d32c:	2ba5      	cmp	r3, #165	@ 0xa5
 800d32e:	d0f5      	beq.n	800d31c <prvTaskCheckFreeStackSpace+0xe>
        }

        uxCount /= ( configSTACK_DEPTH_TYPE ) sizeof( StackType_t );
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	089b      	lsrs	r3, r3, #2
 800d334:	60fb      	str	r3, [r7, #12]

        return uxCount;
 800d336:	68fb      	ldr	r3, [r7, #12]
    }
 800d338:	4618      	mov	r0, r3
 800d33a:	3714      	adds	r7, #20
 800d33c:	46bd      	mov	sp, r7
 800d33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d342:	4770      	bx	lr

0800d344 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800d344:	b580      	push	{r7, lr}
 800d346:	b082      	sub	sp, #8
 800d348:	af00      	add	r7, sp, #0
 800d34a:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	335c      	adds	r3, #92	@ 0x5c
 800d350:	4618      	mov	r0, r3
 800d352:	f003 fc21 	bl	8010b98 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d35a:	4618      	mov	r0, r3
 800d35c:	f7f7 fcea 	bl	8004d34 <vPortFree>
            vPortFree( pxTCB );
 800d360:	6878      	ldr	r0, [r7, #4]
 800d362:	f7f7 fce7 	bl	8004d34 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800d366:	bf00      	nop
 800d368:	3708      	adds	r7, #8
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}
	...

0800d370 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d370:	b480      	push	{r7}
 800d372:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d374:	4b0a      	ldr	r3, [pc, #40]	@ (800d3a0 <prvResetNextTaskUnblockTime+0x30>)
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d104      	bne.n	800d388 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800d37e:	4b09      	ldr	r3, [pc, #36]	@ (800d3a4 <prvResetNextTaskUnblockTime+0x34>)
 800d380:	f04f 32ff 	mov.w	r2, #4294967295
 800d384:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800d386:	e005      	b.n	800d394 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d388:	4b05      	ldr	r3, [pc, #20]	@ (800d3a0 <prvResetNextTaskUnblockTime+0x30>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	68db      	ldr	r3, [r3, #12]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	4a04      	ldr	r2, [pc, #16]	@ (800d3a4 <prvResetNextTaskUnblockTime+0x34>)
 800d392:	6013      	str	r3, [r2, #0]
}
 800d394:	bf00      	nop
 800d396:	46bd      	mov	sp, r7
 800d398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39c:	4770      	bx	lr
 800d39e:	bf00      	nop
 800d3a0:	20000444 	.word	0x20000444
 800d3a4:	200004ac 	.word	0x200004ac

0800d3a8 <xTaskGetCurrentTaskHandle>:

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) ) || ( configNUMBER_OF_CORES > 1 )

    #if ( configNUMBER_OF_CORES == 1 )
        TaskHandle_t xTaskGetCurrentTaskHandle( void )
        {
 800d3a8:	b480      	push	{r7}
 800d3aa:	b083      	sub	sp, #12
 800d3ac:	af00      	add	r7, sp, #0
            traceENTER_xTaskGetCurrentTaskHandle();

            /* A critical section is not required as this is not called from
             * an interrupt and the current TCB will always be the same for any
             * individual execution thread. */
            xReturn = pxCurrentTCB;
 800d3ae:	4b05      	ldr	r3, [pc, #20]	@ (800d3c4 <xTaskGetCurrentTaskHandle+0x1c>)
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	607b      	str	r3, [r7, #4]

            traceRETURN_xTaskGetCurrentTaskHandle( xReturn );

            return xReturn;
 800d3b4:	687b      	ldr	r3, [r7, #4]
        }
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	370c      	adds	r7, #12
 800d3ba:	46bd      	mov	sp, r7
 800d3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c0:	4770      	bx	lr
 800d3c2:	bf00      	nop
 800d3c4:	2000038c 	.word	0x2000038c

0800d3c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800d3c8:	b480      	push	{r7}
 800d3ca:	b083      	sub	sp, #12
 800d3cc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800d3ce:	4b0b      	ldr	r3, [pc, #44]	@ (800d3fc <xTaskGetSchedulerState+0x34>)
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d102      	bne.n	800d3dc <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800d3d6:	2301      	movs	r3, #1
 800d3d8:	607b      	str	r3, [r7, #4]
 800d3da:	e008      	b.n	800d3ee <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800d3dc:	4b08      	ldr	r3, [pc, #32]	@ (800d400 <xTaskGetSchedulerState+0x38>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d102      	bne.n	800d3ea <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 800d3e4:	2302      	movs	r3, #2
 800d3e6:	607b      	str	r3, [r7, #4]
 800d3e8:	e001      	b.n	800d3ee <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 800d3ee:	687b      	ldr	r3, [r7, #4]
    }
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	370c      	adds	r7, #12
 800d3f4:	46bd      	mov	sp, r7
 800d3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fa:	4770      	bx	lr
 800d3fc:	20000498 	.word	0x20000498
 800d400:	200004b4 	.word	0x200004b4

0800d404 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 800d404:	b580      	push	{r7, lr}
 800d406:	b086      	sub	sp, #24
 800d408:	af00      	add	r7, sp, #0
 800d40a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800d410:	2300      	movs	r3, #0
 800d412:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	2b00      	cmp	r3, #0
 800d418:	f000 8089 	beq.w	800d52e <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d41c:	693b      	ldr	r3, [r7, #16]
 800d41e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d420:	4b45      	ldr	r3, [pc, #276]	@ (800d538 <xTaskPriorityInherit+0x134>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d426:	429a      	cmp	r2, r3
 800d428:	d278      	bcs.n	800d51c <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800d42a:	693b      	ldr	r3, [r7, #16]
 800d42c:	699b      	ldr	r3, [r3, #24]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	db06      	blt.n	800d440 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 800d432:	4b41      	ldr	r3, [pc, #260]	@ (800d538 <xTaskPriorityInherit+0x134>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d438:	f1c3 0207 	rsb	r2, r3, #7
 800d43c:	693b      	ldr	r3, [r7, #16]
 800d43e:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d440:	693b      	ldr	r3, [r7, #16]
 800d442:	6959      	ldr	r1, [r3, #20]
 800d444:	693b      	ldr	r3, [r7, #16]
 800d446:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d448:	4613      	mov	r3, r2
 800d44a:	009b      	lsls	r3, r3, #2
 800d44c:	4413      	add	r3, r2
 800d44e:	009b      	lsls	r3, r3, #2
 800d450:	4a3a      	ldr	r2, [pc, #232]	@ (800d53c <xTaskPriorityInherit+0x138>)
 800d452:	4413      	add	r3, r2
 800d454:	4299      	cmp	r1, r3
 800d456:	d159      	bne.n	800d50c <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d458:	693b      	ldr	r3, [r7, #16]
 800d45a:	3304      	adds	r3, #4
 800d45c:	4618      	mov	r0, r3
 800d45e:	f7fd fe3f 	bl	800b0e0 <uxListRemove>
 800d462:	4603      	mov	r3, r0
 800d464:	2b00      	cmp	r3, #0
 800d466:	d10a      	bne.n	800d47e <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800d468:	693b      	ldr	r3, [r7, #16]
 800d46a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d46c:	2201      	movs	r2, #1
 800d46e:	fa02 f303 	lsl.w	r3, r2, r3
 800d472:	43da      	mvns	r2, r3
 800d474:	4b32      	ldr	r3, [pc, #200]	@ (800d540 <xTaskPriorityInherit+0x13c>)
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	4013      	ands	r3, r2
 800d47a:	4a31      	ldr	r2, [pc, #196]	@ (800d540 <xTaskPriorityInherit+0x13c>)
 800d47c:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d47e:	4b2e      	ldr	r3, [pc, #184]	@ (800d538 <xTaskPriorityInherit+0x134>)
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d484:	693b      	ldr	r3, [r7, #16]
 800d486:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800d488:	693b      	ldr	r3, [r7, #16]
 800d48a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d48c:	2201      	movs	r2, #1
 800d48e:	409a      	lsls	r2, r3
 800d490:	4b2b      	ldr	r3, [pc, #172]	@ (800d540 <xTaskPriorityInherit+0x13c>)
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	4313      	orrs	r3, r2
 800d496:	4a2a      	ldr	r2, [pc, #168]	@ (800d540 <xTaskPriorityInherit+0x13c>)
 800d498:	6013      	str	r3, [r2, #0]
 800d49a:	693b      	ldr	r3, [r7, #16]
 800d49c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d49e:	4927      	ldr	r1, [pc, #156]	@ (800d53c <xTaskPriorityInherit+0x138>)
 800d4a0:	4613      	mov	r3, r2
 800d4a2:	009b      	lsls	r3, r3, #2
 800d4a4:	4413      	add	r3, r2
 800d4a6:	009b      	lsls	r3, r3, #2
 800d4a8:	440b      	add	r3, r1
 800d4aa:	3304      	adds	r3, #4
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	60fb      	str	r3, [r7, #12]
 800d4b0:	693b      	ldr	r3, [r7, #16]
 800d4b2:	68fa      	ldr	r2, [r7, #12]
 800d4b4:	609a      	str	r2, [r3, #8]
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	689a      	ldr	r2, [r3, #8]
 800d4ba:	693b      	ldr	r3, [r7, #16]
 800d4bc:	60da      	str	r2, [r3, #12]
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	689b      	ldr	r3, [r3, #8]
 800d4c2:	693a      	ldr	r2, [r7, #16]
 800d4c4:	3204      	adds	r2, #4
 800d4c6:	605a      	str	r2, [r3, #4]
 800d4c8:	693b      	ldr	r3, [r7, #16]
 800d4ca:	1d1a      	adds	r2, r3, #4
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	609a      	str	r2, [r3, #8]
 800d4d0:	693b      	ldr	r3, [r7, #16]
 800d4d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4d4:	4613      	mov	r3, r2
 800d4d6:	009b      	lsls	r3, r3, #2
 800d4d8:	4413      	add	r3, r2
 800d4da:	009b      	lsls	r3, r3, #2
 800d4dc:	4a17      	ldr	r2, [pc, #92]	@ (800d53c <xTaskPriorityInherit+0x138>)
 800d4de:	441a      	add	r2, r3
 800d4e0:	693b      	ldr	r3, [r7, #16]
 800d4e2:	615a      	str	r2, [r3, #20]
 800d4e4:	693b      	ldr	r3, [r7, #16]
 800d4e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4e8:	4914      	ldr	r1, [pc, #80]	@ (800d53c <xTaskPriorityInherit+0x138>)
 800d4ea:	4613      	mov	r3, r2
 800d4ec:	009b      	lsls	r3, r3, #2
 800d4ee:	4413      	add	r3, r2
 800d4f0:	009b      	lsls	r3, r3, #2
 800d4f2:	440b      	add	r3, r1
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	693a      	ldr	r2, [r7, #16]
 800d4f8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d4fa:	1c59      	adds	r1, r3, #1
 800d4fc:	480f      	ldr	r0, [pc, #60]	@ (800d53c <xTaskPriorityInherit+0x138>)
 800d4fe:	4613      	mov	r3, r2
 800d500:	009b      	lsls	r3, r3, #2
 800d502:	4413      	add	r3, r2
 800d504:	009b      	lsls	r3, r3, #2
 800d506:	4403      	add	r3, r0
 800d508:	6019      	str	r1, [r3, #0]
 800d50a:	e004      	b.n	800d516 <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d50c:	4b0a      	ldr	r3, [pc, #40]	@ (800d538 <xTaskPriorityInherit+0x134>)
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d512:	693b      	ldr	r3, [r7, #16]
 800d514:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800d516:	2301      	movs	r3, #1
 800d518:	617b      	str	r3, [r7, #20]
 800d51a:	e008      	b.n	800d52e <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d51c:	693b      	ldr	r3, [r7, #16]
 800d51e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d520:	4b05      	ldr	r3, [pc, #20]	@ (800d538 <xTaskPriorityInherit+0x134>)
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d526:	429a      	cmp	r2, r3
 800d528:	d201      	bcs.n	800d52e <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800d52a:	2301      	movs	r3, #1
 800d52c:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 800d52e:	697b      	ldr	r3, [r7, #20]
    }
 800d530:	4618      	mov	r0, r3
 800d532:	3718      	adds	r7, #24
 800d534:	46bd      	mov	sp, r7
 800d536:	bd80      	pop	{r7, pc}
 800d538:	2000038c 	.word	0x2000038c
 800d53c:	20000390 	.word	0x20000390
 800d540:	20000494 	.word	0x20000494

0800d544 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800d544:	b580      	push	{r7, lr}
 800d546:	b088      	sub	sp, #32
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800d550:	2300      	movs	r3, #0
 800d552:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	2b00      	cmp	r3, #0
 800d558:	f000 809a 	beq.w	800d690 <xTaskPriorityDisinherit+0x14c>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800d55c:	4b4f      	ldr	r3, [pc, #316]	@ (800d69c <xTaskPriorityDisinherit+0x158>)
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	69ba      	ldr	r2, [r7, #24]
 800d562:	429a      	cmp	r2, r3
 800d564:	d010      	beq.n	800d588 <xTaskPriorityDisinherit+0x44>
    __asm volatile
 800d566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d56a:	b672      	cpsid	i
 800d56c:	f383 8811 	msr	BASEPRI, r3
 800d570:	f3bf 8f6f 	isb	sy
 800d574:	f3bf 8f4f 	dsb	sy
 800d578:	b662      	cpsie	i
 800d57a:	613b      	str	r3, [r7, #16]
}
 800d57c:	bf00      	nop
 800d57e:	f641 2128 	movw	r1, #6696	@ 0x1a28
 800d582:	4847      	ldr	r0, [pc, #284]	@ (800d6a0 <xTaskPriorityDisinherit+0x15c>)
 800d584:	f7f7 f860 	bl	8004648 <vAssertCalled>
            configASSERT( pxTCB->uxMutexesHeld );
 800d588:	69bb      	ldr	r3, [r7, #24]
 800d58a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d110      	bne.n	800d5b2 <xTaskPriorityDisinherit+0x6e>
    __asm volatile
 800d590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d594:	b672      	cpsid	i
 800d596:	f383 8811 	msr	BASEPRI, r3
 800d59a:	f3bf 8f6f 	isb	sy
 800d59e:	f3bf 8f4f 	dsb	sy
 800d5a2:	b662      	cpsie	i
 800d5a4:	60fb      	str	r3, [r7, #12]
}
 800d5a6:	bf00      	nop
 800d5a8:	f641 2129 	movw	r1, #6697	@ 0x1a29
 800d5ac:	483c      	ldr	r0, [pc, #240]	@ (800d6a0 <xTaskPriorityDisinherit+0x15c>)
 800d5ae:	f7f7 f84b 	bl	8004648 <vAssertCalled>
            ( pxTCB->uxMutexesHeld )--;
 800d5b2:	69bb      	ldr	r3, [r7, #24]
 800d5b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d5b6:	1e5a      	subs	r2, r3, #1
 800d5b8:	69bb      	ldr	r3, [r7, #24]
 800d5ba:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d5bc:	69bb      	ldr	r3, [r7, #24]
 800d5be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5c0:	69bb      	ldr	r3, [r7, #24]
 800d5c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d5c4:	429a      	cmp	r2, r3
 800d5c6:	d063      	beq.n	800d690 <xTaskPriorityDisinherit+0x14c>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d5c8:	69bb      	ldr	r3, [r7, #24]
 800d5ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d15f      	bne.n	800d690 <xTaskPriorityDisinherit+0x14c>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d5d0:	69bb      	ldr	r3, [r7, #24]
 800d5d2:	3304      	adds	r3, #4
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	f7fd fd83 	bl	800b0e0 <uxListRemove>
 800d5da:	4603      	mov	r3, r0
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d10a      	bne.n	800d5f6 <xTaskPriorityDisinherit+0xb2>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800d5e0:	69bb      	ldr	r3, [r7, #24]
 800d5e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5e4:	2201      	movs	r2, #1
 800d5e6:	fa02 f303 	lsl.w	r3, r2, r3
 800d5ea:	43da      	mvns	r2, r3
 800d5ec:	4b2d      	ldr	r3, [pc, #180]	@ (800d6a4 <xTaskPriorityDisinherit+0x160>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	4013      	ands	r3, r2
 800d5f2:	4a2c      	ldr	r2, [pc, #176]	@ (800d6a4 <xTaskPriorityDisinherit+0x160>)
 800d5f4:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d5f6:	69bb      	ldr	r3, [r7, #24]
 800d5f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d5fa:	69bb      	ldr	r3, [r7, #24]
 800d5fc:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 800d5fe:	69bb      	ldr	r3, [r7, #24]
 800d600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d602:	f1c3 0207 	rsb	r2, r3, #7
 800d606:	69bb      	ldr	r3, [r7, #24]
 800d608:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800d60a:	69bb      	ldr	r3, [r7, #24]
 800d60c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d60e:	2201      	movs	r2, #1
 800d610:	409a      	lsls	r2, r3
 800d612:	4b24      	ldr	r3, [pc, #144]	@ (800d6a4 <xTaskPriorityDisinherit+0x160>)
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	4313      	orrs	r3, r2
 800d618:	4a22      	ldr	r2, [pc, #136]	@ (800d6a4 <xTaskPriorityDisinherit+0x160>)
 800d61a:	6013      	str	r3, [r2, #0]
 800d61c:	69bb      	ldr	r3, [r7, #24]
 800d61e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d620:	4921      	ldr	r1, [pc, #132]	@ (800d6a8 <xTaskPriorityDisinherit+0x164>)
 800d622:	4613      	mov	r3, r2
 800d624:	009b      	lsls	r3, r3, #2
 800d626:	4413      	add	r3, r2
 800d628:	009b      	lsls	r3, r3, #2
 800d62a:	440b      	add	r3, r1
 800d62c:	3304      	adds	r3, #4
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	617b      	str	r3, [r7, #20]
 800d632:	69bb      	ldr	r3, [r7, #24]
 800d634:	697a      	ldr	r2, [r7, #20]
 800d636:	609a      	str	r2, [r3, #8]
 800d638:	697b      	ldr	r3, [r7, #20]
 800d63a:	689a      	ldr	r2, [r3, #8]
 800d63c:	69bb      	ldr	r3, [r7, #24]
 800d63e:	60da      	str	r2, [r3, #12]
 800d640:	697b      	ldr	r3, [r7, #20]
 800d642:	689b      	ldr	r3, [r3, #8]
 800d644:	69ba      	ldr	r2, [r7, #24]
 800d646:	3204      	adds	r2, #4
 800d648:	605a      	str	r2, [r3, #4]
 800d64a:	69bb      	ldr	r3, [r7, #24]
 800d64c:	1d1a      	adds	r2, r3, #4
 800d64e:	697b      	ldr	r3, [r7, #20]
 800d650:	609a      	str	r2, [r3, #8]
 800d652:	69bb      	ldr	r3, [r7, #24]
 800d654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d656:	4613      	mov	r3, r2
 800d658:	009b      	lsls	r3, r3, #2
 800d65a:	4413      	add	r3, r2
 800d65c:	009b      	lsls	r3, r3, #2
 800d65e:	4a12      	ldr	r2, [pc, #72]	@ (800d6a8 <xTaskPriorityDisinherit+0x164>)
 800d660:	441a      	add	r2, r3
 800d662:	69bb      	ldr	r3, [r7, #24]
 800d664:	615a      	str	r2, [r3, #20]
 800d666:	69bb      	ldr	r3, [r7, #24]
 800d668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d66a:	490f      	ldr	r1, [pc, #60]	@ (800d6a8 <xTaskPriorityDisinherit+0x164>)
 800d66c:	4613      	mov	r3, r2
 800d66e:	009b      	lsls	r3, r3, #2
 800d670:	4413      	add	r3, r2
 800d672:	009b      	lsls	r3, r3, #2
 800d674:	440b      	add	r3, r1
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	69ba      	ldr	r2, [r7, #24]
 800d67a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d67c:	1c59      	adds	r1, r3, #1
 800d67e:	480a      	ldr	r0, [pc, #40]	@ (800d6a8 <xTaskPriorityDisinherit+0x164>)
 800d680:	4613      	mov	r3, r2
 800d682:	009b      	lsls	r3, r3, #2
 800d684:	4413      	add	r3, r2
 800d686:	009b      	lsls	r3, r3, #2
 800d688:	4403      	add	r3, r0
 800d68a:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800d68c:	2301      	movs	r3, #1
 800d68e:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 800d690:	69fb      	ldr	r3, [r7, #28]
    }
 800d692:	4618      	mov	r0, r3
 800d694:	3720      	adds	r7, #32
 800d696:	46bd      	mov	sp, r7
 800d698:	bd80      	pop	{r7, pc}
 800d69a:	bf00      	nop
 800d69c:	2000038c 	.word	0x2000038c
 800d6a0:	0801461c 	.word	0x0801461c
 800d6a4:	20000494 	.word	0x20000494
 800d6a8:	20000390 	.word	0x20000390

0800d6ac <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b08a      	sub	sp, #40	@ 0x28
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
 800d6b4:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d6ba:	2301      	movs	r3, #1
 800d6bc:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	f000 80b0 	beq.w	800d826 <vTaskPriorityDisinheritAfterTimeout+0x17a>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800d6c6:	6a3b      	ldr	r3, [r7, #32]
 800d6c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d110      	bne.n	800d6f0 <vTaskPriorityDisinheritAfterTimeout+0x44>
    __asm volatile
 800d6ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6d2:	b672      	cpsid	i
 800d6d4:	f383 8811 	msr	BASEPRI, r3
 800d6d8:	f3bf 8f6f 	isb	sy
 800d6dc:	f3bf 8f4f 	dsb	sy
 800d6e0:	b662      	cpsie	i
 800d6e2:	613b      	str	r3, [r7, #16]
}
 800d6e4:	bf00      	nop
 800d6e6:	f641 2186 	movw	r1, #6790	@ 0x1a86
 800d6ea:	4851      	ldr	r0, [pc, #324]	@ (800d830 <vTaskPriorityDisinheritAfterTimeout+0x184>)
 800d6ec:	f7f6 ffac 	bl	8004648 <vAssertCalled>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d6f0:	6a3b      	ldr	r3, [r7, #32]
 800d6f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d6f4:	683a      	ldr	r2, [r7, #0]
 800d6f6:	429a      	cmp	r2, r3
 800d6f8:	d902      	bls.n	800d700 <vTaskPriorityDisinheritAfterTimeout+0x54>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6fe:	e002      	b.n	800d706 <vTaskPriorityDisinheritAfterTimeout+0x5a>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800d700:	6a3b      	ldr	r3, [r7, #32]
 800d702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d704:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 800d706:	6a3b      	ldr	r3, [r7, #32]
 800d708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d70a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d70c:	429a      	cmp	r2, r3
 800d70e:	f000 808a 	beq.w	800d826 <vTaskPriorityDisinheritAfterTimeout+0x17a>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d712:	6a3b      	ldr	r3, [r7, #32]
 800d714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d716:	69fa      	ldr	r2, [r7, #28]
 800d718:	429a      	cmp	r2, r3
 800d71a:	f040 8084 	bne.w	800d826 <vTaskPriorityDisinheritAfterTimeout+0x17a>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800d71e:	4b45      	ldr	r3, [pc, #276]	@ (800d834 <vTaskPriorityDisinheritAfterTimeout+0x188>)
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	6a3a      	ldr	r2, [r7, #32]
 800d724:	429a      	cmp	r2, r3
 800d726:	d110      	bne.n	800d74a <vTaskPriorityDisinheritAfterTimeout+0x9e>
    __asm volatile
 800d728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d72c:	b672      	cpsid	i
 800d72e:	f383 8811 	msr	BASEPRI, r3
 800d732:	f3bf 8f6f 	isb	sy
 800d736:	f3bf 8f4f 	dsb	sy
 800d73a:	b662      	cpsie	i
 800d73c:	60fb      	str	r3, [r7, #12]
}
 800d73e:	bf00      	nop
 800d740:	f641 21a1 	movw	r1, #6817	@ 0x1aa1
 800d744:	483a      	ldr	r0, [pc, #232]	@ (800d830 <vTaskPriorityDisinheritAfterTimeout+0x184>)
 800d746:	f7f6 ff7f 	bl	8004648 <vAssertCalled>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d74a:	6a3b      	ldr	r3, [r7, #32]
 800d74c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d74e:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800d750:	6a3b      	ldr	r3, [r7, #32]
 800d752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d754:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800d756:	6a3b      	ldr	r3, [r7, #32]
 800d758:	699b      	ldr	r3, [r3, #24]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	db04      	blt.n	800d768 <vTaskPriorityDisinheritAfterTimeout+0xbc>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800d75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d760:	f1c3 0207 	rsb	r2, r3, #7
 800d764:	6a3b      	ldr	r3, [r7, #32]
 800d766:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d768:	6a3b      	ldr	r3, [r7, #32]
 800d76a:	6959      	ldr	r1, [r3, #20]
 800d76c:	69ba      	ldr	r2, [r7, #24]
 800d76e:	4613      	mov	r3, r2
 800d770:	009b      	lsls	r3, r3, #2
 800d772:	4413      	add	r3, r2
 800d774:	009b      	lsls	r3, r3, #2
 800d776:	4a30      	ldr	r2, [pc, #192]	@ (800d838 <vTaskPriorityDisinheritAfterTimeout+0x18c>)
 800d778:	4413      	add	r3, r2
 800d77a:	4299      	cmp	r1, r3
 800d77c:	d153      	bne.n	800d826 <vTaskPriorityDisinheritAfterTimeout+0x17a>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d77e:	6a3b      	ldr	r3, [r7, #32]
 800d780:	3304      	adds	r3, #4
 800d782:	4618      	mov	r0, r3
 800d784:	f7fd fcac 	bl	800b0e0 <uxListRemove>
 800d788:	4603      	mov	r3, r0
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d10a      	bne.n	800d7a4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800d78e:	6a3b      	ldr	r3, [r7, #32]
 800d790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d792:	2201      	movs	r2, #1
 800d794:	fa02 f303 	lsl.w	r3, r2, r3
 800d798:	43da      	mvns	r2, r3
 800d79a:	4b28      	ldr	r3, [pc, #160]	@ (800d83c <vTaskPriorityDisinheritAfterTimeout+0x190>)
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	4013      	ands	r3, r2
 800d7a0:	4a26      	ldr	r2, [pc, #152]	@ (800d83c <vTaskPriorityDisinheritAfterTimeout+0x190>)
 800d7a2:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800d7a4:	6a3b      	ldr	r3, [r7, #32]
 800d7a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7a8:	2201      	movs	r2, #1
 800d7aa:	409a      	lsls	r2, r3
 800d7ac:	4b23      	ldr	r3, [pc, #140]	@ (800d83c <vTaskPriorityDisinheritAfterTimeout+0x190>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	4313      	orrs	r3, r2
 800d7b2:	4a22      	ldr	r2, [pc, #136]	@ (800d83c <vTaskPriorityDisinheritAfterTimeout+0x190>)
 800d7b4:	6013      	str	r3, [r2, #0]
 800d7b6:	6a3b      	ldr	r3, [r7, #32]
 800d7b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7ba:	491f      	ldr	r1, [pc, #124]	@ (800d838 <vTaskPriorityDisinheritAfterTimeout+0x18c>)
 800d7bc:	4613      	mov	r3, r2
 800d7be:	009b      	lsls	r3, r3, #2
 800d7c0:	4413      	add	r3, r2
 800d7c2:	009b      	lsls	r3, r3, #2
 800d7c4:	440b      	add	r3, r1
 800d7c6:	3304      	adds	r3, #4
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	617b      	str	r3, [r7, #20]
 800d7cc:	6a3b      	ldr	r3, [r7, #32]
 800d7ce:	697a      	ldr	r2, [r7, #20]
 800d7d0:	609a      	str	r2, [r3, #8]
 800d7d2:	697b      	ldr	r3, [r7, #20]
 800d7d4:	689a      	ldr	r2, [r3, #8]
 800d7d6:	6a3b      	ldr	r3, [r7, #32]
 800d7d8:	60da      	str	r2, [r3, #12]
 800d7da:	697b      	ldr	r3, [r7, #20]
 800d7dc:	689b      	ldr	r3, [r3, #8]
 800d7de:	6a3a      	ldr	r2, [r7, #32]
 800d7e0:	3204      	adds	r2, #4
 800d7e2:	605a      	str	r2, [r3, #4]
 800d7e4:	6a3b      	ldr	r3, [r7, #32]
 800d7e6:	1d1a      	adds	r2, r3, #4
 800d7e8:	697b      	ldr	r3, [r7, #20]
 800d7ea:	609a      	str	r2, [r3, #8]
 800d7ec:	6a3b      	ldr	r3, [r7, #32]
 800d7ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7f0:	4613      	mov	r3, r2
 800d7f2:	009b      	lsls	r3, r3, #2
 800d7f4:	4413      	add	r3, r2
 800d7f6:	009b      	lsls	r3, r3, #2
 800d7f8:	4a0f      	ldr	r2, [pc, #60]	@ (800d838 <vTaskPriorityDisinheritAfterTimeout+0x18c>)
 800d7fa:	441a      	add	r2, r3
 800d7fc:	6a3b      	ldr	r3, [r7, #32]
 800d7fe:	615a      	str	r2, [r3, #20]
 800d800:	6a3b      	ldr	r3, [r7, #32]
 800d802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d804:	490c      	ldr	r1, [pc, #48]	@ (800d838 <vTaskPriorityDisinheritAfterTimeout+0x18c>)
 800d806:	4613      	mov	r3, r2
 800d808:	009b      	lsls	r3, r3, #2
 800d80a:	4413      	add	r3, r2
 800d80c:	009b      	lsls	r3, r3, #2
 800d80e:	440b      	add	r3, r1
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	6a3a      	ldr	r2, [r7, #32]
 800d814:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d816:	1c59      	adds	r1, r3, #1
 800d818:	4807      	ldr	r0, [pc, #28]	@ (800d838 <vTaskPriorityDisinheritAfterTimeout+0x18c>)
 800d81a:	4613      	mov	r3, r2
 800d81c:	009b      	lsls	r3, r3, #2
 800d81e:	4413      	add	r3, r2
 800d820:	009b      	lsls	r3, r3, #2
 800d822:	4403      	add	r3, r0
 800d824:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 800d826:	bf00      	nop
 800d828:	3728      	adds	r7, #40	@ 0x28
 800d82a:	46bd      	mov	sp, r7
 800d82c:	bd80      	pop	{r7, pc}
 800d82e:	bf00      	nop
 800d830:	0801461c 	.word	0x0801461c
 800d834:	2000038c 	.word	0x2000038c
 800d838:	20000390 	.word	0x20000390
 800d83c:	20000494 	.word	0x20000494

0800d840 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800d840:	b480      	push	{r7}
 800d842:	b083      	sub	sp, #12
 800d844:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 800d846:	4b09      	ldr	r3, [pc, #36]	@ (800d86c <pvTaskIncrementMutexHeldCount+0x2c>)
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d004      	beq.n	800d85c <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d856:	1c5a      	adds	r2, r3, #1
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 800d85c:	687b      	ldr	r3, [r7, #4]
    }
 800d85e:	4618      	mov	r0, r3
 800d860:	370c      	adds	r7, #12
 800d862:	46bd      	mov	sp, r7
 800d864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d868:	4770      	bx	lr
 800d86a:	bf00      	nop
 800d86c:	2000038c 	.word	0x2000038c

0800d870 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b088      	sub	sp, #32
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
 800d878:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800d87a:	4b37      	ldr	r3, [pc, #220]	@ (800d958 <prvAddCurrentTaskToDelayedList+0xe8>)
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800d880:	4b36      	ldr	r3, [pc, #216]	@ (800d95c <prvAddCurrentTaskToDelayedList+0xec>)
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800d886:	4b36      	ldr	r3, [pc, #216]	@ (800d960 <prvAddCurrentTaskToDelayedList+0xf0>)
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d88c:	4b35      	ldr	r3, [pc, #212]	@ (800d964 <prvAddCurrentTaskToDelayedList+0xf4>)
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	3304      	adds	r3, #4
 800d892:	4618      	mov	r0, r3
 800d894:	f7fd fc24 	bl	800b0e0 <uxListRemove>
 800d898:	4603      	mov	r3, r0
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d10b      	bne.n	800d8b6 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800d89e:	4b31      	ldr	r3, [pc, #196]	@ (800d964 <prvAddCurrentTaskToDelayedList+0xf4>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8a4:	2201      	movs	r2, #1
 800d8a6:	fa02 f303 	lsl.w	r3, r2, r3
 800d8aa:	43da      	mvns	r2, r3
 800d8ac:	4b2e      	ldr	r3, [pc, #184]	@ (800d968 <prvAddCurrentTaskToDelayedList+0xf8>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	4013      	ands	r3, r2
 800d8b2:	4a2d      	ldr	r2, [pc, #180]	@ (800d968 <prvAddCurrentTaskToDelayedList+0xf8>)
 800d8b4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8bc:	d124      	bne.n	800d908 <prvAddCurrentTaskToDelayedList+0x98>
 800d8be:	683b      	ldr	r3, [r7, #0]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d021      	beq.n	800d908 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d8c4:	4b29      	ldr	r3, [pc, #164]	@ (800d96c <prvAddCurrentTaskToDelayedList+0xfc>)
 800d8c6:	685b      	ldr	r3, [r3, #4]
 800d8c8:	613b      	str	r3, [r7, #16]
 800d8ca:	4b26      	ldr	r3, [pc, #152]	@ (800d964 <prvAddCurrentTaskToDelayedList+0xf4>)
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	693a      	ldr	r2, [r7, #16]
 800d8d0:	609a      	str	r2, [r3, #8]
 800d8d2:	4b24      	ldr	r3, [pc, #144]	@ (800d964 <prvAddCurrentTaskToDelayedList+0xf4>)
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	693a      	ldr	r2, [r7, #16]
 800d8d8:	6892      	ldr	r2, [r2, #8]
 800d8da:	60da      	str	r2, [r3, #12]
 800d8dc:	4b21      	ldr	r3, [pc, #132]	@ (800d964 <prvAddCurrentTaskToDelayedList+0xf4>)
 800d8de:	681a      	ldr	r2, [r3, #0]
 800d8e0:	693b      	ldr	r3, [r7, #16]
 800d8e2:	689b      	ldr	r3, [r3, #8]
 800d8e4:	3204      	adds	r2, #4
 800d8e6:	605a      	str	r2, [r3, #4]
 800d8e8:	4b1e      	ldr	r3, [pc, #120]	@ (800d964 <prvAddCurrentTaskToDelayedList+0xf4>)
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	1d1a      	adds	r2, r3, #4
 800d8ee:	693b      	ldr	r3, [r7, #16]
 800d8f0:	609a      	str	r2, [r3, #8]
 800d8f2:	4b1c      	ldr	r3, [pc, #112]	@ (800d964 <prvAddCurrentTaskToDelayedList+0xf4>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	4a1d      	ldr	r2, [pc, #116]	@ (800d96c <prvAddCurrentTaskToDelayedList+0xfc>)
 800d8f8:	615a      	str	r2, [r3, #20]
 800d8fa:	4b1c      	ldr	r3, [pc, #112]	@ (800d96c <prvAddCurrentTaskToDelayedList+0xfc>)
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	3301      	adds	r3, #1
 800d900:	4a1a      	ldr	r2, [pc, #104]	@ (800d96c <prvAddCurrentTaskToDelayedList+0xfc>)
 800d902:	6013      	str	r3, [r2, #0]
 800d904:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800d906:	e022      	b.n	800d94e <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800d908:	69fa      	ldr	r2, [r7, #28]
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	4413      	add	r3, r2
 800d90e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d910:	4b14      	ldr	r3, [pc, #80]	@ (800d964 <prvAddCurrentTaskToDelayedList+0xf4>)
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	68fa      	ldr	r2, [r7, #12]
 800d916:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800d918:	68fa      	ldr	r2, [r7, #12]
 800d91a:	69fb      	ldr	r3, [r7, #28]
 800d91c:	429a      	cmp	r2, r3
 800d91e:	d207      	bcs.n	800d930 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800d920:	4b10      	ldr	r3, [pc, #64]	@ (800d964 <prvAddCurrentTaskToDelayedList+0xf4>)
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	3304      	adds	r3, #4
 800d926:	4619      	mov	r1, r3
 800d928:	6978      	ldr	r0, [r7, #20]
 800d92a:	f7fd fba0 	bl	800b06e <vListInsert>
}
 800d92e:	e00e      	b.n	800d94e <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800d930:	4b0c      	ldr	r3, [pc, #48]	@ (800d964 <prvAddCurrentTaskToDelayedList+0xf4>)
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	3304      	adds	r3, #4
 800d936:	4619      	mov	r1, r3
 800d938:	69b8      	ldr	r0, [r7, #24]
 800d93a:	f7fd fb98 	bl	800b06e <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800d93e:	4b0c      	ldr	r3, [pc, #48]	@ (800d970 <prvAddCurrentTaskToDelayedList+0x100>)
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	68fa      	ldr	r2, [r7, #12]
 800d944:	429a      	cmp	r2, r3
 800d946:	d202      	bcs.n	800d94e <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 800d948:	4a09      	ldr	r2, [pc, #36]	@ (800d970 <prvAddCurrentTaskToDelayedList+0x100>)
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	6013      	str	r3, [r2, #0]
}
 800d94e:	bf00      	nop
 800d950:	3720      	adds	r7, #32
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}
 800d956:	bf00      	nop
 800d958:	20000490 	.word	0x20000490
 800d95c:	20000444 	.word	0x20000444
 800d960:	20000448 	.word	0x20000448
 800d964:	2000038c 	.word	0x2000038c
 800d968:	20000494 	.word	0x20000494
 800d96c:	20000478 	.word	0x20000478
 800d970:	200004ac 	.word	0x200004ac

0800d974 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800d974:	b580      	push	{r7, lr}
 800d976:	b084      	sub	sp, #16
 800d978:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800d97a:	2300      	movs	r3, #0
 800d97c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800d97e:	f000 fa61 	bl	800de44 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800d982:	4b14      	ldr	r3, [pc, #80]	@ (800d9d4 <xTimerCreateTimerTask+0x60>)
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d00b      	beq.n	800d9a2 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800d98a:	4b13      	ldr	r3, [pc, #76]	@ (800d9d8 <xTimerCreateTimerTask+0x64>)
 800d98c:	9301      	str	r3, [sp, #4]
 800d98e:	2306      	movs	r3, #6
 800d990:	9300      	str	r3, [sp, #0]
 800d992:	2300      	movs	r3, #0
 800d994:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800d998:	4910      	ldr	r1, [pc, #64]	@ (800d9dc <xTimerCreateTimerTask+0x68>)
 800d99a:	4811      	ldr	r0, [pc, #68]	@ (800d9e0 <xTimerCreateTimerTask+0x6c>)
 800d99c:	f7fe fa68 	bl	800be70 <xTaskCreate>
 800d9a0:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d110      	bne.n	800d9ca <xTimerCreateTimerTask+0x56>
    __asm volatile
 800d9a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9ac:	b672      	cpsid	i
 800d9ae:	f383 8811 	msr	BASEPRI, r3
 800d9b2:	f3bf 8f6f 	isb	sy
 800d9b6:	f3bf 8f4f 	dsb	sy
 800d9ba:	b662      	cpsie	i
 800d9bc:	603b      	str	r3, [r7, #0]
}
 800d9be:	bf00      	nop
 800d9c0:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 800d9c4:	4807      	ldr	r0, [pc, #28]	@ (800d9e4 <xTimerCreateTimerTask+0x70>)
 800d9c6:	f7f6 fe3f 	bl	8004648 <vAssertCalled>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 800d9ca:	687b      	ldr	r3, [r7, #4]
    }
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	3708      	adds	r7, #8
 800d9d0:	46bd      	mov	sp, r7
 800d9d2:	bd80      	pop	{r7, pc}
 800d9d4:	200004f0 	.word	0x200004f0
 800d9d8:	200004f4 	.word	0x200004f4
 800d9dc:	08014708 	.word	0x08014708
 800d9e0:	0800da8d 	.word	0x0800da8d
 800d9e4:	08014710 	.word	0x08014710

0800d9e8 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b084      	sub	sp, #16
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	60f8      	str	r0, [r7, #12]
 800d9f0:	60b9      	str	r1, [r7, #8]
 800d9f2:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800d9f4:	e008      	b.n	800da08 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	699b      	ldr	r3, [r3, #24]
 800d9fa:	68ba      	ldr	r2, [r7, #8]
 800d9fc:	4413      	add	r3, r2
 800d9fe:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	6a1b      	ldr	r3, [r3, #32]
 800da04:	68f8      	ldr	r0, [r7, #12]
 800da06:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	699a      	ldr	r2, [r3, #24]
 800da0c:	68bb      	ldr	r3, [r7, #8]
 800da0e:	18d1      	adds	r1, r2, r3
 800da10:	68bb      	ldr	r3, [r7, #8]
 800da12:	687a      	ldr	r2, [r7, #4]
 800da14:	68f8      	ldr	r0, [r7, #12]
 800da16:	f000 f8df 	bl	800dbd8 <prvInsertTimerInActiveList>
 800da1a:	4603      	mov	r3, r0
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d1ea      	bne.n	800d9f6 <prvReloadTimer+0xe>
        }
    }
 800da20:	bf00      	nop
 800da22:	bf00      	nop
 800da24:	3710      	adds	r7, #16
 800da26:	46bd      	mov	sp, r7
 800da28:	bd80      	pop	{r7, pc}
	...

0800da2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b084      	sub	sp, #16
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]
 800da34:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800da36:	4b14      	ldr	r3, [pc, #80]	@ (800da88 <prvProcessExpiredTimer+0x5c>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	68db      	ldr	r3, [r3, #12]
 800da3c:	68db      	ldr	r3, [r3, #12]
 800da3e:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	3304      	adds	r3, #4
 800da44:	4618      	mov	r0, r3
 800da46:	f7fd fb4b 	bl	800b0e0 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800da50:	f003 0304 	and.w	r3, r3, #4
 800da54:	2b00      	cmp	r3, #0
 800da56:	d005      	beq.n	800da64 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800da58:	683a      	ldr	r2, [r7, #0]
 800da5a:	6879      	ldr	r1, [r7, #4]
 800da5c:	68f8      	ldr	r0, [r7, #12]
 800da5e:	f7ff ffc3 	bl	800d9e8 <prvReloadTimer>
 800da62:	e008      	b.n	800da76 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800da6a:	f023 0301 	bic.w	r3, r3, #1
 800da6e:	b2da      	uxtb	r2, r3
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	6a1b      	ldr	r3, [r3, #32]
 800da7a:	68f8      	ldr	r0, [r7, #12]
 800da7c:	4798      	blx	r3
    }
 800da7e:	bf00      	nop
 800da80:	3710      	adds	r7, #16
 800da82:	46bd      	mov	sp, r7
 800da84:	bd80      	pop	{r7, pc}
 800da86:	bf00      	nop
 800da88:	200004e8 	.word	0x200004e8

0800da8c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b084      	sub	sp, #16
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800da94:	f107 0308 	add.w	r3, r7, #8
 800da98:	4618      	mov	r0, r3
 800da9a:	f000 f859 	bl	800db50 <prvGetNextExpireTime>
 800da9e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800daa0:	68bb      	ldr	r3, [r7, #8]
 800daa2:	4619      	mov	r1, r3
 800daa4:	68f8      	ldr	r0, [r7, #12]
 800daa6:	f000 f805 	bl	800dab4 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800daaa:	f000 f8d7 	bl	800dc5c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800daae:	bf00      	nop
 800dab0:	e7f0      	b.n	800da94 <prvTimerTask+0x8>
	...

0800dab4 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800dab4:	b580      	push	{r7, lr}
 800dab6:	b084      	sub	sp, #16
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
 800dabc:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800dabe:	f7fe fd5f 	bl	800c580 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dac2:	f107 0308 	add.w	r3, r7, #8
 800dac6:	4618      	mov	r0, r3
 800dac8:	f000 f866 	bl	800db98 <prvSampleTimeNow>
 800dacc:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800dace:	68bb      	ldr	r3, [r7, #8]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d130      	bne.n	800db36 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d10a      	bne.n	800daf0 <prvProcessTimerOrBlockTask+0x3c>
 800dada:	687a      	ldr	r2, [r7, #4]
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	429a      	cmp	r2, r3
 800dae0:	d806      	bhi.n	800daf0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800dae2:	f7fe fd5b 	bl	800c59c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800dae6:	68f9      	ldr	r1, [r7, #12]
 800dae8:	6878      	ldr	r0, [r7, #4]
 800daea:	f7ff ff9f 	bl	800da2c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800daee:	e024      	b.n	800db3a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d008      	beq.n	800db08 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800daf6:	4b13      	ldr	r3, [pc, #76]	@ (800db44 <prvProcessTimerOrBlockTask+0x90>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d101      	bne.n	800db04 <prvProcessTimerOrBlockTask+0x50>
 800db00:	2301      	movs	r3, #1
 800db02:	e000      	b.n	800db06 <prvProcessTimerOrBlockTask+0x52>
 800db04:	2300      	movs	r3, #0
 800db06:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800db08:	4b0f      	ldr	r3, [pc, #60]	@ (800db48 <prvProcessTimerOrBlockTask+0x94>)
 800db0a:	6818      	ldr	r0, [r3, #0]
 800db0c:	687a      	ldr	r2, [r7, #4]
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	1ad3      	subs	r3, r2, r3
 800db12:	683a      	ldr	r2, [r7, #0]
 800db14:	4619      	mov	r1, r3
 800db16:	f7fe f93b 	bl	800bd90 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800db1a:	f7fe fd3f 	bl	800c59c <xTaskResumeAll>
 800db1e:	4603      	mov	r3, r0
 800db20:	2b00      	cmp	r3, #0
 800db22:	d10a      	bne.n	800db3a <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 800db24:	4b09      	ldr	r3, [pc, #36]	@ (800db4c <prvProcessTimerOrBlockTask+0x98>)
 800db26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db2a:	601a      	str	r2, [r3, #0]
 800db2c:	f3bf 8f4f 	dsb	sy
 800db30:	f3bf 8f6f 	isb	sy
    }
 800db34:	e001      	b.n	800db3a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800db36:	f7fe fd31 	bl	800c59c <xTaskResumeAll>
    }
 800db3a:	bf00      	nop
 800db3c:	3710      	adds	r7, #16
 800db3e:	46bd      	mov	sp, r7
 800db40:	bd80      	pop	{r7, pc}
 800db42:	bf00      	nop
 800db44:	200004ec 	.word	0x200004ec
 800db48:	200004f0 	.word	0x200004f0
 800db4c:	e000ed04 	.word	0xe000ed04

0800db50 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800db50:	b480      	push	{r7}
 800db52:	b085      	sub	sp, #20
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800db58:	4b0e      	ldr	r3, [pc, #56]	@ (800db94 <prvGetNextExpireTime+0x44>)
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d101      	bne.n	800db66 <prvGetNextExpireTime+0x16>
 800db62:	2201      	movs	r2, #1
 800db64:	e000      	b.n	800db68 <prvGetNextExpireTime+0x18>
 800db66:	2200      	movs	r2, #0
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d105      	bne.n	800db80 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800db74:	4b07      	ldr	r3, [pc, #28]	@ (800db94 <prvGetNextExpireTime+0x44>)
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	68db      	ldr	r3, [r3, #12]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	60fb      	str	r3, [r7, #12]
 800db7e:	e001      	b.n	800db84 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800db80:	2300      	movs	r3, #0
 800db82:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800db84:	68fb      	ldr	r3, [r7, #12]
    }
 800db86:	4618      	mov	r0, r3
 800db88:	3714      	adds	r7, #20
 800db8a:	46bd      	mov	sp, r7
 800db8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db90:	4770      	bx	lr
 800db92:	bf00      	nop
 800db94:	200004e8 	.word	0x200004e8

0800db98 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800db98:	b580      	push	{r7, lr}
 800db9a:	b084      	sub	sp, #16
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 800dba0:	f7fe fe0c 	bl	800c7bc <xTaskGetTickCount>
 800dba4:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800dba6:	4b0b      	ldr	r3, [pc, #44]	@ (800dbd4 <prvSampleTimeNow+0x3c>)
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	68fa      	ldr	r2, [r7, #12]
 800dbac:	429a      	cmp	r2, r3
 800dbae:	d205      	bcs.n	800dbbc <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800dbb0:	f000 f922 	bl	800ddf8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2201      	movs	r2, #1
 800dbb8:	601a      	str	r2, [r3, #0]
 800dbba:	e002      	b.n	800dbc2 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800dbc2:	4a04      	ldr	r2, [pc, #16]	@ (800dbd4 <prvSampleTimeNow+0x3c>)
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
    }
 800dbca:	4618      	mov	r0, r3
 800dbcc:	3710      	adds	r7, #16
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	bd80      	pop	{r7, pc}
 800dbd2:	bf00      	nop
 800dbd4:	200004f8 	.word	0x200004f8

0800dbd8 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b086      	sub	sp, #24
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	60f8      	str	r0, [r7, #12]
 800dbe0:	60b9      	str	r1, [r7, #8]
 800dbe2:	607a      	str	r2, [r7, #4]
 800dbe4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	68ba      	ldr	r2, [r7, #8]
 800dbee:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	68fa      	ldr	r2, [r7, #12]
 800dbf4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800dbf6:	68ba      	ldr	r2, [r7, #8]
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	429a      	cmp	r2, r3
 800dbfc:	d812      	bhi.n	800dc24 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800dbfe:	687a      	ldr	r2, [r7, #4]
 800dc00:	683b      	ldr	r3, [r7, #0]
 800dc02:	1ad2      	subs	r2, r2, r3
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	699b      	ldr	r3, [r3, #24]
 800dc08:	429a      	cmp	r2, r3
 800dc0a:	d302      	bcc.n	800dc12 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	617b      	str	r3, [r7, #20]
 800dc10:	e01b      	b.n	800dc4a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800dc12:	4b10      	ldr	r3, [pc, #64]	@ (800dc54 <prvInsertTimerInActiveList+0x7c>)
 800dc14:	681a      	ldr	r2, [r3, #0]
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	3304      	adds	r3, #4
 800dc1a:	4619      	mov	r1, r3
 800dc1c:	4610      	mov	r0, r2
 800dc1e:	f7fd fa26 	bl	800b06e <vListInsert>
 800dc22:	e012      	b.n	800dc4a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800dc24:	687a      	ldr	r2, [r7, #4]
 800dc26:	683b      	ldr	r3, [r7, #0]
 800dc28:	429a      	cmp	r2, r3
 800dc2a:	d206      	bcs.n	800dc3a <prvInsertTimerInActiveList+0x62>
 800dc2c:	68ba      	ldr	r2, [r7, #8]
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	429a      	cmp	r2, r3
 800dc32:	d302      	bcc.n	800dc3a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800dc34:	2301      	movs	r3, #1
 800dc36:	617b      	str	r3, [r7, #20]
 800dc38:	e007      	b.n	800dc4a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dc3a:	4b07      	ldr	r3, [pc, #28]	@ (800dc58 <prvInsertTimerInActiveList+0x80>)
 800dc3c:	681a      	ldr	r2, [r3, #0]
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	3304      	adds	r3, #4
 800dc42:	4619      	mov	r1, r3
 800dc44:	4610      	mov	r0, r2
 800dc46:	f7fd fa12 	bl	800b06e <vListInsert>
            }
        }

        return xProcessTimerNow;
 800dc4a:	697b      	ldr	r3, [r7, #20]
    }
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	3718      	adds	r7, #24
 800dc50:	46bd      	mov	sp, r7
 800dc52:	bd80      	pop	{r7, pc}
 800dc54:	200004ec 	.word	0x200004ec
 800dc58:	200004e8 	.word	0x200004e8

0800dc5c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b088      	sub	sp, #32
 800dc60:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800dc62:	f107 0308 	add.w	r3, r7, #8
 800dc66:	2200      	movs	r2, #0
 800dc68:	601a      	str	r2, [r3, #0]
 800dc6a:	605a      	str	r2, [r3, #4]
 800dc6c:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800dc6e:	e0ae      	b.n	800ddce <prvProcessReceivedCommands+0x172>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800dc70:	68bb      	ldr	r3, [r7, #8]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	f2c0 80ab 	blt.w	800ddce <prvProcessReceivedCommands+0x172>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800dc78:	693b      	ldr	r3, [r7, #16]
 800dc7a:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800dc7c:	69fb      	ldr	r3, [r7, #28]
 800dc7e:	695b      	ldr	r3, [r3, #20]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d004      	beq.n	800dc8e <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dc84:	69fb      	ldr	r3, [r7, #28]
 800dc86:	3304      	adds	r3, #4
 800dc88:	4618      	mov	r0, r3
 800dc8a:	f7fd fa29 	bl	800b0e0 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dc8e:	1d3b      	adds	r3, r7, #4
 800dc90:	4618      	mov	r0, r3
 800dc92:	f7ff ff81 	bl	800db98 <prvSampleTimeNow>
 800dc96:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800dc98:	68bb      	ldr	r3, [r7, #8]
 800dc9a:	3b01      	subs	r3, #1
 800dc9c:	2b08      	cmp	r3, #8
 800dc9e:	f200 8093 	bhi.w	800ddc8 <prvProcessReceivedCommands+0x16c>
 800dca2:	a201      	add	r2, pc, #4	@ (adr r2, 800dca8 <prvProcessReceivedCommands+0x4c>)
 800dca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dca8:	0800dccd 	.word	0x0800dccd
 800dcac:	0800dccd 	.word	0x0800dccd
 800dcb0:	0800dd35 	.word	0x0800dd35
 800dcb4:	0800dd49 	.word	0x0800dd49
 800dcb8:	0800dd9f 	.word	0x0800dd9f
 800dcbc:	0800dccd 	.word	0x0800dccd
 800dcc0:	0800dccd 	.word	0x0800dccd
 800dcc4:	0800dd35 	.word	0x0800dd35
 800dcc8:	0800dd49 	.word	0x0800dd49
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800dccc:	69fb      	ldr	r3, [r7, #28]
 800dcce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dcd2:	f043 0301 	orr.w	r3, r3, #1
 800dcd6:	b2da      	uxtb	r2, r3
 800dcd8:	69fb      	ldr	r3, [r7, #28]
 800dcda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800dcde:	68fa      	ldr	r2, [r7, #12]
 800dce0:	69fb      	ldr	r3, [r7, #28]
 800dce2:	699b      	ldr	r3, [r3, #24]
 800dce4:	18d1      	adds	r1, r2, r3
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	69ba      	ldr	r2, [r7, #24]
 800dcea:	69f8      	ldr	r0, [r7, #28]
 800dcec:	f7ff ff74 	bl	800dbd8 <prvInsertTimerInActiveList>
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d06a      	beq.n	800ddcc <prvProcessReceivedCommands+0x170>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800dcf6:	69fb      	ldr	r3, [r7, #28]
 800dcf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dcfc:	f003 0304 	and.w	r3, r3, #4
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d009      	beq.n	800dd18 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800dd04:	68fa      	ldr	r2, [r7, #12]
 800dd06:	69fb      	ldr	r3, [r7, #28]
 800dd08:	699b      	ldr	r3, [r3, #24]
 800dd0a:	4413      	add	r3, r2
 800dd0c:	69ba      	ldr	r2, [r7, #24]
 800dd0e:	4619      	mov	r1, r3
 800dd10:	69f8      	ldr	r0, [r7, #28]
 800dd12:	f7ff fe69 	bl	800d9e8 <prvReloadTimer>
 800dd16:	e008      	b.n	800dd2a <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800dd18:	69fb      	ldr	r3, [r7, #28]
 800dd1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dd1e:	f023 0301 	bic.w	r3, r3, #1
 800dd22:	b2da      	uxtb	r2, r3
 800dd24:	69fb      	ldr	r3, [r7, #28]
 800dd26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dd2a:	69fb      	ldr	r3, [r7, #28]
 800dd2c:	6a1b      	ldr	r3, [r3, #32]
 800dd2e:	69f8      	ldr	r0, [r7, #28]
 800dd30:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800dd32:	e04b      	b.n	800ddcc <prvProcessReceivedCommands+0x170>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800dd34:	69fb      	ldr	r3, [r7, #28]
 800dd36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dd3a:	f023 0301 	bic.w	r3, r3, #1
 800dd3e:	b2da      	uxtb	r2, r3
 800dd40:	69fb      	ldr	r3, [r7, #28]
 800dd42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800dd46:	e042      	b.n	800ddce <prvProcessReceivedCommands+0x172>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800dd48:	69fb      	ldr	r3, [r7, #28]
 800dd4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dd4e:	f043 0301 	orr.w	r3, r3, #1
 800dd52:	b2da      	uxtb	r2, r3
 800dd54:	69fb      	ldr	r3, [r7, #28]
 800dd56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800dd5a:	68fa      	ldr	r2, [r7, #12]
 800dd5c:	69fb      	ldr	r3, [r7, #28]
 800dd5e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800dd60:	69fb      	ldr	r3, [r7, #28]
 800dd62:	699b      	ldr	r3, [r3, #24]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d110      	bne.n	800dd8a <prvProcessReceivedCommands+0x12e>
    __asm volatile
 800dd68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd6c:	b672      	cpsid	i
 800dd6e:	f383 8811 	msr	BASEPRI, r3
 800dd72:	f3bf 8f6f 	isb	sy
 800dd76:	f3bf 8f4f 	dsb	sy
 800dd7a:	b662      	cpsie	i
 800dd7c:	617b      	str	r3, [r7, #20]
}
 800dd7e:	bf00      	nop
 800dd80:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 800dd84:	481a      	ldr	r0, [pc, #104]	@ (800ddf0 <prvProcessReceivedCommands+0x194>)
 800dd86:	f7f6 fc5f 	bl	8004648 <vAssertCalled>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800dd8a:	69fb      	ldr	r3, [r7, #28]
 800dd8c:	699a      	ldr	r2, [r3, #24]
 800dd8e:	69bb      	ldr	r3, [r7, #24]
 800dd90:	18d1      	adds	r1, r2, r3
 800dd92:	69bb      	ldr	r3, [r7, #24]
 800dd94:	69ba      	ldr	r2, [r7, #24]
 800dd96:	69f8      	ldr	r0, [r7, #28]
 800dd98:	f7ff ff1e 	bl	800dbd8 <prvInsertTimerInActiveList>
                        break;
 800dd9c:	e017      	b.n	800ddce <prvProcessReceivedCommands+0x172>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800dd9e:	69fb      	ldr	r3, [r7, #28]
 800dda0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dda4:	f003 0302 	and.w	r3, r3, #2
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d103      	bne.n	800ddb4 <prvProcessReceivedCommands+0x158>
                            {
                                vPortFree( pxTimer );
 800ddac:	69f8      	ldr	r0, [r7, #28]
 800ddae:	f7f6 ffc1 	bl	8004d34 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800ddb2:	e00c      	b.n	800ddce <prvProcessReceivedCommands+0x172>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800ddb4:	69fb      	ldr	r3, [r7, #28]
 800ddb6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ddba:	f023 0301 	bic.w	r3, r3, #1
 800ddbe:	b2da      	uxtb	r2, r3
 800ddc0:	69fb      	ldr	r3, [r7, #28]
 800ddc2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800ddc6:	e002      	b.n	800ddce <prvProcessReceivedCommands+0x172>

                    default:
                        /* Don't expect to get here. */
                        break;
 800ddc8:	bf00      	nop
 800ddca:	e000      	b.n	800ddce <prvProcessReceivedCommands+0x172>
                        break;
 800ddcc:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800ddce:	4b09      	ldr	r3, [pc, #36]	@ (800ddf4 <prvProcessReceivedCommands+0x198>)
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	f107 0108 	add.w	r1, r7, #8
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	4618      	mov	r0, r3
 800ddda:	f7fd fc87 	bl	800b6ec <xQueueReceive>
 800ddde:	4603      	mov	r3, r0
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	f47f af45 	bne.w	800dc70 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 800dde6:	bf00      	nop
 800dde8:	bf00      	nop
 800ddea:	3720      	adds	r7, #32
 800ddec:	46bd      	mov	sp, r7
 800ddee:	bd80      	pop	{r7, pc}
 800ddf0:	08014710 	.word	0x08014710
 800ddf4:	200004f0 	.word	0x200004f0

0800ddf8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800ddf8:	b580      	push	{r7, lr}
 800ddfa:	b082      	sub	sp, #8
 800ddfc:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ddfe:	e009      	b.n	800de14 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800de00:	4b0e      	ldr	r3, [pc, #56]	@ (800de3c <prvSwitchTimerLists+0x44>)
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	68db      	ldr	r3, [r3, #12]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800de0a:	f04f 31ff 	mov.w	r1, #4294967295
 800de0e:	6838      	ldr	r0, [r7, #0]
 800de10:	f7ff fe0c 	bl	800da2c <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800de14:	4b09      	ldr	r3, [pc, #36]	@ (800de3c <prvSwitchTimerLists+0x44>)
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d1f0      	bne.n	800de00 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800de1e:	4b07      	ldr	r3, [pc, #28]	@ (800de3c <prvSwitchTimerLists+0x44>)
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800de24:	4b06      	ldr	r3, [pc, #24]	@ (800de40 <prvSwitchTimerLists+0x48>)
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	4a04      	ldr	r2, [pc, #16]	@ (800de3c <prvSwitchTimerLists+0x44>)
 800de2a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800de2c:	4a04      	ldr	r2, [pc, #16]	@ (800de40 <prvSwitchTimerLists+0x48>)
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	6013      	str	r3, [r2, #0]
    }
 800de32:	bf00      	nop
 800de34:	3708      	adds	r7, #8
 800de36:	46bd      	mov	sp, r7
 800de38:	bd80      	pop	{r7, pc}
 800de3a:	bf00      	nop
 800de3c:	200004e8 	.word	0x200004e8
 800de40:	200004ec 	.word	0x200004ec

0800de44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800de44:	b580      	push	{r7, lr}
 800de46:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800de48:	f000 f99a 	bl	800e180 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800de4c:	4b0d      	ldr	r3, [pc, #52]	@ (800de84 <prvCheckForValidListAndQueue+0x40>)
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	2b00      	cmp	r3, #0
 800de52:	d113      	bne.n	800de7c <prvCheckForValidListAndQueue+0x38>
            {
                vListInitialise( &xActiveTimerList1 );
 800de54:	480c      	ldr	r0, [pc, #48]	@ (800de88 <prvCheckForValidListAndQueue+0x44>)
 800de56:	f7fd f8b9 	bl	800afcc <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800de5a:	480c      	ldr	r0, [pc, #48]	@ (800de8c <prvCheckForValidListAndQueue+0x48>)
 800de5c:	f7fd f8b6 	bl	800afcc <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800de60:	4b0b      	ldr	r3, [pc, #44]	@ (800de90 <prvCheckForValidListAndQueue+0x4c>)
 800de62:	4a09      	ldr	r2, [pc, #36]	@ (800de88 <prvCheckForValidListAndQueue+0x44>)
 800de64:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800de66:	4b0b      	ldr	r3, [pc, #44]	@ (800de94 <prvCheckForValidListAndQueue+0x50>)
 800de68:	4a08      	ldr	r2, [pc, #32]	@ (800de8c <prvCheckForValidListAndQueue+0x48>)
 800de6a:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 800de6c:	2200      	movs	r2, #0
 800de6e:	210c      	movs	r1, #12
 800de70:	2008      	movs	r0, #8
 800de72:	f7fd f9fd 	bl	800b270 <xQueueGenericCreate>
 800de76:	4603      	mov	r3, r0
 800de78:	4a02      	ldr	r2, [pc, #8]	@ (800de84 <prvCheckForValidListAndQueue+0x40>)
 800de7a:	6013      	str	r3, [r2, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800de7c:	f000 f9b8 	bl	800e1f0 <vPortExitCritical>
    }
 800de80:	bf00      	nop
 800de82:	bd80      	pop	{r7, pc}
 800de84:	200004f0 	.word	0x200004f0
 800de88:	200004c0 	.word	0x200004c0
 800de8c:	200004d4 	.word	0x200004d4
 800de90:	200004e8 	.word	0x200004e8
 800de94:	200004ec 	.word	0x200004ec

0800de98 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800de98:	b480      	push	{r7}
 800de9a:	b085      	sub	sp, #20
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	60f8      	str	r0, [r7, #12]
 800dea0:	60b9      	str	r1, [r7, #8]
 800dea2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	3b04      	subs	r3, #4
 800dea8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800deb0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	3b04      	subs	r3, #4
 800deb6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800deb8:	68bb      	ldr	r3, [r7, #8]
 800deba:	f023 0201 	bic.w	r2, r3, #1
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	3b04      	subs	r3, #4
 800dec6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800dec8:	4a0c      	ldr	r2, [pc, #48]	@ (800defc <pxPortInitialiseStack+0x64>)
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	3b14      	subs	r3, #20
 800ded2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800ded4:	687a      	ldr	r2, [r7, #4]
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	3b04      	subs	r3, #4
 800dede:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	f06f 0202 	mvn.w	r2, #2
 800dee6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	3b20      	subs	r3, #32
 800deec:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800deee:	68fb      	ldr	r3, [r7, #12]
}
 800def0:	4618      	mov	r0, r3
 800def2:	3714      	adds	r7, #20
 800def4:	46bd      	mov	sp, r7
 800def6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defa:	4770      	bx	lr
 800defc:	0800df01 	.word	0x0800df01

0800df00 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b084      	sub	sp, #16
 800df04:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800df06:	2300      	movs	r3, #0
 800df08:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800df0a:	4b15      	ldr	r3, [pc, #84]	@ (800df60 <prvTaskExitError+0x60>)
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df12:	d00f      	beq.n	800df34 <prvTaskExitError+0x34>
    __asm volatile
 800df14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df18:	b672      	cpsid	i
 800df1a:	f383 8811 	msr	BASEPRI, r3
 800df1e:	f3bf 8f6f 	isb	sy
 800df22:	f3bf 8f4f 	dsb	sy
 800df26:	b662      	cpsie	i
 800df28:	60fb      	str	r3, [r7, #12]
}
 800df2a:	bf00      	nop
 800df2c:	21ee      	movs	r1, #238	@ 0xee
 800df2e:	480d      	ldr	r0, [pc, #52]	@ (800df64 <prvTaskExitError+0x64>)
 800df30:	f7f6 fb8a 	bl	8004648 <vAssertCalled>
    __asm volatile
 800df34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df38:	b672      	cpsid	i
 800df3a:	f383 8811 	msr	BASEPRI, r3
 800df3e:	f3bf 8f6f 	isb	sy
 800df42:	f3bf 8f4f 	dsb	sy
 800df46:	b662      	cpsie	i
 800df48:	60bb      	str	r3, [r7, #8]
}
 800df4a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800df4c:	bf00      	nop
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d0fc      	beq.n	800df4e <prvTaskExitError+0x4e>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800df54:	bf00      	nop
 800df56:	bf00      	nop
 800df58:	3710      	adds	r7, #16
 800df5a:	46bd      	mov	sp, r7
 800df5c:	bd80      	pop	{r7, pc}
 800df5e:	bf00      	nop
 800df60:	20000044 	.word	0x20000044
 800df64:	080147cc 	.word	0x080147cc
	...

0800df70 <SVC_Handler>:
/*-----------------------------------------------------------*/
void vPortSVCHandler( void )
{
	__asm volatile (
 800df70:	4b07      	ldr	r3, [pc, #28]	@ (800df90 <pxCurrentTCBConst2>)
 800df72:	6819      	ldr	r1, [r3, #0]
 800df74:	6808      	ldr	r0, [r1, #0]
 800df76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df7a:	f380 8809 	msr	PSP, r0
 800df7e:	f3bf 8f6f 	isb	sy
 800df82:	f04f 0000 	mov.w	r0, #0
 800df86:	f380 8811 	msr	BASEPRI, r0
 800df8a:	4770      	bx	lr
 800df8c:	f3af 8000 	nop.w

0800df90 <pxCurrentTCBConst2>:
 800df90:	2000038c 	.word	0x2000038c
	        "   bx r14                          \n"
	        "                                   \n"
	        "   .align 4                        \n"
	        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
	        );
}
 800df94:	bf00      	nop
 800df96:	bf00      	nop

0800df98 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800df98:	4808      	ldr	r0, [pc, #32]	@ (800dfbc <prvPortStartFirstTask+0x24>)
 800df9a:	6800      	ldr	r0, [r0, #0]
 800df9c:	6800      	ldr	r0, [r0, #0]
 800df9e:	f380 8808 	msr	MSP, r0
 800dfa2:	f04f 0000 	mov.w	r0, #0
 800dfa6:	f380 8814 	msr	CONTROL, r0
 800dfaa:	b662      	cpsie	i
 800dfac:	b661      	cpsie	f
 800dfae:	f3bf 8f4f 	dsb	sy
 800dfb2:	f3bf 8f6f 	isb	sy
 800dfb6:	df00      	svc	0
 800dfb8:	bf00      	nop
 800dfba:	0000      	.short	0x0000
 800dfbc:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 800dfc0:	bf00      	nop
 800dfc2:	bf00      	nop

0800dfc4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	b08a      	sub	sp, #40	@ 0x28
 800dfc8:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800dfca:	4b62      	ldr	r3, [pc, #392]	@ (800e154 <xPortStartScheduler+0x190>)
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 800dfd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfd2:	332c      	adds	r3, #44	@ 0x2c
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	4a60      	ldr	r2, [pc, #384]	@ (800e158 <xPortStartScheduler+0x194>)
 800dfd8:	4293      	cmp	r3, r2
 800dfda:	d010      	beq.n	800dffe <xPortStartScheduler+0x3a>
    __asm volatile
 800dfdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfe0:	b672      	cpsid	i
 800dfe2:	f383 8811 	msr	BASEPRI, r3
 800dfe6:	f3bf 8f6f 	isb	sy
 800dfea:	f3bf 8f4f 	dsb	sy
 800dfee:	b662      	cpsie	i
 800dff0:	61bb      	str	r3, [r7, #24]
}
 800dff2:	bf00      	nop
 800dff4:	f240 114b 	movw	r1, #331	@ 0x14b
 800dff8:	4858      	ldr	r0, [pc, #352]	@ (800e15c <xPortStartScheduler+0x198>)
 800dffa:	f7f6 fb25 	bl	8004648 <vAssertCalled>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 800dffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e000:	3338      	adds	r3, #56	@ 0x38
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	4a56      	ldr	r2, [pc, #344]	@ (800e160 <xPortStartScheduler+0x19c>)
 800e006:	4293      	cmp	r3, r2
 800e008:	d010      	beq.n	800e02c <xPortStartScheduler+0x68>
    __asm volatile
 800e00a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e00e:	b672      	cpsid	i
 800e010:	f383 8811 	msr	BASEPRI, r3
 800e014:	f3bf 8f6f 	isb	sy
 800e018:	f3bf 8f4f 	dsb	sy
 800e01c:	b662      	cpsie	i
 800e01e:	61fb      	str	r3, [r7, #28]
}
 800e020:	bf00      	nop
 800e022:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800e026:	484d      	ldr	r0, [pc, #308]	@ (800e15c <xPortStartScheduler+0x198>)
 800e028:	f7f6 fb0e 	bl	8004648 <vAssertCalled>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800e02c:	2300      	movs	r3, #0
 800e02e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e030:	4b4c      	ldr	r3, [pc, #304]	@ (800e164 <xPortStartScheduler+0x1a0>)
 800e032:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 800e034:	6a3b      	ldr	r3, [r7, #32]
 800e036:	781b      	ldrb	r3, [r3, #0]
 800e038:	b2db      	uxtb	r3, r3
 800e03a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e03c:	6a3b      	ldr	r3, [r7, #32]
 800e03e:	22ff      	movs	r2, #255	@ 0xff
 800e040:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e042:	6a3b      	ldr	r3, [r7, #32]
 800e044:	781b      	ldrb	r3, [r3, #0]
 800e046:	b2db      	uxtb	r3, r3
 800e048:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e04a:	79fb      	ldrb	r3, [r7, #7]
 800e04c:	b2db      	uxtb	r3, r3
 800e04e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e052:	b2da      	uxtb	r2, r3
 800e054:	4b44      	ldr	r3, [pc, #272]	@ (800e168 <xPortStartScheduler+0x1a4>)
 800e056:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800e058:	4b43      	ldr	r3, [pc, #268]	@ (800e168 <xPortStartScheduler+0x1a4>)
 800e05a:	781b      	ldrb	r3, [r3, #0]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d110      	bne.n	800e082 <xPortStartScheduler+0xbe>
    __asm volatile
 800e060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e064:	b672      	cpsid	i
 800e066:	f383 8811 	msr	BASEPRI, r3
 800e06a:	f3bf 8f6f 	isb	sy
 800e06e:	f3bf 8f4f 	dsb	sy
 800e072:	b662      	cpsie	i
 800e074:	617b      	str	r3, [r7, #20]
}
 800e076:	bf00      	nop
 800e078:	f240 116f 	movw	r1, #367	@ 0x16f
 800e07c:	4837      	ldr	r0, [pc, #220]	@ (800e15c <xPortStartScheduler+0x198>)
 800e07e:	f7f6 fae3 	bl	8004648 <vAssertCalled>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 800e082:	79fb      	ldrb	r3, [r7, #7]
 800e084:	b2db      	uxtb	r3, r3
 800e086:	43db      	mvns	r3, r3
 800e088:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d019      	beq.n	800e0c4 <xPortStartScheduler+0x100>
    __asm volatile
 800e090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e094:	b672      	cpsid	i
 800e096:	f383 8811 	msr	BASEPRI, r3
 800e09a:	f3bf 8f6f 	isb	sy
 800e09e:	f3bf 8f4f 	dsb	sy
 800e0a2:	b662      	cpsie	i
 800e0a4:	613b      	str	r3, [r7, #16]
}
 800e0a6:	bf00      	nop
 800e0a8:	f240 1173 	movw	r1, #371	@ 0x173
 800e0ac:	482b      	ldr	r0, [pc, #172]	@ (800e15c <xPortStartScheduler+0x198>)
 800e0ae:	f7f6 facb 	bl	8004648 <vAssertCalled>

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e0b2:	e007      	b.n	800e0c4 <xPortStartScheduler+0x100>
        {
            ulImplementedPrioBits++;
 800e0b4:	68bb      	ldr	r3, [r7, #8]
 800e0b6:	3301      	adds	r3, #1
 800e0b8:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e0ba:	79fb      	ldrb	r3, [r7, #7]
 800e0bc:	b2db      	uxtb	r3, r3
 800e0be:	005b      	lsls	r3, r3, #1
 800e0c0:	b2db      	uxtb	r3, r3
 800e0c2:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e0c4:	79fb      	ldrb	r3, [r7, #7]
 800e0c6:	b2db      	uxtb	r3, r3
 800e0c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e0cc:	2b80      	cmp	r3, #128	@ 0x80
 800e0ce:	d0f1      	beq.n	800e0b4 <xPortStartScheduler+0xf0>
        }

        if( ulImplementedPrioBits == 8 )
 800e0d0:	68bb      	ldr	r3, [r7, #8]
 800e0d2:	2b08      	cmp	r3, #8
 800e0d4:	d103      	bne.n	800e0de <xPortStartScheduler+0x11a>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 800e0d6:	4b25      	ldr	r3, [pc, #148]	@ (800e16c <xPortStartScheduler+0x1a8>)
 800e0d8:	2200      	movs	r2, #0
 800e0da:	601a      	str	r2, [r3, #0]
 800e0dc:	e004      	b.n	800e0e8 <xPortStartScheduler+0x124>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 800e0de:	68bb      	ldr	r3, [r7, #8]
 800e0e0:	f1c3 0307 	rsb	r3, r3, #7
 800e0e4:	4a21      	ldr	r2, [pc, #132]	@ (800e16c <xPortStartScheduler+0x1a8>)
 800e0e6:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e0e8:	4b20      	ldr	r3, [pc, #128]	@ (800e16c <xPortStartScheduler+0x1a8>)
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	021b      	lsls	r3, r3, #8
 800e0ee:	4a1f      	ldr	r2, [pc, #124]	@ (800e16c <xPortStartScheduler+0x1a8>)
 800e0f0:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e0f2:	4b1e      	ldr	r3, [pc, #120]	@ (800e16c <xPortStartScheduler+0x1a8>)
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e0fa:	4a1c      	ldr	r2, [pc, #112]	@ (800e16c <xPortStartScheduler+0x1a8>)
 800e0fc:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 800e0fe:	7bfb      	ldrb	r3, [r7, #15]
 800e100:	b2da      	uxtb	r2, r3
 800e102:	6a3b      	ldr	r3, [r7, #32]
 800e104:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800e106:	4b1a      	ldr	r3, [pc, #104]	@ (800e170 <xPortStartScheduler+0x1ac>)
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	4a19      	ldr	r2, [pc, #100]	@ (800e170 <xPortStartScheduler+0x1ac>)
 800e10c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e110:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800e112:	4b17      	ldr	r3, [pc, #92]	@ (800e170 <xPortStartScheduler+0x1ac>)
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	4a16      	ldr	r2, [pc, #88]	@ (800e170 <xPortStartScheduler+0x1ac>)
 800e118:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e11c:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 800e11e:	4b15      	ldr	r3, [pc, #84]	@ (800e174 <xPortStartScheduler+0x1b0>)
 800e120:	2200      	movs	r2, #0
 800e122:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800e124:	f000 f8ec 	bl	800e300 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800e128:	4b13      	ldr	r3, [pc, #76]	@ (800e178 <xPortStartScheduler+0x1b4>)
 800e12a:	2200      	movs	r2, #0
 800e12c:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800e12e:	f000 f90b 	bl	800e348 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e132:	4b12      	ldr	r3, [pc, #72]	@ (800e17c <xPortStartScheduler+0x1b8>)
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	4a11      	ldr	r2, [pc, #68]	@ (800e17c <xPortStartScheduler+0x1b8>)
 800e138:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e13c:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800e13e:	f7ff ff2b 	bl	800df98 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800e142:	f7fe fcfd 	bl	800cb40 <vTaskSwitchContext>
    prvTaskExitError();
 800e146:	f7ff fedb 	bl	800df00 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800e14a:	2300      	movs	r3, #0
}
 800e14c:	4618      	mov	r0, r3
 800e14e:	3728      	adds	r7, #40	@ 0x28
 800e150:	46bd      	mov	sp, r7
 800e152:	bd80      	pop	{r7, pc}
 800e154:	e000ed08 	.word	0xe000ed08
 800e158:	0800df71 	.word	0x0800df71
 800e15c:	080147cc 	.word	0x080147cc
 800e160:	0800e251 	.word	0x0800e251
 800e164:	e000e400 	.word	0xe000e400
 800e168:	200004fc 	.word	0x200004fc
 800e16c:	20000500 	.word	0x20000500
 800e170:	e000ed20 	.word	0xe000ed20
 800e174:	e000ed1c 	.word	0xe000ed1c
 800e178:	20000044 	.word	0x20000044
 800e17c:	e000ef34 	.word	0xe000ef34

0800e180 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e180:	b580      	push	{r7, lr}
 800e182:	b082      	sub	sp, #8
 800e184:	af00      	add	r7, sp, #0
    __asm volatile
 800e186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e18a:	b672      	cpsid	i
 800e18c:	f383 8811 	msr	BASEPRI, r3
 800e190:	f3bf 8f6f 	isb	sy
 800e194:	f3bf 8f4f 	dsb	sy
 800e198:	b662      	cpsie	i
 800e19a:	607b      	str	r3, [r7, #4]
}
 800e19c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800e19e:	4b11      	ldr	r3, [pc, #68]	@ (800e1e4 <vPortEnterCritical+0x64>)
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	3301      	adds	r3, #1
 800e1a4:	4a0f      	ldr	r2, [pc, #60]	@ (800e1e4 <vPortEnterCritical+0x64>)
 800e1a6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800e1a8:	4b0e      	ldr	r3, [pc, #56]	@ (800e1e4 <vPortEnterCritical+0x64>)
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	2b01      	cmp	r3, #1
 800e1ae:	d115      	bne.n	800e1dc <vPortEnterCritical+0x5c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e1b0:	4b0d      	ldr	r3, [pc, #52]	@ (800e1e8 <vPortEnterCritical+0x68>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	b2db      	uxtb	r3, r3
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d010      	beq.n	800e1dc <vPortEnterCritical+0x5c>
    __asm volatile
 800e1ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1be:	b672      	cpsid	i
 800e1c0:	f383 8811 	msr	BASEPRI, r3
 800e1c4:	f3bf 8f6f 	isb	sy
 800e1c8:	f3bf 8f4f 	dsb	sy
 800e1cc:	b662      	cpsie	i
 800e1ce:	603b      	str	r3, [r7, #0]
}
 800e1d0:	bf00      	nop
 800e1d2:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 800e1d6:	4805      	ldr	r0, [pc, #20]	@ (800e1ec <vPortEnterCritical+0x6c>)
 800e1d8:	f7f6 fa36 	bl	8004648 <vAssertCalled>
    }
}
 800e1dc:	bf00      	nop
 800e1de:	3708      	adds	r7, #8
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	bd80      	pop	{r7, pc}
 800e1e4:	20000044 	.word	0x20000044
 800e1e8:	e000ed04 	.word	0xe000ed04
 800e1ec:	080147cc 	.word	0x080147cc

0800e1f0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b082      	sub	sp, #8
 800e1f4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800e1f6:	4b14      	ldr	r3, [pc, #80]	@ (800e248 <vPortExitCritical+0x58>)
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d110      	bne.n	800e220 <vPortExitCritical+0x30>
    __asm volatile
 800e1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e202:	b672      	cpsid	i
 800e204:	f383 8811 	msr	BASEPRI, r3
 800e208:	f3bf 8f6f 	isb	sy
 800e20c:	f3bf 8f4f 	dsb	sy
 800e210:	b662      	cpsie	i
 800e212:	607b      	str	r3, [r7, #4]
}
 800e214:	bf00      	nop
 800e216:	f240 11e3 	movw	r1, #483	@ 0x1e3
 800e21a:	480c      	ldr	r0, [pc, #48]	@ (800e24c <vPortExitCritical+0x5c>)
 800e21c:	f7f6 fa14 	bl	8004648 <vAssertCalled>
    uxCriticalNesting--;
 800e220:	4b09      	ldr	r3, [pc, #36]	@ (800e248 <vPortExitCritical+0x58>)
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	3b01      	subs	r3, #1
 800e226:	4a08      	ldr	r2, [pc, #32]	@ (800e248 <vPortExitCritical+0x58>)
 800e228:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800e22a:	4b07      	ldr	r3, [pc, #28]	@ (800e248 <vPortExitCritical+0x58>)
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d105      	bne.n	800e23e <vPortExitCritical+0x4e>
 800e232:	2300      	movs	r3, #0
 800e234:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800e23c:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800e23e:	bf00      	nop
 800e240:	3708      	adds	r7, #8
 800e242:	46bd      	mov	sp, r7
 800e244:	bd80      	pop	{r7, pc}
 800e246:	bf00      	nop
 800e248:	20000044 	.word	0x20000044
 800e24c:	080147cc 	.word	0x080147cc

0800e250 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800e250:	f3ef 8009 	mrs	r0, PSP
 800e254:	f3bf 8f6f 	isb	sy
 800e258:	4b15      	ldr	r3, [pc, #84]	@ (800e2b0 <pxCurrentTCBConst>)
 800e25a:	681a      	ldr	r2, [r3, #0]
 800e25c:	f01e 0f10 	tst.w	lr, #16
 800e260:	bf08      	it	eq
 800e262:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e266:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e26a:	6010      	str	r0, [r2, #0]
 800e26c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e270:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e274:	b672      	cpsid	i
 800e276:	f380 8811 	msr	BASEPRI, r0
 800e27a:	f3bf 8f4f 	dsb	sy
 800e27e:	f3bf 8f6f 	isb	sy
 800e282:	b662      	cpsie	i
 800e284:	f7fe fc5c 	bl	800cb40 <vTaskSwitchContext>
 800e288:	f04f 0000 	mov.w	r0, #0
 800e28c:	f380 8811 	msr	BASEPRI, r0
 800e290:	bc09      	pop	{r0, r3}
 800e292:	6819      	ldr	r1, [r3, #0]
 800e294:	6808      	ldr	r0, [r1, #0]
 800e296:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e29a:	f01e 0f10 	tst.w	lr, #16
 800e29e:	bf08      	it	eq
 800e2a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e2a4:	f380 8809 	msr	PSP, r0
 800e2a8:	f3bf 8f6f 	isb	sy
 800e2ac:	4770      	bx	lr
 800e2ae:	bf00      	nop

0800e2b0 <pxCurrentTCBConst>:
 800e2b0:	2000038c 	.word	0x2000038c
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800e2b4:	bf00      	nop
 800e2b6:	bf00      	nop

0800e2b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	b082      	sub	sp, #8
 800e2bc:	af00      	add	r7, sp, #0
    __asm volatile
 800e2be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2c2:	b672      	cpsid	i
 800e2c4:	f383 8811 	msr	BASEPRI, r3
 800e2c8:	f3bf 8f6f 	isb	sy
 800e2cc:	f3bf 8f4f 	dsb	sy
 800e2d0:	b662      	cpsie	i
 800e2d2:	607b      	str	r3, [r7, #4]
}
 800e2d4:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800e2d6:	f7fe fb13 	bl	800c900 <xTaskIncrementTick>
 800e2da:	4603      	mov	r3, r0
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d003      	beq.n	800e2e8 <xPortSysTickHandler+0x30>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e2e0:	4b06      	ldr	r3, [pc, #24]	@ (800e2fc <xPortSysTickHandler+0x44>)
 800e2e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e2e6:	601a      	str	r2, [r3, #0]
 800e2e8:	2300      	movs	r3, #0
 800e2ea:	603b      	str	r3, [r7, #0]
    __asm volatile
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	f383 8811 	msr	BASEPRI, r3
}
 800e2f2:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 800e2f4:	bf00      	nop
 800e2f6:	3708      	adds	r7, #8
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	bd80      	pop	{r7, pc}
 800e2fc:	e000ed04 	.word	0xe000ed04

0800e300 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800e300:	b480      	push	{r7}
 800e302:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e304:	4b0b      	ldr	r3, [pc, #44]	@ (800e334 <vPortSetupTimerInterrupt+0x34>)
 800e306:	2200      	movs	r2, #0
 800e308:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e30a:	4b0b      	ldr	r3, [pc, #44]	@ (800e338 <vPortSetupTimerInterrupt+0x38>)
 800e30c:	2200      	movs	r2, #0
 800e30e:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e310:	4b0a      	ldr	r3, [pc, #40]	@ (800e33c <vPortSetupTimerInterrupt+0x3c>)
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	4a0a      	ldr	r2, [pc, #40]	@ (800e340 <vPortSetupTimerInterrupt+0x40>)
 800e316:	fba2 2303 	umull	r2, r3, r2, r3
 800e31a:	099b      	lsrs	r3, r3, #6
 800e31c:	4a09      	ldr	r2, [pc, #36]	@ (800e344 <vPortSetupTimerInterrupt+0x44>)
 800e31e:	3b01      	subs	r3, #1
 800e320:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e322:	4b04      	ldr	r3, [pc, #16]	@ (800e334 <vPortSetupTimerInterrupt+0x34>)
 800e324:	2207      	movs	r2, #7
 800e326:	601a      	str	r2, [r3, #0]
}
 800e328:	bf00      	nop
 800e32a:	46bd      	mov	sp, r7
 800e32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e330:	4770      	bx	lr
 800e332:	bf00      	nop
 800e334:	e000e010 	.word	0xe000e010
 800e338:	e000e018 	.word	0xe000e018
 800e33c:	20000038 	.word	0x20000038
 800e340:	10624dd3 	.word	0x10624dd3
 800e344:	e000e014 	.word	0xe000e014

0800e348 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800e348:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e358 <vPortEnableVFP+0x10>
 800e34c:	6801      	ldr	r1, [r0, #0]
 800e34e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e352:	6001      	str	r1, [r0, #0]
 800e354:	4770      	bx	lr
 800e356:	0000      	.short	0x0000
 800e358:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 800e35c:	bf00      	nop
 800e35e:	bf00      	nop

0800e360 <__assert_func>:
 800e360:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e362:	4614      	mov	r4, r2
 800e364:	461a      	mov	r2, r3
 800e366:	4b09      	ldr	r3, [pc, #36]	@ (800e38c <__assert_func+0x2c>)
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	4605      	mov	r5, r0
 800e36c:	68d8      	ldr	r0, [r3, #12]
 800e36e:	b14c      	cbz	r4, 800e384 <__assert_func+0x24>
 800e370:	4b07      	ldr	r3, [pc, #28]	@ (800e390 <__assert_func+0x30>)
 800e372:	9100      	str	r1, [sp, #0]
 800e374:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e378:	4906      	ldr	r1, [pc, #24]	@ (800e394 <__assert_func+0x34>)
 800e37a:	462b      	mov	r3, r5
 800e37c:	f002 f8da 	bl	8010534 <fiprintf>
 800e380:	f002 fce8 	bl	8010d54 <abort>
 800e384:	4b04      	ldr	r3, [pc, #16]	@ (800e398 <__assert_func+0x38>)
 800e386:	461c      	mov	r4, r3
 800e388:	e7f3      	b.n	800e372 <__assert_func+0x12>
 800e38a:	bf00      	nop
 800e38c:	200001c0 	.word	0x200001c0
 800e390:	08014d6c 	.word	0x08014d6c
 800e394:	08014d79 	.word	0x08014d79
 800e398:	08014da7 	.word	0x08014da7

0800e39c <atoi>:
 800e39c:	220a      	movs	r2, #10
 800e39e:	2100      	movs	r1, #0
 800e3a0:	f000 bfa4 	b.w	800f2ec <strtol>

0800e3a4 <calloc>:
 800e3a4:	4b02      	ldr	r3, [pc, #8]	@ (800e3b0 <calloc+0xc>)
 800e3a6:	460a      	mov	r2, r1
 800e3a8:	4601      	mov	r1, r0
 800e3aa:	6818      	ldr	r0, [r3, #0]
 800e3ac:	f000 b802 	b.w	800e3b4 <_calloc_r>
 800e3b0:	200001c0 	.word	0x200001c0

0800e3b4 <_calloc_r>:
 800e3b4:	b570      	push	{r4, r5, r6, lr}
 800e3b6:	fba1 5402 	umull	r5, r4, r1, r2
 800e3ba:	b934      	cbnz	r4, 800e3ca <_calloc_r+0x16>
 800e3bc:	4629      	mov	r1, r5
 800e3be:	f000 f887 	bl	800e4d0 <_malloc_r>
 800e3c2:	4606      	mov	r6, r0
 800e3c4:	b928      	cbnz	r0, 800e3d2 <_calloc_r+0x1e>
 800e3c6:	4630      	mov	r0, r6
 800e3c8:	bd70      	pop	{r4, r5, r6, pc}
 800e3ca:	220c      	movs	r2, #12
 800e3cc:	6002      	str	r2, [r0, #0]
 800e3ce:	2600      	movs	r6, #0
 800e3d0:	e7f9      	b.n	800e3c6 <_calloc_r+0x12>
 800e3d2:	462a      	mov	r2, r5
 800e3d4:	4621      	mov	r1, r4
 800e3d6:	f002 fb3b 	bl	8010a50 <memset>
 800e3da:	e7f4      	b.n	800e3c6 <_calloc_r+0x12>

0800e3dc <getenv>:
 800e3dc:	b507      	push	{r0, r1, r2, lr}
 800e3de:	4b04      	ldr	r3, [pc, #16]	@ (800e3f0 <getenv+0x14>)
 800e3e0:	4601      	mov	r1, r0
 800e3e2:	aa01      	add	r2, sp, #4
 800e3e4:	6818      	ldr	r0, [r3, #0]
 800e3e6:	f000 f805 	bl	800e3f4 <_findenv_r>
 800e3ea:	b003      	add	sp, #12
 800e3ec:	f85d fb04 	ldr.w	pc, [sp], #4
 800e3f0:	200001c0 	.word	0x200001c0

0800e3f4 <_findenv_r>:
 800e3f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3f8:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800e468 <_findenv_r+0x74>
 800e3fc:	4606      	mov	r6, r0
 800e3fe:	4689      	mov	r9, r1
 800e400:	4617      	mov	r7, r2
 800e402:	f7f6 fc41 	bl	8004c88 <__env_lock>
 800e406:	f8da 4000 	ldr.w	r4, [sl]
 800e40a:	b134      	cbz	r4, 800e41a <_findenv_r+0x26>
 800e40c:	464b      	mov	r3, r9
 800e40e:	4698      	mov	r8, r3
 800e410:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e414:	b13a      	cbz	r2, 800e426 <_findenv_r+0x32>
 800e416:	2a3d      	cmp	r2, #61	@ 0x3d
 800e418:	d1f9      	bne.n	800e40e <_findenv_r+0x1a>
 800e41a:	4630      	mov	r0, r6
 800e41c:	f7f6 fc6c 	bl	8004cf8 <__env_unlock>
 800e420:	2000      	movs	r0, #0
 800e422:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e426:	eba8 0809 	sub.w	r8, r8, r9
 800e42a:	46a3      	mov	fp, r4
 800e42c:	f854 0b04 	ldr.w	r0, [r4], #4
 800e430:	2800      	cmp	r0, #0
 800e432:	d0f2      	beq.n	800e41a <_findenv_r+0x26>
 800e434:	4642      	mov	r2, r8
 800e436:	4649      	mov	r1, r9
 800e438:	f002 fb1f 	bl	8010a7a <strncmp>
 800e43c:	2800      	cmp	r0, #0
 800e43e:	d1f4      	bne.n	800e42a <_findenv_r+0x36>
 800e440:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e444:	eb03 0508 	add.w	r5, r3, r8
 800e448:	f813 3008 	ldrb.w	r3, [r3, r8]
 800e44c:	2b3d      	cmp	r3, #61	@ 0x3d
 800e44e:	d1ec      	bne.n	800e42a <_findenv_r+0x36>
 800e450:	f8da 3000 	ldr.w	r3, [sl]
 800e454:	ebab 0303 	sub.w	r3, fp, r3
 800e458:	109b      	asrs	r3, r3, #2
 800e45a:	4630      	mov	r0, r6
 800e45c:	603b      	str	r3, [r7, #0]
 800e45e:	f7f6 fc4b 	bl	8004cf8 <__env_unlock>
 800e462:	1c68      	adds	r0, r5, #1
 800e464:	e7dd      	b.n	800e422 <_findenv_r+0x2e>
 800e466:	bf00      	nop
 800e468:	20000030 	.word	0x20000030

0800e46c <malloc>:
 800e46c:	4b02      	ldr	r3, [pc, #8]	@ (800e478 <malloc+0xc>)
 800e46e:	4601      	mov	r1, r0
 800e470:	6818      	ldr	r0, [r3, #0]
 800e472:	f000 b82d 	b.w	800e4d0 <_malloc_r>
 800e476:	bf00      	nop
 800e478:	200001c0 	.word	0x200001c0

0800e47c <free>:
 800e47c:	4b02      	ldr	r3, [pc, #8]	@ (800e488 <free+0xc>)
 800e47e:	4601      	mov	r1, r0
 800e480:	6818      	ldr	r0, [r3, #0]
 800e482:	f003 bac9 	b.w	8011a18 <_free_r>
 800e486:	bf00      	nop
 800e488:	200001c0 	.word	0x200001c0

0800e48c <sbrk_aligned>:
 800e48c:	b570      	push	{r4, r5, r6, lr}
 800e48e:	4e0f      	ldr	r6, [pc, #60]	@ (800e4cc <sbrk_aligned+0x40>)
 800e490:	460c      	mov	r4, r1
 800e492:	6831      	ldr	r1, [r6, #0]
 800e494:	4605      	mov	r5, r0
 800e496:	b911      	cbnz	r1, 800e49e <sbrk_aligned+0x12>
 800e498:	f7f6 fb24 	bl	8004ae4 <_sbrk_r>
 800e49c:	6030      	str	r0, [r6, #0]
 800e49e:	4621      	mov	r1, r4
 800e4a0:	4628      	mov	r0, r5
 800e4a2:	f7f6 fb1f 	bl	8004ae4 <_sbrk_r>
 800e4a6:	1c43      	adds	r3, r0, #1
 800e4a8:	d103      	bne.n	800e4b2 <sbrk_aligned+0x26>
 800e4aa:	f04f 34ff 	mov.w	r4, #4294967295
 800e4ae:	4620      	mov	r0, r4
 800e4b0:	bd70      	pop	{r4, r5, r6, pc}
 800e4b2:	1cc4      	adds	r4, r0, #3
 800e4b4:	f024 0403 	bic.w	r4, r4, #3
 800e4b8:	42a0      	cmp	r0, r4
 800e4ba:	d0f8      	beq.n	800e4ae <sbrk_aligned+0x22>
 800e4bc:	1a21      	subs	r1, r4, r0
 800e4be:	4628      	mov	r0, r5
 800e4c0:	f7f6 fb10 	bl	8004ae4 <_sbrk_r>
 800e4c4:	3001      	adds	r0, #1
 800e4c6:	d1f2      	bne.n	800e4ae <sbrk_aligned+0x22>
 800e4c8:	e7ef      	b.n	800e4aa <sbrk_aligned+0x1e>
 800e4ca:	bf00      	nop
 800e4cc:	20000504 	.word	0x20000504

0800e4d0 <_malloc_r>:
 800e4d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e4d4:	1ccd      	adds	r5, r1, #3
 800e4d6:	f025 0503 	bic.w	r5, r5, #3
 800e4da:	3508      	adds	r5, #8
 800e4dc:	2d0c      	cmp	r5, #12
 800e4de:	bf38      	it	cc
 800e4e0:	250c      	movcc	r5, #12
 800e4e2:	2d00      	cmp	r5, #0
 800e4e4:	4606      	mov	r6, r0
 800e4e6:	db01      	blt.n	800e4ec <_malloc_r+0x1c>
 800e4e8:	42a9      	cmp	r1, r5
 800e4ea:	d904      	bls.n	800e4f6 <_malloc_r+0x26>
 800e4ec:	230c      	movs	r3, #12
 800e4ee:	6033      	str	r3, [r6, #0]
 800e4f0:	2000      	movs	r0, #0
 800e4f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e5cc <_malloc_r+0xfc>
 800e4fa:	f7f6 fb77 	bl	8004bec <__malloc_lock>
 800e4fe:	f8d8 3000 	ldr.w	r3, [r8]
 800e502:	461c      	mov	r4, r3
 800e504:	bb44      	cbnz	r4, 800e558 <_malloc_r+0x88>
 800e506:	4629      	mov	r1, r5
 800e508:	4630      	mov	r0, r6
 800e50a:	f7ff ffbf 	bl	800e48c <sbrk_aligned>
 800e50e:	1c43      	adds	r3, r0, #1
 800e510:	4604      	mov	r4, r0
 800e512:	d158      	bne.n	800e5c6 <_malloc_r+0xf6>
 800e514:	f8d8 4000 	ldr.w	r4, [r8]
 800e518:	4627      	mov	r7, r4
 800e51a:	2f00      	cmp	r7, #0
 800e51c:	d143      	bne.n	800e5a6 <_malloc_r+0xd6>
 800e51e:	2c00      	cmp	r4, #0
 800e520:	d04b      	beq.n	800e5ba <_malloc_r+0xea>
 800e522:	6823      	ldr	r3, [r4, #0]
 800e524:	4639      	mov	r1, r7
 800e526:	4630      	mov	r0, r6
 800e528:	eb04 0903 	add.w	r9, r4, r3
 800e52c:	f7f6 fada 	bl	8004ae4 <_sbrk_r>
 800e530:	4581      	cmp	r9, r0
 800e532:	d142      	bne.n	800e5ba <_malloc_r+0xea>
 800e534:	6821      	ldr	r1, [r4, #0]
 800e536:	1a6d      	subs	r5, r5, r1
 800e538:	4629      	mov	r1, r5
 800e53a:	4630      	mov	r0, r6
 800e53c:	f7ff ffa6 	bl	800e48c <sbrk_aligned>
 800e540:	3001      	adds	r0, #1
 800e542:	d03a      	beq.n	800e5ba <_malloc_r+0xea>
 800e544:	6823      	ldr	r3, [r4, #0]
 800e546:	442b      	add	r3, r5
 800e548:	6023      	str	r3, [r4, #0]
 800e54a:	f8d8 3000 	ldr.w	r3, [r8]
 800e54e:	685a      	ldr	r2, [r3, #4]
 800e550:	bb62      	cbnz	r2, 800e5ac <_malloc_r+0xdc>
 800e552:	f8c8 7000 	str.w	r7, [r8]
 800e556:	e00f      	b.n	800e578 <_malloc_r+0xa8>
 800e558:	6822      	ldr	r2, [r4, #0]
 800e55a:	1b52      	subs	r2, r2, r5
 800e55c:	d420      	bmi.n	800e5a0 <_malloc_r+0xd0>
 800e55e:	2a0b      	cmp	r2, #11
 800e560:	d917      	bls.n	800e592 <_malloc_r+0xc2>
 800e562:	1961      	adds	r1, r4, r5
 800e564:	42a3      	cmp	r3, r4
 800e566:	6025      	str	r5, [r4, #0]
 800e568:	bf18      	it	ne
 800e56a:	6059      	strne	r1, [r3, #4]
 800e56c:	6863      	ldr	r3, [r4, #4]
 800e56e:	bf08      	it	eq
 800e570:	f8c8 1000 	streq.w	r1, [r8]
 800e574:	5162      	str	r2, [r4, r5]
 800e576:	604b      	str	r3, [r1, #4]
 800e578:	4630      	mov	r0, r6
 800e57a:	f7f6 fb71 	bl	8004c60 <__malloc_unlock>
 800e57e:	f104 000b 	add.w	r0, r4, #11
 800e582:	1d23      	adds	r3, r4, #4
 800e584:	f020 0007 	bic.w	r0, r0, #7
 800e588:	1ac2      	subs	r2, r0, r3
 800e58a:	bf1c      	itt	ne
 800e58c:	1a1b      	subne	r3, r3, r0
 800e58e:	50a3      	strne	r3, [r4, r2]
 800e590:	e7af      	b.n	800e4f2 <_malloc_r+0x22>
 800e592:	6862      	ldr	r2, [r4, #4]
 800e594:	42a3      	cmp	r3, r4
 800e596:	bf0c      	ite	eq
 800e598:	f8c8 2000 	streq.w	r2, [r8]
 800e59c:	605a      	strne	r2, [r3, #4]
 800e59e:	e7eb      	b.n	800e578 <_malloc_r+0xa8>
 800e5a0:	4623      	mov	r3, r4
 800e5a2:	6864      	ldr	r4, [r4, #4]
 800e5a4:	e7ae      	b.n	800e504 <_malloc_r+0x34>
 800e5a6:	463c      	mov	r4, r7
 800e5a8:	687f      	ldr	r7, [r7, #4]
 800e5aa:	e7b6      	b.n	800e51a <_malloc_r+0x4a>
 800e5ac:	461a      	mov	r2, r3
 800e5ae:	685b      	ldr	r3, [r3, #4]
 800e5b0:	42a3      	cmp	r3, r4
 800e5b2:	d1fb      	bne.n	800e5ac <_malloc_r+0xdc>
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	6053      	str	r3, [r2, #4]
 800e5b8:	e7de      	b.n	800e578 <_malloc_r+0xa8>
 800e5ba:	230c      	movs	r3, #12
 800e5bc:	6033      	str	r3, [r6, #0]
 800e5be:	4630      	mov	r0, r6
 800e5c0:	f7f6 fb4e 	bl	8004c60 <__malloc_unlock>
 800e5c4:	e794      	b.n	800e4f0 <_malloc_r+0x20>
 800e5c6:	6005      	str	r5, [r0, #0]
 800e5c8:	e7d6      	b.n	800e578 <_malloc_r+0xa8>
 800e5ca:	bf00      	nop
 800e5cc:	20000508 	.word	0x20000508

0800e5d0 <mallinfo>:
 800e5d0:	b510      	push	{r4, lr}
 800e5d2:	4b03      	ldr	r3, [pc, #12]	@ (800e5e0 <mallinfo+0x10>)
 800e5d4:	4604      	mov	r4, r0
 800e5d6:	6819      	ldr	r1, [r3, #0]
 800e5d8:	f003 fda2 	bl	8012120 <_mallinfo_r>
 800e5dc:	4620      	mov	r0, r4
 800e5de:	bd10      	pop	{r4, pc}
 800e5e0:	200001c0 	.word	0x200001c0

0800e5e4 <sulp>:
 800e5e4:	b570      	push	{r4, r5, r6, lr}
 800e5e6:	4604      	mov	r4, r0
 800e5e8:	460d      	mov	r5, r1
 800e5ea:	ec45 4b10 	vmov	d0, r4, r5
 800e5ee:	4616      	mov	r6, r2
 800e5f0:	f004 f948 	bl	8012884 <__ulp>
 800e5f4:	ec51 0b10 	vmov	r0, r1, d0
 800e5f8:	b17e      	cbz	r6, 800e61a <sulp+0x36>
 800e5fa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e5fe:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e602:	2b00      	cmp	r3, #0
 800e604:	dd09      	ble.n	800e61a <sulp+0x36>
 800e606:	051b      	lsls	r3, r3, #20
 800e608:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e60c:	2400      	movs	r4, #0
 800e60e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e612:	4622      	mov	r2, r4
 800e614:	462b      	mov	r3, r5
 800e616:	f7f2 f81f 	bl	8000658 <__aeabi_dmul>
 800e61a:	ec41 0b10 	vmov	d0, r0, r1
 800e61e:	bd70      	pop	{r4, r5, r6, pc}

0800e620 <_strtod_l>:
 800e620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e624:	b09f      	sub	sp, #124	@ 0x7c
 800e626:	460c      	mov	r4, r1
 800e628:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e62a:	2200      	movs	r2, #0
 800e62c:	921a      	str	r2, [sp, #104]	@ 0x68
 800e62e:	9005      	str	r0, [sp, #20]
 800e630:	f04f 0a00 	mov.w	sl, #0
 800e634:	f04f 0b00 	mov.w	fp, #0
 800e638:	460a      	mov	r2, r1
 800e63a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e63c:	7811      	ldrb	r1, [r2, #0]
 800e63e:	292b      	cmp	r1, #43	@ 0x2b
 800e640:	d04a      	beq.n	800e6d8 <_strtod_l+0xb8>
 800e642:	d838      	bhi.n	800e6b6 <_strtod_l+0x96>
 800e644:	290d      	cmp	r1, #13
 800e646:	d832      	bhi.n	800e6ae <_strtod_l+0x8e>
 800e648:	2908      	cmp	r1, #8
 800e64a:	d832      	bhi.n	800e6b2 <_strtod_l+0x92>
 800e64c:	2900      	cmp	r1, #0
 800e64e:	d03b      	beq.n	800e6c8 <_strtod_l+0xa8>
 800e650:	2200      	movs	r2, #0
 800e652:	920e      	str	r2, [sp, #56]	@ 0x38
 800e654:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e656:	782a      	ldrb	r2, [r5, #0]
 800e658:	2a30      	cmp	r2, #48	@ 0x30
 800e65a:	f040 80b2 	bne.w	800e7c2 <_strtod_l+0x1a2>
 800e65e:	786a      	ldrb	r2, [r5, #1]
 800e660:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e664:	2a58      	cmp	r2, #88	@ 0x58
 800e666:	d16e      	bne.n	800e746 <_strtod_l+0x126>
 800e668:	9302      	str	r3, [sp, #8]
 800e66a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e66c:	9301      	str	r3, [sp, #4]
 800e66e:	ab1a      	add	r3, sp, #104	@ 0x68
 800e670:	9300      	str	r3, [sp, #0]
 800e672:	4a8f      	ldr	r2, [pc, #572]	@ (800e8b0 <_strtod_l+0x290>)
 800e674:	9805      	ldr	r0, [sp, #20]
 800e676:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e678:	a919      	add	r1, sp, #100	@ 0x64
 800e67a:	f003 fa7f 	bl	8011b7c <__gethex>
 800e67e:	f010 060f 	ands.w	r6, r0, #15
 800e682:	4604      	mov	r4, r0
 800e684:	d005      	beq.n	800e692 <_strtod_l+0x72>
 800e686:	2e06      	cmp	r6, #6
 800e688:	d128      	bne.n	800e6dc <_strtod_l+0xbc>
 800e68a:	3501      	adds	r5, #1
 800e68c:	2300      	movs	r3, #0
 800e68e:	9519      	str	r5, [sp, #100]	@ 0x64
 800e690:	930e      	str	r3, [sp, #56]	@ 0x38
 800e692:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e694:	2b00      	cmp	r3, #0
 800e696:	f040 858e 	bne.w	800f1b6 <_strtod_l+0xb96>
 800e69a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e69c:	b1cb      	cbz	r3, 800e6d2 <_strtod_l+0xb2>
 800e69e:	4652      	mov	r2, sl
 800e6a0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e6a4:	ec43 2b10 	vmov	d0, r2, r3
 800e6a8:	b01f      	add	sp, #124	@ 0x7c
 800e6aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6ae:	2920      	cmp	r1, #32
 800e6b0:	d1ce      	bne.n	800e650 <_strtod_l+0x30>
 800e6b2:	3201      	adds	r2, #1
 800e6b4:	e7c1      	b.n	800e63a <_strtod_l+0x1a>
 800e6b6:	292d      	cmp	r1, #45	@ 0x2d
 800e6b8:	d1ca      	bne.n	800e650 <_strtod_l+0x30>
 800e6ba:	2101      	movs	r1, #1
 800e6bc:	910e      	str	r1, [sp, #56]	@ 0x38
 800e6be:	1c51      	adds	r1, r2, #1
 800e6c0:	9119      	str	r1, [sp, #100]	@ 0x64
 800e6c2:	7852      	ldrb	r2, [r2, #1]
 800e6c4:	2a00      	cmp	r2, #0
 800e6c6:	d1c5      	bne.n	800e654 <_strtod_l+0x34>
 800e6c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e6ca:	9419      	str	r4, [sp, #100]	@ 0x64
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	f040 8570 	bne.w	800f1b2 <_strtod_l+0xb92>
 800e6d2:	4652      	mov	r2, sl
 800e6d4:	465b      	mov	r3, fp
 800e6d6:	e7e5      	b.n	800e6a4 <_strtod_l+0x84>
 800e6d8:	2100      	movs	r1, #0
 800e6da:	e7ef      	b.n	800e6bc <_strtod_l+0x9c>
 800e6dc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e6de:	b13a      	cbz	r2, 800e6f0 <_strtod_l+0xd0>
 800e6e0:	2135      	movs	r1, #53	@ 0x35
 800e6e2:	a81c      	add	r0, sp, #112	@ 0x70
 800e6e4:	f004 f9c8 	bl	8012a78 <__copybits>
 800e6e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e6ea:	9805      	ldr	r0, [sp, #20]
 800e6ec:	f003 fd9e 	bl	801222c <_Bfree>
 800e6f0:	3e01      	subs	r6, #1
 800e6f2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e6f4:	2e04      	cmp	r6, #4
 800e6f6:	d806      	bhi.n	800e706 <_strtod_l+0xe6>
 800e6f8:	e8df f006 	tbb	[pc, r6]
 800e6fc:	201d0314 	.word	0x201d0314
 800e700:	14          	.byte	0x14
 800e701:	00          	.byte	0x00
 800e702:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e706:	05e1      	lsls	r1, r4, #23
 800e708:	bf48      	it	mi
 800e70a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e70e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e712:	0d1b      	lsrs	r3, r3, #20
 800e714:	051b      	lsls	r3, r3, #20
 800e716:	2b00      	cmp	r3, #0
 800e718:	d1bb      	bne.n	800e692 <_strtod_l+0x72>
 800e71a:	f002 fad1 	bl	8010cc0 <__errno>
 800e71e:	2322      	movs	r3, #34	@ 0x22
 800e720:	6003      	str	r3, [r0, #0]
 800e722:	e7b6      	b.n	800e692 <_strtod_l+0x72>
 800e724:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e728:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e72c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e730:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e734:	e7e7      	b.n	800e706 <_strtod_l+0xe6>
 800e736:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e8b8 <_strtod_l+0x298>
 800e73a:	e7e4      	b.n	800e706 <_strtod_l+0xe6>
 800e73c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e740:	f04f 3aff 	mov.w	sl, #4294967295
 800e744:	e7df      	b.n	800e706 <_strtod_l+0xe6>
 800e746:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e748:	1c5a      	adds	r2, r3, #1
 800e74a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e74c:	785b      	ldrb	r3, [r3, #1]
 800e74e:	2b30      	cmp	r3, #48	@ 0x30
 800e750:	d0f9      	beq.n	800e746 <_strtod_l+0x126>
 800e752:	2b00      	cmp	r3, #0
 800e754:	d09d      	beq.n	800e692 <_strtod_l+0x72>
 800e756:	2301      	movs	r3, #1
 800e758:	2700      	movs	r7, #0
 800e75a:	9308      	str	r3, [sp, #32]
 800e75c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e75e:	930c      	str	r3, [sp, #48]	@ 0x30
 800e760:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e762:	46b9      	mov	r9, r7
 800e764:	220a      	movs	r2, #10
 800e766:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e768:	7805      	ldrb	r5, [r0, #0]
 800e76a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e76e:	b2d9      	uxtb	r1, r3
 800e770:	2909      	cmp	r1, #9
 800e772:	d928      	bls.n	800e7c6 <_strtod_l+0x1a6>
 800e774:	494f      	ldr	r1, [pc, #316]	@ (800e8b4 <_strtod_l+0x294>)
 800e776:	2201      	movs	r2, #1
 800e778:	f002 f97f 	bl	8010a7a <strncmp>
 800e77c:	2800      	cmp	r0, #0
 800e77e:	d032      	beq.n	800e7e6 <_strtod_l+0x1c6>
 800e780:	2000      	movs	r0, #0
 800e782:	462a      	mov	r2, r5
 800e784:	900a      	str	r0, [sp, #40]	@ 0x28
 800e786:	464d      	mov	r5, r9
 800e788:	4603      	mov	r3, r0
 800e78a:	2a65      	cmp	r2, #101	@ 0x65
 800e78c:	d001      	beq.n	800e792 <_strtod_l+0x172>
 800e78e:	2a45      	cmp	r2, #69	@ 0x45
 800e790:	d114      	bne.n	800e7bc <_strtod_l+0x19c>
 800e792:	b91d      	cbnz	r5, 800e79c <_strtod_l+0x17c>
 800e794:	9a08      	ldr	r2, [sp, #32]
 800e796:	4302      	orrs	r2, r0
 800e798:	d096      	beq.n	800e6c8 <_strtod_l+0xa8>
 800e79a:	2500      	movs	r5, #0
 800e79c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e79e:	1c62      	adds	r2, r4, #1
 800e7a0:	9219      	str	r2, [sp, #100]	@ 0x64
 800e7a2:	7862      	ldrb	r2, [r4, #1]
 800e7a4:	2a2b      	cmp	r2, #43	@ 0x2b
 800e7a6:	d07a      	beq.n	800e89e <_strtod_l+0x27e>
 800e7a8:	2a2d      	cmp	r2, #45	@ 0x2d
 800e7aa:	d07e      	beq.n	800e8aa <_strtod_l+0x28a>
 800e7ac:	f04f 0c00 	mov.w	ip, #0
 800e7b0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e7b4:	2909      	cmp	r1, #9
 800e7b6:	f240 8085 	bls.w	800e8c4 <_strtod_l+0x2a4>
 800e7ba:	9419      	str	r4, [sp, #100]	@ 0x64
 800e7bc:	f04f 0800 	mov.w	r8, #0
 800e7c0:	e0a5      	b.n	800e90e <_strtod_l+0x2ee>
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	e7c8      	b.n	800e758 <_strtod_l+0x138>
 800e7c6:	f1b9 0f08 	cmp.w	r9, #8
 800e7ca:	bfd8      	it	le
 800e7cc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e7ce:	f100 0001 	add.w	r0, r0, #1
 800e7d2:	bfda      	itte	le
 800e7d4:	fb02 3301 	mlale	r3, r2, r1, r3
 800e7d8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e7da:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e7de:	f109 0901 	add.w	r9, r9, #1
 800e7e2:	9019      	str	r0, [sp, #100]	@ 0x64
 800e7e4:	e7bf      	b.n	800e766 <_strtod_l+0x146>
 800e7e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e7e8:	1c5a      	adds	r2, r3, #1
 800e7ea:	9219      	str	r2, [sp, #100]	@ 0x64
 800e7ec:	785a      	ldrb	r2, [r3, #1]
 800e7ee:	f1b9 0f00 	cmp.w	r9, #0
 800e7f2:	d03b      	beq.n	800e86c <_strtod_l+0x24c>
 800e7f4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e7f6:	464d      	mov	r5, r9
 800e7f8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e7fc:	2b09      	cmp	r3, #9
 800e7fe:	d912      	bls.n	800e826 <_strtod_l+0x206>
 800e800:	2301      	movs	r3, #1
 800e802:	e7c2      	b.n	800e78a <_strtod_l+0x16a>
 800e804:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e806:	1c5a      	adds	r2, r3, #1
 800e808:	9219      	str	r2, [sp, #100]	@ 0x64
 800e80a:	785a      	ldrb	r2, [r3, #1]
 800e80c:	3001      	adds	r0, #1
 800e80e:	2a30      	cmp	r2, #48	@ 0x30
 800e810:	d0f8      	beq.n	800e804 <_strtod_l+0x1e4>
 800e812:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e816:	2b08      	cmp	r3, #8
 800e818:	f200 84d2 	bhi.w	800f1c0 <_strtod_l+0xba0>
 800e81c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e81e:	900a      	str	r0, [sp, #40]	@ 0x28
 800e820:	2000      	movs	r0, #0
 800e822:	930c      	str	r3, [sp, #48]	@ 0x30
 800e824:	4605      	mov	r5, r0
 800e826:	3a30      	subs	r2, #48	@ 0x30
 800e828:	f100 0301 	add.w	r3, r0, #1
 800e82c:	d018      	beq.n	800e860 <_strtod_l+0x240>
 800e82e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e830:	4419      	add	r1, r3
 800e832:	910a      	str	r1, [sp, #40]	@ 0x28
 800e834:	462e      	mov	r6, r5
 800e836:	f04f 0e0a 	mov.w	lr, #10
 800e83a:	1c71      	adds	r1, r6, #1
 800e83c:	eba1 0c05 	sub.w	ip, r1, r5
 800e840:	4563      	cmp	r3, ip
 800e842:	dc15      	bgt.n	800e870 <_strtod_l+0x250>
 800e844:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e848:	182b      	adds	r3, r5, r0
 800e84a:	2b08      	cmp	r3, #8
 800e84c:	f105 0501 	add.w	r5, r5, #1
 800e850:	4405      	add	r5, r0
 800e852:	dc1a      	bgt.n	800e88a <_strtod_l+0x26a>
 800e854:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e856:	230a      	movs	r3, #10
 800e858:	fb03 2301 	mla	r3, r3, r1, r2
 800e85c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e85e:	2300      	movs	r3, #0
 800e860:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e862:	1c51      	adds	r1, r2, #1
 800e864:	9119      	str	r1, [sp, #100]	@ 0x64
 800e866:	7852      	ldrb	r2, [r2, #1]
 800e868:	4618      	mov	r0, r3
 800e86a:	e7c5      	b.n	800e7f8 <_strtod_l+0x1d8>
 800e86c:	4648      	mov	r0, r9
 800e86e:	e7ce      	b.n	800e80e <_strtod_l+0x1ee>
 800e870:	2e08      	cmp	r6, #8
 800e872:	dc05      	bgt.n	800e880 <_strtod_l+0x260>
 800e874:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e876:	fb0e f606 	mul.w	r6, lr, r6
 800e87a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e87c:	460e      	mov	r6, r1
 800e87e:	e7dc      	b.n	800e83a <_strtod_l+0x21a>
 800e880:	2910      	cmp	r1, #16
 800e882:	bfd8      	it	le
 800e884:	fb0e f707 	mulle.w	r7, lr, r7
 800e888:	e7f8      	b.n	800e87c <_strtod_l+0x25c>
 800e88a:	2b0f      	cmp	r3, #15
 800e88c:	bfdc      	itt	le
 800e88e:	230a      	movle	r3, #10
 800e890:	fb03 2707 	mlale	r7, r3, r7, r2
 800e894:	e7e3      	b.n	800e85e <_strtod_l+0x23e>
 800e896:	2300      	movs	r3, #0
 800e898:	930a      	str	r3, [sp, #40]	@ 0x28
 800e89a:	2301      	movs	r3, #1
 800e89c:	e77a      	b.n	800e794 <_strtod_l+0x174>
 800e89e:	f04f 0c00 	mov.w	ip, #0
 800e8a2:	1ca2      	adds	r2, r4, #2
 800e8a4:	9219      	str	r2, [sp, #100]	@ 0x64
 800e8a6:	78a2      	ldrb	r2, [r4, #2]
 800e8a8:	e782      	b.n	800e7b0 <_strtod_l+0x190>
 800e8aa:	f04f 0c01 	mov.w	ip, #1
 800e8ae:	e7f8      	b.n	800e8a2 <_strtod_l+0x282>
 800e8b0:	08014fb0 	.word	0x08014fb0
 800e8b4:	08014da8 	.word	0x08014da8
 800e8b8:	7ff00000 	.word	0x7ff00000
 800e8bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e8be:	1c51      	adds	r1, r2, #1
 800e8c0:	9119      	str	r1, [sp, #100]	@ 0x64
 800e8c2:	7852      	ldrb	r2, [r2, #1]
 800e8c4:	2a30      	cmp	r2, #48	@ 0x30
 800e8c6:	d0f9      	beq.n	800e8bc <_strtod_l+0x29c>
 800e8c8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e8cc:	2908      	cmp	r1, #8
 800e8ce:	f63f af75 	bhi.w	800e7bc <_strtod_l+0x19c>
 800e8d2:	3a30      	subs	r2, #48	@ 0x30
 800e8d4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e8d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e8d8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e8da:	f04f 080a 	mov.w	r8, #10
 800e8de:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e8e0:	1c56      	adds	r6, r2, #1
 800e8e2:	9619      	str	r6, [sp, #100]	@ 0x64
 800e8e4:	7852      	ldrb	r2, [r2, #1]
 800e8e6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e8ea:	f1be 0f09 	cmp.w	lr, #9
 800e8ee:	d939      	bls.n	800e964 <_strtod_l+0x344>
 800e8f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e8f2:	1a76      	subs	r6, r6, r1
 800e8f4:	2e08      	cmp	r6, #8
 800e8f6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e8fa:	dc03      	bgt.n	800e904 <_strtod_l+0x2e4>
 800e8fc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e8fe:	4588      	cmp	r8, r1
 800e900:	bfa8      	it	ge
 800e902:	4688      	movge	r8, r1
 800e904:	f1bc 0f00 	cmp.w	ip, #0
 800e908:	d001      	beq.n	800e90e <_strtod_l+0x2ee>
 800e90a:	f1c8 0800 	rsb	r8, r8, #0
 800e90e:	2d00      	cmp	r5, #0
 800e910:	d14e      	bne.n	800e9b0 <_strtod_l+0x390>
 800e912:	9908      	ldr	r1, [sp, #32]
 800e914:	4308      	orrs	r0, r1
 800e916:	f47f aebc 	bne.w	800e692 <_strtod_l+0x72>
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	f47f aed4 	bne.w	800e6c8 <_strtod_l+0xa8>
 800e920:	2a69      	cmp	r2, #105	@ 0x69
 800e922:	d028      	beq.n	800e976 <_strtod_l+0x356>
 800e924:	dc25      	bgt.n	800e972 <_strtod_l+0x352>
 800e926:	2a49      	cmp	r2, #73	@ 0x49
 800e928:	d025      	beq.n	800e976 <_strtod_l+0x356>
 800e92a:	2a4e      	cmp	r2, #78	@ 0x4e
 800e92c:	f47f aecc 	bne.w	800e6c8 <_strtod_l+0xa8>
 800e930:	499a      	ldr	r1, [pc, #616]	@ (800eb9c <_strtod_l+0x57c>)
 800e932:	a819      	add	r0, sp, #100	@ 0x64
 800e934:	f003 fb44 	bl	8011fc0 <__match>
 800e938:	2800      	cmp	r0, #0
 800e93a:	f43f aec5 	beq.w	800e6c8 <_strtod_l+0xa8>
 800e93e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e940:	781b      	ldrb	r3, [r3, #0]
 800e942:	2b28      	cmp	r3, #40	@ 0x28
 800e944:	d12e      	bne.n	800e9a4 <_strtod_l+0x384>
 800e946:	4996      	ldr	r1, [pc, #600]	@ (800eba0 <_strtod_l+0x580>)
 800e948:	aa1c      	add	r2, sp, #112	@ 0x70
 800e94a:	a819      	add	r0, sp, #100	@ 0x64
 800e94c:	f003 fb4c 	bl	8011fe8 <__hexnan>
 800e950:	2805      	cmp	r0, #5
 800e952:	d127      	bne.n	800e9a4 <_strtod_l+0x384>
 800e954:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e956:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e95a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e95e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e962:	e696      	b.n	800e692 <_strtod_l+0x72>
 800e964:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e966:	fb08 2101 	mla	r1, r8, r1, r2
 800e96a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e96e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e970:	e7b5      	b.n	800e8de <_strtod_l+0x2be>
 800e972:	2a6e      	cmp	r2, #110	@ 0x6e
 800e974:	e7da      	b.n	800e92c <_strtod_l+0x30c>
 800e976:	498b      	ldr	r1, [pc, #556]	@ (800eba4 <_strtod_l+0x584>)
 800e978:	a819      	add	r0, sp, #100	@ 0x64
 800e97a:	f003 fb21 	bl	8011fc0 <__match>
 800e97e:	2800      	cmp	r0, #0
 800e980:	f43f aea2 	beq.w	800e6c8 <_strtod_l+0xa8>
 800e984:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e986:	4988      	ldr	r1, [pc, #544]	@ (800eba8 <_strtod_l+0x588>)
 800e988:	3b01      	subs	r3, #1
 800e98a:	a819      	add	r0, sp, #100	@ 0x64
 800e98c:	9319      	str	r3, [sp, #100]	@ 0x64
 800e98e:	f003 fb17 	bl	8011fc0 <__match>
 800e992:	b910      	cbnz	r0, 800e99a <_strtod_l+0x37a>
 800e994:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e996:	3301      	adds	r3, #1
 800e998:	9319      	str	r3, [sp, #100]	@ 0x64
 800e99a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ebb8 <_strtod_l+0x598>
 800e99e:	f04f 0a00 	mov.w	sl, #0
 800e9a2:	e676      	b.n	800e692 <_strtod_l+0x72>
 800e9a4:	4881      	ldr	r0, [pc, #516]	@ (800ebac <_strtod_l+0x58c>)
 800e9a6:	f002 f9c7 	bl	8010d38 <nan>
 800e9aa:	ec5b ab10 	vmov	sl, fp, d0
 800e9ae:	e670      	b.n	800e692 <_strtod_l+0x72>
 800e9b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9b2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e9b4:	eba8 0303 	sub.w	r3, r8, r3
 800e9b8:	f1b9 0f00 	cmp.w	r9, #0
 800e9bc:	bf08      	it	eq
 800e9be:	46a9      	moveq	r9, r5
 800e9c0:	2d10      	cmp	r5, #16
 800e9c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9c4:	462c      	mov	r4, r5
 800e9c6:	bfa8      	it	ge
 800e9c8:	2410      	movge	r4, #16
 800e9ca:	f7f1 fdcb 	bl	8000564 <__aeabi_ui2d>
 800e9ce:	2d09      	cmp	r5, #9
 800e9d0:	4682      	mov	sl, r0
 800e9d2:	468b      	mov	fp, r1
 800e9d4:	dc13      	bgt.n	800e9fe <_strtod_l+0x3de>
 800e9d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	f43f ae5a 	beq.w	800e692 <_strtod_l+0x72>
 800e9de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9e0:	dd78      	ble.n	800ead4 <_strtod_l+0x4b4>
 800e9e2:	2b16      	cmp	r3, #22
 800e9e4:	dc5f      	bgt.n	800eaa6 <_strtod_l+0x486>
 800e9e6:	4972      	ldr	r1, [pc, #456]	@ (800ebb0 <_strtod_l+0x590>)
 800e9e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e9ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9f0:	4652      	mov	r2, sl
 800e9f2:	465b      	mov	r3, fp
 800e9f4:	f7f1 fe30 	bl	8000658 <__aeabi_dmul>
 800e9f8:	4682      	mov	sl, r0
 800e9fa:	468b      	mov	fp, r1
 800e9fc:	e649      	b.n	800e692 <_strtod_l+0x72>
 800e9fe:	4b6c      	ldr	r3, [pc, #432]	@ (800ebb0 <_strtod_l+0x590>)
 800ea00:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ea04:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ea08:	f7f1 fe26 	bl	8000658 <__aeabi_dmul>
 800ea0c:	4682      	mov	sl, r0
 800ea0e:	4638      	mov	r0, r7
 800ea10:	468b      	mov	fp, r1
 800ea12:	f7f1 fda7 	bl	8000564 <__aeabi_ui2d>
 800ea16:	4602      	mov	r2, r0
 800ea18:	460b      	mov	r3, r1
 800ea1a:	4650      	mov	r0, sl
 800ea1c:	4659      	mov	r1, fp
 800ea1e:	f7f1 fc65 	bl	80002ec <__adddf3>
 800ea22:	2d0f      	cmp	r5, #15
 800ea24:	4682      	mov	sl, r0
 800ea26:	468b      	mov	fp, r1
 800ea28:	ddd5      	ble.n	800e9d6 <_strtod_l+0x3b6>
 800ea2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea2c:	1b2c      	subs	r4, r5, r4
 800ea2e:	441c      	add	r4, r3
 800ea30:	2c00      	cmp	r4, #0
 800ea32:	f340 8093 	ble.w	800eb5c <_strtod_l+0x53c>
 800ea36:	f014 030f 	ands.w	r3, r4, #15
 800ea3a:	d00a      	beq.n	800ea52 <_strtod_l+0x432>
 800ea3c:	495c      	ldr	r1, [pc, #368]	@ (800ebb0 <_strtod_l+0x590>)
 800ea3e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ea42:	4652      	mov	r2, sl
 800ea44:	465b      	mov	r3, fp
 800ea46:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea4a:	f7f1 fe05 	bl	8000658 <__aeabi_dmul>
 800ea4e:	4682      	mov	sl, r0
 800ea50:	468b      	mov	fp, r1
 800ea52:	f034 040f 	bics.w	r4, r4, #15
 800ea56:	d073      	beq.n	800eb40 <_strtod_l+0x520>
 800ea58:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ea5c:	dd49      	ble.n	800eaf2 <_strtod_l+0x4d2>
 800ea5e:	2400      	movs	r4, #0
 800ea60:	46a0      	mov	r8, r4
 800ea62:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ea64:	46a1      	mov	r9, r4
 800ea66:	9a05      	ldr	r2, [sp, #20]
 800ea68:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ebb8 <_strtod_l+0x598>
 800ea6c:	2322      	movs	r3, #34	@ 0x22
 800ea6e:	6013      	str	r3, [r2, #0]
 800ea70:	f04f 0a00 	mov.w	sl, #0
 800ea74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	f43f ae0b 	beq.w	800e692 <_strtod_l+0x72>
 800ea7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ea7e:	9805      	ldr	r0, [sp, #20]
 800ea80:	f003 fbd4 	bl	801222c <_Bfree>
 800ea84:	9805      	ldr	r0, [sp, #20]
 800ea86:	4649      	mov	r1, r9
 800ea88:	f003 fbd0 	bl	801222c <_Bfree>
 800ea8c:	9805      	ldr	r0, [sp, #20]
 800ea8e:	4641      	mov	r1, r8
 800ea90:	f003 fbcc 	bl	801222c <_Bfree>
 800ea94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ea96:	9805      	ldr	r0, [sp, #20]
 800ea98:	f003 fbc8 	bl	801222c <_Bfree>
 800ea9c:	9805      	ldr	r0, [sp, #20]
 800ea9e:	4621      	mov	r1, r4
 800eaa0:	f003 fbc4 	bl	801222c <_Bfree>
 800eaa4:	e5f5      	b.n	800e692 <_strtod_l+0x72>
 800eaa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eaa8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800eaac:	4293      	cmp	r3, r2
 800eaae:	dbbc      	blt.n	800ea2a <_strtod_l+0x40a>
 800eab0:	4c3f      	ldr	r4, [pc, #252]	@ (800ebb0 <_strtod_l+0x590>)
 800eab2:	f1c5 050f 	rsb	r5, r5, #15
 800eab6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800eaba:	4652      	mov	r2, sl
 800eabc:	465b      	mov	r3, fp
 800eabe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eac2:	f7f1 fdc9 	bl	8000658 <__aeabi_dmul>
 800eac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eac8:	1b5d      	subs	r5, r3, r5
 800eaca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800eace:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ead2:	e78f      	b.n	800e9f4 <_strtod_l+0x3d4>
 800ead4:	3316      	adds	r3, #22
 800ead6:	dba8      	blt.n	800ea2a <_strtod_l+0x40a>
 800ead8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eada:	eba3 0808 	sub.w	r8, r3, r8
 800eade:	4b34      	ldr	r3, [pc, #208]	@ (800ebb0 <_strtod_l+0x590>)
 800eae0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800eae4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800eae8:	4650      	mov	r0, sl
 800eaea:	4659      	mov	r1, fp
 800eaec:	f7f1 fede 	bl	80008ac <__aeabi_ddiv>
 800eaf0:	e782      	b.n	800e9f8 <_strtod_l+0x3d8>
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	4f2f      	ldr	r7, [pc, #188]	@ (800ebb4 <_strtod_l+0x594>)
 800eaf6:	1124      	asrs	r4, r4, #4
 800eaf8:	4650      	mov	r0, sl
 800eafa:	4659      	mov	r1, fp
 800eafc:	461e      	mov	r6, r3
 800eafe:	2c01      	cmp	r4, #1
 800eb00:	dc21      	bgt.n	800eb46 <_strtod_l+0x526>
 800eb02:	b10b      	cbz	r3, 800eb08 <_strtod_l+0x4e8>
 800eb04:	4682      	mov	sl, r0
 800eb06:	468b      	mov	fp, r1
 800eb08:	492a      	ldr	r1, [pc, #168]	@ (800ebb4 <_strtod_l+0x594>)
 800eb0a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800eb0e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800eb12:	4652      	mov	r2, sl
 800eb14:	465b      	mov	r3, fp
 800eb16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb1a:	f7f1 fd9d 	bl	8000658 <__aeabi_dmul>
 800eb1e:	4b26      	ldr	r3, [pc, #152]	@ (800ebb8 <_strtod_l+0x598>)
 800eb20:	460a      	mov	r2, r1
 800eb22:	400b      	ands	r3, r1
 800eb24:	4925      	ldr	r1, [pc, #148]	@ (800ebbc <_strtod_l+0x59c>)
 800eb26:	428b      	cmp	r3, r1
 800eb28:	4682      	mov	sl, r0
 800eb2a:	d898      	bhi.n	800ea5e <_strtod_l+0x43e>
 800eb2c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800eb30:	428b      	cmp	r3, r1
 800eb32:	bf86      	itte	hi
 800eb34:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ebc0 <_strtod_l+0x5a0>
 800eb38:	f04f 3aff 	movhi.w	sl, #4294967295
 800eb3c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800eb40:	2300      	movs	r3, #0
 800eb42:	9308      	str	r3, [sp, #32]
 800eb44:	e076      	b.n	800ec34 <_strtod_l+0x614>
 800eb46:	07e2      	lsls	r2, r4, #31
 800eb48:	d504      	bpl.n	800eb54 <_strtod_l+0x534>
 800eb4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eb4e:	f7f1 fd83 	bl	8000658 <__aeabi_dmul>
 800eb52:	2301      	movs	r3, #1
 800eb54:	3601      	adds	r6, #1
 800eb56:	1064      	asrs	r4, r4, #1
 800eb58:	3708      	adds	r7, #8
 800eb5a:	e7d0      	b.n	800eafe <_strtod_l+0x4de>
 800eb5c:	d0f0      	beq.n	800eb40 <_strtod_l+0x520>
 800eb5e:	4264      	negs	r4, r4
 800eb60:	f014 020f 	ands.w	r2, r4, #15
 800eb64:	d00a      	beq.n	800eb7c <_strtod_l+0x55c>
 800eb66:	4b12      	ldr	r3, [pc, #72]	@ (800ebb0 <_strtod_l+0x590>)
 800eb68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb6c:	4650      	mov	r0, sl
 800eb6e:	4659      	mov	r1, fp
 800eb70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb74:	f7f1 fe9a 	bl	80008ac <__aeabi_ddiv>
 800eb78:	4682      	mov	sl, r0
 800eb7a:	468b      	mov	fp, r1
 800eb7c:	1124      	asrs	r4, r4, #4
 800eb7e:	d0df      	beq.n	800eb40 <_strtod_l+0x520>
 800eb80:	2c1f      	cmp	r4, #31
 800eb82:	dd1f      	ble.n	800ebc4 <_strtod_l+0x5a4>
 800eb84:	2400      	movs	r4, #0
 800eb86:	46a0      	mov	r8, r4
 800eb88:	940b      	str	r4, [sp, #44]	@ 0x2c
 800eb8a:	46a1      	mov	r9, r4
 800eb8c:	9a05      	ldr	r2, [sp, #20]
 800eb8e:	2322      	movs	r3, #34	@ 0x22
 800eb90:	f04f 0a00 	mov.w	sl, #0
 800eb94:	f04f 0b00 	mov.w	fp, #0
 800eb98:	6013      	str	r3, [r2, #0]
 800eb9a:	e76b      	b.n	800ea74 <_strtod_l+0x454>
 800eb9c:	08014db7 	.word	0x08014db7
 800eba0:	08014f9c 	.word	0x08014f9c
 800eba4:	08014daf 	.word	0x08014daf
 800eba8:	08014e5f 	.word	0x08014e5f
 800ebac:	08014da7 	.word	0x08014da7
 800ebb0:	08015128 	.word	0x08015128
 800ebb4:	08015100 	.word	0x08015100
 800ebb8:	7ff00000 	.word	0x7ff00000
 800ebbc:	7ca00000 	.word	0x7ca00000
 800ebc0:	7fefffff 	.word	0x7fefffff
 800ebc4:	f014 0310 	ands.w	r3, r4, #16
 800ebc8:	bf18      	it	ne
 800ebca:	236a      	movne	r3, #106	@ 0x6a
 800ebcc:	4ea9      	ldr	r6, [pc, #676]	@ (800ee74 <_strtod_l+0x854>)
 800ebce:	9308      	str	r3, [sp, #32]
 800ebd0:	4650      	mov	r0, sl
 800ebd2:	4659      	mov	r1, fp
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	07e7      	lsls	r7, r4, #31
 800ebd8:	d504      	bpl.n	800ebe4 <_strtod_l+0x5c4>
 800ebda:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ebde:	f7f1 fd3b 	bl	8000658 <__aeabi_dmul>
 800ebe2:	2301      	movs	r3, #1
 800ebe4:	1064      	asrs	r4, r4, #1
 800ebe6:	f106 0608 	add.w	r6, r6, #8
 800ebea:	d1f4      	bne.n	800ebd6 <_strtod_l+0x5b6>
 800ebec:	b10b      	cbz	r3, 800ebf2 <_strtod_l+0x5d2>
 800ebee:	4682      	mov	sl, r0
 800ebf0:	468b      	mov	fp, r1
 800ebf2:	9b08      	ldr	r3, [sp, #32]
 800ebf4:	b1b3      	cbz	r3, 800ec24 <_strtod_l+0x604>
 800ebf6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ebfa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	4659      	mov	r1, fp
 800ec02:	dd0f      	ble.n	800ec24 <_strtod_l+0x604>
 800ec04:	2b1f      	cmp	r3, #31
 800ec06:	dd56      	ble.n	800ecb6 <_strtod_l+0x696>
 800ec08:	2b34      	cmp	r3, #52	@ 0x34
 800ec0a:	bfde      	ittt	le
 800ec0c:	f04f 33ff 	movle.w	r3, #4294967295
 800ec10:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ec14:	4093      	lslle	r3, r2
 800ec16:	f04f 0a00 	mov.w	sl, #0
 800ec1a:	bfcc      	ite	gt
 800ec1c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ec20:	ea03 0b01 	andle.w	fp, r3, r1
 800ec24:	2200      	movs	r2, #0
 800ec26:	2300      	movs	r3, #0
 800ec28:	4650      	mov	r0, sl
 800ec2a:	4659      	mov	r1, fp
 800ec2c:	f7f1 ff7c 	bl	8000b28 <__aeabi_dcmpeq>
 800ec30:	2800      	cmp	r0, #0
 800ec32:	d1a7      	bne.n	800eb84 <_strtod_l+0x564>
 800ec34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec36:	9300      	str	r3, [sp, #0]
 800ec38:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ec3a:	9805      	ldr	r0, [sp, #20]
 800ec3c:	462b      	mov	r3, r5
 800ec3e:	464a      	mov	r2, r9
 800ec40:	f003 fb5c 	bl	80122fc <__s2b>
 800ec44:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ec46:	2800      	cmp	r0, #0
 800ec48:	f43f af09 	beq.w	800ea5e <_strtod_l+0x43e>
 800ec4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ec4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec50:	2a00      	cmp	r2, #0
 800ec52:	eba3 0308 	sub.w	r3, r3, r8
 800ec56:	bfa8      	it	ge
 800ec58:	2300      	movge	r3, #0
 800ec5a:	9312      	str	r3, [sp, #72]	@ 0x48
 800ec5c:	2400      	movs	r4, #0
 800ec5e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ec62:	9316      	str	r3, [sp, #88]	@ 0x58
 800ec64:	46a0      	mov	r8, r4
 800ec66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec68:	9805      	ldr	r0, [sp, #20]
 800ec6a:	6859      	ldr	r1, [r3, #4]
 800ec6c:	f003 fa9e 	bl	80121ac <_Balloc>
 800ec70:	4681      	mov	r9, r0
 800ec72:	2800      	cmp	r0, #0
 800ec74:	f43f aef7 	beq.w	800ea66 <_strtod_l+0x446>
 800ec78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec7a:	691a      	ldr	r2, [r3, #16]
 800ec7c:	3202      	adds	r2, #2
 800ec7e:	f103 010c 	add.w	r1, r3, #12
 800ec82:	0092      	lsls	r2, r2, #2
 800ec84:	300c      	adds	r0, #12
 800ec86:	f002 f849 	bl	8010d1c <memcpy>
 800ec8a:	ec4b ab10 	vmov	d0, sl, fp
 800ec8e:	9805      	ldr	r0, [sp, #20]
 800ec90:	aa1c      	add	r2, sp, #112	@ 0x70
 800ec92:	a91b      	add	r1, sp, #108	@ 0x6c
 800ec94:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ec98:	f003 fe64 	bl	8012964 <__d2b>
 800ec9c:	901a      	str	r0, [sp, #104]	@ 0x68
 800ec9e:	2800      	cmp	r0, #0
 800eca0:	f43f aee1 	beq.w	800ea66 <_strtod_l+0x446>
 800eca4:	9805      	ldr	r0, [sp, #20]
 800eca6:	2101      	movs	r1, #1
 800eca8:	f003 fbbe 	bl	8012428 <__i2b>
 800ecac:	4680      	mov	r8, r0
 800ecae:	b948      	cbnz	r0, 800ecc4 <_strtod_l+0x6a4>
 800ecb0:	f04f 0800 	mov.w	r8, #0
 800ecb4:	e6d7      	b.n	800ea66 <_strtod_l+0x446>
 800ecb6:	f04f 32ff 	mov.w	r2, #4294967295
 800ecba:	fa02 f303 	lsl.w	r3, r2, r3
 800ecbe:	ea03 0a0a 	and.w	sl, r3, sl
 800ecc2:	e7af      	b.n	800ec24 <_strtod_l+0x604>
 800ecc4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ecc6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ecc8:	2d00      	cmp	r5, #0
 800ecca:	bfab      	itete	ge
 800eccc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ecce:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ecd0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ecd2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ecd4:	bfac      	ite	ge
 800ecd6:	18ef      	addge	r7, r5, r3
 800ecd8:	1b5e      	sublt	r6, r3, r5
 800ecda:	9b08      	ldr	r3, [sp, #32]
 800ecdc:	1aed      	subs	r5, r5, r3
 800ecde:	4415      	add	r5, r2
 800ece0:	4b65      	ldr	r3, [pc, #404]	@ (800ee78 <_strtod_l+0x858>)
 800ece2:	3d01      	subs	r5, #1
 800ece4:	429d      	cmp	r5, r3
 800ece6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ecea:	da50      	bge.n	800ed8e <_strtod_l+0x76e>
 800ecec:	1b5b      	subs	r3, r3, r5
 800ecee:	2b1f      	cmp	r3, #31
 800ecf0:	eba2 0203 	sub.w	r2, r2, r3
 800ecf4:	f04f 0101 	mov.w	r1, #1
 800ecf8:	dc3d      	bgt.n	800ed76 <_strtod_l+0x756>
 800ecfa:	fa01 f303 	lsl.w	r3, r1, r3
 800ecfe:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ed00:	2300      	movs	r3, #0
 800ed02:	9310      	str	r3, [sp, #64]	@ 0x40
 800ed04:	18bd      	adds	r5, r7, r2
 800ed06:	9b08      	ldr	r3, [sp, #32]
 800ed08:	42af      	cmp	r7, r5
 800ed0a:	4416      	add	r6, r2
 800ed0c:	441e      	add	r6, r3
 800ed0e:	463b      	mov	r3, r7
 800ed10:	bfa8      	it	ge
 800ed12:	462b      	movge	r3, r5
 800ed14:	42b3      	cmp	r3, r6
 800ed16:	bfa8      	it	ge
 800ed18:	4633      	movge	r3, r6
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	bfc2      	ittt	gt
 800ed1e:	1aed      	subgt	r5, r5, r3
 800ed20:	1af6      	subgt	r6, r6, r3
 800ed22:	1aff      	subgt	r7, r7, r3
 800ed24:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	dd16      	ble.n	800ed58 <_strtod_l+0x738>
 800ed2a:	4641      	mov	r1, r8
 800ed2c:	9805      	ldr	r0, [sp, #20]
 800ed2e:	461a      	mov	r2, r3
 800ed30:	f003 fc32 	bl	8012598 <__pow5mult>
 800ed34:	4680      	mov	r8, r0
 800ed36:	2800      	cmp	r0, #0
 800ed38:	d0ba      	beq.n	800ecb0 <_strtod_l+0x690>
 800ed3a:	4601      	mov	r1, r0
 800ed3c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ed3e:	9805      	ldr	r0, [sp, #20]
 800ed40:	f003 fb88 	bl	8012454 <__multiply>
 800ed44:	900a      	str	r0, [sp, #40]	@ 0x28
 800ed46:	2800      	cmp	r0, #0
 800ed48:	f43f ae8d 	beq.w	800ea66 <_strtod_l+0x446>
 800ed4c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ed4e:	9805      	ldr	r0, [sp, #20]
 800ed50:	f003 fa6c 	bl	801222c <_Bfree>
 800ed54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed56:	931a      	str	r3, [sp, #104]	@ 0x68
 800ed58:	2d00      	cmp	r5, #0
 800ed5a:	dc1d      	bgt.n	800ed98 <_strtod_l+0x778>
 800ed5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	dd23      	ble.n	800edaa <_strtod_l+0x78a>
 800ed62:	4649      	mov	r1, r9
 800ed64:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ed66:	9805      	ldr	r0, [sp, #20]
 800ed68:	f003 fc16 	bl	8012598 <__pow5mult>
 800ed6c:	4681      	mov	r9, r0
 800ed6e:	b9e0      	cbnz	r0, 800edaa <_strtod_l+0x78a>
 800ed70:	f04f 0900 	mov.w	r9, #0
 800ed74:	e677      	b.n	800ea66 <_strtod_l+0x446>
 800ed76:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ed7a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ed7e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ed82:	35e2      	adds	r5, #226	@ 0xe2
 800ed84:	fa01 f305 	lsl.w	r3, r1, r5
 800ed88:	9310      	str	r3, [sp, #64]	@ 0x40
 800ed8a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ed8c:	e7ba      	b.n	800ed04 <_strtod_l+0x6e4>
 800ed8e:	2300      	movs	r3, #0
 800ed90:	9310      	str	r3, [sp, #64]	@ 0x40
 800ed92:	2301      	movs	r3, #1
 800ed94:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ed96:	e7b5      	b.n	800ed04 <_strtod_l+0x6e4>
 800ed98:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ed9a:	9805      	ldr	r0, [sp, #20]
 800ed9c:	462a      	mov	r2, r5
 800ed9e:	f003 fc55 	bl	801264c <__lshift>
 800eda2:	901a      	str	r0, [sp, #104]	@ 0x68
 800eda4:	2800      	cmp	r0, #0
 800eda6:	d1d9      	bne.n	800ed5c <_strtod_l+0x73c>
 800eda8:	e65d      	b.n	800ea66 <_strtod_l+0x446>
 800edaa:	2e00      	cmp	r6, #0
 800edac:	dd07      	ble.n	800edbe <_strtod_l+0x79e>
 800edae:	4649      	mov	r1, r9
 800edb0:	9805      	ldr	r0, [sp, #20]
 800edb2:	4632      	mov	r2, r6
 800edb4:	f003 fc4a 	bl	801264c <__lshift>
 800edb8:	4681      	mov	r9, r0
 800edba:	2800      	cmp	r0, #0
 800edbc:	d0d8      	beq.n	800ed70 <_strtod_l+0x750>
 800edbe:	2f00      	cmp	r7, #0
 800edc0:	dd08      	ble.n	800edd4 <_strtod_l+0x7b4>
 800edc2:	4641      	mov	r1, r8
 800edc4:	9805      	ldr	r0, [sp, #20]
 800edc6:	463a      	mov	r2, r7
 800edc8:	f003 fc40 	bl	801264c <__lshift>
 800edcc:	4680      	mov	r8, r0
 800edce:	2800      	cmp	r0, #0
 800edd0:	f43f ae49 	beq.w	800ea66 <_strtod_l+0x446>
 800edd4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800edd6:	9805      	ldr	r0, [sp, #20]
 800edd8:	464a      	mov	r2, r9
 800edda:	f003 fcbf 	bl	801275c <__mdiff>
 800edde:	4604      	mov	r4, r0
 800ede0:	2800      	cmp	r0, #0
 800ede2:	f43f ae40 	beq.w	800ea66 <_strtod_l+0x446>
 800ede6:	68c3      	ldr	r3, [r0, #12]
 800ede8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800edea:	2300      	movs	r3, #0
 800edec:	60c3      	str	r3, [r0, #12]
 800edee:	4641      	mov	r1, r8
 800edf0:	f003 fc98 	bl	8012724 <__mcmp>
 800edf4:	2800      	cmp	r0, #0
 800edf6:	da45      	bge.n	800ee84 <_strtod_l+0x864>
 800edf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edfa:	ea53 030a 	orrs.w	r3, r3, sl
 800edfe:	d16b      	bne.n	800eed8 <_strtod_l+0x8b8>
 800ee00:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d167      	bne.n	800eed8 <_strtod_l+0x8b8>
 800ee08:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ee0c:	0d1b      	lsrs	r3, r3, #20
 800ee0e:	051b      	lsls	r3, r3, #20
 800ee10:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ee14:	d960      	bls.n	800eed8 <_strtod_l+0x8b8>
 800ee16:	6963      	ldr	r3, [r4, #20]
 800ee18:	b913      	cbnz	r3, 800ee20 <_strtod_l+0x800>
 800ee1a:	6923      	ldr	r3, [r4, #16]
 800ee1c:	2b01      	cmp	r3, #1
 800ee1e:	dd5b      	ble.n	800eed8 <_strtod_l+0x8b8>
 800ee20:	4621      	mov	r1, r4
 800ee22:	2201      	movs	r2, #1
 800ee24:	9805      	ldr	r0, [sp, #20]
 800ee26:	f003 fc11 	bl	801264c <__lshift>
 800ee2a:	4641      	mov	r1, r8
 800ee2c:	4604      	mov	r4, r0
 800ee2e:	f003 fc79 	bl	8012724 <__mcmp>
 800ee32:	2800      	cmp	r0, #0
 800ee34:	dd50      	ble.n	800eed8 <_strtod_l+0x8b8>
 800ee36:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ee3a:	9a08      	ldr	r2, [sp, #32]
 800ee3c:	0d1b      	lsrs	r3, r3, #20
 800ee3e:	051b      	lsls	r3, r3, #20
 800ee40:	2a00      	cmp	r2, #0
 800ee42:	d06a      	beq.n	800ef1a <_strtod_l+0x8fa>
 800ee44:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ee48:	d867      	bhi.n	800ef1a <_strtod_l+0x8fa>
 800ee4a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ee4e:	f67f ae9d 	bls.w	800eb8c <_strtod_l+0x56c>
 800ee52:	4b0a      	ldr	r3, [pc, #40]	@ (800ee7c <_strtod_l+0x85c>)
 800ee54:	4650      	mov	r0, sl
 800ee56:	4659      	mov	r1, fp
 800ee58:	2200      	movs	r2, #0
 800ee5a:	f7f1 fbfd 	bl	8000658 <__aeabi_dmul>
 800ee5e:	4b08      	ldr	r3, [pc, #32]	@ (800ee80 <_strtod_l+0x860>)
 800ee60:	400b      	ands	r3, r1
 800ee62:	4682      	mov	sl, r0
 800ee64:	468b      	mov	fp, r1
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	f47f ae08 	bne.w	800ea7c <_strtod_l+0x45c>
 800ee6c:	9a05      	ldr	r2, [sp, #20]
 800ee6e:	2322      	movs	r3, #34	@ 0x22
 800ee70:	6013      	str	r3, [r2, #0]
 800ee72:	e603      	b.n	800ea7c <_strtod_l+0x45c>
 800ee74:	08014fc8 	.word	0x08014fc8
 800ee78:	fffffc02 	.word	0xfffffc02
 800ee7c:	39500000 	.word	0x39500000
 800ee80:	7ff00000 	.word	0x7ff00000
 800ee84:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ee88:	d165      	bne.n	800ef56 <_strtod_l+0x936>
 800ee8a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ee8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ee90:	b35a      	cbz	r2, 800eeea <_strtod_l+0x8ca>
 800ee92:	4a9f      	ldr	r2, [pc, #636]	@ (800f110 <_strtod_l+0xaf0>)
 800ee94:	4293      	cmp	r3, r2
 800ee96:	d12b      	bne.n	800eef0 <_strtod_l+0x8d0>
 800ee98:	9b08      	ldr	r3, [sp, #32]
 800ee9a:	4651      	mov	r1, sl
 800ee9c:	b303      	cbz	r3, 800eee0 <_strtod_l+0x8c0>
 800ee9e:	4b9d      	ldr	r3, [pc, #628]	@ (800f114 <_strtod_l+0xaf4>)
 800eea0:	465a      	mov	r2, fp
 800eea2:	4013      	ands	r3, r2
 800eea4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800eea8:	f04f 32ff 	mov.w	r2, #4294967295
 800eeac:	d81b      	bhi.n	800eee6 <_strtod_l+0x8c6>
 800eeae:	0d1b      	lsrs	r3, r3, #20
 800eeb0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800eeb4:	fa02 f303 	lsl.w	r3, r2, r3
 800eeb8:	4299      	cmp	r1, r3
 800eeba:	d119      	bne.n	800eef0 <_strtod_l+0x8d0>
 800eebc:	4b96      	ldr	r3, [pc, #600]	@ (800f118 <_strtod_l+0xaf8>)
 800eebe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eec0:	429a      	cmp	r2, r3
 800eec2:	d102      	bne.n	800eeca <_strtod_l+0x8aa>
 800eec4:	3101      	adds	r1, #1
 800eec6:	f43f adce 	beq.w	800ea66 <_strtod_l+0x446>
 800eeca:	4b92      	ldr	r3, [pc, #584]	@ (800f114 <_strtod_l+0xaf4>)
 800eecc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eece:	401a      	ands	r2, r3
 800eed0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800eed4:	f04f 0a00 	mov.w	sl, #0
 800eed8:	9b08      	ldr	r3, [sp, #32]
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d1b9      	bne.n	800ee52 <_strtod_l+0x832>
 800eede:	e5cd      	b.n	800ea7c <_strtod_l+0x45c>
 800eee0:	f04f 33ff 	mov.w	r3, #4294967295
 800eee4:	e7e8      	b.n	800eeb8 <_strtod_l+0x898>
 800eee6:	4613      	mov	r3, r2
 800eee8:	e7e6      	b.n	800eeb8 <_strtod_l+0x898>
 800eeea:	ea53 030a 	orrs.w	r3, r3, sl
 800eeee:	d0a2      	beq.n	800ee36 <_strtod_l+0x816>
 800eef0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800eef2:	b1db      	cbz	r3, 800ef2c <_strtod_l+0x90c>
 800eef4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eef6:	4213      	tst	r3, r2
 800eef8:	d0ee      	beq.n	800eed8 <_strtod_l+0x8b8>
 800eefa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eefc:	9a08      	ldr	r2, [sp, #32]
 800eefe:	4650      	mov	r0, sl
 800ef00:	4659      	mov	r1, fp
 800ef02:	b1bb      	cbz	r3, 800ef34 <_strtod_l+0x914>
 800ef04:	f7ff fb6e 	bl	800e5e4 <sulp>
 800ef08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ef0c:	ec53 2b10 	vmov	r2, r3, d0
 800ef10:	f7f1 f9ec 	bl	80002ec <__adddf3>
 800ef14:	4682      	mov	sl, r0
 800ef16:	468b      	mov	fp, r1
 800ef18:	e7de      	b.n	800eed8 <_strtod_l+0x8b8>
 800ef1a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ef1e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ef22:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ef26:	f04f 3aff 	mov.w	sl, #4294967295
 800ef2a:	e7d5      	b.n	800eed8 <_strtod_l+0x8b8>
 800ef2c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ef2e:	ea13 0f0a 	tst.w	r3, sl
 800ef32:	e7e1      	b.n	800eef8 <_strtod_l+0x8d8>
 800ef34:	f7ff fb56 	bl	800e5e4 <sulp>
 800ef38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ef3c:	ec53 2b10 	vmov	r2, r3, d0
 800ef40:	f7f1 f9d2 	bl	80002e8 <__aeabi_dsub>
 800ef44:	2200      	movs	r2, #0
 800ef46:	2300      	movs	r3, #0
 800ef48:	4682      	mov	sl, r0
 800ef4a:	468b      	mov	fp, r1
 800ef4c:	f7f1 fdec 	bl	8000b28 <__aeabi_dcmpeq>
 800ef50:	2800      	cmp	r0, #0
 800ef52:	d0c1      	beq.n	800eed8 <_strtod_l+0x8b8>
 800ef54:	e61a      	b.n	800eb8c <_strtod_l+0x56c>
 800ef56:	4641      	mov	r1, r8
 800ef58:	4620      	mov	r0, r4
 800ef5a:	f003 fd5b 	bl	8012a14 <__ratio>
 800ef5e:	ec57 6b10 	vmov	r6, r7, d0
 800ef62:	2200      	movs	r2, #0
 800ef64:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ef68:	4630      	mov	r0, r6
 800ef6a:	4639      	mov	r1, r7
 800ef6c:	f7f1 fdf0 	bl	8000b50 <__aeabi_dcmple>
 800ef70:	2800      	cmp	r0, #0
 800ef72:	d06f      	beq.n	800f054 <_strtod_l+0xa34>
 800ef74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d17a      	bne.n	800f070 <_strtod_l+0xa50>
 800ef7a:	f1ba 0f00 	cmp.w	sl, #0
 800ef7e:	d158      	bne.n	800f032 <_strtod_l+0xa12>
 800ef80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d15a      	bne.n	800f040 <_strtod_l+0xa20>
 800ef8a:	4b64      	ldr	r3, [pc, #400]	@ (800f11c <_strtod_l+0xafc>)
 800ef8c:	2200      	movs	r2, #0
 800ef8e:	4630      	mov	r0, r6
 800ef90:	4639      	mov	r1, r7
 800ef92:	f7f1 fdd3 	bl	8000b3c <__aeabi_dcmplt>
 800ef96:	2800      	cmp	r0, #0
 800ef98:	d159      	bne.n	800f04e <_strtod_l+0xa2e>
 800ef9a:	4630      	mov	r0, r6
 800ef9c:	4639      	mov	r1, r7
 800ef9e:	4b60      	ldr	r3, [pc, #384]	@ (800f120 <_strtod_l+0xb00>)
 800efa0:	2200      	movs	r2, #0
 800efa2:	f7f1 fb59 	bl	8000658 <__aeabi_dmul>
 800efa6:	4606      	mov	r6, r0
 800efa8:	460f      	mov	r7, r1
 800efaa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800efae:	9606      	str	r6, [sp, #24]
 800efb0:	9307      	str	r3, [sp, #28]
 800efb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800efb6:	4d57      	ldr	r5, [pc, #348]	@ (800f114 <_strtod_l+0xaf4>)
 800efb8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800efbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800efbe:	401d      	ands	r5, r3
 800efc0:	4b58      	ldr	r3, [pc, #352]	@ (800f124 <_strtod_l+0xb04>)
 800efc2:	429d      	cmp	r5, r3
 800efc4:	f040 80b2 	bne.w	800f12c <_strtod_l+0xb0c>
 800efc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800efca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800efce:	ec4b ab10 	vmov	d0, sl, fp
 800efd2:	f003 fc57 	bl	8012884 <__ulp>
 800efd6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800efda:	ec51 0b10 	vmov	r0, r1, d0
 800efde:	f7f1 fb3b 	bl	8000658 <__aeabi_dmul>
 800efe2:	4652      	mov	r2, sl
 800efe4:	465b      	mov	r3, fp
 800efe6:	f7f1 f981 	bl	80002ec <__adddf3>
 800efea:	460b      	mov	r3, r1
 800efec:	4949      	ldr	r1, [pc, #292]	@ (800f114 <_strtod_l+0xaf4>)
 800efee:	4a4e      	ldr	r2, [pc, #312]	@ (800f128 <_strtod_l+0xb08>)
 800eff0:	4019      	ands	r1, r3
 800eff2:	4291      	cmp	r1, r2
 800eff4:	4682      	mov	sl, r0
 800eff6:	d942      	bls.n	800f07e <_strtod_l+0xa5e>
 800eff8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800effa:	4b47      	ldr	r3, [pc, #284]	@ (800f118 <_strtod_l+0xaf8>)
 800effc:	429a      	cmp	r2, r3
 800effe:	d103      	bne.n	800f008 <_strtod_l+0x9e8>
 800f000:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f002:	3301      	adds	r3, #1
 800f004:	f43f ad2f 	beq.w	800ea66 <_strtod_l+0x446>
 800f008:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f118 <_strtod_l+0xaf8>
 800f00c:	f04f 3aff 	mov.w	sl, #4294967295
 800f010:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f012:	9805      	ldr	r0, [sp, #20]
 800f014:	f003 f90a 	bl	801222c <_Bfree>
 800f018:	9805      	ldr	r0, [sp, #20]
 800f01a:	4649      	mov	r1, r9
 800f01c:	f003 f906 	bl	801222c <_Bfree>
 800f020:	9805      	ldr	r0, [sp, #20]
 800f022:	4641      	mov	r1, r8
 800f024:	f003 f902 	bl	801222c <_Bfree>
 800f028:	9805      	ldr	r0, [sp, #20]
 800f02a:	4621      	mov	r1, r4
 800f02c:	f003 f8fe 	bl	801222c <_Bfree>
 800f030:	e619      	b.n	800ec66 <_strtod_l+0x646>
 800f032:	f1ba 0f01 	cmp.w	sl, #1
 800f036:	d103      	bne.n	800f040 <_strtod_l+0xa20>
 800f038:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	f43f ada6 	beq.w	800eb8c <_strtod_l+0x56c>
 800f040:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f0f0 <_strtod_l+0xad0>
 800f044:	4f35      	ldr	r7, [pc, #212]	@ (800f11c <_strtod_l+0xafc>)
 800f046:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f04a:	2600      	movs	r6, #0
 800f04c:	e7b1      	b.n	800efb2 <_strtod_l+0x992>
 800f04e:	4f34      	ldr	r7, [pc, #208]	@ (800f120 <_strtod_l+0xb00>)
 800f050:	2600      	movs	r6, #0
 800f052:	e7aa      	b.n	800efaa <_strtod_l+0x98a>
 800f054:	4b32      	ldr	r3, [pc, #200]	@ (800f120 <_strtod_l+0xb00>)
 800f056:	4630      	mov	r0, r6
 800f058:	4639      	mov	r1, r7
 800f05a:	2200      	movs	r2, #0
 800f05c:	f7f1 fafc 	bl	8000658 <__aeabi_dmul>
 800f060:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f062:	4606      	mov	r6, r0
 800f064:	460f      	mov	r7, r1
 800f066:	2b00      	cmp	r3, #0
 800f068:	d09f      	beq.n	800efaa <_strtod_l+0x98a>
 800f06a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f06e:	e7a0      	b.n	800efb2 <_strtod_l+0x992>
 800f070:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f0f8 <_strtod_l+0xad8>
 800f074:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f078:	ec57 6b17 	vmov	r6, r7, d7
 800f07c:	e799      	b.n	800efb2 <_strtod_l+0x992>
 800f07e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f082:	9b08      	ldr	r3, [sp, #32]
 800f084:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d1c1      	bne.n	800f010 <_strtod_l+0x9f0>
 800f08c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f090:	0d1b      	lsrs	r3, r3, #20
 800f092:	051b      	lsls	r3, r3, #20
 800f094:	429d      	cmp	r5, r3
 800f096:	d1bb      	bne.n	800f010 <_strtod_l+0x9f0>
 800f098:	4630      	mov	r0, r6
 800f09a:	4639      	mov	r1, r7
 800f09c:	f7f1 fe3c 	bl	8000d18 <__aeabi_d2lz>
 800f0a0:	f7f1 faac 	bl	80005fc <__aeabi_l2d>
 800f0a4:	4602      	mov	r2, r0
 800f0a6:	460b      	mov	r3, r1
 800f0a8:	4630      	mov	r0, r6
 800f0aa:	4639      	mov	r1, r7
 800f0ac:	f7f1 f91c 	bl	80002e8 <__aeabi_dsub>
 800f0b0:	460b      	mov	r3, r1
 800f0b2:	4602      	mov	r2, r0
 800f0b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f0b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f0bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f0be:	ea46 060a 	orr.w	r6, r6, sl
 800f0c2:	431e      	orrs	r6, r3
 800f0c4:	d06f      	beq.n	800f1a6 <_strtod_l+0xb86>
 800f0c6:	a30e      	add	r3, pc, #56	@ (adr r3, 800f100 <_strtod_l+0xae0>)
 800f0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0cc:	f7f1 fd36 	bl	8000b3c <__aeabi_dcmplt>
 800f0d0:	2800      	cmp	r0, #0
 800f0d2:	f47f acd3 	bne.w	800ea7c <_strtod_l+0x45c>
 800f0d6:	a30c      	add	r3, pc, #48	@ (adr r3, 800f108 <_strtod_l+0xae8>)
 800f0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f0e0:	f7f1 fd4a 	bl	8000b78 <__aeabi_dcmpgt>
 800f0e4:	2800      	cmp	r0, #0
 800f0e6:	d093      	beq.n	800f010 <_strtod_l+0x9f0>
 800f0e8:	e4c8      	b.n	800ea7c <_strtod_l+0x45c>
 800f0ea:	bf00      	nop
 800f0ec:	f3af 8000 	nop.w
 800f0f0:	00000000 	.word	0x00000000
 800f0f4:	bff00000 	.word	0xbff00000
 800f0f8:	00000000 	.word	0x00000000
 800f0fc:	3ff00000 	.word	0x3ff00000
 800f100:	94a03595 	.word	0x94a03595
 800f104:	3fdfffff 	.word	0x3fdfffff
 800f108:	35afe535 	.word	0x35afe535
 800f10c:	3fe00000 	.word	0x3fe00000
 800f110:	000fffff 	.word	0x000fffff
 800f114:	7ff00000 	.word	0x7ff00000
 800f118:	7fefffff 	.word	0x7fefffff
 800f11c:	3ff00000 	.word	0x3ff00000
 800f120:	3fe00000 	.word	0x3fe00000
 800f124:	7fe00000 	.word	0x7fe00000
 800f128:	7c9fffff 	.word	0x7c9fffff
 800f12c:	9b08      	ldr	r3, [sp, #32]
 800f12e:	b323      	cbz	r3, 800f17a <_strtod_l+0xb5a>
 800f130:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f134:	d821      	bhi.n	800f17a <_strtod_l+0xb5a>
 800f136:	a328      	add	r3, pc, #160	@ (adr r3, 800f1d8 <_strtod_l+0xbb8>)
 800f138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f13c:	4630      	mov	r0, r6
 800f13e:	4639      	mov	r1, r7
 800f140:	f7f1 fd06 	bl	8000b50 <__aeabi_dcmple>
 800f144:	b1a0      	cbz	r0, 800f170 <_strtod_l+0xb50>
 800f146:	4639      	mov	r1, r7
 800f148:	4630      	mov	r0, r6
 800f14a:	f7f1 fd5d 	bl	8000c08 <__aeabi_d2uiz>
 800f14e:	2801      	cmp	r0, #1
 800f150:	bf38      	it	cc
 800f152:	2001      	movcc	r0, #1
 800f154:	f7f1 fa06 	bl	8000564 <__aeabi_ui2d>
 800f158:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f15a:	4606      	mov	r6, r0
 800f15c:	460f      	mov	r7, r1
 800f15e:	b9fb      	cbnz	r3, 800f1a0 <_strtod_l+0xb80>
 800f160:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f164:	9014      	str	r0, [sp, #80]	@ 0x50
 800f166:	9315      	str	r3, [sp, #84]	@ 0x54
 800f168:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f16c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f170:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f172:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f176:	1b5b      	subs	r3, r3, r5
 800f178:	9311      	str	r3, [sp, #68]	@ 0x44
 800f17a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f17e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f182:	f003 fb7f 	bl	8012884 <__ulp>
 800f186:	4650      	mov	r0, sl
 800f188:	ec53 2b10 	vmov	r2, r3, d0
 800f18c:	4659      	mov	r1, fp
 800f18e:	f7f1 fa63 	bl	8000658 <__aeabi_dmul>
 800f192:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f196:	f7f1 f8a9 	bl	80002ec <__adddf3>
 800f19a:	4682      	mov	sl, r0
 800f19c:	468b      	mov	fp, r1
 800f19e:	e770      	b.n	800f082 <_strtod_l+0xa62>
 800f1a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f1a4:	e7e0      	b.n	800f168 <_strtod_l+0xb48>
 800f1a6:	a30e      	add	r3, pc, #56	@ (adr r3, 800f1e0 <_strtod_l+0xbc0>)
 800f1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ac:	f7f1 fcc6 	bl	8000b3c <__aeabi_dcmplt>
 800f1b0:	e798      	b.n	800f0e4 <_strtod_l+0xac4>
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	930e      	str	r3, [sp, #56]	@ 0x38
 800f1b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f1b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1ba:	6013      	str	r3, [r2, #0]
 800f1bc:	f7ff ba6d 	b.w	800e69a <_strtod_l+0x7a>
 800f1c0:	2a65      	cmp	r2, #101	@ 0x65
 800f1c2:	f43f ab68 	beq.w	800e896 <_strtod_l+0x276>
 800f1c6:	2a45      	cmp	r2, #69	@ 0x45
 800f1c8:	f43f ab65 	beq.w	800e896 <_strtod_l+0x276>
 800f1cc:	2301      	movs	r3, #1
 800f1ce:	f7ff bba0 	b.w	800e912 <_strtod_l+0x2f2>
 800f1d2:	bf00      	nop
 800f1d4:	f3af 8000 	nop.w
 800f1d8:	ffc00000 	.word	0xffc00000
 800f1dc:	41dfffff 	.word	0x41dfffff
 800f1e0:	94a03595 	.word	0x94a03595
 800f1e4:	3fcfffff 	.word	0x3fcfffff

0800f1e8 <_strtod_r>:
 800f1e8:	4b01      	ldr	r3, [pc, #4]	@ (800f1f0 <_strtod_r+0x8>)
 800f1ea:	f7ff ba19 	b.w	800e620 <_strtod_l>
 800f1ee:	bf00      	nop
 800f1f0:	20000054 	.word	0x20000054

0800f1f4 <_strtol_l.isra.0>:
 800f1f4:	2b24      	cmp	r3, #36	@ 0x24
 800f1f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1fa:	4686      	mov	lr, r0
 800f1fc:	4690      	mov	r8, r2
 800f1fe:	d801      	bhi.n	800f204 <_strtol_l.isra.0+0x10>
 800f200:	2b01      	cmp	r3, #1
 800f202:	d106      	bne.n	800f212 <_strtol_l.isra.0+0x1e>
 800f204:	f001 fd5c 	bl	8010cc0 <__errno>
 800f208:	2316      	movs	r3, #22
 800f20a:	6003      	str	r3, [r0, #0]
 800f20c:	2000      	movs	r0, #0
 800f20e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f212:	4834      	ldr	r0, [pc, #208]	@ (800f2e4 <_strtol_l.isra.0+0xf0>)
 800f214:	460d      	mov	r5, r1
 800f216:	462a      	mov	r2, r5
 800f218:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f21c:	5d06      	ldrb	r6, [r0, r4]
 800f21e:	f016 0608 	ands.w	r6, r6, #8
 800f222:	d1f8      	bne.n	800f216 <_strtol_l.isra.0+0x22>
 800f224:	2c2d      	cmp	r4, #45	@ 0x2d
 800f226:	d110      	bne.n	800f24a <_strtol_l.isra.0+0x56>
 800f228:	782c      	ldrb	r4, [r5, #0]
 800f22a:	2601      	movs	r6, #1
 800f22c:	1c95      	adds	r5, r2, #2
 800f22e:	f033 0210 	bics.w	r2, r3, #16
 800f232:	d115      	bne.n	800f260 <_strtol_l.isra.0+0x6c>
 800f234:	2c30      	cmp	r4, #48	@ 0x30
 800f236:	d10d      	bne.n	800f254 <_strtol_l.isra.0+0x60>
 800f238:	782a      	ldrb	r2, [r5, #0]
 800f23a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f23e:	2a58      	cmp	r2, #88	@ 0x58
 800f240:	d108      	bne.n	800f254 <_strtol_l.isra.0+0x60>
 800f242:	786c      	ldrb	r4, [r5, #1]
 800f244:	3502      	adds	r5, #2
 800f246:	2310      	movs	r3, #16
 800f248:	e00a      	b.n	800f260 <_strtol_l.isra.0+0x6c>
 800f24a:	2c2b      	cmp	r4, #43	@ 0x2b
 800f24c:	bf04      	itt	eq
 800f24e:	782c      	ldrbeq	r4, [r5, #0]
 800f250:	1c95      	addeq	r5, r2, #2
 800f252:	e7ec      	b.n	800f22e <_strtol_l.isra.0+0x3a>
 800f254:	2b00      	cmp	r3, #0
 800f256:	d1f6      	bne.n	800f246 <_strtol_l.isra.0+0x52>
 800f258:	2c30      	cmp	r4, #48	@ 0x30
 800f25a:	bf14      	ite	ne
 800f25c:	230a      	movne	r3, #10
 800f25e:	2308      	moveq	r3, #8
 800f260:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f264:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f268:	2200      	movs	r2, #0
 800f26a:	fbbc f9f3 	udiv	r9, ip, r3
 800f26e:	4610      	mov	r0, r2
 800f270:	fb03 ca19 	mls	sl, r3, r9, ip
 800f274:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f278:	2f09      	cmp	r7, #9
 800f27a:	d80f      	bhi.n	800f29c <_strtol_l.isra.0+0xa8>
 800f27c:	463c      	mov	r4, r7
 800f27e:	42a3      	cmp	r3, r4
 800f280:	dd1b      	ble.n	800f2ba <_strtol_l.isra.0+0xc6>
 800f282:	1c57      	adds	r7, r2, #1
 800f284:	d007      	beq.n	800f296 <_strtol_l.isra.0+0xa2>
 800f286:	4581      	cmp	r9, r0
 800f288:	d314      	bcc.n	800f2b4 <_strtol_l.isra.0+0xc0>
 800f28a:	d101      	bne.n	800f290 <_strtol_l.isra.0+0x9c>
 800f28c:	45a2      	cmp	sl, r4
 800f28e:	db11      	blt.n	800f2b4 <_strtol_l.isra.0+0xc0>
 800f290:	fb00 4003 	mla	r0, r0, r3, r4
 800f294:	2201      	movs	r2, #1
 800f296:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f29a:	e7eb      	b.n	800f274 <_strtol_l.isra.0+0x80>
 800f29c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f2a0:	2f19      	cmp	r7, #25
 800f2a2:	d801      	bhi.n	800f2a8 <_strtol_l.isra.0+0xb4>
 800f2a4:	3c37      	subs	r4, #55	@ 0x37
 800f2a6:	e7ea      	b.n	800f27e <_strtol_l.isra.0+0x8a>
 800f2a8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f2ac:	2f19      	cmp	r7, #25
 800f2ae:	d804      	bhi.n	800f2ba <_strtol_l.isra.0+0xc6>
 800f2b0:	3c57      	subs	r4, #87	@ 0x57
 800f2b2:	e7e4      	b.n	800f27e <_strtol_l.isra.0+0x8a>
 800f2b4:	f04f 32ff 	mov.w	r2, #4294967295
 800f2b8:	e7ed      	b.n	800f296 <_strtol_l.isra.0+0xa2>
 800f2ba:	1c53      	adds	r3, r2, #1
 800f2bc:	d108      	bne.n	800f2d0 <_strtol_l.isra.0+0xdc>
 800f2be:	2322      	movs	r3, #34	@ 0x22
 800f2c0:	f8ce 3000 	str.w	r3, [lr]
 800f2c4:	4660      	mov	r0, ip
 800f2c6:	f1b8 0f00 	cmp.w	r8, #0
 800f2ca:	d0a0      	beq.n	800f20e <_strtol_l.isra.0+0x1a>
 800f2cc:	1e69      	subs	r1, r5, #1
 800f2ce:	e006      	b.n	800f2de <_strtol_l.isra.0+0xea>
 800f2d0:	b106      	cbz	r6, 800f2d4 <_strtol_l.isra.0+0xe0>
 800f2d2:	4240      	negs	r0, r0
 800f2d4:	f1b8 0f00 	cmp.w	r8, #0
 800f2d8:	d099      	beq.n	800f20e <_strtol_l.isra.0+0x1a>
 800f2da:	2a00      	cmp	r2, #0
 800f2dc:	d1f6      	bne.n	800f2cc <_strtol_l.isra.0+0xd8>
 800f2de:	f8c8 1000 	str.w	r1, [r8]
 800f2e2:	e794      	b.n	800f20e <_strtol_l.isra.0+0x1a>
 800f2e4:	08014ff1 	.word	0x08014ff1

0800f2e8 <_strtol_r>:
 800f2e8:	f7ff bf84 	b.w	800f1f4 <_strtol_l.isra.0>

0800f2ec <strtol>:
 800f2ec:	4613      	mov	r3, r2
 800f2ee:	460a      	mov	r2, r1
 800f2f0:	4601      	mov	r1, r0
 800f2f2:	4802      	ldr	r0, [pc, #8]	@ (800f2fc <strtol+0x10>)
 800f2f4:	6800      	ldr	r0, [r0, #0]
 800f2f6:	f7ff bf7d 	b.w	800f1f4 <_strtol_l.isra.0>
 800f2fa:	bf00      	nop
 800f2fc:	200001c0 	.word	0x200001c0

0800f300 <setenv>:
 800f300:	4613      	mov	r3, r2
 800f302:	460a      	mov	r2, r1
 800f304:	4601      	mov	r1, r0
 800f306:	4802      	ldr	r0, [pc, #8]	@ (800f310 <setenv+0x10>)
 800f308:	6800      	ldr	r0, [r0, #0]
 800f30a:	f000 b803 	b.w	800f314 <_setenv_r>
 800f30e:	bf00      	nop
 800f310:	200001c0 	.word	0x200001c0

0800f314 <_setenv_r>:
 800f314:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f318:	460e      	mov	r6, r1
 800f31a:	4605      	mov	r5, r0
 800f31c:	213d      	movs	r1, #61	@ 0x3d
 800f31e:	4630      	mov	r0, r6
 800f320:	4617      	mov	r7, r2
 800f322:	4698      	mov	r8, r3
 800f324:	f001 fb9c 	bl	8010a60 <strchr>
 800f328:	b130      	cbz	r0, 800f338 <_setenv_r+0x24>
 800f32a:	f001 fcc9 	bl	8010cc0 <__errno>
 800f32e:	2316      	movs	r3, #22
 800f330:	6003      	str	r3, [r0, #0]
 800f332:	f04f 30ff 	mov.w	r0, #4294967295
 800f336:	e014      	b.n	800f362 <_setenv_r+0x4e>
 800f338:	4628      	mov	r0, r5
 800f33a:	f7f5 fca5 	bl	8004c88 <__env_lock>
 800f33e:	4638      	mov	r0, r7
 800f340:	f7f0 ffc6 	bl	80002d0 <strlen>
 800f344:	aa01      	add	r2, sp, #4
 800f346:	4681      	mov	r9, r0
 800f348:	4631      	mov	r1, r6
 800f34a:	4628      	mov	r0, r5
 800f34c:	f7ff f852 	bl	800e3f4 <_findenv_r>
 800f350:	4604      	mov	r4, r0
 800f352:	b1a8      	cbz	r0, 800f380 <_setenv_r+0x6c>
 800f354:	f1b8 0f00 	cmp.w	r8, #0
 800f358:	d106      	bne.n	800f368 <_setenv_r+0x54>
 800f35a:	4628      	mov	r0, r5
 800f35c:	f7f5 fccc 	bl	8004cf8 <__env_unlock>
 800f360:	2000      	movs	r0, #0
 800f362:	b003      	add	sp, #12
 800f364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f368:	f7f0 ffb2 	bl	80002d0 <strlen>
 800f36c:	4581      	cmp	r9, r0
 800f36e:	d83a      	bhi.n	800f3e6 <_setenv_r+0xd2>
 800f370:	3c01      	subs	r4, #1
 800f372:	f817 3b01 	ldrb.w	r3, [r7], #1
 800f376:	f804 3f01 	strb.w	r3, [r4, #1]!
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d1f9      	bne.n	800f372 <_setenv_r+0x5e>
 800f37e:	e7ec      	b.n	800f35a <_setenv_r+0x46>
 800f380:	f8df a0bc 	ldr.w	sl, [pc, #188]	@ 800f440 <_setenv_r+0x12c>
 800f384:	f8da 1000 	ldr.w	r1, [sl]
 800f388:	f851 3024 	ldr.w	r3, [r1, r4, lsl #2]
 800f38c:	b98b      	cbnz	r3, 800f3b2 <_setenv_r+0x9e>
 800f38e:	4b2b      	ldr	r3, [pc, #172]	@ (800f43c <_setenv_r+0x128>)
 800f390:	681a      	ldr	r2, [r3, #0]
 800f392:	f104 0802 	add.w	r8, r4, #2
 800f396:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800f39a:	b162      	cbz	r2, 800f3b6 <_setenv_r+0xa2>
 800f39c:	4642      	mov	r2, r8
 800f39e:	4628      	mov	r0, r5
 800f3a0:	f003 fbae 	bl	8012b00 <_realloc_r>
 800f3a4:	f8ca 0000 	str.w	r0, [sl]
 800f3a8:	b9b0      	cbnz	r0, 800f3d8 <_setenv_r+0xc4>
 800f3aa:	4628      	mov	r0, r5
 800f3ac:	f7f5 fca4 	bl	8004cf8 <__env_unlock>
 800f3b0:	e7bf      	b.n	800f332 <_setenv_r+0x1e>
 800f3b2:	3401      	adds	r4, #1
 800f3b4:	e7e8      	b.n	800f388 <_setenv_r+0x74>
 800f3b6:	2201      	movs	r2, #1
 800f3b8:	4641      	mov	r1, r8
 800f3ba:	4628      	mov	r0, r5
 800f3bc:	601a      	str	r2, [r3, #0]
 800f3be:	f7ff f887 	bl	800e4d0 <_malloc_r>
 800f3c2:	4683      	mov	fp, r0
 800f3c4:	2800      	cmp	r0, #0
 800f3c6:	d0f0      	beq.n	800f3aa <_setenv_r+0x96>
 800f3c8:	f8da 1000 	ldr.w	r1, [sl]
 800f3cc:	f1a8 0208 	sub.w	r2, r8, #8
 800f3d0:	f001 fca4 	bl	8010d1c <memcpy>
 800f3d4:	f8ca b000 	str.w	fp, [sl]
 800f3d8:	f8da 3000 	ldr.w	r3, [sl]
 800f3dc:	4443      	add	r3, r8
 800f3de:	2200      	movs	r2, #0
 800f3e0:	f843 2c04 	str.w	r2, [r3, #-4]
 800f3e4:	9401      	str	r4, [sp, #4]
 800f3e6:	4633      	mov	r3, r6
 800f3e8:	4619      	mov	r1, r3
 800f3ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f3ee:	b10a      	cbz	r2, 800f3f4 <_setenv_r+0xe0>
 800f3f0:	2a3d      	cmp	r2, #61	@ 0x3d
 800f3f2:	d1f9      	bne.n	800f3e8 <_setenv_r+0xd4>
 800f3f4:	1b89      	subs	r1, r1, r6
 800f3f6:	4c12      	ldr	r4, [pc, #72]	@ (800f440 <_setenv_r+0x12c>)
 800f3f8:	f8dd a004 	ldr.w	sl, [sp, #4]
 800f3fc:	f8d4 8000 	ldr.w	r8, [r4]
 800f400:	4449      	add	r1, r9
 800f402:	3102      	adds	r1, #2
 800f404:	4628      	mov	r0, r5
 800f406:	f7ff f863 	bl	800e4d0 <_malloc_r>
 800f40a:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 800f40e:	2800      	cmp	r0, #0
 800f410:	d0cb      	beq.n	800f3aa <_setenv_r+0x96>
 800f412:	6823      	ldr	r3, [r4, #0]
 800f414:	9a01      	ldr	r2, [sp, #4]
 800f416:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f41a:	f816 1b01 	ldrb.w	r1, [r6], #1
 800f41e:	7011      	strb	r1, [r2, #0]
 800f420:	4613      	mov	r3, r2
 800f422:	3201      	adds	r2, #1
 800f424:	b109      	cbz	r1, 800f42a <_setenv_r+0x116>
 800f426:	293d      	cmp	r1, #61	@ 0x3d
 800f428:	d1f7      	bne.n	800f41a <_setenv_r+0x106>
 800f42a:	223d      	movs	r2, #61	@ 0x3d
 800f42c:	701a      	strb	r2, [r3, #0]
 800f42e:	f817 2b01 	ldrb.w	r2, [r7], #1
 800f432:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f436:	2a00      	cmp	r2, #0
 800f438:	d1f9      	bne.n	800f42e <_setenv_r+0x11a>
 800f43a:	e78e      	b.n	800f35a <_setenv_r+0x46>
 800f43c:	2000050c 	.word	0x2000050c
 800f440:	20000030 	.word	0x20000030

0800f444 <__cvt>:
 800f444:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f448:	ec57 6b10 	vmov	r6, r7, d0
 800f44c:	2f00      	cmp	r7, #0
 800f44e:	460c      	mov	r4, r1
 800f450:	4619      	mov	r1, r3
 800f452:	463b      	mov	r3, r7
 800f454:	bfbb      	ittet	lt
 800f456:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800f45a:	461f      	movlt	r7, r3
 800f45c:	2300      	movge	r3, #0
 800f45e:	232d      	movlt	r3, #45	@ 0x2d
 800f460:	700b      	strb	r3, [r1, #0]
 800f462:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f464:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800f468:	4691      	mov	r9, r2
 800f46a:	f023 0820 	bic.w	r8, r3, #32
 800f46e:	bfbc      	itt	lt
 800f470:	4632      	movlt	r2, r6
 800f472:	4616      	movlt	r6, r2
 800f474:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f478:	d005      	beq.n	800f486 <__cvt+0x42>
 800f47a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f47e:	d100      	bne.n	800f482 <__cvt+0x3e>
 800f480:	3401      	adds	r4, #1
 800f482:	2102      	movs	r1, #2
 800f484:	e000      	b.n	800f488 <__cvt+0x44>
 800f486:	2103      	movs	r1, #3
 800f488:	ab03      	add	r3, sp, #12
 800f48a:	9301      	str	r3, [sp, #4]
 800f48c:	ab02      	add	r3, sp, #8
 800f48e:	9300      	str	r3, [sp, #0]
 800f490:	ec47 6b10 	vmov	d0, r6, r7
 800f494:	4653      	mov	r3, sl
 800f496:	4622      	mov	r2, r4
 800f498:	f001 fcee 	bl	8010e78 <_dtoa_r>
 800f49c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f4a0:	4605      	mov	r5, r0
 800f4a2:	d119      	bne.n	800f4d8 <__cvt+0x94>
 800f4a4:	f019 0f01 	tst.w	r9, #1
 800f4a8:	d00e      	beq.n	800f4c8 <__cvt+0x84>
 800f4aa:	eb00 0904 	add.w	r9, r0, r4
 800f4ae:	2200      	movs	r2, #0
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	4630      	mov	r0, r6
 800f4b4:	4639      	mov	r1, r7
 800f4b6:	f7f1 fb37 	bl	8000b28 <__aeabi_dcmpeq>
 800f4ba:	b108      	cbz	r0, 800f4c0 <__cvt+0x7c>
 800f4bc:	f8cd 900c 	str.w	r9, [sp, #12]
 800f4c0:	2230      	movs	r2, #48	@ 0x30
 800f4c2:	9b03      	ldr	r3, [sp, #12]
 800f4c4:	454b      	cmp	r3, r9
 800f4c6:	d31e      	bcc.n	800f506 <__cvt+0xc2>
 800f4c8:	9b03      	ldr	r3, [sp, #12]
 800f4ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f4cc:	1b5b      	subs	r3, r3, r5
 800f4ce:	4628      	mov	r0, r5
 800f4d0:	6013      	str	r3, [r2, #0]
 800f4d2:	b004      	add	sp, #16
 800f4d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f4dc:	eb00 0904 	add.w	r9, r0, r4
 800f4e0:	d1e5      	bne.n	800f4ae <__cvt+0x6a>
 800f4e2:	7803      	ldrb	r3, [r0, #0]
 800f4e4:	2b30      	cmp	r3, #48	@ 0x30
 800f4e6:	d10a      	bne.n	800f4fe <__cvt+0xba>
 800f4e8:	2200      	movs	r2, #0
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	4630      	mov	r0, r6
 800f4ee:	4639      	mov	r1, r7
 800f4f0:	f7f1 fb1a 	bl	8000b28 <__aeabi_dcmpeq>
 800f4f4:	b918      	cbnz	r0, 800f4fe <__cvt+0xba>
 800f4f6:	f1c4 0401 	rsb	r4, r4, #1
 800f4fa:	f8ca 4000 	str.w	r4, [sl]
 800f4fe:	f8da 3000 	ldr.w	r3, [sl]
 800f502:	4499      	add	r9, r3
 800f504:	e7d3      	b.n	800f4ae <__cvt+0x6a>
 800f506:	1c59      	adds	r1, r3, #1
 800f508:	9103      	str	r1, [sp, #12]
 800f50a:	701a      	strb	r2, [r3, #0]
 800f50c:	e7d9      	b.n	800f4c2 <__cvt+0x7e>

0800f50e <__exponent>:
 800f50e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f510:	2900      	cmp	r1, #0
 800f512:	bfba      	itte	lt
 800f514:	4249      	neglt	r1, r1
 800f516:	232d      	movlt	r3, #45	@ 0x2d
 800f518:	232b      	movge	r3, #43	@ 0x2b
 800f51a:	2909      	cmp	r1, #9
 800f51c:	7002      	strb	r2, [r0, #0]
 800f51e:	7043      	strb	r3, [r0, #1]
 800f520:	dd29      	ble.n	800f576 <__exponent+0x68>
 800f522:	f10d 0307 	add.w	r3, sp, #7
 800f526:	461d      	mov	r5, r3
 800f528:	270a      	movs	r7, #10
 800f52a:	461a      	mov	r2, r3
 800f52c:	fbb1 f6f7 	udiv	r6, r1, r7
 800f530:	fb07 1416 	mls	r4, r7, r6, r1
 800f534:	3430      	adds	r4, #48	@ 0x30
 800f536:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f53a:	460c      	mov	r4, r1
 800f53c:	2c63      	cmp	r4, #99	@ 0x63
 800f53e:	f103 33ff 	add.w	r3, r3, #4294967295
 800f542:	4631      	mov	r1, r6
 800f544:	dcf1      	bgt.n	800f52a <__exponent+0x1c>
 800f546:	3130      	adds	r1, #48	@ 0x30
 800f548:	1e94      	subs	r4, r2, #2
 800f54a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f54e:	1c41      	adds	r1, r0, #1
 800f550:	4623      	mov	r3, r4
 800f552:	42ab      	cmp	r3, r5
 800f554:	d30a      	bcc.n	800f56c <__exponent+0x5e>
 800f556:	f10d 0309 	add.w	r3, sp, #9
 800f55a:	1a9b      	subs	r3, r3, r2
 800f55c:	42ac      	cmp	r4, r5
 800f55e:	bf88      	it	hi
 800f560:	2300      	movhi	r3, #0
 800f562:	3302      	adds	r3, #2
 800f564:	4403      	add	r3, r0
 800f566:	1a18      	subs	r0, r3, r0
 800f568:	b003      	add	sp, #12
 800f56a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f56c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f570:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f574:	e7ed      	b.n	800f552 <__exponent+0x44>
 800f576:	2330      	movs	r3, #48	@ 0x30
 800f578:	3130      	adds	r1, #48	@ 0x30
 800f57a:	7083      	strb	r3, [r0, #2]
 800f57c:	70c1      	strb	r1, [r0, #3]
 800f57e:	1d03      	adds	r3, r0, #4
 800f580:	e7f1      	b.n	800f566 <__exponent+0x58>
	...

0800f584 <_printf_float>:
 800f584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f588:	b08d      	sub	sp, #52	@ 0x34
 800f58a:	460c      	mov	r4, r1
 800f58c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f590:	4616      	mov	r6, r2
 800f592:	461f      	mov	r7, r3
 800f594:	4605      	mov	r5, r0
 800f596:	f001 faeb 	bl	8010b70 <_localeconv_r>
 800f59a:	6803      	ldr	r3, [r0, #0]
 800f59c:	9304      	str	r3, [sp, #16]
 800f59e:	4618      	mov	r0, r3
 800f5a0:	f7f0 fe96 	bl	80002d0 <strlen>
 800f5a4:	2300      	movs	r3, #0
 800f5a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800f5a8:	f8d8 3000 	ldr.w	r3, [r8]
 800f5ac:	9005      	str	r0, [sp, #20]
 800f5ae:	3307      	adds	r3, #7
 800f5b0:	f023 0307 	bic.w	r3, r3, #7
 800f5b4:	f103 0208 	add.w	r2, r3, #8
 800f5b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f5bc:	f8d4 b000 	ldr.w	fp, [r4]
 800f5c0:	f8c8 2000 	str.w	r2, [r8]
 800f5c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f5c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f5cc:	9307      	str	r3, [sp, #28]
 800f5ce:	f8cd 8018 	str.w	r8, [sp, #24]
 800f5d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f5d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f5da:	4b9c      	ldr	r3, [pc, #624]	@ (800f84c <_printf_float+0x2c8>)
 800f5dc:	f04f 32ff 	mov.w	r2, #4294967295
 800f5e0:	f7f1 fad4 	bl	8000b8c <__aeabi_dcmpun>
 800f5e4:	bb70      	cbnz	r0, 800f644 <_printf_float+0xc0>
 800f5e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f5ea:	4b98      	ldr	r3, [pc, #608]	@ (800f84c <_printf_float+0x2c8>)
 800f5ec:	f04f 32ff 	mov.w	r2, #4294967295
 800f5f0:	f7f1 faae 	bl	8000b50 <__aeabi_dcmple>
 800f5f4:	bb30      	cbnz	r0, 800f644 <_printf_float+0xc0>
 800f5f6:	2200      	movs	r2, #0
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	4640      	mov	r0, r8
 800f5fc:	4649      	mov	r1, r9
 800f5fe:	f7f1 fa9d 	bl	8000b3c <__aeabi_dcmplt>
 800f602:	b110      	cbz	r0, 800f60a <_printf_float+0x86>
 800f604:	232d      	movs	r3, #45	@ 0x2d
 800f606:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f60a:	4a91      	ldr	r2, [pc, #580]	@ (800f850 <_printf_float+0x2cc>)
 800f60c:	4b91      	ldr	r3, [pc, #580]	@ (800f854 <_printf_float+0x2d0>)
 800f60e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f612:	bf8c      	ite	hi
 800f614:	4690      	movhi	r8, r2
 800f616:	4698      	movls	r8, r3
 800f618:	2303      	movs	r3, #3
 800f61a:	6123      	str	r3, [r4, #16]
 800f61c:	f02b 0304 	bic.w	r3, fp, #4
 800f620:	6023      	str	r3, [r4, #0]
 800f622:	f04f 0900 	mov.w	r9, #0
 800f626:	9700      	str	r7, [sp, #0]
 800f628:	4633      	mov	r3, r6
 800f62a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f62c:	4621      	mov	r1, r4
 800f62e:	4628      	mov	r0, r5
 800f630:	f000 f9d2 	bl	800f9d8 <_printf_common>
 800f634:	3001      	adds	r0, #1
 800f636:	f040 808d 	bne.w	800f754 <_printf_float+0x1d0>
 800f63a:	f04f 30ff 	mov.w	r0, #4294967295
 800f63e:	b00d      	add	sp, #52	@ 0x34
 800f640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f644:	4642      	mov	r2, r8
 800f646:	464b      	mov	r3, r9
 800f648:	4640      	mov	r0, r8
 800f64a:	4649      	mov	r1, r9
 800f64c:	f7f1 fa9e 	bl	8000b8c <__aeabi_dcmpun>
 800f650:	b140      	cbz	r0, 800f664 <_printf_float+0xe0>
 800f652:	464b      	mov	r3, r9
 800f654:	2b00      	cmp	r3, #0
 800f656:	bfbc      	itt	lt
 800f658:	232d      	movlt	r3, #45	@ 0x2d
 800f65a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f65e:	4a7e      	ldr	r2, [pc, #504]	@ (800f858 <_printf_float+0x2d4>)
 800f660:	4b7e      	ldr	r3, [pc, #504]	@ (800f85c <_printf_float+0x2d8>)
 800f662:	e7d4      	b.n	800f60e <_printf_float+0x8a>
 800f664:	6863      	ldr	r3, [r4, #4]
 800f666:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800f66a:	9206      	str	r2, [sp, #24]
 800f66c:	1c5a      	adds	r2, r3, #1
 800f66e:	d13b      	bne.n	800f6e8 <_printf_float+0x164>
 800f670:	2306      	movs	r3, #6
 800f672:	6063      	str	r3, [r4, #4]
 800f674:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f678:	2300      	movs	r3, #0
 800f67a:	6022      	str	r2, [r4, #0]
 800f67c:	9303      	str	r3, [sp, #12]
 800f67e:	ab0a      	add	r3, sp, #40	@ 0x28
 800f680:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f684:	ab09      	add	r3, sp, #36	@ 0x24
 800f686:	9300      	str	r3, [sp, #0]
 800f688:	6861      	ldr	r1, [r4, #4]
 800f68a:	ec49 8b10 	vmov	d0, r8, r9
 800f68e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f692:	4628      	mov	r0, r5
 800f694:	f7ff fed6 	bl	800f444 <__cvt>
 800f698:	9b06      	ldr	r3, [sp, #24]
 800f69a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f69c:	2b47      	cmp	r3, #71	@ 0x47
 800f69e:	4680      	mov	r8, r0
 800f6a0:	d129      	bne.n	800f6f6 <_printf_float+0x172>
 800f6a2:	1cc8      	adds	r0, r1, #3
 800f6a4:	db02      	blt.n	800f6ac <_printf_float+0x128>
 800f6a6:	6863      	ldr	r3, [r4, #4]
 800f6a8:	4299      	cmp	r1, r3
 800f6aa:	dd41      	ble.n	800f730 <_printf_float+0x1ac>
 800f6ac:	f1aa 0a02 	sub.w	sl, sl, #2
 800f6b0:	fa5f fa8a 	uxtb.w	sl, sl
 800f6b4:	3901      	subs	r1, #1
 800f6b6:	4652      	mov	r2, sl
 800f6b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f6bc:	9109      	str	r1, [sp, #36]	@ 0x24
 800f6be:	f7ff ff26 	bl	800f50e <__exponent>
 800f6c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f6c4:	1813      	adds	r3, r2, r0
 800f6c6:	2a01      	cmp	r2, #1
 800f6c8:	4681      	mov	r9, r0
 800f6ca:	6123      	str	r3, [r4, #16]
 800f6cc:	dc02      	bgt.n	800f6d4 <_printf_float+0x150>
 800f6ce:	6822      	ldr	r2, [r4, #0]
 800f6d0:	07d2      	lsls	r2, r2, #31
 800f6d2:	d501      	bpl.n	800f6d8 <_printf_float+0x154>
 800f6d4:	3301      	adds	r3, #1
 800f6d6:	6123      	str	r3, [r4, #16]
 800f6d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d0a2      	beq.n	800f626 <_printf_float+0xa2>
 800f6e0:	232d      	movs	r3, #45	@ 0x2d
 800f6e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f6e6:	e79e      	b.n	800f626 <_printf_float+0xa2>
 800f6e8:	9a06      	ldr	r2, [sp, #24]
 800f6ea:	2a47      	cmp	r2, #71	@ 0x47
 800f6ec:	d1c2      	bne.n	800f674 <_printf_float+0xf0>
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d1c0      	bne.n	800f674 <_printf_float+0xf0>
 800f6f2:	2301      	movs	r3, #1
 800f6f4:	e7bd      	b.n	800f672 <_printf_float+0xee>
 800f6f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f6fa:	d9db      	bls.n	800f6b4 <_printf_float+0x130>
 800f6fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f700:	d118      	bne.n	800f734 <_printf_float+0x1b0>
 800f702:	2900      	cmp	r1, #0
 800f704:	6863      	ldr	r3, [r4, #4]
 800f706:	dd0b      	ble.n	800f720 <_printf_float+0x19c>
 800f708:	6121      	str	r1, [r4, #16]
 800f70a:	b913      	cbnz	r3, 800f712 <_printf_float+0x18e>
 800f70c:	6822      	ldr	r2, [r4, #0]
 800f70e:	07d0      	lsls	r0, r2, #31
 800f710:	d502      	bpl.n	800f718 <_printf_float+0x194>
 800f712:	3301      	adds	r3, #1
 800f714:	440b      	add	r3, r1
 800f716:	6123      	str	r3, [r4, #16]
 800f718:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f71a:	f04f 0900 	mov.w	r9, #0
 800f71e:	e7db      	b.n	800f6d8 <_printf_float+0x154>
 800f720:	b913      	cbnz	r3, 800f728 <_printf_float+0x1a4>
 800f722:	6822      	ldr	r2, [r4, #0]
 800f724:	07d2      	lsls	r2, r2, #31
 800f726:	d501      	bpl.n	800f72c <_printf_float+0x1a8>
 800f728:	3302      	adds	r3, #2
 800f72a:	e7f4      	b.n	800f716 <_printf_float+0x192>
 800f72c:	2301      	movs	r3, #1
 800f72e:	e7f2      	b.n	800f716 <_printf_float+0x192>
 800f730:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f734:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f736:	4299      	cmp	r1, r3
 800f738:	db05      	blt.n	800f746 <_printf_float+0x1c2>
 800f73a:	6823      	ldr	r3, [r4, #0]
 800f73c:	6121      	str	r1, [r4, #16]
 800f73e:	07d8      	lsls	r0, r3, #31
 800f740:	d5ea      	bpl.n	800f718 <_printf_float+0x194>
 800f742:	1c4b      	adds	r3, r1, #1
 800f744:	e7e7      	b.n	800f716 <_printf_float+0x192>
 800f746:	2900      	cmp	r1, #0
 800f748:	bfd4      	ite	le
 800f74a:	f1c1 0202 	rsble	r2, r1, #2
 800f74e:	2201      	movgt	r2, #1
 800f750:	4413      	add	r3, r2
 800f752:	e7e0      	b.n	800f716 <_printf_float+0x192>
 800f754:	6823      	ldr	r3, [r4, #0]
 800f756:	055a      	lsls	r2, r3, #21
 800f758:	d407      	bmi.n	800f76a <_printf_float+0x1e6>
 800f75a:	6923      	ldr	r3, [r4, #16]
 800f75c:	4642      	mov	r2, r8
 800f75e:	4631      	mov	r1, r6
 800f760:	4628      	mov	r0, r5
 800f762:	47b8      	blx	r7
 800f764:	3001      	adds	r0, #1
 800f766:	d12b      	bne.n	800f7c0 <_printf_float+0x23c>
 800f768:	e767      	b.n	800f63a <_printf_float+0xb6>
 800f76a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f76e:	f240 80dd 	bls.w	800f92c <_printf_float+0x3a8>
 800f772:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f776:	2200      	movs	r2, #0
 800f778:	2300      	movs	r3, #0
 800f77a:	f7f1 f9d5 	bl	8000b28 <__aeabi_dcmpeq>
 800f77e:	2800      	cmp	r0, #0
 800f780:	d033      	beq.n	800f7ea <_printf_float+0x266>
 800f782:	4a37      	ldr	r2, [pc, #220]	@ (800f860 <_printf_float+0x2dc>)
 800f784:	2301      	movs	r3, #1
 800f786:	4631      	mov	r1, r6
 800f788:	4628      	mov	r0, r5
 800f78a:	47b8      	blx	r7
 800f78c:	3001      	adds	r0, #1
 800f78e:	f43f af54 	beq.w	800f63a <_printf_float+0xb6>
 800f792:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f796:	4543      	cmp	r3, r8
 800f798:	db02      	blt.n	800f7a0 <_printf_float+0x21c>
 800f79a:	6823      	ldr	r3, [r4, #0]
 800f79c:	07d8      	lsls	r0, r3, #31
 800f79e:	d50f      	bpl.n	800f7c0 <_printf_float+0x23c>
 800f7a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7a4:	4631      	mov	r1, r6
 800f7a6:	4628      	mov	r0, r5
 800f7a8:	47b8      	blx	r7
 800f7aa:	3001      	adds	r0, #1
 800f7ac:	f43f af45 	beq.w	800f63a <_printf_float+0xb6>
 800f7b0:	f04f 0900 	mov.w	r9, #0
 800f7b4:	f108 38ff 	add.w	r8, r8, #4294967295
 800f7b8:	f104 0a1a 	add.w	sl, r4, #26
 800f7bc:	45c8      	cmp	r8, r9
 800f7be:	dc09      	bgt.n	800f7d4 <_printf_float+0x250>
 800f7c0:	6823      	ldr	r3, [r4, #0]
 800f7c2:	079b      	lsls	r3, r3, #30
 800f7c4:	f100 8103 	bmi.w	800f9ce <_printf_float+0x44a>
 800f7c8:	68e0      	ldr	r0, [r4, #12]
 800f7ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f7cc:	4298      	cmp	r0, r3
 800f7ce:	bfb8      	it	lt
 800f7d0:	4618      	movlt	r0, r3
 800f7d2:	e734      	b.n	800f63e <_printf_float+0xba>
 800f7d4:	2301      	movs	r3, #1
 800f7d6:	4652      	mov	r2, sl
 800f7d8:	4631      	mov	r1, r6
 800f7da:	4628      	mov	r0, r5
 800f7dc:	47b8      	blx	r7
 800f7de:	3001      	adds	r0, #1
 800f7e0:	f43f af2b 	beq.w	800f63a <_printf_float+0xb6>
 800f7e4:	f109 0901 	add.w	r9, r9, #1
 800f7e8:	e7e8      	b.n	800f7bc <_printf_float+0x238>
 800f7ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	dc39      	bgt.n	800f864 <_printf_float+0x2e0>
 800f7f0:	4a1b      	ldr	r2, [pc, #108]	@ (800f860 <_printf_float+0x2dc>)
 800f7f2:	2301      	movs	r3, #1
 800f7f4:	4631      	mov	r1, r6
 800f7f6:	4628      	mov	r0, r5
 800f7f8:	47b8      	blx	r7
 800f7fa:	3001      	adds	r0, #1
 800f7fc:	f43f af1d 	beq.w	800f63a <_printf_float+0xb6>
 800f800:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f804:	ea59 0303 	orrs.w	r3, r9, r3
 800f808:	d102      	bne.n	800f810 <_printf_float+0x28c>
 800f80a:	6823      	ldr	r3, [r4, #0]
 800f80c:	07d9      	lsls	r1, r3, #31
 800f80e:	d5d7      	bpl.n	800f7c0 <_printf_float+0x23c>
 800f810:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f814:	4631      	mov	r1, r6
 800f816:	4628      	mov	r0, r5
 800f818:	47b8      	blx	r7
 800f81a:	3001      	adds	r0, #1
 800f81c:	f43f af0d 	beq.w	800f63a <_printf_float+0xb6>
 800f820:	f04f 0a00 	mov.w	sl, #0
 800f824:	f104 0b1a 	add.w	fp, r4, #26
 800f828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f82a:	425b      	negs	r3, r3
 800f82c:	4553      	cmp	r3, sl
 800f82e:	dc01      	bgt.n	800f834 <_printf_float+0x2b0>
 800f830:	464b      	mov	r3, r9
 800f832:	e793      	b.n	800f75c <_printf_float+0x1d8>
 800f834:	2301      	movs	r3, #1
 800f836:	465a      	mov	r2, fp
 800f838:	4631      	mov	r1, r6
 800f83a:	4628      	mov	r0, r5
 800f83c:	47b8      	blx	r7
 800f83e:	3001      	adds	r0, #1
 800f840:	f43f aefb 	beq.w	800f63a <_printf_float+0xb6>
 800f844:	f10a 0a01 	add.w	sl, sl, #1
 800f848:	e7ee      	b.n	800f828 <_printf_float+0x2a4>
 800f84a:	bf00      	nop
 800f84c:	7fefffff 	.word	0x7fefffff
 800f850:	08014dae 	.word	0x08014dae
 800f854:	08014daa 	.word	0x08014daa
 800f858:	08014db6 	.word	0x08014db6
 800f85c:	08014db2 	.word	0x08014db2
 800f860:	08014dba 	.word	0x08014dba
 800f864:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f866:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f86a:	4553      	cmp	r3, sl
 800f86c:	bfa8      	it	ge
 800f86e:	4653      	movge	r3, sl
 800f870:	2b00      	cmp	r3, #0
 800f872:	4699      	mov	r9, r3
 800f874:	dc36      	bgt.n	800f8e4 <_printf_float+0x360>
 800f876:	f04f 0b00 	mov.w	fp, #0
 800f87a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f87e:	f104 021a 	add.w	r2, r4, #26
 800f882:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f884:	9306      	str	r3, [sp, #24]
 800f886:	eba3 0309 	sub.w	r3, r3, r9
 800f88a:	455b      	cmp	r3, fp
 800f88c:	dc31      	bgt.n	800f8f2 <_printf_float+0x36e>
 800f88e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f890:	459a      	cmp	sl, r3
 800f892:	dc3a      	bgt.n	800f90a <_printf_float+0x386>
 800f894:	6823      	ldr	r3, [r4, #0]
 800f896:	07da      	lsls	r2, r3, #31
 800f898:	d437      	bmi.n	800f90a <_printf_float+0x386>
 800f89a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f89c:	ebaa 0903 	sub.w	r9, sl, r3
 800f8a0:	9b06      	ldr	r3, [sp, #24]
 800f8a2:	ebaa 0303 	sub.w	r3, sl, r3
 800f8a6:	4599      	cmp	r9, r3
 800f8a8:	bfa8      	it	ge
 800f8aa:	4699      	movge	r9, r3
 800f8ac:	f1b9 0f00 	cmp.w	r9, #0
 800f8b0:	dc33      	bgt.n	800f91a <_printf_float+0x396>
 800f8b2:	f04f 0800 	mov.w	r8, #0
 800f8b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f8ba:	f104 0b1a 	add.w	fp, r4, #26
 800f8be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8c0:	ebaa 0303 	sub.w	r3, sl, r3
 800f8c4:	eba3 0309 	sub.w	r3, r3, r9
 800f8c8:	4543      	cmp	r3, r8
 800f8ca:	f77f af79 	ble.w	800f7c0 <_printf_float+0x23c>
 800f8ce:	2301      	movs	r3, #1
 800f8d0:	465a      	mov	r2, fp
 800f8d2:	4631      	mov	r1, r6
 800f8d4:	4628      	mov	r0, r5
 800f8d6:	47b8      	blx	r7
 800f8d8:	3001      	adds	r0, #1
 800f8da:	f43f aeae 	beq.w	800f63a <_printf_float+0xb6>
 800f8de:	f108 0801 	add.w	r8, r8, #1
 800f8e2:	e7ec      	b.n	800f8be <_printf_float+0x33a>
 800f8e4:	4642      	mov	r2, r8
 800f8e6:	4631      	mov	r1, r6
 800f8e8:	4628      	mov	r0, r5
 800f8ea:	47b8      	blx	r7
 800f8ec:	3001      	adds	r0, #1
 800f8ee:	d1c2      	bne.n	800f876 <_printf_float+0x2f2>
 800f8f0:	e6a3      	b.n	800f63a <_printf_float+0xb6>
 800f8f2:	2301      	movs	r3, #1
 800f8f4:	4631      	mov	r1, r6
 800f8f6:	4628      	mov	r0, r5
 800f8f8:	9206      	str	r2, [sp, #24]
 800f8fa:	47b8      	blx	r7
 800f8fc:	3001      	adds	r0, #1
 800f8fe:	f43f ae9c 	beq.w	800f63a <_printf_float+0xb6>
 800f902:	9a06      	ldr	r2, [sp, #24]
 800f904:	f10b 0b01 	add.w	fp, fp, #1
 800f908:	e7bb      	b.n	800f882 <_printf_float+0x2fe>
 800f90a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f90e:	4631      	mov	r1, r6
 800f910:	4628      	mov	r0, r5
 800f912:	47b8      	blx	r7
 800f914:	3001      	adds	r0, #1
 800f916:	d1c0      	bne.n	800f89a <_printf_float+0x316>
 800f918:	e68f      	b.n	800f63a <_printf_float+0xb6>
 800f91a:	9a06      	ldr	r2, [sp, #24]
 800f91c:	464b      	mov	r3, r9
 800f91e:	4442      	add	r2, r8
 800f920:	4631      	mov	r1, r6
 800f922:	4628      	mov	r0, r5
 800f924:	47b8      	blx	r7
 800f926:	3001      	adds	r0, #1
 800f928:	d1c3      	bne.n	800f8b2 <_printf_float+0x32e>
 800f92a:	e686      	b.n	800f63a <_printf_float+0xb6>
 800f92c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f930:	f1ba 0f01 	cmp.w	sl, #1
 800f934:	dc01      	bgt.n	800f93a <_printf_float+0x3b6>
 800f936:	07db      	lsls	r3, r3, #31
 800f938:	d536      	bpl.n	800f9a8 <_printf_float+0x424>
 800f93a:	2301      	movs	r3, #1
 800f93c:	4642      	mov	r2, r8
 800f93e:	4631      	mov	r1, r6
 800f940:	4628      	mov	r0, r5
 800f942:	47b8      	blx	r7
 800f944:	3001      	adds	r0, #1
 800f946:	f43f ae78 	beq.w	800f63a <_printf_float+0xb6>
 800f94a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f94e:	4631      	mov	r1, r6
 800f950:	4628      	mov	r0, r5
 800f952:	47b8      	blx	r7
 800f954:	3001      	adds	r0, #1
 800f956:	f43f ae70 	beq.w	800f63a <_printf_float+0xb6>
 800f95a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f95e:	2200      	movs	r2, #0
 800f960:	2300      	movs	r3, #0
 800f962:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f966:	f7f1 f8df 	bl	8000b28 <__aeabi_dcmpeq>
 800f96a:	b9c0      	cbnz	r0, 800f99e <_printf_float+0x41a>
 800f96c:	4653      	mov	r3, sl
 800f96e:	f108 0201 	add.w	r2, r8, #1
 800f972:	4631      	mov	r1, r6
 800f974:	4628      	mov	r0, r5
 800f976:	47b8      	blx	r7
 800f978:	3001      	adds	r0, #1
 800f97a:	d10c      	bne.n	800f996 <_printf_float+0x412>
 800f97c:	e65d      	b.n	800f63a <_printf_float+0xb6>
 800f97e:	2301      	movs	r3, #1
 800f980:	465a      	mov	r2, fp
 800f982:	4631      	mov	r1, r6
 800f984:	4628      	mov	r0, r5
 800f986:	47b8      	blx	r7
 800f988:	3001      	adds	r0, #1
 800f98a:	f43f ae56 	beq.w	800f63a <_printf_float+0xb6>
 800f98e:	f108 0801 	add.w	r8, r8, #1
 800f992:	45d0      	cmp	r8, sl
 800f994:	dbf3      	blt.n	800f97e <_printf_float+0x3fa>
 800f996:	464b      	mov	r3, r9
 800f998:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f99c:	e6df      	b.n	800f75e <_printf_float+0x1da>
 800f99e:	f04f 0800 	mov.w	r8, #0
 800f9a2:	f104 0b1a 	add.w	fp, r4, #26
 800f9a6:	e7f4      	b.n	800f992 <_printf_float+0x40e>
 800f9a8:	2301      	movs	r3, #1
 800f9aa:	4642      	mov	r2, r8
 800f9ac:	e7e1      	b.n	800f972 <_printf_float+0x3ee>
 800f9ae:	2301      	movs	r3, #1
 800f9b0:	464a      	mov	r2, r9
 800f9b2:	4631      	mov	r1, r6
 800f9b4:	4628      	mov	r0, r5
 800f9b6:	47b8      	blx	r7
 800f9b8:	3001      	adds	r0, #1
 800f9ba:	f43f ae3e 	beq.w	800f63a <_printf_float+0xb6>
 800f9be:	f108 0801 	add.w	r8, r8, #1
 800f9c2:	68e3      	ldr	r3, [r4, #12]
 800f9c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f9c6:	1a5b      	subs	r3, r3, r1
 800f9c8:	4543      	cmp	r3, r8
 800f9ca:	dcf0      	bgt.n	800f9ae <_printf_float+0x42a>
 800f9cc:	e6fc      	b.n	800f7c8 <_printf_float+0x244>
 800f9ce:	f04f 0800 	mov.w	r8, #0
 800f9d2:	f104 0919 	add.w	r9, r4, #25
 800f9d6:	e7f4      	b.n	800f9c2 <_printf_float+0x43e>

0800f9d8 <_printf_common>:
 800f9d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9dc:	4616      	mov	r6, r2
 800f9de:	4698      	mov	r8, r3
 800f9e0:	688a      	ldr	r2, [r1, #8]
 800f9e2:	690b      	ldr	r3, [r1, #16]
 800f9e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f9e8:	4293      	cmp	r3, r2
 800f9ea:	bfb8      	it	lt
 800f9ec:	4613      	movlt	r3, r2
 800f9ee:	6033      	str	r3, [r6, #0]
 800f9f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f9f4:	4607      	mov	r7, r0
 800f9f6:	460c      	mov	r4, r1
 800f9f8:	b10a      	cbz	r2, 800f9fe <_printf_common+0x26>
 800f9fa:	3301      	adds	r3, #1
 800f9fc:	6033      	str	r3, [r6, #0]
 800f9fe:	6823      	ldr	r3, [r4, #0]
 800fa00:	0699      	lsls	r1, r3, #26
 800fa02:	bf42      	ittt	mi
 800fa04:	6833      	ldrmi	r3, [r6, #0]
 800fa06:	3302      	addmi	r3, #2
 800fa08:	6033      	strmi	r3, [r6, #0]
 800fa0a:	6825      	ldr	r5, [r4, #0]
 800fa0c:	f015 0506 	ands.w	r5, r5, #6
 800fa10:	d106      	bne.n	800fa20 <_printf_common+0x48>
 800fa12:	f104 0a19 	add.w	sl, r4, #25
 800fa16:	68e3      	ldr	r3, [r4, #12]
 800fa18:	6832      	ldr	r2, [r6, #0]
 800fa1a:	1a9b      	subs	r3, r3, r2
 800fa1c:	42ab      	cmp	r3, r5
 800fa1e:	dc26      	bgt.n	800fa6e <_printf_common+0x96>
 800fa20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fa24:	6822      	ldr	r2, [r4, #0]
 800fa26:	3b00      	subs	r3, #0
 800fa28:	bf18      	it	ne
 800fa2a:	2301      	movne	r3, #1
 800fa2c:	0692      	lsls	r2, r2, #26
 800fa2e:	d42b      	bmi.n	800fa88 <_printf_common+0xb0>
 800fa30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fa34:	4641      	mov	r1, r8
 800fa36:	4638      	mov	r0, r7
 800fa38:	47c8      	blx	r9
 800fa3a:	3001      	adds	r0, #1
 800fa3c:	d01e      	beq.n	800fa7c <_printf_common+0xa4>
 800fa3e:	6823      	ldr	r3, [r4, #0]
 800fa40:	6922      	ldr	r2, [r4, #16]
 800fa42:	f003 0306 	and.w	r3, r3, #6
 800fa46:	2b04      	cmp	r3, #4
 800fa48:	bf02      	ittt	eq
 800fa4a:	68e5      	ldreq	r5, [r4, #12]
 800fa4c:	6833      	ldreq	r3, [r6, #0]
 800fa4e:	1aed      	subeq	r5, r5, r3
 800fa50:	68a3      	ldr	r3, [r4, #8]
 800fa52:	bf0c      	ite	eq
 800fa54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fa58:	2500      	movne	r5, #0
 800fa5a:	4293      	cmp	r3, r2
 800fa5c:	bfc4      	itt	gt
 800fa5e:	1a9b      	subgt	r3, r3, r2
 800fa60:	18ed      	addgt	r5, r5, r3
 800fa62:	2600      	movs	r6, #0
 800fa64:	341a      	adds	r4, #26
 800fa66:	42b5      	cmp	r5, r6
 800fa68:	d11a      	bne.n	800faa0 <_printf_common+0xc8>
 800fa6a:	2000      	movs	r0, #0
 800fa6c:	e008      	b.n	800fa80 <_printf_common+0xa8>
 800fa6e:	2301      	movs	r3, #1
 800fa70:	4652      	mov	r2, sl
 800fa72:	4641      	mov	r1, r8
 800fa74:	4638      	mov	r0, r7
 800fa76:	47c8      	blx	r9
 800fa78:	3001      	adds	r0, #1
 800fa7a:	d103      	bne.n	800fa84 <_printf_common+0xac>
 800fa7c:	f04f 30ff 	mov.w	r0, #4294967295
 800fa80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa84:	3501      	adds	r5, #1
 800fa86:	e7c6      	b.n	800fa16 <_printf_common+0x3e>
 800fa88:	18e1      	adds	r1, r4, r3
 800fa8a:	1c5a      	adds	r2, r3, #1
 800fa8c:	2030      	movs	r0, #48	@ 0x30
 800fa8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fa92:	4422      	add	r2, r4
 800fa94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fa98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fa9c:	3302      	adds	r3, #2
 800fa9e:	e7c7      	b.n	800fa30 <_printf_common+0x58>
 800faa0:	2301      	movs	r3, #1
 800faa2:	4622      	mov	r2, r4
 800faa4:	4641      	mov	r1, r8
 800faa6:	4638      	mov	r0, r7
 800faa8:	47c8      	blx	r9
 800faaa:	3001      	adds	r0, #1
 800faac:	d0e6      	beq.n	800fa7c <_printf_common+0xa4>
 800faae:	3601      	adds	r6, #1
 800fab0:	e7d9      	b.n	800fa66 <_printf_common+0x8e>
	...

0800fab4 <_printf_i>:
 800fab4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fab8:	7e0f      	ldrb	r7, [r1, #24]
 800faba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fabc:	2f78      	cmp	r7, #120	@ 0x78
 800fabe:	4691      	mov	r9, r2
 800fac0:	4680      	mov	r8, r0
 800fac2:	460c      	mov	r4, r1
 800fac4:	469a      	mov	sl, r3
 800fac6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800faca:	d807      	bhi.n	800fadc <_printf_i+0x28>
 800facc:	2f62      	cmp	r7, #98	@ 0x62
 800face:	d80a      	bhi.n	800fae6 <_printf_i+0x32>
 800fad0:	2f00      	cmp	r7, #0
 800fad2:	f000 80d1 	beq.w	800fc78 <_printf_i+0x1c4>
 800fad6:	2f58      	cmp	r7, #88	@ 0x58
 800fad8:	f000 80b8 	beq.w	800fc4c <_printf_i+0x198>
 800fadc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fae0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fae4:	e03a      	b.n	800fb5c <_printf_i+0xa8>
 800fae6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800faea:	2b15      	cmp	r3, #21
 800faec:	d8f6      	bhi.n	800fadc <_printf_i+0x28>
 800faee:	a101      	add	r1, pc, #4	@ (adr r1, 800faf4 <_printf_i+0x40>)
 800faf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800faf4:	0800fb4d 	.word	0x0800fb4d
 800faf8:	0800fb61 	.word	0x0800fb61
 800fafc:	0800fadd 	.word	0x0800fadd
 800fb00:	0800fadd 	.word	0x0800fadd
 800fb04:	0800fadd 	.word	0x0800fadd
 800fb08:	0800fadd 	.word	0x0800fadd
 800fb0c:	0800fb61 	.word	0x0800fb61
 800fb10:	0800fadd 	.word	0x0800fadd
 800fb14:	0800fadd 	.word	0x0800fadd
 800fb18:	0800fadd 	.word	0x0800fadd
 800fb1c:	0800fadd 	.word	0x0800fadd
 800fb20:	0800fc5f 	.word	0x0800fc5f
 800fb24:	0800fb8b 	.word	0x0800fb8b
 800fb28:	0800fc19 	.word	0x0800fc19
 800fb2c:	0800fadd 	.word	0x0800fadd
 800fb30:	0800fadd 	.word	0x0800fadd
 800fb34:	0800fc81 	.word	0x0800fc81
 800fb38:	0800fadd 	.word	0x0800fadd
 800fb3c:	0800fb8b 	.word	0x0800fb8b
 800fb40:	0800fadd 	.word	0x0800fadd
 800fb44:	0800fadd 	.word	0x0800fadd
 800fb48:	0800fc21 	.word	0x0800fc21
 800fb4c:	6833      	ldr	r3, [r6, #0]
 800fb4e:	1d1a      	adds	r2, r3, #4
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	6032      	str	r2, [r6, #0]
 800fb54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fb58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fb5c:	2301      	movs	r3, #1
 800fb5e:	e09c      	b.n	800fc9a <_printf_i+0x1e6>
 800fb60:	6833      	ldr	r3, [r6, #0]
 800fb62:	6820      	ldr	r0, [r4, #0]
 800fb64:	1d19      	adds	r1, r3, #4
 800fb66:	6031      	str	r1, [r6, #0]
 800fb68:	0606      	lsls	r6, r0, #24
 800fb6a:	d501      	bpl.n	800fb70 <_printf_i+0xbc>
 800fb6c:	681d      	ldr	r5, [r3, #0]
 800fb6e:	e003      	b.n	800fb78 <_printf_i+0xc4>
 800fb70:	0645      	lsls	r5, r0, #25
 800fb72:	d5fb      	bpl.n	800fb6c <_printf_i+0xb8>
 800fb74:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fb78:	2d00      	cmp	r5, #0
 800fb7a:	da03      	bge.n	800fb84 <_printf_i+0xd0>
 800fb7c:	232d      	movs	r3, #45	@ 0x2d
 800fb7e:	426d      	negs	r5, r5
 800fb80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fb84:	4858      	ldr	r0, [pc, #352]	@ (800fce8 <_printf_i+0x234>)
 800fb86:	230a      	movs	r3, #10
 800fb88:	e011      	b.n	800fbae <_printf_i+0xfa>
 800fb8a:	6821      	ldr	r1, [r4, #0]
 800fb8c:	6833      	ldr	r3, [r6, #0]
 800fb8e:	0608      	lsls	r0, r1, #24
 800fb90:	f853 5b04 	ldr.w	r5, [r3], #4
 800fb94:	d402      	bmi.n	800fb9c <_printf_i+0xe8>
 800fb96:	0649      	lsls	r1, r1, #25
 800fb98:	bf48      	it	mi
 800fb9a:	b2ad      	uxthmi	r5, r5
 800fb9c:	2f6f      	cmp	r7, #111	@ 0x6f
 800fb9e:	4852      	ldr	r0, [pc, #328]	@ (800fce8 <_printf_i+0x234>)
 800fba0:	6033      	str	r3, [r6, #0]
 800fba2:	bf14      	ite	ne
 800fba4:	230a      	movne	r3, #10
 800fba6:	2308      	moveq	r3, #8
 800fba8:	2100      	movs	r1, #0
 800fbaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fbae:	6866      	ldr	r6, [r4, #4]
 800fbb0:	60a6      	str	r6, [r4, #8]
 800fbb2:	2e00      	cmp	r6, #0
 800fbb4:	db05      	blt.n	800fbc2 <_printf_i+0x10e>
 800fbb6:	6821      	ldr	r1, [r4, #0]
 800fbb8:	432e      	orrs	r6, r5
 800fbba:	f021 0104 	bic.w	r1, r1, #4
 800fbbe:	6021      	str	r1, [r4, #0]
 800fbc0:	d04b      	beq.n	800fc5a <_printf_i+0x1a6>
 800fbc2:	4616      	mov	r6, r2
 800fbc4:	fbb5 f1f3 	udiv	r1, r5, r3
 800fbc8:	fb03 5711 	mls	r7, r3, r1, r5
 800fbcc:	5dc7      	ldrb	r7, [r0, r7]
 800fbce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fbd2:	462f      	mov	r7, r5
 800fbd4:	42bb      	cmp	r3, r7
 800fbd6:	460d      	mov	r5, r1
 800fbd8:	d9f4      	bls.n	800fbc4 <_printf_i+0x110>
 800fbda:	2b08      	cmp	r3, #8
 800fbdc:	d10b      	bne.n	800fbf6 <_printf_i+0x142>
 800fbde:	6823      	ldr	r3, [r4, #0]
 800fbe0:	07df      	lsls	r7, r3, #31
 800fbe2:	d508      	bpl.n	800fbf6 <_printf_i+0x142>
 800fbe4:	6923      	ldr	r3, [r4, #16]
 800fbe6:	6861      	ldr	r1, [r4, #4]
 800fbe8:	4299      	cmp	r1, r3
 800fbea:	bfde      	ittt	le
 800fbec:	2330      	movle	r3, #48	@ 0x30
 800fbee:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fbf2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fbf6:	1b92      	subs	r2, r2, r6
 800fbf8:	6122      	str	r2, [r4, #16]
 800fbfa:	f8cd a000 	str.w	sl, [sp]
 800fbfe:	464b      	mov	r3, r9
 800fc00:	aa03      	add	r2, sp, #12
 800fc02:	4621      	mov	r1, r4
 800fc04:	4640      	mov	r0, r8
 800fc06:	f7ff fee7 	bl	800f9d8 <_printf_common>
 800fc0a:	3001      	adds	r0, #1
 800fc0c:	d14a      	bne.n	800fca4 <_printf_i+0x1f0>
 800fc0e:	f04f 30ff 	mov.w	r0, #4294967295
 800fc12:	b004      	add	sp, #16
 800fc14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc18:	6823      	ldr	r3, [r4, #0]
 800fc1a:	f043 0320 	orr.w	r3, r3, #32
 800fc1e:	6023      	str	r3, [r4, #0]
 800fc20:	4832      	ldr	r0, [pc, #200]	@ (800fcec <_printf_i+0x238>)
 800fc22:	2778      	movs	r7, #120	@ 0x78
 800fc24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fc28:	6823      	ldr	r3, [r4, #0]
 800fc2a:	6831      	ldr	r1, [r6, #0]
 800fc2c:	061f      	lsls	r7, r3, #24
 800fc2e:	f851 5b04 	ldr.w	r5, [r1], #4
 800fc32:	d402      	bmi.n	800fc3a <_printf_i+0x186>
 800fc34:	065f      	lsls	r7, r3, #25
 800fc36:	bf48      	it	mi
 800fc38:	b2ad      	uxthmi	r5, r5
 800fc3a:	6031      	str	r1, [r6, #0]
 800fc3c:	07d9      	lsls	r1, r3, #31
 800fc3e:	bf44      	itt	mi
 800fc40:	f043 0320 	orrmi.w	r3, r3, #32
 800fc44:	6023      	strmi	r3, [r4, #0]
 800fc46:	b11d      	cbz	r5, 800fc50 <_printf_i+0x19c>
 800fc48:	2310      	movs	r3, #16
 800fc4a:	e7ad      	b.n	800fba8 <_printf_i+0xf4>
 800fc4c:	4826      	ldr	r0, [pc, #152]	@ (800fce8 <_printf_i+0x234>)
 800fc4e:	e7e9      	b.n	800fc24 <_printf_i+0x170>
 800fc50:	6823      	ldr	r3, [r4, #0]
 800fc52:	f023 0320 	bic.w	r3, r3, #32
 800fc56:	6023      	str	r3, [r4, #0]
 800fc58:	e7f6      	b.n	800fc48 <_printf_i+0x194>
 800fc5a:	4616      	mov	r6, r2
 800fc5c:	e7bd      	b.n	800fbda <_printf_i+0x126>
 800fc5e:	6833      	ldr	r3, [r6, #0]
 800fc60:	6825      	ldr	r5, [r4, #0]
 800fc62:	6961      	ldr	r1, [r4, #20]
 800fc64:	1d18      	adds	r0, r3, #4
 800fc66:	6030      	str	r0, [r6, #0]
 800fc68:	062e      	lsls	r6, r5, #24
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	d501      	bpl.n	800fc72 <_printf_i+0x1be>
 800fc6e:	6019      	str	r1, [r3, #0]
 800fc70:	e002      	b.n	800fc78 <_printf_i+0x1c4>
 800fc72:	0668      	lsls	r0, r5, #25
 800fc74:	d5fb      	bpl.n	800fc6e <_printf_i+0x1ba>
 800fc76:	8019      	strh	r1, [r3, #0]
 800fc78:	2300      	movs	r3, #0
 800fc7a:	6123      	str	r3, [r4, #16]
 800fc7c:	4616      	mov	r6, r2
 800fc7e:	e7bc      	b.n	800fbfa <_printf_i+0x146>
 800fc80:	6833      	ldr	r3, [r6, #0]
 800fc82:	1d1a      	adds	r2, r3, #4
 800fc84:	6032      	str	r2, [r6, #0]
 800fc86:	681e      	ldr	r6, [r3, #0]
 800fc88:	6862      	ldr	r2, [r4, #4]
 800fc8a:	2100      	movs	r1, #0
 800fc8c:	4630      	mov	r0, r6
 800fc8e:	f7f0 facf 	bl	8000230 <memchr>
 800fc92:	b108      	cbz	r0, 800fc98 <_printf_i+0x1e4>
 800fc94:	1b80      	subs	r0, r0, r6
 800fc96:	6060      	str	r0, [r4, #4]
 800fc98:	6863      	ldr	r3, [r4, #4]
 800fc9a:	6123      	str	r3, [r4, #16]
 800fc9c:	2300      	movs	r3, #0
 800fc9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fca2:	e7aa      	b.n	800fbfa <_printf_i+0x146>
 800fca4:	6923      	ldr	r3, [r4, #16]
 800fca6:	4632      	mov	r2, r6
 800fca8:	4649      	mov	r1, r9
 800fcaa:	4640      	mov	r0, r8
 800fcac:	47d0      	blx	sl
 800fcae:	3001      	adds	r0, #1
 800fcb0:	d0ad      	beq.n	800fc0e <_printf_i+0x15a>
 800fcb2:	6823      	ldr	r3, [r4, #0]
 800fcb4:	079b      	lsls	r3, r3, #30
 800fcb6:	d413      	bmi.n	800fce0 <_printf_i+0x22c>
 800fcb8:	68e0      	ldr	r0, [r4, #12]
 800fcba:	9b03      	ldr	r3, [sp, #12]
 800fcbc:	4298      	cmp	r0, r3
 800fcbe:	bfb8      	it	lt
 800fcc0:	4618      	movlt	r0, r3
 800fcc2:	e7a6      	b.n	800fc12 <_printf_i+0x15e>
 800fcc4:	2301      	movs	r3, #1
 800fcc6:	4632      	mov	r2, r6
 800fcc8:	4649      	mov	r1, r9
 800fcca:	4640      	mov	r0, r8
 800fccc:	47d0      	blx	sl
 800fcce:	3001      	adds	r0, #1
 800fcd0:	d09d      	beq.n	800fc0e <_printf_i+0x15a>
 800fcd2:	3501      	adds	r5, #1
 800fcd4:	68e3      	ldr	r3, [r4, #12]
 800fcd6:	9903      	ldr	r1, [sp, #12]
 800fcd8:	1a5b      	subs	r3, r3, r1
 800fcda:	42ab      	cmp	r3, r5
 800fcdc:	dcf2      	bgt.n	800fcc4 <_printf_i+0x210>
 800fcde:	e7eb      	b.n	800fcb8 <_printf_i+0x204>
 800fce0:	2500      	movs	r5, #0
 800fce2:	f104 0619 	add.w	r6, r4, #25
 800fce6:	e7f5      	b.n	800fcd4 <_printf_i+0x220>
 800fce8:	08014dbc 	.word	0x08014dbc
 800fcec:	08014dcd 	.word	0x08014dcd

0800fcf0 <_scanf_float>:
 800fcf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcf4:	b087      	sub	sp, #28
 800fcf6:	4691      	mov	r9, r2
 800fcf8:	9303      	str	r3, [sp, #12]
 800fcfa:	688b      	ldr	r3, [r1, #8]
 800fcfc:	1e5a      	subs	r2, r3, #1
 800fcfe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800fd02:	bf81      	itttt	hi
 800fd04:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800fd08:	eb03 0b05 	addhi.w	fp, r3, r5
 800fd0c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800fd10:	608b      	strhi	r3, [r1, #8]
 800fd12:	680b      	ldr	r3, [r1, #0]
 800fd14:	460a      	mov	r2, r1
 800fd16:	f04f 0500 	mov.w	r5, #0
 800fd1a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800fd1e:	f842 3b1c 	str.w	r3, [r2], #28
 800fd22:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800fd26:	4680      	mov	r8, r0
 800fd28:	460c      	mov	r4, r1
 800fd2a:	bf98      	it	ls
 800fd2c:	f04f 0b00 	movls.w	fp, #0
 800fd30:	9201      	str	r2, [sp, #4]
 800fd32:	4616      	mov	r6, r2
 800fd34:	46aa      	mov	sl, r5
 800fd36:	462f      	mov	r7, r5
 800fd38:	9502      	str	r5, [sp, #8]
 800fd3a:	68a2      	ldr	r2, [r4, #8]
 800fd3c:	b15a      	cbz	r2, 800fd56 <_scanf_float+0x66>
 800fd3e:	f8d9 3000 	ldr.w	r3, [r9]
 800fd42:	781b      	ldrb	r3, [r3, #0]
 800fd44:	2b4e      	cmp	r3, #78	@ 0x4e
 800fd46:	d863      	bhi.n	800fe10 <_scanf_float+0x120>
 800fd48:	2b40      	cmp	r3, #64	@ 0x40
 800fd4a:	d83b      	bhi.n	800fdc4 <_scanf_float+0xd4>
 800fd4c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800fd50:	b2c8      	uxtb	r0, r1
 800fd52:	280e      	cmp	r0, #14
 800fd54:	d939      	bls.n	800fdca <_scanf_float+0xda>
 800fd56:	b11f      	cbz	r7, 800fd60 <_scanf_float+0x70>
 800fd58:	6823      	ldr	r3, [r4, #0]
 800fd5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fd5e:	6023      	str	r3, [r4, #0]
 800fd60:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fd64:	f1ba 0f01 	cmp.w	sl, #1
 800fd68:	f200 8114 	bhi.w	800ff94 <_scanf_float+0x2a4>
 800fd6c:	9b01      	ldr	r3, [sp, #4]
 800fd6e:	429e      	cmp	r6, r3
 800fd70:	f200 8105 	bhi.w	800ff7e <_scanf_float+0x28e>
 800fd74:	2001      	movs	r0, #1
 800fd76:	b007      	add	sp, #28
 800fd78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd7c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800fd80:	2a0d      	cmp	r2, #13
 800fd82:	d8e8      	bhi.n	800fd56 <_scanf_float+0x66>
 800fd84:	a101      	add	r1, pc, #4	@ (adr r1, 800fd8c <_scanf_float+0x9c>)
 800fd86:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800fd8a:	bf00      	nop
 800fd8c:	0800fed5 	.word	0x0800fed5
 800fd90:	0800fd57 	.word	0x0800fd57
 800fd94:	0800fd57 	.word	0x0800fd57
 800fd98:	0800fd57 	.word	0x0800fd57
 800fd9c:	0800ff31 	.word	0x0800ff31
 800fda0:	0800ff0b 	.word	0x0800ff0b
 800fda4:	0800fd57 	.word	0x0800fd57
 800fda8:	0800fd57 	.word	0x0800fd57
 800fdac:	0800fee3 	.word	0x0800fee3
 800fdb0:	0800fd57 	.word	0x0800fd57
 800fdb4:	0800fd57 	.word	0x0800fd57
 800fdb8:	0800fd57 	.word	0x0800fd57
 800fdbc:	0800fd57 	.word	0x0800fd57
 800fdc0:	0800fe9f 	.word	0x0800fe9f
 800fdc4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800fdc8:	e7da      	b.n	800fd80 <_scanf_float+0x90>
 800fdca:	290e      	cmp	r1, #14
 800fdcc:	d8c3      	bhi.n	800fd56 <_scanf_float+0x66>
 800fdce:	a001      	add	r0, pc, #4	@ (adr r0, 800fdd4 <_scanf_float+0xe4>)
 800fdd0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800fdd4:	0800fe8f 	.word	0x0800fe8f
 800fdd8:	0800fd57 	.word	0x0800fd57
 800fddc:	0800fe8f 	.word	0x0800fe8f
 800fde0:	0800ff1f 	.word	0x0800ff1f
 800fde4:	0800fd57 	.word	0x0800fd57
 800fde8:	0800fe31 	.word	0x0800fe31
 800fdec:	0800fe75 	.word	0x0800fe75
 800fdf0:	0800fe75 	.word	0x0800fe75
 800fdf4:	0800fe75 	.word	0x0800fe75
 800fdf8:	0800fe75 	.word	0x0800fe75
 800fdfc:	0800fe75 	.word	0x0800fe75
 800fe00:	0800fe75 	.word	0x0800fe75
 800fe04:	0800fe75 	.word	0x0800fe75
 800fe08:	0800fe75 	.word	0x0800fe75
 800fe0c:	0800fe75 	.word	0x0800fe75
 800fe10:	2b6e      	cmp	r3, #110	@ 0x6e
 800fe12:	d809      	bhi.n	800fe28 <_scanf_float+0x138>
 800fe14:	2b60      	cmp	r3, #96	@ 0x60
 800fe16:	d8b1      	bhi.n	800fd7c <_scanf_float+0x8c>
 800fe18:	2b54      	cmp	r3, #84	@ 0x54
 800fe1a:	d07b      	beq.n	800ff14 <_scanf_float+0x224>
 800fe1c:	2b59      	cmp	r3, #89	@ 0x59
 800fe1e:	d19a      	bne.n	800fd56 <_scanf_float+0x66>
 800fe20:	2d07      	cmp	r5, #7
 800fe22:	d198      	bne.n	800fd56 <_scanf_float+0x66>
 800fe24:	2508      	movs	r5, #8
 800fe26:	e02f      	b.n	800fe88 <_scanf_float+0x198>
 800fe28:	2b74      	cmp	r3, #116	@ 0x74
 800fe2a:	d073      	beq.n	800ff14 <_scanf_float+0x224>
 800fe2c:	2b79      	cmp	r3, #121	@ 0x79
 800fe2e:	e7f6      	b.n	800fe1e <_scanf_float+0x12e>
 800fe30:	6821      	ldr	r1, [r4, #0]
 800fe32:	05c8      	lsls	r0, r1, #23
 800fe34:	d51e      	bpl.n	800fe74 <_scanf_float+0x184>
 800fe36:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800fe3a:	6021      	str	r1, [r4, #0]
 800fe3c:	3701      	adds	r7, #1
 800fe3e:	f1bb 0f00 	cmp.w	fp, #0
 800fe42:	d003      	beq.n	800fe4c <_scanf_float+0x15c>
 800fe44:	3201      	adds	r2, #1
 800fe46:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fe4a:	60a2      	str	r2, [r4, #8]
 800fe4c:	68a3      	ldr	r3, [r4, #8]
 800fe4e:	3b01      	subs	r3, #1
 800fe50:	60a3      	str	r3, [r4, #8]
 800fe52:	6923      	ldr	r3, [r4, #16]
 800fe54:	3301      	adds	r3, #1
 800fe56:	6123      	str	r3, [r4, #16]
 800fe58:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800fe5c:	3b01      	subs	r3, #1
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	f8c9 3004 	str.w	r3, [r9, #4]
 800fe64:	f340 8082 	ble.w	800ff6c <_scanf_float+0x27c>
 800fe68:	f8d9 3000 	ldr.w	r3, [r9]
 800fe6c:	3301      	adds	r3, #1
 800fe6e:	f8c9 3000 	str.w	r3, [r9]
 800fe72:	e762      	b.n	800fd3a <_scanf_float+0x4a>
 800fe74:	eb1a 0105 	adds.w	r1, sl, r5
 800fe78:	f47f af6d 	bne.w	800fd56 <_scanf_float+0x66>
 800fe7c:	6822      	ldr	r2, [r4, #0]
 800fe7e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800fe82:	6022      	str	r2, [r4, #0]
 800fe84:	460d      	mov	r5, r1
 800fe86:	468a      	mov	sl, r1
 800fe88:	f806 3b01 	strb.w	r3, [r6], #1
 800fe8c:	e7de      	b.n	800fe4c <_scanf_float+0x15c>
 800fe8e:	6822      	ldr	r2, [r4, #0]
 800fe90:	0610      	lsls	r0, r2, #24
 800fe92:	f57f af60 	bpl.w	800fd56 <_scanf_float+0x66>
 800fe96:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800fe9a:	6022      	str	r2, [r4, #0]
 800fe9c:	e7f4      	b.n	800fe88 <_scanf_float+0x198>
 800fe9e:	f1ba 0f00 	cmp.w	sl, #0
 800fea2:	d10c      	bne.n	800febe <_scanf_float+0x1ce>
 800fea4:	b977      	cbnz	r7, 800fec4 <_scanf_float+0x1d4>
 800fea6:	6822      	ldr	r2, [r4, #0]
 800fea8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800feac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800feb0:	d108      	bne.n	800fec4 <_scanf_float+0x1d4>
 800feb2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800feb6:	6022      	str	r2, [r4, #0]
 800feb8:	f04f 0a01 	mov.w	sl, #1
 800febc:	e7e4      	b.n	800fe88 <_scanf_float+0x198>
 800febe:	f1ba 0f02 	cmp.w	sl, #2
 800fec2:	d050      	beq.n	800ff66 <_scanf_float+0x276>
 800fec4:	2d01      	cmp	r5, #1
 800fec6:	d002      	beq.n	800fece <_scanf_float+0x1de>
 800fec8:	2d04      	cmp	r5, #4
 800feca:	f47f af44 	bne.w	800fd56 <_scanf_float+0x66>
 800fece:	3501      	adds	r5, #1
 800fed0:	b2ed      	uxtb	r5, r5
 800fed2:	e7d9      	b.n	800fe88 <_scanf_float+0x198>
 800fed4:	f1ba 0f01 	cmp.w	sl, #1
 800fed8:	f47f af3d 	bne.w	800fd56 <_scanf_float+0x66>
 800fedc:	f04f 0a02 	mov.w	sl, #2
 800fee0:	e7d2      	b.n	800fe88 <_scanf_float+0x198>
 800fee2:	b975      	cbnz	r5, 800ff02 <_scanf_float+0x212>
 800fee4:	2f00      	cmp	r7, #0
 800fee6:	f47f af37 	bne.w	800fd58 <_scanf_float+0x68>
 800feea:	6822      	ldr	r2, [r4, #0]
 800feec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800fef0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800fef4:	f040 8103 	bne.w	80100fe <_scanf_float+0x40e>
 800fef8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800fefc:	6022      	str	r2, [r4, #0]
 800fefe:	2501      	movs	r5, #1
 800ff00:	e7c2      	b.n	800fe88 <_scanf_float+0x198>
 800ff02:	2d03      	cmp	r5, #3
 800ff04:	d0e3      	beq.n	800fece <_scanf_float+0x1de>
 800ff06:	2d05      	cmp	r5, #5
 800ff08:	e7df      	b.n	800feca <_scanf_float+0x1da>
 800ff0a:	2d02      	cmp	r5, #2
 800ff0c:	f47f af23 	bne.w	800fd56 <_scanf_float+0x66>
 800ff10:	2503      	movs	r5, #3
 800ff12:	e7b9      	b.n	800fe88 <_scanf_float+0x198>
 800ff14:	2d06      	cmp	r5, #6
 800ff16:	f47f af1e 	bne.w	800fd56 <_scanf_float+0x66>
 800ff1a:	2507      	movs	r5, #7
 800ff1c:	e7b4      	b.n	800fe88 <_scanf_float+0x198>
 800ff1e:	6822      	ldr	r2, [r4, #0]
 800ff20:	0591      	lsls	r1, r2, #22
 800ff22:	f57f af18 	bpl.w	800fd56 <_scanf_float+0x66>
 800ff26:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ff2a:	6022      	str	r2, [r4, #0]
 800ff2c:	9702      	str	r7, [sp, #8]
 800ff2e:	e7ab      	b.n	800fe88 <_scanf_float+0x198>
 800ff30:	6822      	ldr	r2, [r4, #0]
 800ff32:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ff36:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ff3a:	d005      	beq.n	800ff48 <_scanf_float+0x258>
 800ff3c:	0550      	lsls	r0, r2, #21
 800ff3e:	f57f af0a 	bpl.w	800fd56 <_scanf_float+0x66>
 800ff42:	2f00      	cmp	r7, #0
 800ff44:	f000 80db 	beq.w	80100fe <_scanf_float+0x40e>
 800ff48:	0591      	lsls	r1, r2, #22
 800ff4a:	bf58      	it	pl
 800ff4c:	9902      	ldrpl	r1, [sp, #8]
 800ff4e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ff52:	bf58      	it	pl
 800ff54:	1a79      	subpl	r1, r7, r1
 800ff56:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ff5a:	bf58      	it	pl
 800ff5c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ff60:	6022      	str	r2, [r4, #0]
 800ff62:	2700      	movs	r7, #0
 800ff64:	e790      	b.n	800fe88 <_scanf_float+0x198>
 800ff66:	f04f 0a03 	mov.w	sl, #3
 800ff6a:	e78d      	b.n	800fe88 <_scanf_float+0x198>
 800ff6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ff70:	4649      	mov	r1, r9
 800ff72:	4640      	mov	r0, r8
 800ff74:	4798      	blx	r3
 800ff76:	2800      	cmp	r0, #0
 800ff78:	f43f aedf 	beq.w	800fd3a <_scanf_float+0x4a>
 800ff7c:	e6eb      	b.n	800fd56 <_scanf_float+0x66>
 800ff7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ff82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ff86:	464a      	mov	r2, r9
 800ff88:	4640      	mov	r0, r8
 800ff8a:	4798      	blx	r3
 800ff8c:	6923      	ldr	r3, [r4, #16]
 800ff8e:	3b01      	subs	r3, #1
 800ff90:	6123      	str	r3, [r4, #16]
 800ff92:	e6eb      	b.n	800fd6c <_scanf_float+0x7c>
 800ff94:	1e6b      	subs	r3, r5, #1
 800ff96:	2b06      	cmp	r3, #6
 800ff98:	d824      	bhi.n	800ffe4 <_scanf_float+0x2f4>
 800ff9a:	2d02      	cmp	r5, #2
 800ff9c:	d836      	bhi.n	801000c <_scanf_float+0x31c>
 800ff9e:	9b01      	ldr	r3, [sp, #4]
 800ffa0:	429e      	cmp	r6, r3
 800ffa2:	f67f aee7 	bls.w	800fd74 <_scanf_float+0x84>
 800ffa6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ffaa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ffae:	464a      	mov	r2, r9
 800ffb0:	4640      	mov	r0, r8
 800ffb2:	4798      	blx	r3
 800ffb4:	6923      	ldr	r3, [r4, #16]
 800ffb6:	3b01      	subs	r3, #1
 800ffb8:	6123      	str	r3, [r4, #16]
 800ffba:	e7f0      	b.n	800ff9e <_scanf_float+0x2ae>
 800ffbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ffc0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ffc4:	464a      	mov	r2, r9
 800ffc6:	4640      	mov	r0, r8
 800ffc8:	4798      	blx	r3
 800ffca:	6923      	ldr	r3, [r4, #16]
 800ffcc:	3b01      	subs	r3, #1
 800ffce:	6123      	str	r3, [r4, #16]
 800ffd0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ffd4:	fa5f fa8a 	uxtb.w	sl, sl
 800ffd8:	f1ba 0f02 	cmp.w	sl, #2
 800ffdc:	d1ee      	bne.n	800ffbc <_scanf_float+0x2cc>
 800ffde:	3d03      	subs	r5, #3
 800ffe0:	b2ed      	uxtb	r5, r5
 800ffe2:	1b76      	subs	r6, r6, r5
 800ffe4:	6823      	ldr	r3, [r4, #0]
 800ffe6:	05da      	lsls	r2, r3, #23
 800ffe8:	d530      	bpl.n	801004c <_scanf_float+0x35c>
 800ffea:	055b      	lsls	r3, r3, #21
 800ffec:	d511      	bpl.n	8010012 <_scanf_float+0x322>
 800ffee:	9b01      	ldr	r3, [sp, #4]
 800fff0:	429e      	cmp	r6, r3
 800fff2:	f67f aebf 	bls.w	800fd74 <_scanf_float+0x84>
 800fff6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fffa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fffe:	464a      	mov	r2, r9
 8010000:	4640      	mov	r0, r8
 8010002:	4798      	blx	r3
 8010004:	6923      	ldr	r3, [r4, #16]
 8010006:	3b01      	subs	r3, #1
 8010008:	6123      	str	r3, [r4, #16]
 801000a:	e7f0      	b.n	800ffee <_scanf_float+0x2fe>
 801000c:	46aa      	mov	sl, r5
 801000e:	46b3      	mov	fp, r6
 8010010:	e7de      	b.n	800ffd0 <_scanf_float+0x2e0>
 8010012:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8010016:	6923      	ldr	r3, [r4, #16]
 8010018:	2965      	cmp	r1, #101	@ 0x65
 801001a:	f103 33ff 	add.w	r3, r3, #4294967295
 801001e:	f106 35ff 	add.w	r5, r6, #4294967295
 8010022:	6123      	str	r3, [r4, #16]
 8010024:	d00c      	beq.n	8010040 <_scanf_float+0x350>
 8010026:	2945      	cmp	r1, #69	@ 0x45
 8010028:	d00a      	beq.n	8010040 <_scanf_float+0x350>
 801002a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801002e:	464a      	mov	r2, r9
 8010030:	4640      	mov	r0, r8
 8010032:	4798      	blx	r3
 8010034:	6923      	ldr	r3, [r4, #16]
 8010036:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801003a:	3b01      	subs	r3, #1
 801003c:	1eb5      	subs	r5, r6, #2
 801003e:	6123      	str	r3, [r4, #16]
 8010040:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010044:	464a      	mov	r2, r9
 8010046:	4640      	mov	r0, r8
 8010048:	4798      	blx	r3
 801004a:	462e      	mov	r6, r5
 801004c:	6822      	ldr	r2, [r4, #0]
 801004e:	f012 0210 	ands.w	r2, r2, #16
 8010052:	d001      	beq.n	8010058 <_scanf_float+0x368>
 8010054:	2000      	movs	r0, #0
 8010056:	e68e      	b.n	800fd76 <_scanf_float+0x86>
 8010058:	7032      	strb	r2, [r6, #0]
 801005a:	6823      	ldr	r3, [r4, #0]
 801005c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8010060:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010064:	d125      	bne.n	80100b2 <_scanf_float+0x3c2>
 8010066:	9b02      	ldr	r3, [sp, #8]
 8010068:	429f      	cmp	r7, r3
 801006a:	d00a      	beq.n	8010082 <_scanf_float+0x392>
 801006c:	1bda      	subs	r2, r3, r7
 801006e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8010072:	429e      	cmp	r6, r3
 8010074:	bf28      	it	cs
 8010076:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801007a:	4922      	ldr	r1, [pc, #136]	@ (8010104 <_scanf_float+0x414>)
 801007c:	4630      	mov	r0, r6
 801007e:	f000 fb09 	bl	8010694 <siprintf>
 8010082:	9901      	ldr	r1, [sp, #4]
 8010084:	2200      	movs	r2, #0
 8010086:	4640      	mov	r0, r8
 8010088:	f7ff f8ae 	bl	800f1e8 <_strtod_r>
 801008c:	9b03      	ldr	r3, [sp, #12]
 801008e:	6821      	ldr	r1, [r4, #0]
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	f011 0f02 	tst.w	r1, #2
 8010096:	ec57 6b10 	vmov	r6, r7, d0
 801009a:	f103 0204 	add.w	r2, r3, #4
 801009e:	d015      	beq.n	80100cc <_scanf_float+0x3dc>
 80100a0:	9903      	ldr	r1, [sp, #12]
 80100a2:	600a      	str	r2, [r1, #0]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	e9c3 6700 	strd	r6, r7, [r3]
 80100aa:	68e3      	ldr	r3, [r4, #12]
 80100ac:	3301      	adds	r3, #1
 80100ae:	60e3      	str	r3, [r4, #12]
 80100b0:	e7d0      	b.n	8010054 <_scanf_float+0x364>
 80100b2:	9b04      	ldr	r3, [sp, #16]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d0e4      	beq.n	8010082 <_scanf_float+0x392>
 80100b8:	9905      	ldr	r1, [sp, #20]
 80100ba:	230a      	movs	r3, #10
 80100bc:	3101      	adds	r1, #1
 80100be:	4640      	mov	r0, r8
 80100c0:	f7ff f912 	bl	800f2e8 <_strtol_r>
 80100c4:	9b04      	ldr	r3, [sp, #16]
 80100c6:	9e05      	ldr	r6, [sp, #20]
 80100c8:	1ac2      	subs	r2, r0, r3
 80100ca:	e7d0      	b.n	801006e <_scanf_float+0x37e>
 80100cc:	f011 0f04 	tst.w	r1, #4
 80100d0:	9903      	ldr	r1, [sp, #12]
 80100d2:	600a      	str	r2, [r1, #0]
 80100d4:	d1e6      	bne.n	80100a4 <_scanf_float+0x3b4>
 80100d6:	681d      	ldr	r5, [r3, #0]
 80100d8:	4632      	mov	r2, r6
 80100da:	463b      	mov	r3, r7
 80100dc:	4630      	mov	r0, r6
 80100de:	4639      	mov	r1, r7
 80100e0:	f7f0 fd54 	bl	8000b8c <__aeabi_dcmpun>
 80100e4:	b128      	cbz	r0, 80100f2 <_scanf_float+0x402>
 80100e6:	4808      	ldr	r0, [pc, #32]	@ (8010108 <_scanf_float+0x418>)
 80100e8:	f000 fe2e 	bl	8010d48 <nanf>
 80100ec:	ed85 0a00 	vstr	s0, [r5]
 80100f0:	e7db      	b.n	80100aa <_scanf_float+0x3ba>
 80100f2:	4630      	mov	r0, r6
 80100f4:	4639      	mov	r1, r7
 80100f6:	f7f0 fda7 	bl	8000c48 <__aeabi_d2f>
 80100fa:	6028      	str	r0, [r5, #0]
 80100fc:	e7d5      	b.n	80100aa <_scanf_float+0x3ba>
 80100fe:	2700      	movs	r7, #0
 8010100:	e62e      	b.n	800fd60 <_scanf_float+0x70>
 8010102:	bf00      	nop
 8010104:	08014dde 	.word	0x08014dde
 8010108:	08014da7 	.word	0x08014da7

0801010c <_fclose_r>:
 801010c:	b570      	push	{r4, r5, r6, lr}
 801010e:	4605      	mov	r5, r0
 8010110:	460c      	mov	r4, r1
 8010112:	b1b9      	cbz	r1, 8010144 <_fclose_r+0x38>
 8010114:	b118      	cbz	r0, 801011e <_fclose_r+0x12>
 8010116:	6a03      	ldr	r3, [r0, #32]
 8010118:	b90b      	cbnz	r3, 801011e <_fclose_r+0x12>
 801011a:	f000 f9f3 	bl	8010504 <__sinit>
 801011e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010120:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010124:	07d6      	lsls	r6, r2, #31
 8010126:	d404      	bmi.n	8010132 <_fclose_r+0x26>
 8010128:	0598      	lsls	r0, r3, #22
 801012a:	d40e      	bmi.n	801014a <_fclose_r+0x3e>
 801012c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801012e:	f000 fdf3 	bl	8010d18 <__retarget_lock_acquire_recursive>
 8010132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010136:	b943      	cbnz	r3, 801014a <_fclose_r+0x3e>
 8010138:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801013a:	07d9      	lsls	r1, r3, #31
 801013c:	d402      	bmi.n	8010144 <_fclose_r+0x38>
 801013e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010140:	f000 fdeb 	bl	8010d1a <__retarget_lock_release_recursive>
 8010144:	2600      	movs	r6, #0
 8010146:	4630      	mov	r0, r6
 8010148:	bd70      	pop	{r4, r5, r6, pc}
 801014a:	4621      	mov	r1, r4
 801014c:	4628      	mov	r0, r5
 801014e:	f000 f83b 	bl	80101c8 <__sflush_r>
 8010152:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8010154:	4606      	mov	r6, r0
 8010156:	b133      	cbz	r3, 8010166 <_fclose_r+0x5a>
 8010158:	6a21      	ldr	r1, [r4, #32]
 801015a:	4628      	mov	r0, r5
 801015c:	4798      	blx	r3
 801015e:	2800      	cmp	r0, #0
 8010160:	bfb8      	it	lt
 8010162:	f04f 36ff 	movlt.w	r6, #4294967295
 8010166:	89a3      	ldrh	r3, [r4, #12]
 8010168:	061a      	lsls	r2, r3, #24
 801016a:	d503      	bpl.n	8010174 <_fclose_r+0x68>
 801016c:	6921      	ldr	r1, [r4, #16]
 801016e:	4628      	mov	r0, r5
 8010170:	f001 fc52 	bl	8011a18 <_free_r>
 8010174:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010176:	b141      	cbz	r1, 801018a <_fclose_r+0x7e>
 8010178:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801017c:	4299      	cmp	r1, r3
 801017e:	d002      	beq.n	8010186 <_fclose_r+0x7a>
 8010180:	4628      	mov	r0, r5
 8010182:	f001 fc49 	bl	8011a18 <_free_r>
 8010186:	2300      	movs	r3, #0
 8010188:	6363      	str	r3, [r4, #52]	@ 0x34
 801018a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801018c:	b121      	cbz	r1, 8010198 <_fclose_r+0x8c>
 801018e:	4628      	mov	r0, r5
 8010190:	f001 fc42 	bl	8011a18 <_free_r>
 8010194:	2300      	movs	r3, #0
 8010196:	64a3      	str	r3, [r4, #72]	@ 0x48
 8010198:	f000 f956 	bl	8010448 <__sfp_lock_acquire>
 801019c:	2300      	movs	r3, #0
 801019e:	81a3      	strh	r3, [r4, #12]
 80101a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80101a2:	07db      	lsls	r3, r3, #31
 80101a4:	d402      	bmi.n	80101ac <_fclose_r+0xa0>
 80101a6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80101a8:	f000 fdb7 	bl	8010d1a <__retarget_lock_release_recursive>
 80101ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80101ae:	f000 fdb2 	bl	8010d16 <__retarget_lock_close_recursive>
 80101b2:	f000 f94f 	bl	8010454 <__sfp_lock_release>
 80101b6:	e7c6      	b.n	8010146 <_fclose_r+0x3a>

080101b8 <fclose>:
 80101b8:	4b02      	ldr	r3, [pc, #8]	@ (80101c4 <fclose+0xc>)
 80101ba:	4601      	mov	r1, r0
 80101bc:	6818      	ldr	r0, [r3, #0]
 80101be:	f7ff bfa5 	b.w	801010c <_fclose_r>
 80101c2:	bf00      	nop
 80101c4:	200001c0 	.word	0x200001c0

080101c8 <__sflush_r>:
 80101c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80101cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101d0:	0716      	lsls	r6, r2, #28
 80101d2:	4605      	mov	r5, r0
 80101d4:	460c      	mov	r4, r1
 80101d6:	d454      	bmi.n	8010282 <__sflush_r+0xba>
 80101d8:	684b      	ldr	r3, [r1, #4]
 80101da:	2b00      	cmp	r3, #0
 80101dc:	dc02      	bgt.n	80101e4 <__sflush_r+0x1c>
 80101de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	dd48      	ble.n	8010276 <__sflush_r+0xae>
 80101e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80101e6:	2e00      	cmp	r6, #0
 80101e8:	d045      	beq.n	8010276 <__sflush_r+0xae>
 80101ea:	2300      	movs	r3, #0
 80101ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80101f0:	682f      	ldr	r7, [r5, #0]
 80101f2:	6a21      	ldr	r1, [r4, #32]
 80101f4:	602b      	str	r3, [r5, #0]
 80101f6:	d030      	beq.n	801025a <__sflush_r+0x92>
 80101f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80101fa:	89a3      	ldrh	r3, [r4, #12]
 80101fc:	0759      	lsls	r1, r3, #29
 80101fe:	d505      	bpl.n	801020c <__sflush_r+0x44>
 8010200:	6863      	ldr	r3, [r4, #4]
 8010202:	1ad2      	subs	r2, r2, r3
 8010204:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010206:	b10b      	cbz	r3, 801020c <__sflush_r+0x44>
 8010208:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801020a:	1ad2      	subs	r2, r2, r3
 801020c:	2300      	movs	r3, #0
 801020e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010210:	6a21      	ldr	r1, [r4, #32]
 8010212:	4628      	mov	r0, r5
 8010214:	47b0      	blx	r6
 8010216:	1c43      	adds	r3, r0, #1
 8010218:	89a3      	ldrh	r3, [r4, #12]
 801021a:	d106      	bne.n	801022a <__sflush_r+0x62>
 801021c:	6829      	ldr	r1, [r5, #0]
 801021e:	291d      	cmp	r1, #29
 8010220:	d82b      	bhi.n	801027a <__sflush_r+0xb2>
 8010222:	4a2a      	ldr	r2, [pc, #168]	@ (80102cc <__sflush_r+0x104>)
 8010224:	40ca      	lsrs	r2, r1
 8010226:	07d6      	lsls	r6, r2, #31
 8010228:	d527      	bpl.n	801027a <__sflush_r+0xb2>
 801022a:	2200      	movs	r2, #0
 801022c:	6062      	str	r2, [r4, #4]
 801022e:	04d9      	lsls	r1, r3, #19
 8010230:	6922      	ldr	r2, [r4, #16]
 8010232:	6022      	str	r2, [r4, #0]
 8010234:	d504      	bpl.n	8010240 <__sflush_r+0x78>
 8010236:	1c42      	adds	r2, r0, #1
 8010238:	d101      	bne.n	801023e <__sflush_r+0x76>
 801023a:	682b      	ldr	r3, [r5, #0]
 801023c:	b903      	cbnz	r3, 8010240 <__sflush_r+0x78>
 801023e:	6560      	str	r0, [r4, #84]	@ 0x54
 8010240:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010242:	602f      	str	r7, [r5, #0]
 8010244:	b1b9      	cbz	r1, 8010276 <__sflush_r+0xae>
 8010246:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801024a:	4299      	cmp	r1, r3
 801024c:	d002      	beq.n	8010254 <__sflush_r+0x8c>
 801024e:	4628      	mov	r0, r5
 8010250:	f001 fbe2 	bl	8011a18 <_free_r>
 8010254:	2300      	movs	r3, #0
 8010256:	6363      	str	r3, [r4, #52]	@ 0x34
 8010258:	e00d      	b.n	8010276 <__sflush_r+0xae>
 801025a:	2301      	movs	r3, #1
 801025c:	4628      	mov	r0, r5
 801025e:	47b0      	blx	r6
 8010260:	4602      	mov	r2, r0
 8010262:	1c50      	adds	r0, r2, #1
 8010264:	d1c9      	bne.n	80101fa <__sflush_r+0x32>
 8010266:	682b      	ldr	r3, [r5, #0]
 8010268:	2b00      	cmp	r3, #0
 801026a:	d0c6      	beq.n	80101fa <__sflush_r+0x32>
 801026c:	2b1d      	cmp	r3, #29
 801026e:	d001      	beq.n	8010274 <__sflush_r+0xac>
 8010270:	2b16      	cmp	r3, #22
 8010272:	d11e      	bne.n	80102b2 <__sflush_r+0xea>
 8010274:	602f      	str	r7, [r5, #0]
 8010276:	2000      	movs	r0, #0
 8010278:	e022      	b.n	80102c0 <__sflush_r+0xf8>
 801027a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801027e:	b21b      	sxth	r3, r3
 8010280:	e01b      	b.n	80102ba <__sflush_r+0xf2>
 8010282:	690f      	ldr	r7, [r1, #16]
 8010284:	2f00      	cmp	r7, #0
 8010286:	d0f6      	beq.n	8010276 <__sflush_r+0xae>
 8010288:	0793      	lsls	r3, r2, #30
 801028a:	680e      	ldr	r6, [r1, #0]
 801028c:	bf08      	it	eq
 801028e:	694b      	ldreq	r3, [r1, #20]
 8010290:	600f      	str	r7, [r1, #0]
 8010292:	bf18      	it	ne
 8010294:	2300      	movne	r3, #0
 8010296:	eba6 0807 	sub.w	r8, r6, r7
 801029a:	608b      	str	r3, [r1, #8]
 801029c:	f1b8 0f00 	cmp.w	r8, #0
 80102a0:	dde9      	ble.n	8010276 <__sflush_r+0xae>
 80102a2:	6a21      	ldr	r1, [r4, #32]
 80102a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80102a6:	4643      	mov	r3, r8
 80102a8:	463a      	mov	r2, r7
 80102aa:	4628      	mov	r0, r5
 80102ac:	47b0      	blx	r6
 80102ae:	2800      	cmp	r0, #0
 80102b0:	dc08      	bgt.n	80102c4 <__sflush_r+0xfc>
 80102b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102ba:	81a3      	strh	r3, [r4, #12]
 80102bc:	f04f 30ff 	mov.w	r0, #4294967295
 80102c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102c4:	4407      	add	r7, r0
 80102c6:	eba8 0800 	sub.w	r8, r8, r0
 80102ca:	e7e7      	b.n	801029c <__sflush_r+0xd4>
 80102cc:	20400001 	.word	0x20400001

080102d0 <_fflush_r>:
 80102d0:	b538      	push	{r3, r4, r5, lr}
 80102d2:	690b      	ldr	r3, [r1, #16]
 80102d4:	4605      	mov	r5, r0
 80102d6:	460c      	mov	r4, r1
 80102d8:	b913      	cbnz	r3, 80102e0 <_fflush_r+0x10>
 80102da:	2500      	movs	r5, #0
 80102dc:	4628      	mov	r0, r5
 80102de:	bd38      	pop	{r3, r4, r5, pc}
 80102e0:	b118      	cbz	r0, 80102ea <_fflush_r+0x1a>
 80102e2:	6a03      	ldr	r3, [r0, #32]
 80102e4:	b90b      	cbnz	r3, 80102ea <_fflush_r+0x1a>
 80102e6:	f000 f90d 	bl	8010504 <__sinit>
 80102ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d0f3      	beq.n	80102da <_fflush_r+0xa>
 80102f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80102f4:	07d0      	lsls	r0, r2, #31
 80102f6:	d404      	bmi.n	8010302 <_fflush_r+0x32>
 80102f8:	0599      	lsls	r1, r3, #22
 80102fa:	d402      	bmi.n	8010302 <_fflush_r+0x32>
 80102fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80102fe:	f000 fd0b 	bl	8010d18 <__retarget_lock_acquire_recursive>
 8010302:	4628      	mov	r0, r5
 8010304:	4621      	mov	r1, r4
 8010306:	f7ff ff5f 	bl	80101c8 <__sflush_r>
 801030a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801030c:	07da      	lsls	r2, r3, #31
 801030e:	4605      	mov	r5, r0
 8010310:	d4e4      	bmi.n	80102dc <_fflush_r+0xc>
 8010312:	89a3      	ldrh	r3, [r4, #12]
 8010314:	059b      	lsls	r3, r3, #22
 8010316:	d4e1      	bmi.n	80102dc <_fflush_r+0xc>
 8010318:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801031a:	f000 fcfe 	bl	8010d1a <__retarget_lock_release_recursive>
 801031e:	e7dd      	b.n	80102dc <_fflush_r+0xc>

08010320 <fflush>:
 8010320:	4601      	mov	r1, r0
 8010322:	b920      	cbnz	r0, 801032e <fflush+0xe>
 8010324:	4a04      	ldr	r2, [pc, #16]	@ (8010338 <fflush+0x18>)
 8010326:	4905      	ldr	r1, [pc, #20]	@ (801033c <fflush+0x1c>)
 8010328:	4805      	ldr	r0, [pc, #20]	@ (8010340 <fflush+0x20>)
 801032a:	f000 b915 	b.w	8010558 <_fwalk_sglue>
 801032e:	4b05      	ldr	r3, [pc, #20]	@ (8010344 <fflush+0x24>)
 8010330:	6818      	ldr	r0, [r3, #0]
 8010332:	f7ff bfcd 	b.w	80102d0 <_fflush_r>
 8010336:	bf00      	nop
 8010338:	20000048 	.word	0x20000048
 801033c:	080102d1 	.word	0x080102d1
 8010340:	200001c4 	.word	0x200001c4
 8010344:	200001c0 	.word	0x200001c0

08010348 <std>:
 8010348:	2300      	movs	r3, #0
 801034a:	b510      	push	{r4, lr}
 801034c:	4604      	mov	r4, r0
 801034e:	e9c0 3300 	strd	r3, r3, [r0]
 8010352:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010356:	6083      	str	r3, [r0, #8]
 8010358:	8181      	strh	r1, [r0, #12]
 801035a:	6643      	str	r3, [r0, #100]	@ 0x64
 801035c:	81c2      	strh	r2, [r0, #14]
 801035e:	6183      	str	r3, [r0, #24]
 8010360:	4619      	mov	r1, r3
 8010362:	2208      	movs	r2, #8
 8010364:	305c      	adds	r0, #92	@ 0x5c
 8010366:	f000 fb73 	bl	8010a50 <memset>
 801036a:	4b0d      	ldr	r3, [pc, #52]	@ (80103a0 <std+0x58>)
 801036c:	6263      	str	r3, [r4, #36]	@ 0x24
 801036e:	4b0d      	ldr	r3, [pc, #52]	@ (80103a4 <std+0x5c>)
 8010370:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010372:	4b0d      	ldr	r3, [pc, #52]	@ (80103a8 <std+0x60>)
 8010374:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010376:	4b0d      	ldr	r3, [pc, #52]	@ (80103ac <std+0x64>)
 8010378:	6323      	str	r3, [r4, #48]	@ 0x30
 801037a:	4b0d      	ldr	r3, [pc, #52]	@ (80103b0 <std+0x68>)
 801037c:	6224      	str	r4, [r4, #32]
 801037e:	429c      	cmp	r4, r3
 8010380:	d006      	beq.n	8010390 <std+0x48>
 8010382:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010386:	4294      	cmp	r4, r2
 8010388:	d002      	beq.n	8010390 <std+0x48>
 801038a:	33d0      	adds	r3, #208	@ 0xd0
 801038c:	429c      	cmp	r4, r3
 801038e:	d105      	bne.n	801039c <std+0x54>
 8010390:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010394:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010398:	f000 bcbc 	b.w	8010d14 <__retarget_lock_init_recursive>
 801039c:	bd10      	pop	{r4, pc}
 801039e:	bf00      	nop
 80103a0:	080106d9 	.word	0x080106d9
 80103a4:	080106fb 	.word	0x080106fb
 80103a8:	08010733 	.word	0x08010733
 80103ac:	08010757 	.word	0x08010757
 80103b0:	20000510 	.word	0x20000510

080103b4 <stdio_exit_handler>:
 80103b4:	4a02      	ldr	r2, [pc, #8]	@ (80103c0 <stdio_exit_handler+0xc>)
 80103b6:	4903      	ldr	r1, [pc, #12]	@ (80103c4 <stdio_exit_handler+0x10>)
 80103b8:	4803      	ldr	r0, [pc, #12]	@ (80103c8 <stdio_exit_handler+0x14>)
 80103ba:	f000 b8cd 	b.w	8010558 <_fwalk_sglue>
 80103be:	bf00      	nop
 80103c0:	20000048 	.word	0x20000048
 80103c4:	080102d1 	.word	0x080102d1
 80103c8:	200001c4 	.word	0x200001c4

080103cc <cleanup_stdio>:
 80103cc:	6841      	ldr	r1, [r0, #4]
 80103ce:	4b0c      	ldr	r3, [pc, #48]	@ (8010400 <cleanup_stdio+0x34>)
 80103d0:	4299      	cmp	r1, r3
 80103d2:	b510      	push	{r4, lr}
 80103d4:	4604      	mov	r4, r0
 80103d6:	d001      	beq.n	80103dc <cleanup_stdio+0x10>
 80103d8:	f7ff ff7a 	bl	80102d0 <_fflush_r>
 80103dc:	68a1      	ldr	r1, [r4, #8]
 80103de:	4b09      	ldr	r3, [pc, #36]	@ (8010404 <cleanup_stdio+0x38>)
 80103e0:	4299      	cmp	r1, r3
 80103e2:	d002      	beq.n	80103ea <cleanup_stdio+0x1e>
 80103e4:	4620      	mov	r0, r4
 80103e6:	f7ff ff73 	bl	80102d0 <_fflush_r>
 80103ea:	68e1      	ldr	r1, [r4, #12]
 80103ec:	4b06      	ldr	r3, [pc, #24]	@ (8010408 <cleanup_stdio+0x3c>)
 80103ee:	4299      	cmp	r1, r3
 80103f0:	d004      	beq.n	80103fc <cleanup_stdio+0x30>
 80103f2:	4620      	mov	r0, r4
 80103f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103f8:	f7ff bf6a 	b.w	80102d0 <_fflush_r>
 80103fc:	bd10      	pop	{r4, pc}
 80103fe:	bf00      	nop
 8010400:	20000510 	.word	0x20000510
 8010404:	20000578 	.word	0x20000578
 8010408:	200005e0 	.word	0x200005e0

0801040c <global_stdio_init.part.0>:
 801040c:	b510      	push	{r4, lr}
 801040e:	4b0b      	ldr	r3, [pc, #44]	@ (801043c <global_stdio_init.part.0+0x30>)
 8010410:	4c0b      	ldr	r4, [pc, #44]	@ (8010440 <global_stdio_init.part.0+0x34>)
 8010412:	4a0c      	ldr	r2, [pc, #48]	@ (8010444 <global_stdio_init.part.0+0x38>)
 8010414:	601a      	str	r2, [r3, #0]
 8010416:	4620      	mov	r0, r4
 8010418:	2200      	movs	r2, #0
 801041a:	2104      	movs	r1, #4
 801041c:	f7ff ff94 	bl	8010348 <std>
 8010420:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010424:	2201      	movs	r2, #1
 8010426:	2109      	movs	r1, #9
 8010428:	f7ff ff8e 	bl	8010348 <std>
 801042c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010430:	2202      	movs	r2, #2
 8010432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010436:	2112      	movs	r1, #18
 8010438:	f7ff bf86 	b.w	8010348 <std>
 801043c:	20000648 	.word	0x20000648
 8010440:	20000510 	.word	0x20000510
 8010444:	080103b5 	.word	0x080103b5

08010448 <__sfp_lock_acquire>:
 8010448:	4801      	ldr	r0, [pc, #4]	@ (8010450 <__sfp_lock_acquire+0x8>)
 801044a:	f000 bc65 	b.w	8010d18 <__retarget_lock_acquire_recursive>
 801044e:	bf00      	nop
 8010450:	20000650 	.word	0x20000650

08010454 <__sfp_lock_release>:
 8010454:	4801      	ldr	r0, [pc, #4]	@ (801045c <__sfp_lock_release+0x8>)
 8010456:	f000 bc60 	b.w	8010d1a <__retarget_lock_release_recursive>
 801045a:	bf00      	nop
 801045c:	20000650 	.word	0x20000650

08010460 <__sfp>:
 8010460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010462:	4607      	mov	r7, r0
 8010464:	f7ff fff0 	bl	8010448 <__sfp_lock_acquire>
 8010468:	4b23      	ldr	r3, [pc, #140]	@ (80104f8 <__sfp+0x98>)
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	b90b      	cbnz	r3, 8010472 <__sfp+0x12>
 801046e:	f7ff ffcd 	bl	801040c <global_stdio_init.part.0>
 8010472:	4e22      	ldr	r6, [pc, #136]	@ (80104fc <__sfp+0x9c>)
 8010474:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010478:	3b01      	subs	r3, #1
 801047a:	d50f      	bpl.n	801049c <__sfp+0x3c>
 801047c:	6835      	ldr	r5, [r6, #0]
 801047e:	2d00      	cmp	r5, #0
 8010480:	d137      	bne.n	80104f2 <__sfp+0x92>
 8010482:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8010486:	4638      	mov	r0, r7
 8010488:	f7fe f822 	bl	800e4d0 <_malloc_r>
 801048c:	4604      	mov	r4, r0
 801048e:	bb28      	cbnz	r0, 80104dc <__sfp+0x7c>
 8010490:	6030      	str	r0, [r6, #0]
 8010492:	f7ff ffdf 	bl	8010454 <__sfp_lock_release>
 8010496:	230c      	movs	r3, #12
 8010498:	603b      	str	r3, [r7, #0]
 801049a:	e01b      	b.n	80104d4 <__sfp+0x74>
 801049c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80104a0:	b9d5      	cbnz	r5, 80104d8 <__sfp+0x78>
 80104a2:	4b17      	ldr	r3, [pc, #92]	@ (8010500 <__sfp+0xa0>)
 80104a4:	60e3      	str	r3, [r4, #12]
 80104a6:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80104aa:	6665      	str	r5, [r4, #100]	@ 0x64
 80104ac:	f000 fc32 	bl	8010d14 <__retarget_lock_init_recursive>
 80104b0:	f7ff ffd0 	bl	8010454 <__sfp_lock_release>
 80104b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80104b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80104bc:	6025      	str	r5, [r4, #0]
 80104be:	61a5      	str	r5, [r4, #24]
 80104c0:	2208      	movs	r2, #8
 80104c2:	4629      	mov	r1, r5
 80104c4:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 80104c8:	f000 fac2 	bl	8010a50 <memset>
 80104cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 80104d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
 80104d4:	4620      	mov	r0, r4
 80104d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80104d8:	3468      	adds	r4, #104	@ 0x68
 80104da:	e7cd      	b.n	8010478 <__sfp+0x18>
 80104dc:	2304      	movs	r3, #4
 80104de:	6005      	str	r5, [r0, #0]
 80104e0:	6043      	str	r3, [r0, #4]
 80104e2:	300c      	adds	r0, #12
 80104e4:	60a0      	str	r0, [r4, #8]
 80104e6:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 80104ea:	4629      	mov	r1, r5
 80104ec:	f000 fab0 	bl	8010a50 <memset>
 80104f0:	6034      	str	r4, [r6, #0]
 80104f2:	6836      	ldr	r6, [r6, #0]
 80104f4:	e7be      	b.n	8010474 <__sfp+0x14>
 80104f6:	bf00      	nop
 80104f8:	20000648 	.word	0x20000648
 80104fc:	20000048 	.word	0x20000048
 8010500:	ffff0001 	.word	0xffff0001

08010504 <__sinit>:
 8010504:	b510      	push	{r4, lr}
 8010506:	4604      	mov	r4, r0
 8010508:	f7ff ff9e 	bl	8010448 <__sfp_lock_acquire>
 801050c:	6a23      	ldr	r3, [r4, #32]
 801050e:	b11b      	cbz	r3, 8010518 <__sinit+0x14>
 8010510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010514:	f7ff bf9e 	b.w	8010454 <__sfp_lock_release>
 8010518:	4b04      	ldr	r3, [pc, #16]	@ (801052c <__sinit+0x28>)
 801051a:	6223      	str	r3, [r4, #32]
 801051c:	4b04      	ldr	r3, [pc, #16]	@ (8010530 <__sinit+0x2c>)
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	2b00      	cmp	r3, #0
 8010522:	d1f5      	bne.n	8010510 <__sinit+0xc>
 8010524:	f7ff ff72 	bl	801040c <global_stdio_init.part.0>
 8010528:	e7f2      	b.n	8010510 <__sinit+0xc>
 801052a:	bf00      	nop
 801052c:	080103cd 	.word	0x080103cd
 8010530:	20000648 	.word	0x20000648

08010534 <fiprintf>:
 8010534:	b40e      	push	{r1, r2, r3}
 8010536:	b503      	push	{r0, r1, lr}
 8010538:	4601      	mov	r1, r0
 801053a:	ab03      	add	r3, sp, #12
 801053c:	4805      	ldr	r0, [pc, #20]	@ (8010554 <fiprintf+0x20>)
 801053e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010542:	6800      	ldr	r0, [r0, #0]
 8010544:	9301      	str	r3, [sp, #4]
 8010546:	f002 fc97 	bl	8012e78 <_vfiprintf_r>
 801054a:	b002      	add	sp, #8
 801054c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010550:	b003      	add	sp, #12
 8010552:	4770      	bx	lr
 8010554:	200001c0 	.word	0x200001c0

08010558 <_fwalk_sglue>:
 8010558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801055c:	4607      	mov	r7, r0
 801055e:	4688      	mov	r8, r1
 8010560:	4614      	mov	r4, r2
 8010562:	2600      	movs	r6, #0
 8010564:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010568:	f1b9 0901 	subs.w	r9, r9, #1
 801056c:	d505      	bpl.n	801057a <_fwalk_sglue+0x22>
 801056e:	6824      	ldr	r4, [r4, #0]
 8010570:	2c00      	cmp	r4, #0
 8010572:	d1f7      	bne.n	8010564 <_fwalk_sglue+0xc>
 8010574:	4630      	mov	r0, r6
 8010576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801057a:	89ab      	ldrh	r3, [r5, #12]
 801057c:	2b01      	cmp	r3, #1
 801057e:	d907      	bls.n	8010590 <_fwalk_sglue+0x38>
 8010580:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010584:	3301      	adds	r3, #1
 8010586:	d003      	beq.n	8010590 <_fwalk_sglue+0x38>
 8010588:	4629      	mov	r1, r5
 801058a:	4638      	mov	r0, r7
 801058c:	47c0      	blx	r8
 801058e:	4306      	orrs	r6, r0
 8010590:	3568      	adds	r5, #104	@ 0x68
 8010592:	e7e9      	b.n	8010568 <_fwalk_sglue+0x10>

08010594 <getchar>:
 8010594:	4b02      	ldr	r3, [pc, #8]	@ (80105a0 <getchar+0xc>)
 8010596:	6818      	ldr	r0, [r3, #0]
 8010598:	6841      	ldr	r1, [r0, #4]
 801059a:	f002 bd85 	b.w	80130a8 <_getc_r>
 801059e:	bf00      	nop
 80105a0:	200001c0 	.word	0x200001c0

080105a4 <iprintf>:
 80105a4:	b40f      	push	{r0, r1, r2, r3}
 80105a6:	b507      	push	{r0, r1, r2, lr}
 80105a8:	4906      	ldr	r1, [pc, #24]	@ (80105c4 <iprintf+0x20>)
 80105aa:	ab04      	add	r3, sp, #16
 80105ac:	6808      	ldr	r0, [r1, #0]
 80105ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80105b2:	6881      	ldr	r1, [r0, #8]
 80105b4:	9301      	str	r3, [sp, #4]
 80105b6:	f002 fc5f 	bl	8012e78 <_vfiprintf_r>
 80105ba:	b003      	add	sp, #12
 80105bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80105c0:	b004      	add	sp, #16
 80105c2:	4770      	bx	lr
 80105c4:	200001c0 	.word	0x200001c0

080105c8 <putchar>:
 80105c8:	4b02      	ldr	r3, [pc, #8]	@ (80105d4 <putchar+0xc>)
 80105ca:	4601      	mov	r1, r0
 80105cc:	6818      	ldr	r0, [r3, #0]
 80105ce:	6882      	ldr	r2, [r0, #8]
 80105d0:	f002 bdf7 	b.w	80131c2 <_putc_r>
 80105d4:	200001c0 	.word	0x200001c0

080105d8 <_puts_r>:
 80105d8:	6a03      	ldr	r3, [r0, #32]
 80105da:	b570      	push	{r4, r5, r6, lr}
 80105dc:	6884      	ldr	r4, [r0, #8]
 80105de:	4605      	mov	r5, r0
 80105e0:	460e      	mov	r6, r1
 80105e2:	b90b      	cbnz	r3, 80105e8 <_puts_r+0x10>
 80105e4:	f7ff ff8e 	bl	8010504 <__sinit>
 80105e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80105ea:	07db      	lsls	r3, r3, #31
 80105ec:	d405      	bmi.n	80105fa <_puts_r+0x22>
 80105ee:	89a3      	ldrh	r3, [r4, #12]
 80105f0:	0598      	lsls	r0, r3, #22
 80105f2:	d402      	bmi.n	80105fa <_puts_r+0x22>
 80105f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80105f6:	f000 fb8f 	bl	8010d18 <__retarget_lock_acquire_recursive>
 80105fa:	89a3      	ldrh	r3, [r4, #12]
 80105fc:	0719      	lsls	r1, r3, #28
 80105fe:	d502      	bpl.n	8010606 <_puts_r+0x2e>
 8010600:	6923      	ldr	r3, [r4, #16]
 8010602:	2b00      	cmp	r3, #0
 8010604:	d135      	bne.n	8010672 <_puts_r+0x9a>
 8010606:	4621      	mov	r1, r4
 8010608:	4628      	mov	r0, r5
 801060a:	f000 f8e7 	bl	80107dc <__swsetup_r>
 801060e:	b380      	cbz	r0, 8010672 <_puts_r+0x9a>
 8010610:	f04f 35ff 	mov.w	r5, #4294967295
 8010614:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010616:	07da      	lsls	r2, r3, #31
 8010618:	d405      	bmi.n	8010626 <_puts_r+0x4e>
 801061a:	89a3      	ldrh	r3, [r4, #12]
 801061c:	059b      	lsls	r3, r3, #22
 801061e:	d402      	bmi.n	8010626 <_puts_r+0x4e>
 8010620:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010622:	f000 fb7a 	bl	8010d1a <__retarget_lock_release_recursive>
 8010626:	4628      	mov	r0, r5
 8010628:	bd70      	pop	{r4, r5, r6, pc}
 801062a:	2b00      	cmp	r3, #0
 801062c:	da04      	bge.n	8010638 <_puts_r+0x60>
 801062e:	69a2      	ldr	r2, [r4, #24]
 8010630:	429a      	cmp	r2, r3
 8010632:	dc17      	bgt.n	8010664 <_puts_r+0x8c>
 8010634:	290a      	cmp	r1, #10
 8010636:	d015      	beq.n	8010664 <_puts_r+0x8c>
 8010638:	6823      	ldr	r3, [r4, #0]
 801063a:	1c5a      	adds	r2, r3, #1
 801063c:	6022      	str	r2, [r4, #0]
 801063e:	7019      	strb	r1, [r3, #0]
 8010640:	68a3      	ldr	r3, [r4, #8]
 8010642:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010646:	3b01      	subs	r3, #1
 8010648:	60a3      	str	r3, [r4, #8]
 801064a:	2900      	cmp	r1, #0
 801064c:	d1ed      	bne.n	801062a <_puts_r+0x52>
 801064e:	2b00      	cmp	r3, #0
 8010650:	da11      	bge.n	8010676 <_puts_r+0x9e>
 8010652:	4622      	mov	r2, r4
 8010654:	210a      	movs	r1, #10
 8010656:	4628      	mov	r0, r5
 8010658:	f000 f881 	bl	801075e <__swbuf_r>
 801065c:	3001      	adds	r0, #1
 801065e:	d0d7      	beq.n	8010610 <_puts_r+0x38>
 8010660:	250a      	movs	r5, #10
 8010662:	e7d7      	b.n	8010614 <_puts_r+0x3c>
 8010664:	4622      	mov	r2, r4
 8010666:	4628      	mov	r0, r5
 8010668:	f000 f879 	bl	801075e <__swbuf_r>
 801066c:	3001      	adds	r0, #1
 801066e:	d1e7      	bne.n	8010640 <_puts_r+0x68>
 8010670:	e7ce      	b.n	8010610 <_puts_r+0x38>
 8010672:	3e01      	subs	r6, #1
 8010674:	e7e4      	b.n	8010640 <_puts_r+0x68>
 8010676:	6823      	ldr	r3, [r4, #0]
 8010678:	1c5a      	adds	r2, r3, #1
 801067a:	6022      	str	r2, [r4, #0]
 801067c:	220a      	movs	r2, #10
 801067e:	701a      	strb	r2, [r3, #0]
 8010680:	e7ee      	b.n	8010660 <_puts_r+0x88>
	...

08010684 <puts>:
 8010684:	4b02      	ldr	r3, [pc, #8]	@ (8010690 <puts+0xc>)
 8010686:	4601      	mov	r1, r0
 8010688:	6818      	ldr	r0, [r3, #0]
 801068a:	f7ff bfa5 	b.w	80105d8 <_puts_r>
 801068e:	bf00      	nop
 8010690:	200001c0 	.word	0x200001c0

08010694 <siprintf>:
 8010694:	b40e      	push	{r1, r2, r3}
 8010696:	b510      	push	{r4, lr}
 8010698:	b09d      	sub	sp, #116	@ 0x74
 801069a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801069c:	9002      	str	r0, [sp, #8]
 801069e:	9006      	str	r0, [sp, #24]
 80106a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80106a4:	480a      	ldr	r0, [pc, #40]	@ (80106d0 <siprintf+0x3c>)
 80106a6:	9107      	str	r1, [sp, #28]
 80106a8:	9104      	str	r1, [sp, #16]
 80106aa:	490a      	ldr	r1, [pc, #40]	@ (80106d4 <siprintf+0x40>)
 80106ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80106b0:	9105      	str	r1, [sp, #20]
 80106b2:	2400      	movs	r4, #0
 80106b4:	a902      	add	r1, sp, #8
 80106b6:	6800      	ldr	r0, [r0, #0]
 80106b8:	9301      	str	r3, [sp, #4]
 80106ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 80106bc:	f002 fab6 	bl	8012c2c <_svfiprintf_r>
 80106c0:	9b02      	ldr	r3, [sp, #8]
 80106c2:	701c      	strb	r4, [r3, #0]
 80106c4:	b01d      	add	sp, #116	@ 0x74
 80106c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80106ca:	b003      	add	sp, #12
 80106cc:	4770      	bx	lr
 80106ce:	bf00      	nop
 80106d0:	200001c0 	.word	0x200001c0
 80106d4:	ffff0208 	.word	0xffff0208

080106d8 <__sread>:
 80106d8:	b510      	push	{r4, lr}
 80106da:	460c      	mov	r4, r1
 80106dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106e0:	f000 faca 	bl	8010c78 <_read_r>
 80106e4:	2800      	cmp	r0, #0
 80106e6:	bfab      	itete	ge
 80106e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80106ea:	89a3      	ldrhlt	r3, [r4, #12]
 80106ec:	181b      	addge	r3, r3, r0
 80106ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80106f2:	bfac      	ite	ge
 80106f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80106f6:	81a3      	strhlt	r3, [r4, #12]
 80106f8:	bd10      	pop	{r4, pc}

080106fa <__swrite>:
 80106fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106fe:	461f      	mov	r7, r3
 8010700:	898b      	ldrh	r3, [r1, #12]
 8010702:	05db      	lsls	r3, r3, #23
 8010704:	4605      	mov	r5, r0
 8010706:	460c      	mov	r4, r1
 8010708:	4616      	mov	r6, r2
 801070a:	d505      	bpl.n	8010718 <__swrite+0x1e>
 801070c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010710:	2302      	movs	r3, #2
 8010712:	2200      	movs	r2, #0
 8010714:	f000 fa9e 	bl	8010c54 <_lseek_r>
 8010718:	89a3      	ldrh	r3, [r4, #12]
 801071a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801071e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010722:	81a3      	strh	r3, [r4, #12]
 8010724:	4632      	mov	r2, r6
 8010726:	463b      	mov	r3, r7
 8010728:	4628      	mov	r0, r5
 801072a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801072e:	f000 bab5 	b.w	8010c9c <_write_r>

08010732 <__sseek>:
 8010732:	b510      	push	{r4, lr}
 8010734:	460c      	mov	r4, r1
 8010736:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801073a:	f000 fa8b 	bl	8010c54 <_lseek_r>
 801073e:	1c43      	adds	r3, r0, #1
 8010740:	89a3      	ldrh	r3, [r4, #12]
 8010742:	bf15      	itete	ne
 8010744:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010746:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801074a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801074e:	81a3      	strheq	r3, [r4, #12]
 8010750:	bf18      	it	ne
 8010752:	81a3      	strhne	r3, [r4, #12]
 8010754:	bd10      	pop	{r4, pc}

08010756 <__sclose>:
 8010756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801075a:	f000 ba0d 	b.w	8010b78 <_close_r>

0801075e <__swbuf_r>:
 801075e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010760:	460e      	mov	r6, r1
 8010762:	4614      	mov	r4, r2
 8010764:	4605      	mov	r5, r0
 8010766:	b118      	cbz	r0, 8010770 <__swbuf_r+0x12>
 8010768:	6a03      	ldr	r3, [r0, #32]
 801076a:	b90b      	cbnz	r3, 8010770 <__swbuf_r+0x12>
 801076c:	f7ff feca 	bl	8010504 <__sinit>
 8010770:	69a3      	ldr	r3, [r4, #24]
 8010772:	60a3      	str	r3, [r4, #8]
 8010774:	89a3      	ldrh	r3, [r4, #12]
 8010776:	071a      	lsls	r2, r3, #28
 8010778:	d501      	bpl.n	801077e <__swbuf_r+0x20>
 801077a:	6923      	ldr	r3, [r4, #16]
 801077c:	b943      	cbnz	r3, 8010790 <__swbuf_r+0x32>
 801077e:	4621      	mov	r1, r4
 8010780:	4628      	mov	r0, r5
 8010782:	f000 f82b 	bl	80107dc <__swsetup_r>
 8010786:	b118      	cbz	r0, 8010790 <__swbuf_r+0x32>
 8010788:	f04f 37ff 	mov.w	r7, #4294967295
 801078c:	4638      	mov	r0, r7
 801078e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010790:	6823      	ldr	r3, [r4, #0]
 8010792:	6922      	ldr	r2, [r4, #16]
 8010794:	1a98      	subs	r0, r3, r2
 8010796:	6963      	ldr	r3, [r4, #20]
 8010798:	b2f6      	uxtb	r6, r6
 801079a:	4283      	cmp	r3, r0
 801079c:	4637      	mov	r7, r6
 801079e:	dc05      	bgt.n	80107ac <__swbuf_r+0x4e>
 80107a0:	4621      	mov	r1, r4
 80107a2:	4628      	mov	r0, r5
 80107a4:	f7ff fd94 	bl	80102d0 <_fflush_r>
 80107a8:	2800      	cmp	r0, #0
 80107aa:	d1ed      	bne.n	8010788 <__swbuf_r+0x2a>
 80107ac:	68a3      	ldr	r3, [r4, #8]
 80107ae:	3b01      	subs	r3, #1
 80107b0:	60a3      	str	r3, [r4, #8]
 80107b2:	6823      	ldr	r3, [r4, #0]
 80107b4:	1c5a      	adds	r2, r3, #1
 80107b6:	6022      	str	r2, [r4, #0]
 80107b8:	701e      	strb	r6, [r3, #0]
 80107ba:	6962      	ldr	r2, [r4, #20]
 80107bc:	1c43      	adds	r3, r0, #1
 80107be:	429a      	cmp	r2, r3
 80107c0:	d004      	beq.n	80107cc <__swbuf_r+0x6e>
 80107c2:	89a3      	ldrh	r3, [r4, #12]
 80107c4:	07db      	lsls	r3, r3, #31
 80107c6:	d5e1      	bpl.n	801078c <__swbuf_r+0x2e>
 80107c8:	2e0a      	cmp	r6, #10
 80107ca:	d1df      	bne.n	801078c <__swbuf_r+0x2e>
 80107cc:	4621      	mov	r1, r4
 80107ce:	4628      	mov	r0, r5
 80107d0:	f7ff fd7e 	bl	80102d0 <_fflush_r>
 80107d4:	2800      	cmp	r0, #0
 80107d6:	d0d9      	beq.n	801078c <__swbuf_r+0x2e>
 80107d8:	e7d6      	b.n	8010788 <__swbuf_r+0x2a>
	...

080107dc <__swsetup_r>:
 80107dc:	b538      	push	{r3, r4, r5, lr}
 80107de:	4b29      	ldr	r3, [pc, #164]	@ (8010884 <__swsetup_r+0xa8>)
 80107e0:	4605      	mov	r5, r0
 80107e2:	6818      	ldr	r0, [r3, #0]
 80107e4:	460c      	mov	r4, r1
 80107e6:	b118      	cbz	r0, 80107f0 <__swsetup_r+0x14>
 80107e8:	6a03      	ldr	r3, [r0, #32]
 80107ea:	b90b      	cbnz	r3, 80107f0 <__swsetup_r+0x14>
 80107ec:	f7ff fe8a 	bl	8010504 <__sinit>
 80107f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107f4:	0719      	lsls	r1, r3, #28
 80107f6:	d422      	bmi.n	801083e <__swsetup_r+0x62>
 80107f8:	06da      	lsls	r2, r3, #27
 80107fa:	d407      	bmi.n	801080c <__swsetup_r+0x30>
 80107fc:	2209      	movs	r2, #9
 80107fe:	602a      	str	r2, [r5, #0]
 8010800:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010804:	81a3      	strh	r3, [r4, #12]
 8010806:	f04f 30ff 	mov.w	r0, #4294967295
 801080a:	e033      	b.n	8010874 <__swsetup_r+0x98>
 801080c:	0758      	lsls	r0, r3, #29
 801080e:	d512      	bpl.n	8010836 <__swsetup_r+0x5a>
 8010810:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010812:	b141      	cbz	r1, 8010826 <__swsetup_r+0x4a>
 8010814:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010818:	4299      	cmp	r1, r3
 801081a:	d002      	beq.n	8010822 <__swsetup_r+0x46>
 801081c:	4628      	mov	r0, r5
 801081e:	f001 f8fb 	bl	8011a18 <_free_r>
 8010822:	2300      	movs	r3, #0
 8010824:	6363      	str	r3, [r4, #52]	@ 0x34
 8010826:	89a3      	ldrh	r3, [r4, #12]
 8010828:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801082c:	81a3      	strh	r3, [r4, #12]
 801082e:	2300      	movs	r3, #0
 8010830:	6063      	str	r3, [r4, #4]
 8010832:	6923      	ldr	r3, [r4, #16]
 8010834:	6023      	str	r3, [r4, #0]
 8010836:	89a3      	ldrh	r3, [r4, #12]
 8010838:	f043 0308 	orr.w	r3, r3, #8
 801083c:	81a3      	strh	r3, [r4, #12]
 801083e:	6923      	ldr	r3, [r4, #16]
 8010840:	b94b      	cbnz	r3, 8010856 <__swsetup_r+0x7a>
 8010842:	89a3      	ldrh	r3, [r4, #12]
 8010844:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010848:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801084c:	d003      	beq.n	8010856 <__swsetup_r+0x7a>
 801084e:	4621      	mov	r1, r4
 8010850:	4628      	mov	r0, r5
 8010852:	f002 fc7a 	bl	801314a <__smakebuf_r>
 8010856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801085a:	f013 0201 	ands.w	r2, r3, #1
 801085e:	d00a      	beq.n	8010876 <__swsetup_r+0x9a>
 8010860:	2200      	movs	r2, #0
 8010862:	60a2      	str	r2, [r4, #8]
 8010864:	6962      	ldr	r2, [r4, #20]
 8010866:	4252      	negs	r2, r2
 8010868:	61a2      	str	r2, [r4, #24]
 801086a:	6922      	ldr	r2, [r4, #16]
 801086c:	b942      	cbnz	r2, 8010880 <__swsetup_r+0xa4>
 801086e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010872:	d1c5      	bne.n	8010800 <__swsetup_r+0x24>
 8010874:	bd38      	pop	{r3, r4, r5, pc}
 8010876:	0799      	lsls	r1, r3, #30
 8010878:	bf58      	it	pl
 801087a:	6962      	ldrpl	r2, [r4, #20]
 801087c:	60a2      	str	r2, [r4, #8]
 801087e:	e7f4      	b.n	801086a <__swsetup_r+0x8e>
 8010880:	2000      	movs	r0, #0
 8010882:	e7f7      	b.n	8010874 <__swsetup_r+0x98>
 8010884:	200001c0 	.word	0x200001c0

08010888 <funcloser>:
 8010888:	b570      	push	{r4, r5, r6, lr}
 801088a:	690c      	ldr	r4, [r1, #16]
 801088c:	4606      	mov	r6, r0
 801088e:	460d      	mov	r5, r1
 8010890:	b184      	cbz	r4, 80108b4 <funcloser+0x2c>
 8010892:	f000 fa15 	bl	8010cc0 <__errno>
 8010896:	2300      	movs	r3, #0
 8010898:	6003      	str	r3, [r0, #0]
 801089a:	692b      	ldr	r3, [r5, #16]
 801089c:	6828      	ldr	r0, [r5, #0]
 801089e:	4798      	blx	r3
 80108a0:	1e04      	subs	r4, r0, #0
 80108a2:	da07      	bge.n	80108b4 <funcloser+0x2c>
 80108a4:	f000 fa0c 	bl	8010cc0 <__errno>
 80108a8:	6803      	ldr	r3, [r0, #0]
 80108aa:	b11b      	cbz	r3, 80108b4 <funcloser+0x2c>
 80108ac:	f000 fa08 	bl	8010cc0 <__errno>
 80108b0:	6803      	ldr	r3, [r0, #0]
 80108b2:	6033      	str	r3, [r6, #0]
 80108b4:	4630      	mov	r0, r6
 80108b6:	4629      	mov	r1, r5
 80108b8:	f001 f8ae 	bl	8011a18 <_free_r>
 80108bc:	4620      	mov	r0, r4
 80108be:	bd70      	pop	{r4, r5, r6, pc}

080108c0 <funwriter>:
 80108c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108c2:	460c      	mov	r4, r1
 80108c4:	4616      	mov	r6, r2
 80108c6:	461f      	mov	r7, r3
 80108c8:	4605      	mov	r5, r0
 80108ca:	f000 f9f9 	bl	8010cc0 <__errno>
 80108ce:	2300      	movs	r3, #0
 80108d0:	6003      	str	r3, [r0, #0]
 80108d2:	463a      	mov	r2, r7
 80108d4:	68a3      	ldr	r3, [r4, #8]
 80108d6:	6820      	ldr	r0, [r4, #0]
 80108d8:	4631      	mov	r1, r6
 80108da:	4798      	blx	r3
 80108dc:	1e04      	subs	r4, r0, #0
 80108de:	da07      	bge.n	80108f0 <funwriter+0x30>
 80108e0:	f000 f9ee 	bl	8010cc0 <__errno>
 80108e4:	6803      	ldr	r3, [r0, #0]
 80108e6:	b11b      	cbz	r3, 80108f0 <funwriter+0x30>
 80108e8:	f000 f9ea 	bl	8010cc0 <__errno>
 80108ec:	6803      	ldr	r3, [r0, #0]
 80108ee:	602b      	str	r3, [r5, #0]
 80108f0:	4620      	mov	r0, r4
 80108f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080108f4 <funseeker>:
 80108f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108f6:	460c      	mov	r4, r1
 80108f8:	4616      	mov	r6, r2
 80108fa:	461f      	mov	r7, r3
 80108fc:	4605      	mov	r5, r0
 80108fe:	f000 f9df 	bl	8010cc0 <__errno>
 8010902:	2300      	movs	r3, #0
 8010904:	6003      	str	r3, [r0, #0]
 8010906:	463a      	mov	r2, r7
 8010908:	68e3      	ldr	r3, [r4, #12]
 801090a:	6820      	ldr	r0, [r4, #0]
 801090c:	4631      	mov	r1, r6
 801090e:	4798      	blx	r3
 8010910:	1e04      	subs	r4, r0, #0
 8010912:	da07      	bge.n	8010924 <funseeker+0x30>
 8010914:	f000 f9d4 	bl	8010cc0 <__errno>
 8010918:	6803      	ldr	r3, [r0, #0]
 801091a:	b11b      	cbz	r3, 8010924 <funseeker+0x30>
 801091c:	f000 f9d0 	bl	8010cc0 <__errno>
 8010920:	6803      	ldr	r3, [r0, #0]
 8010922:	602b      	str	r3, [r5, #0]
 8010924:	4620      	mov	r0, r4
 8010926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010928 <funreader>:
 8010928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801092a:	460c      	mov	r4, r1
 801092c:	4616      	mov	r6, r2
 801092e:	461f      	mov	r7, r3
 8010930:	4605      	mov	r5, r0
 8010932:	f000 f9c5 	bl	8010cc0 <__errno>
 8010936:	2300      	movs	r3, #0
 8010938:	6003      	str	r3, [r0, #0]
 801093a:	463a      	mov	r2, r7
 801093c:	6863      	ldr	r3, [r4, #4]
 801093e:	6820      	ldr	r0, [r4, #0]
 8010940:	4631      	mov	r1, r6
 8010942:	4798      	blx	r3
 8010944:	1e04      	subs	r4, r0, #0
 8010946:	da07      	bge.n	8010958 <funreader+0x30>
 8010948:	f000 f9ba 	bl	8010cc0 <__errno>
 801094c:	6803      	ldr	r3, [r0, #0]
 801094e:	b11b      	cbz	r3, 8010958 <funreader+0x30>
 8010950:	f000 f9b6 	bl	8010cc0 <__errno>
 8010954:	6803      	ldr	r3, [r0, #0]
 8010956:	602b      	str	r3, [r5, #0]
 8010958:	4620      	mov	r0, r4
 801095a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801095c <_funopen_r>:
 801095c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010960:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010964:	4605      	mov	r5, r0
 8010966:	4689      	mov	r9, r1
 8010968:	461e      	mov	r6, r3
 801096a:	4617      	mov	r7, r2
 801096c:	b932      	cbnz	r2, 801097c <_funopen_r+0x20>
 801096e:	b92b      	cbnz	r3, 801097c <_funopen_r+0x20>
 8010970:	2316      	movs	r3, #22
 8010972:	6003      	str	r3, [r0, #0]
 8010974:	2400      	movs	r4, #0
 8010976:	4620      	mov	r0, r4
 8010978:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801097c:	4628      	mov	r0, r5
 801097e:	f7ff fd6f 	bl	8010460 <__sfp>
 8010982:	4604      	mov	r4, r0
 8010984:	2800      	cmp	r0, #0
 8010986:	d0f5      	beq.n	8010974 <_funopen_r+0x18>
 8010988:	4628      	mov	r0, r5
 801098a:	2114      	movs	r1, #20
 801098c:	f7fd fda0 	bl	800e4d0 <_malloc_r>
 8010990:	4605      	mov	r5, r0
 8010992:	b940      	cbnz	r0, 80109a6 <_funopen_r+0x4a>
 8010994:	f7ff fd58 	bl	8010448 <__sfp_lock_acquire>
 8010998:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801099a:	81a5      	strh	r5, [r4, #12]
 801099c:	f000 f9bb 	bl	8010d16 <__retarget_lock_close_recursive>
 80109a0:	f7ff fd58 	bl	8010454 <__sfp_lock_release>
 80109a4:	e7e6      	b.n	8010974 <_funopen_r+0x18>
 80109a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80109a8:	07d8      	lsls	r0, r3, #31
 80109aa:	d405      	bmi.n	80109b8 <_funopen_r+0x5c>
 80109ac:	89a3      	ldrh	r3, [r4, #12]
 80109ae:	0599      	lsls	r1, r3, #22
 80109b0:	d402      	bmi.n	80109b8 <_funopen_r+0x5c>
 80109b2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80109b4:	f000 f9b0 	bl	8010d18 <__retarget_lock_acquire_recursive>
 80109b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80109bc:	81e3      	strh	r3, [r4, #14]
 80109be:	f8c5 9000 	str.w	r9, [r5]
 80109c2:	6225      	str	r5, [r4, #32]
 80109c4:	b327      	cbz	r7, 8010a10 <_funopen_r+0xb4>
 80109c6:	4b16      	ldr	r3, [pc, #88]	@ (8010a20 <_funopen_r+0xc4>)
 80109c8:	606f      	str	r7, [r5, #4]
 80109ca:	6263      	str	r3, [r4, #36]	@ 0x24
 80109cc:	b1de      	cbz	r6, 8010a06 <_funopen_r+0xaa>
 80109ce:	2310      	movs	r3, #16
 80109d0:	81a3      	strh	r3, [r4, #12]
 80109d2:	4b14      	ldr	r3, [pc, #80]	@ (8010a24 <_funopen_r+0xc8>)
 80109d4:	60ae      	str	r6, [r5, #8]
 80109d6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80109d8:	4b13      	ldr	r3, [pc, #76]	@ (8010a28 <_funopen_r+0xcc>)
 80109da:	f8c5 800c 	str.w	r8, [r5, #12]
 80109de:	f1b8 0f00 	cmp.w	r8, #0
 80109e2:	bf18      	it	ne
 80109e4:	4698      	movne	r8, r3
 80109e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109e8:	f8c4 802c 	str.w	r8, [r4, #44]	@ 0x2c
 80109ec:	612b      	str	r3, [r5, #16]
 80109ee:	4b0f      	ldr	r3, [pc, #60]	@ (8010a2c <_funopen_r+0xd0>)
 80109f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80109f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80109f4:	07da      	lsls	r2, r3, #31
 80109f6:	d4be      	bmi.n	8010976 <_funopen_r+0x1a>
 80109f8:	89a3      	ldrh	r3, [r4, #12]
 80109fa:	059b      	lsls	r3, r3, #22
 80109fc:	d4bb      	bmi.n	8010976 <_funopen_r+0x1a>
 80109fe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a00:	f000 f98b 	bl	8010d1a <__retarget_lock_release_recursive>
 8010a04:	e7b7      	b.n	8010976 <_funopen_r+0x1a>
 8010a06:	2304      	movs	r3, #4
 8010a08:	81a3      	strh	r3, [r4, #12]
 8010a0a:	60ae      	str	r6, [r5, #8]
 8010a0c:	62a6      	str	r6, [r4, #40]	@ 0x28
 8010a0e:	e7e3      	b.n	80109d8 <_funopen_r+0x7c>
 8010a10:	2308      	movs	r3, #8
 8010a12:	81a3      	strh	r3, [r4, #12]
 8010a14:	4b03      	ldr	r3, [pc, #12]	@ (8010a24 <_funopen_r+0xc8>)
 8010a16:	60ae      	str	r6, [r5, #8]
 8010a18:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010a1a:	606f      	str	r7, [r5, #4]
 8010a1c:	6267      	str	r7, [r4, #36]	@ 0x24
 8010a1e:	e7db      	b.n	80109d8 <_funopen_r+0x7c>
 8010a20:	08010929 	.word	0x08010929
 8010a24:	080108c1 	.word	0x080108c1
 8010a28:	080108f5 	.word	0x080108f5
 8010a2c:	08010889 	.word	0x08010889

08010a30 <funopen>:
 8010a30:	b513      	push	{r0, r1, r4, lr}
 8010a32:	9c04      	ldr	r4, [sp, #16]
 8010a34:	e9cd 3400 	strd	r3, r4, [sp]
 8010a38:	4613      	mov	r3, r2
 8010a3a:	460a      	mov	r2, r1
 8010a3c:	4601      	mov	r1, r0
 8010a3e:	4803      	ldr	r0, [pc, #12]	@ (8010a4c <funopen+0x1c>)
 8010a40:	6800      	ldr	r0, [r0, #0]
 8010a42:	f7ff ff8b 	bl	801095c <_funopen_r>
 8010a46:	b002      	add	sp, #8
 8010a48:	bd10      	pop	{r4, pc}
 8010a4a:	bf00      	nop
 8010a4c:	200001c0 	.word	0x200001c0

08010a50 <memset>:
 8010a50:	4402      	add	r2, r0
 8010a52:	4603      	mov	r3, r0
 8010a54:	4293      	cmp	r3, r2
 8010a56:	d100      	bne.n	8010a5a <memset+0xa>
 8010a58:	4770      	bx	lr
 8010a5a:	f803 1b01 	strb.w	r1, [r3], #1
 8010a5e:	e7f9      	b.n	8010a54 <memset+0x4>

08010a60 <strchr>:
 8010a60:	b2c9      	uxtb	r1, r1
 8010a62:	4603      	mov	r3, r0
 8010a64:	4618      	mov	r0, r3
 8010a66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a6a:	b112      	cbz	r2, 8010a72 <strchr+0x12>
 8010a6c:	428a      	cmp	r2, r1
 8010a6e:	d1f9      	bne.n	8010a64 <strchr+0x4>
 8010a70:	4770      	bx	lr
 8010a72:	2900      	cmp	r1, #0
 8010a74:	bf18      	it	ne
 8010a76:	2000      	movne	r0, #0
 8010a78:	4770      	bx	lr

08010a7a <strncmp>:
 8010a7a:	b510      	push	{r4, lr}
 8010a7c:	b16a      	cbz	r2, 8010a9a <strncmp+0x20>
 8010a7e:	3901      	subs	r1, #1
 8010a80:	1884      	adds	r4, r0, r2
 8010a82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a86:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010a8a:	429a      	cmp	r2, r3
 8010a8c:	d103      	bne.n	8010a96 <strncmp+0x1c>
 8010a8e:	42a0      	cmp	r0, r4
 8010a90:	d001      	beq.n	8010a96 <strncmp+0x1c>
 8010a92:	2a00      	cmp	r2, #0
 8010a94:	d1f5      	bne.n	8010a82 <strncmp+0x8>
 8010a96:	1ad0      	subs	r0, r2, r3
 8010a98:	bd10      	pop	{r4, pc}
 8010a9a:	4610      	mov	r0, r2
 8010a9c:	e7fc      	b.n	8010a98 <strncmp+0x1e>

08010a9e <strnlen>:
 8010a9e:	b510      	push	{r4, lr}
 8010aa0:	4602      	mov	r2, r0
 8010aa2:	4401      	add	r1, r0
 8010aa4:	428a      	cmp	r2, r1
 8010aa6:	4613      	mov	r3, r2
 8010aa8:	d003      	beq.n	8010ab2 <strnlen+0x14>
 8010aaa:	781c      	ldrb	r4, [r3, #0]
 8010aac:	3201      	adds	r2, #1
 8010aae:	2c00      	cmp	r4, #0
 8010ab0:	d1f8      	bne.n	8010aa4 <strnlen+0x6>
 8010ab2:	1a18      	subs	r0, r3, r0
 8010ab4:	bd10      	pop	{r4, pc}
	...

08010ab8 <strtok>:
 8010ab8:	4b16      	ldr	r3, [pc, #88]	@ (8010b14 <strtok+0x5c>)
 8010aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010abe:	681f      	ldr	r7, [r3, #0]
 8010ac0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8010ac2:	4605      	mov	r5, r0
 8010ac4:	460e      	mov	r6, r1
 8010ac6:	b9ec      	cbnz	r4, 8010b04 <strtok+0x4c>
 8010ac8:	2050      	movs	r0, #80	@ 0x50
 8010aca:	f7fd fccf 	bl	800e46c <malloc>
 8010ace:	4602      	mov	r2, r0
 8010ad0:	6478      	str	r0, [r7, #68]	@ 0x44
 8010ad2:	b920      	cbnz	r0, 8010ade <strtok+0x26>
 8010ad4:	4b10      	ldr	r3, [pc, #64]	@ (8010b18 <strtok+0x60>)
 8010ad6:	4811      	ldr	r0, [pc, #68]	@ (8010b1c <strtok+0x64>)
 8010ad8:	215b      	movs	r1, #91	@ 0x5b
 8010ada:	f7fd fc41 	bl	800e360 <__assert_func>
 8010ade:	e9c0 4400 	strd	r4, r4, [r0]
 8010ae2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8010ae6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8010aea:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8010aee:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8010af2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8010af6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8010afa:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8010afe:	6184      	str	r4, [r0, #24]
 8010b00:	7704      	strb	r4, [r0, #28]
 8010b02:	6244      	str	r4, [r0, #36]	@ 0x24
 8010b04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010b06:	4631      	mov	r1, r6
 8010b08:	4628      	mov	r0, r5
 8010b0a:	2301      	movs	r3, #1
 8010b0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010b10:	f000 b806 	b.w	8010b20 <__strtok_r>
 8010b14:	200001c0 	.word	0x200001c0
 8010b18:	08014de3 	.word	0x08014de3
 8010b1c:	08014dfa 	.word	0x08014dfa

08010b20 <__strtok_r>:
 8010b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010b22:	4604      	mov	r4, r0
 8010b24:	b908      	cbnz	r0, 8010b2a <__strtok_r+0xa>
 8010b26:	6814      	ldr	r4, [r2, #0]
 8010b28:	b144      	cbz	r4, 8010b3c <__strtok_r+0x1c>
 8010b2a:	4620      	mov	r0, r4
 8010b2c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8010b30:	460f      	mov	r7, r1
 8010b32:	f817 6b01 	ldrb.w	r6, [r7], #1
 8010b36:	b91e      	cbnz	r6, 8010b40 <__strtok_r+0x20>
 8010b38:	b965      	cbnz	r5, 8010b54 <__strtok_r+0x34>
 8010b3a:	6015      	str	r5, [r2, #0]
 8010b3c:	2000      	movs	r0, #0
 8010b3e:	e005      	b.n	8010b4c <__strtok_r+0x2c>
 8010b40:	42b5      	cmp	r5, r6
 8010b42:	d1f6      	bne.n	8010b32 <__strtok_r+0x12>
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d1f0      	bne.n	8010b2a <__strtok_r+0xa>
 8010b48:	6014      	str	r4, [r2, #0]
 8010b4a:	7003      	strb	r3, [r0, #0]
 8010b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010b4e:	461c      	mov	r4, r3
 8010b50:	e00c      	b.n	8010b6c <__strtok_r+0x4c>
 8010b52:	b91d      	cbnz	r5, 8010b5c <__strtok_r+0x3c>
 8010b54:	4627      	mov	r7, r4
 8010b56:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010b5a:	460e      	mov	r6, r1
 8010b5c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8010b60:	42ab      	cmp	r3, r5
 8010b62:	d1f6      	bne.n	8010b52 <__strtok_r+0x32>
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d0f2      	beq.n	8010b4e <__strtok_r+0x2e>
 8010b68:	2300      	movs	r3, #0
 8010b6a:	703b      	strb	r3, [r7, #0]
 8010b6c:	6014      	str	r4, [r2, #0]
 8010b6e:	e7ed      	b.n	8010b4c <__strtok_r+0x2c>

08010b70 <_localeconv_r>:
 8010b70:	4800      	ldr	r0, [pc, #0]	@ (8010b74 <_localeconv_r+0x4>)
 8010b72:	4770      	bx	lr
 8010b74:	20000144 	.word	0x20000144

08010b78 <_close_r>:
 8010b78:	b538      	push	{r3, r4, r5, lr}
 8010b7a:	4d06      	ldr	r5, [pc, #24]	@ (8010b94 <_close_r+0x1c>)
 8010b7c:	2300      	movs	r3, #0
 8010b7e:	4604      	mov	r4, r0
 8010b80:	4608      	mov	r0, r1
 8010b82:	602b      	str	r3, [r5, #0]
 8010b84:	f7f3 ff5a 	bl	8004a3c <_close>
 8010b88:	1c43      	adds	r3, r0, #1
 8010b8a:	d102      	bne.n	8010b92 <_close_r+0x1a>
 8010b8c:	682b      	ldr	r3, [r5, #0]
 8010b8e:	b103      	cbz	r3, 8010b92 <_close_r+0x1a>
 8010b90:	6023      	str	r3, [r4, #0]
 8010b92:	bd38      	pop	{r3, r4, r5, pc}
 8010b94:	2000064c 	.word	0x2000064c

08010b98 <_reclaim_reent>:
 8010b98:	4b2d      	ldr	r3, [pc, #180]	@ (8010c50 <_reclaim_reent+0xb8>)
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	4283      	cmp	r3, r0
 8010b9e:	b570      	push	{r4, r5, r6, lr}
 8010ba0:	4604      	mov	r4, r0
 8010ba2:	d053      	beq.n	8010c4c <_reclaim_reent+0xb4>
 8010ba4:	69c3      	ldr	r3, [r0, #28]
 8010ba6:	b31b      	cbz	r3, 8010bf0 <_reclaim_reent+0x58>
 8010ba8:	68db      	ldr	r3, [r3, #12]
 8010baa:	b163      	cbz	r3, 8010bc6 <_reclaim_reent+0x2e>
 8010bac:	2500      	movs	r5, #0
 8010bae:	69e3      	ldr	r3, [r4, #28]
 8010bb0:	68db      	ldr	r3, [r3, #12]
 8010bb2:	5959      	ldr	r1, [r3, r5]
 8010bb4:	b9b1      	cbnz	r1, 8010be4 <_reclaim_reent+0x4c>
 8010bb6:	3504      	adds	r5, #4
 8010bb8:	2d80      	cmp	r5, #128	@ 0x80
 8010bba:	d1f8      	bne.n	8010bae <_reclaim_reent+0x16>
 8010bbc:	69e3      	ldr	r3, [r4, #28]
 8010bbe:	4620      	mov	r0, r4
 8010bc0:	68d9      	ldr	r1, [r3, #12]
 8010bc2:	f000 ff29 	bl	8011a18 <_free_r>
 8010bc6:	69e3      	ldr	r3, [r4, #28]
 8010bc8:	6819      	ldr	r1, [r3, #0]
 8010bca:	b111      	cbz	r1, 8010bd2 <_reclaim_reent+0x3a>
 8010bcc:	4620      	mov	r0, r4
 8010bce:	f000 ff23 	bl	8011a18 <_free_r>
 8010bd2:	69e3      	ldr	r3, [r4, #28]
 8010bd4:	689d      	ldr	r5, [r3, #8]
 8010bd6:	b15d      	cbz	r5, 8010bf0 <_reclaim_reent+0x58>
 8010bd8:	4629      	mov	r1, r5
 8010bda:	4620      	mov	r0, r4
 8010bdc:	682d      	ldr	r5, [r5, #0]
 8010bde:	f000 ff1b 	bl	8011a18 <_free_r>
 8010be2:	e7f8      	b.n	8010bd6 <_reclaim_reent+0x3e>
 8010be4:	680e      	ldr	r6, [r1, #0]
 8010be6:	4620      	mov	r0, r4
 8010be8:	f000 ff16 	bl	8011a18 <_free_r>
 8010bec:	4631      	mov	r1, r6
 8010bee:	e7e1      	b.n	8010bb4 <_reclaim_reent+0x1c>
 8010bf0:	6961      	ldr	r1, [r4, #20]
 8010bf2:	b111      	cbz	r1, 8010bfa <_reclaim_reent+0x62>
 8010bf4:	4620      	mov	r0, r4
 8010bf6:	f000 ff0f 	bl	8011a18 <_free_r>
 8010bfa:	69e1      	ldr	r1, [r4, #28]
 8010bfc:	b111      	cbz	r1, 8010c04 <_reclaim_reent+0x6c>
 8010bfe:	4620      	mov	r0, r4
 8010c00:	f000 ff0a 	bl	8011a18 <_free_r>
 8010c04:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010c06:	b111      	cbz	r1, 8010c0e <_reclaim_reent+0x76>
 8010c08:	4620      	mov	r0, r4
 8010c0a:	f000 ff05 	bl	8011a18 <_free_r>
 8010c0e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c10:	b111      	cbz	r1, 8010c18 <_reclaim_reent+0x80>
 8010c12:	4620      	mov	r0, r4
 8010c14:	f000 ff00 	bl	8011a18 <_free_r>
 8010c18:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010c1a:	b111      	cbz	r1, 8010c22 <_reclaim_reent+0x8a>
 8010c1c:	4620      	mov	r0, r4
 8010c1e:	f000 fefb 	bl	8011a18 <_free_r>
 8010c22:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010c24:	b111      	cbz	r1, 8010c2c <_reclaim_reent+0x94>
 8010c26:	4620      	mov	r0, r4
 8010c28:	f000 fef6 	bl	8011a18 <_free_r>
 8010c2c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010c2e:	b111      	cbz	r1, 8010c36 <_reclaim_reent+0x9e>
 8010c30:	4620      	mov	r0, r4
 8010c32:	f000 fef1 	bl	8011a18 <_free_r>
 8010c36:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010c38:	b111      	cbz	r1, 8010c40 <_reclaim_reent+0xa8>
 8010c3a:	4620      	mov	r0, r4
 8010c3c:	f000 feec 	bl	8011a18 <_free_r>
 8010c40:	6a23      	ldr	r3, [r4, #32]
 8010c42:	b11b      	cbz	r3, 8010c4c <_reclaim_reent+0xb4>
 8010c44:	4620      	mov	r0, r4
 8010c46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010c4a:	4718      	bx	r3
 8010c4c:	bd70      	pop	{r4, r5, r6, pc}
 8010c4e:	bf00      	nop
 8010c50:	200001c0 	.word	0x200001c0

08010c54 <_lseek_r>:
 8010c54:	b538      	push	{r3, r4, r5, lr}
 8010c56:	4d07      	ldr	r5, [pc, #28]	@ (8010c74 <_lseek_r+0x20>)
 8010c58:	4604      	mov	r4, r0
 8010c5a:	4608      	mov	r0, r1
 8010c5c:	4611      	mov	r1, r2
 8010c5e:	2200      	movs	r2, #0
 8010c60:	602a      	str	r2, [r5, #0]
 8010c62:	461a      	mov	r2, r3
 8010c64:	f7f3 ff30 	bl	8004ac8 <_lseek>
 8010c68:	1c43      	adds	r3, r0, #1
 8010c6a:	d102      	bne.n	8010c72 <_lseek_r+0x1e>
 8010c6c:	682b      	ldr	r3, [r5, #0]
 8010c6e:	b103      	cbz	r3, 8010c72 <_lseek_r+0x1e>
 8010c70:	6023      	str	r3, [r4, #0]
 8010c72:	bd38      	pop	{r3, r4, r5, pc}
 8010c74:	2000064c 	.word	0x2000064c

08010c78 <_read_r>:
 8010c78:	b538      	push	{r3, r4, r5, lr}
 8010c7a:	4d07      	ldr	r5, [pc, #28]	@ (8010c98 <_read_r+0x20>)
 8010c7c:	4604      	mov	r4, r0
 8010c7e:	4608      	mov	r0, r1
 8010c80:	4611      	mov	r1, r2
 8010c82:	2200      	movs	r2, #0
 8010c84:	602a      	str	r2, [r5, #0]
 8010c86:	461a      	mov	r2, r3
 8010c88:	f7f3 fe22 	bl	80048d0 <_read>
 8010c8c:	1c43      	adds	r3, r0, #1
 8010c8e:	d102      	bne.n	8010c96 <_read_r+0x1e>
 8010c90:	682b      	ldr	r3, [r5, #0]
 8010c92:	b103      	cbz	r3, 8010c96 <_read_r+0x1e>
 8010c94:	6023      	str	r3, [r4, #0]
 8010c96:	bd38      	pop	{r3, r4, r5, pc}
 8010c98:	2000064c 	.word	0x2000064c

08010c9c <_write_r>:
 8010c9c:	b538      	push	{r3, r4, r5, lr}
 8010c9e:	4d07      	ldr	r5, [pc, #28]	@ (8010cbc <_write_r+0x20>)
 8010ca0:	4604      	mov	r4, r0
 8010ca2:	4608      	mov	r0, r1
 8010ca4:	4611      	mov	r1, r2
 8010ca6:	2200      	movs	r2, #0
 8010ca8:	602a      	str	r2, [r5, #0]
 8010caa:	461a      	mov	r2, r3
 8010cac:	f7f3 fe56 	bl	800495c <_write>
 8010cb0:	1c43      	adds	r3, r0, #1
 8010cb2:	d102      	bne.n	8010cba <_write_r+0x1e>
 8010cb4:	682b      	ldr	r3, [r5, #0]
 8010cb6:	b103      	cbz	r3, 8010cba <_write_r+0x1e>
 8010cb8:	6023      	str	r3, [r4, #0]
 8010cba:	bd38      	pop	{r3, r4, r5, pc}
 8010cbc:	2000064c 	.word	0x2000064c

08010cc0 <__errno>:
 8010cc0:	4b01      	ldr	r3, [pc, #4]	@ (8010cc8 <__errno+0x8>)
 8010cc2:	6818      	ldr	r0, [r3, #0]
 8010cc4:	4770      	bx	lr
 8010cc6:	bf00      	nop
 8010cc8:	200001c0 	.word	0x200001c0

08010ccc <__libc_init_array>:
 8010ccc:	b570      	push	{r4, r5, r6, lr}
 8010cce:	4d0d      	ldr	r5, [pc, #52]	@ (8010d04 <__libc_init_array+0x38>)
 8010cd0:	4c0d      	ldr	r4, [pc, #52]	@ (8010d08 <__libc_init_array+0x3c>)
 8010cd2:	1b64      	subs	r4, r4, r5
 8010cd4:	10a4      	asrs	r4, r4, #2
 8010cd6:	2600      	movs	r6, #0
 8010cd8:	42a6      	cmp	r6, r4
 8010cda:	d109      	bne.n	8010cf0 <__libc_init_array+0x24>
 8010cdc:	4d0b      	ldr	r5, [pc, #44]	@ (8010d0c <__libc_init_array+0x40>)
 8010cde:	4c0c      	ldr	r4, [pc, #48]	@ (8010d10 <__libc_init_array+0x44>)
 8010ce0:	f002 fbc6 	bl	8013470 <_init>
 8010ce4:	1b64      	subs	r4, r4, r5
 8010ce6:	10a4      	asrs	r4, r4, #2
 8010ce8:	2600      	movs	r6, #0
 8010cea:	42a6      	cmp	r6, r4
 8010cec:	d105      	bne.n	8010cfa <__libc_init_array+0x2e>
 8010cee:	bd70      	pop	{r4, r5, r6, pc}
 8010cf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8010cf4:	4798      	blx	r3
 8010cf6:	3601      	adds	r6, #1
 8010cf8:	e7ee      	b.n	8010cd8 <__libc_init_array+0xc>
 8010cfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8010cfe:	4798      	blx	r3
 8010d00:	3601      	adds	r6, #1
 8010d02:	e7f2      	b.n	8010cea <__libc_init_array+0x1e>
 8010d04:	080151f8 	.word	0x080151f8
 8010d08:	080151f8 	.word	0x080151f8
 8010d0c:	080151f8 	.word	0x080151f8
 8010d10:	08015200 	.word	0x08015200

08010d14 <__retarget_lock_init_recursive>:
 8010d14:	4770      	bx	lr

08010d16 <__retarget_lock_close_recursive>:
 8010d16:	4770      	bx	lr

08010d18 <__retarget_lock_acquire_recursive>:
 8010d18:	4770      	bx	lr

08010d1a <__retarget_lock_release_recursive>:
 8010d1a:	4770      	bx	lr

08010d1c <memcpy>:
 8010d1c:	440a      	add	r2, r1
 8010d1e:	4291      	cmp	r1, r2
 8010d20:	f100 33ff 	add.w	r3, r0, #4294967295
 8010d24:	d100      	bne.n	8010d28 <memcpy+0xc>
 8010d26:	4770      	bx	lr
 8010d28:	b510      	push	{r4, lr}
 8010d2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010d2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010d32:	4291      	cmp	r1, r2
 8010d34:	d1f9      	bne.n	8010d2a <memcpy+0xe>
 8010d36:	bd10      	pop	{r4, pc}

08010d38 <nan>:
 8010d38:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010d40 <nan+0x8>
 8010d3c:	4770      	bx	lr
 8010d3e:	bf00      	nop
 8010d40:	00000000 	.word	0x00000000
 8010d44:	7ff80000 	.word	0x7ff80000

08010d48 <nanf>:
 8010d48:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010d50 <nanf+0x8>
 8010d4c:	4770      	bx	lr
 8010d4e:	bf00      	nop
 8010d50:	7fc00000 	.word	0x7fc00000

08010d54 <abort>:
 8010d54:	b508      	push	{r3, lr}
 8010d56:	2006      	movs	r0, #6
 8010d58:	f002 fac2 	bl	80132e0 <raise>
 8010d5c:	2001      	movs	r0, #1
 8010d5e:	f7f3 fdab 	bl	80048b8 <_exit>

08010d62 <quorem>:
 8010d62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d66:	6903      	ldr	r3, [r0, #16]
 8010d68:	690c      	ldr	r4, [r1, #16]
 8010d6a:	42a3      	cmp	r3, r4
 8010d6c:	4607      	mov	r7, r0
 8010d6e:	db7e      	blt.n	8010e6e <quorem+0x10c>
 8010d70:	3c01      	subs	r4, #1
 8010d72:	f101 0814 	add.w	r8, r1, #20
 8010d76:	00a3      	lsls	r3, r4, #2
 8010d78:	f100 0514 	add.w	r5, r0, #20
 8010d7c:	9300      	str	r3, [sp, #0]
 8010d7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010d82:	9301      	str	r3, [sp, #4]
 8010d84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010d88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010d8c:	3301      	adds	r3, #1
 8010d8e:	429a      	cmp	r2, r3
 8010d90:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010d94:	fbb2 f6f3 	udiv	r6, r2, r3
 8010d98:	d32e      	bcc.n	8010df8 <quorem+0x96>
 8010d9a:	f04f 0a00 	mov.w	sl, #0
 8010d9e:	46c4      	mov	ip, r8
 8010da0:	46ae      	mov	lr, r5
 8010da2:	46d3      	mov	fp, sl
 8010da4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010da8:	b298      	uxth	r0, r3
 8010daa:	fb06 a000 	mla	r0, r6, r0, sl
 8010dae:	0c02      	lsrs	r2, r0, #16
 8010db0:	0c1b      	lsrs	r3, r3, #16
 8010db2:	fb06 2303 	mla	r3, r6, r3, r2
 8010db6:	f8de 2000 	ldr.w	r2, [lr]
 8010dba:	b280      	uxth	r0, r0
 8010dbc:	b292      	uxth	r2, r2
 8010dbe:	1a12      	subs	r2, r2, r0
 8010dc0:	445a      	add	r2, fp
 8010dc2:	f8de 0000 	ldr.w	r0, [lr]
 8010dc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010dca:	b29b      	uxth	r3, r3
 8010dcc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010dd0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010dd4:	b292      	uxth	r2, r2
 8010dd6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010dda:	45e1      	cmp	r9, ip
 8010ddc:	f84e 2b04 	str.w	r2, [lr], #4
 8010de0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010de4:	d2de      	bcs.n	8010da4 <quorem+0x42>
 8010de6:	9b00      	ldr	r3, [sp, #0]
 8010de8:	58eb      	ldr	r3, [r5, r3]
 8010dea:	b92b      	cbnz	r3, 8010df8 <quorem+0x96>
 8010dec:	9b01      	ldr	r3, [sp, #4]
 8010dee:	3b04      	subs	r3, #4
 8010df0:	429d      	cmp	r5, r3
 8010df2:	461a      	mov	r2, r3
 8010df4:	d32f      	bcc.n	8010e56 <quorem+0xf4>
 8010df6:	613c      	str	r4, [r7, #16]
 8010df8:	4638      	mov	r0, r7
 8010dfa:	f001 fc93 	bl	8012724 <__mcmp>
 8010dfe:	2800      	cmp	r0, #0
 8010e00:	db25      	blt.n	8010e4e <quorem+0xec>
 8010e02:	4629      	mov	r1, r5
 8010e04:	2000      	movs	r0, #0
 8010e06:	f858 2b04 	ldr.w	r2, [r8], #4
 8010e0a:	f8d1 c000 	ldr.w	ip, [r1]
 8010e0e:	fa1f fe82 	uxth.w	lr, r2
 8010e12:	fa1f f38c 	uxth.w	r3, ip
 8010e16:	eba3 030e 	sub.w	r3, r3, lr
 8010e1a:	4403      	add	r3, r0
 8010e1c:	0c12      	lsrs	r2, r2, #16
 8010e1e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010e22:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010e26:	b29b      	uxth	r3, r3
 8010e28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010e2c:	45c1      	cmp	r9, r8
 8010e2e:	f841 3b04 	str.w	r3, [r1], #4
 8010e32:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010e36:	d2e6      	bcs.n	8010e06 <quorem+0xa4>
 8010e38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010e3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010e40:	b922      	cbnz	r2, 8010e4c <quorem+0xea>
 8010e42:	3b04      	subs	r3, #4
 8010e44:	429d      	cmp	r5, r3
 8010e46:	461a      	mov	r2, r3
 8010e48:	d30b      	bcc.n	8010e62 <quorem+0x100>
 8010e4a:	613c      	str	r4, [r7, #16]
 8010e4c:	3601      	adds	r6, #1
 8010e4e:	4630      	mov	r0, r6
 8010e50:	b003      	add	sp, #12
 8010e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e56:	6812      	ldr	r2, [r2, #0]
 8010e58:	3b04      	subs	r3, #4
 8010e5a:	2a00      	cmp	r2, #0
 8010e5c:	d1cb      	bne.n	8010df6 <quorem+0x94>
 8010e5e:	3c01      	subs	r4, #1
 8010e60:	e7c6      	b.n	8010df0 <quorem+0x8e>
 8010e62:	6812      	ldr	r2, [r2, #0]
 8010e64:	3b04      	subs	r3, #4
 8010e66:	2a00      	cmp	r2, #0
 8010e68:	d1ef      	bne.n	8010e4a <quorem+0xe8>
 8010e6a:	3c01      	subs	r4, #1
 8010e6c:	e7ea      	b.n	8010e44 <quorem+0xe2>
 8010e6e:	2000      	movs	r0, #0
 8010e70:	e7ee      	b.n	8010e50 <quorem+0xee>
 8010e72:	0000      	movs	r0, r0
 8010e74:	0000      	movs	r0, r0
	...

08010e78 <_dtoa_r>:
 8010e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e7c:	69c7      	ldr	r7, [r0, #28]
 8010e7e:	b097      	sub	sp, #92	@ 0x5c
 8010e80:	ed8d 0b04 	vstr	d0, [sp, #16]
 8010e84:	ec55 4b10 	vmov	r4, r5, d0
 8010e88:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010e8a:	9107      	str	r1, [sp, #28]
 8010e8c:	4681      	mov	r9, r0
 8010e8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8010e90:	9311      	str	r3, [sp, #68]	@ 0x44
 8010e92:	b97f      	cbnz	r7, 8010eb4 <_dtoa_r+0x3c>
 8010e94:	2010      	movs	r0, #16
 8010e96:	f7fd fae9 	bl	800e46c <malloc>
 8010e9a:	4602      	mov	r2, r0
 8010e9c:	f8c9 001c 	str.w	r0, [r9, #28]
 8010ea0:	b920      	cbnz	r0, 8010eac <_dtoa_r+0x34>
 8010ea2:	4ba9      	ldr	r3, [pc, #676]	@ (8011148 <_dtoa_r+0x2d0>)
 8010ea4:	21ef      	movs	r1, #239	@ 0xef
 8010ea6:	48a9      	ldr	r0, [pc, #676]	@ (801114c <_dtoa_r+0x2d4>)
 8010ea8:	f7fd fa5a 	bl	800e360 <__assert_func>
 8010eac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010eb0:	6007      	str	r7, [r0, #0]
 8010eb2:	60c7      	str	r7, [r0, #12]
 8010eb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010eb8:	6819      	ldr	r1, [r3, #0]
 8010eba:	b159      	cbz	r1, 8010ed4 <_dtoa_r+0x5c>
 8010ebc:	685a      	ldr	r2, [r3, #4]
 8010ebe:	604a      	str	r2, [r1, #4]
 8010ec0:	2301      	movs	r3, #1
 8010ec2:	4093      	lsls	r3, r2
 8010ec4:	608b      	str	r3, [r1, #8]
 8010ec6:	4648      	mov	r0, r9
 8010ec8:	f001 f9b0 	bl	801222c <_Bfree>
 8010ecc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010ed0:	2200      	movs	r2, #0
 8010ed2:	601a      	str	r2, [r3, #0]
 8010ed4:	1e2b      	subs	r3, r5, #0
 8010ed6:	bfb9      	ittee	lt
 8010ed8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010edc:	9305      	strlt	r3, [sp, #20]
 8010ede:	2300      	movge	r3, #0
 8010ee0:	6033      	strge	r3, [r6, #0]
 8010ee2:	9f05      	ldr	r7, [sp, #20]
 8010ee4:	4b9a      	ldr	r3, [pc, #616]	@ (8011150 <_dtoa_r+0x2d8>)
 8010ee6:	bfbc      	itt	lt
 8010ee8:	2201      	movlt	r2, #1
 8010eea:	6032      	strlt	r2, [r6, #0]
 8010eec:	43bb      	bics	r3, r7
 8010eee:	d112      	bne.n	8010f16 <_dtoa_r+0x9e>
 8010ef0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010ef2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010ef6:	6013      	str	r3, [r2, #0]
 8010ef8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010efc:	4323      	orrs	r3, r4
 8010efe:	f000 855a 	beq.w	80119b6 <_dtoa_r+0xb3e>
 8010f02:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010f04:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011164 <_dtoa_r+0x2ec>
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	f000 855c 	beq.w	80119c6 <_dtoa_r+0xb4e>
 8010f0e:	f10a 0303 	add.w	r3, sl, #3
 8010f12:	f000 bd56 	b.w	80119c2 <_dtoa_r+0xb4a>
 8010f16:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	ec51 0b17 	vmov	r0, r1, d7
 8010f20:	2300      	movs	r3, #0
 8010f22:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010f26:	f7ef fdff 	bl	8000b28 <__aeabi_dcmpeq>
 8010f2a:	4680      	mov	r8, r0
 8010f2c:	b158      	cbz	r0, 8010f46 <_dtoa_r+0xce>
 8010f2e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010f30:	2301      	movs	r3, #1
 8010f32:	6013      	str	r3, [r2, #0]
 8010f34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010f36:	b113      	cbz	r3, 8010f3e <_dtoa_r+0xc6>
 8010f38:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010f3a:	4b86      	ldr	r3, [pc, #536]	@ (8011154 <_dtoa_r+0x2dc>)
 8010f3c:	6013      	str	r3, [r2, #0]
 8010f3e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011168 <_dtoa_r+0x2f0>
 8010f42:	f000 bd40 	b.w	80119c6 <_dtoa_r+0xb4e>
 8010f46:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8010f4a:	aa14      	add	r2, sp, #80	@ 0x50
 8010f4c:	a915      	add	r1, sp, #84	@ 0x54
 8010f4e:	4648      	mov	r0, r9
 8010f50:	f001 fd08 	bl	8012964 <__d2b>
 8010f54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010f58:	9002      	str	r0, [sp, #8]
 8010f5a:	2e00      	cmp	r6, #0
 8010f5c:	d078      	beq.n	8011050 <_dtoa_r+0x1d8>
 8010f5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010f60:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8010f64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010f68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010f6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010f70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010f74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010f78:	4619      	mov	r1, r3
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	4b76      	ldr	r3, [pc, #472]	@ (8011158 <_dtoa_r+0x2e0>)
 8010f7e:	f7ef f9b3 	bl	80002e8 <__aeabi_dsub>
 8010f82:	a36b      	add	r3, pc, #428	@ (adr r3, 8011130 <_dtoa_r+0x2b8>)
 8010f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f88:	f7ef fb66 	bl	8000658 <__aeabi_dmul>
 8010f8c:	a36a      	add	r3, pc, #424	@ (adr r3, 8011138 <_dtoa_r+0x2c0>)
 8010f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f92:	f7ef f9ab 	bl	80002ec <__adddf3>
 8010f96:	4604      	mov	r4, r0
 8010f98:	4630      	mov	r0, r6
 8010f9a:	460d      	mov	r5, r1
 8010f9c:	f7ef faf2 	bl	8000584 <__aeabi_i2d>
 8010fa0:	a367      	add	r3, pc, #412	@ (adr r3, 8011140 <_dtoa_r+0x2c8>)
 8010fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fa6:	f7ef fb57 	bl	8000658 <__aeabi_dmul>
 8010faa:	4602      	mov	r2, r0
 8010fac:	460b      	mov	r3, r1
 8010fae:	4620      	mov	r0, r4
 8010fb0:	4629      	mov	r1, r5
 8010fb2:	f7ef f99b 	bl	80002ec <__adddf3>
 8010fb6:	4604      	mov	r4, r0
 8010fb8:	460d      	mov	r5, r1
 8010fba:	f7ef fdfd 	bl	8000bb8 <__aeabi_d2iz>
 8010fbe:	2200      	movs	r2, #0
 8010fc0:	4607      	mov	r7, r0
 8010fc2:	2300      	movs	r3, #0
 8010fc4:	4620      	mov	r0, r4
 8010fc6:	4629      	mov	r1, r5
 8010fc8:	f7ef fdb8 	bl	8000b3c <__aeabi_dcmplt>
 8010fcc:	b140      	cbz	r0, 8010fe0 <_dtoa_r+0x168>
 8010fce:	4638      	mov	r0, r7
 8010fd0:	f7ef fad8 	bl	8000584 <__aeabi_i2d>
 8010fd4:	4622      	mov	r2, r4
 8010fd6:	462b      	mov	r3, r5
 8010fd8:	f7ef fda6 	bl	8000b28 <__aeabi_dcmpeq>
 8010fdc:	b900      	cbnz	r0, 8010fe0 <_dtoa_r+0x168>
 8010fde:	3f01      	subs	r7, #1
 8010fe0:	2f16      	cmp	r7, #22
 8010fe2:	d852      	bhi.n	801108a <_dtoa_r+0x212>
 8010fe4:	4b5d      	ldr	r3, [pc, #372]	@ (801115c <_dtoa_r+0x2e4>)
 8010fe6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010ff2:	f7ef fda3 	bl	8000b3c <__aeabi_dcmplt>
 8010ff6:	2800      	cmp	r0, #0
 8010ff8:	d049      	beq.n	801108e <_dtoa_r+0x216>
 8010ffa:	3f01      	subs	r7, #1
 8010ffc:	2300      	movs	r3, #0
 8010ffe:	9310      	str	r3, [sp, #64]	@ 0x40
 8011000:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011002:	1b9b      	subs	r3, r3, r6
 8011004:	1e5a      	subs	r2, r3, #1
 8011006:	bf45      	ittet	mi
 8011008:	f1c3 0301 	rsbmi	r3, r3, #1
 801100c:	9300      	strmi	r3, [sp, #0]
 801100e:	2300      	movpl	r3, #0
 8011010:	2300      	movmi	r3, #0
 8011012:	9206      	str	r2, [sp, #24]
 8011014:	bf54      	ite	pl
 8011016:	9300      	strpl	r3, [sp, #0]
 8011018:	9306      	strmi	r3, [sp, #24]
 801101a:	2f00      	cmp	r7, #0
 801101c:	db39      	blt.n	8011092 <_dtoa_r+0x21a>
 801101e:	9b06      	ldr	r3, [sp, #24]
 8011020:	970d      	str	r7, [sp, #52]	@ 0x34
 8011022:	443b      	add	r3, r7
 8011024:	9306      	str	r3, [sp, #24]
 8011026:	2300      	movs	r3, #0
 8011028:	9308      	str	r3, [sp, #32]
 801102a:	9b07      	ldr	r3, [sp, #28]
 801102c:	2b09      	cmp	r3, #9
 801102e:	d863      	bhi.n	80110f8 <_dtoa_r+0x280>
 8011030:	2b05      	cmp	r3, #5
 8011032:	bfc4      	itt	gt
 8011034:	3b04      	subgt	r3, #4
 8011036:	9307      	strgt	r3, [sp, #28]
 8011038:	9b07      	ldr	r3, [sp, #28]
 801103a:	f1a3 0302 	sub.w	r3, r3, #2
 801103e:	bfcc      	ite	gt
 8011040:	2400      	movgt	r4, #0
 8011042:	2401      	movle	r4, #1
 8011044:	2b03      	cmp	r3, #3
 8011046:	d863      	bhi.n	8011110 <_dtoa_r+0x298>
 8011048:	e8df f003 	tbb	[pc, r3]
 801104c:	2b375452 	.word	0x2b375452
 8011050:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011054:	441e      	add	r6, r3
 8011056:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801105a:	2b20      	cmp	r3, #32
 801105c:	bfc1      	itttt	gt
 801105e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011062:	409f      	lslgt	r7, r3
 8011064:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011068:	fa24 f303 	lsrgt.w	r3, r4, r3
 801106c:	bfd6      	itet	le
 801106e:	f1c3 0320 	rsble	r3, r3, #32
 8011072:	ea47 0003 	orrgt.w	r0, r7, r3
 8011076:	fa04 f003 	lslle.w	r0, r4, r3
 801107a:	f7ef fa73 	bl	8000564 <__aeabi_ui2d>
 801107e:	2201      	movs	r2, #1
 8011080:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011084:	3e01      	subs	r6, #1
 8011086:	9212      	str	r2, [sp, #72]	@ 0x48
 8011088:	e776      	b.n	8010f78 <_dtoa_r+0x100>
 801108a:	2301      	movs	r3, #1
 801108c:	e7b7      	b.n	8010ffe <_dtoa_r+0x186>
 801108e:	9010      	str	r0, [sp, #64]	@ 0x40
 8011090:	e7b6      	b.n	8011000 <_dtoa_r+0x188>
 8011092:	9b00      	ldr	r3, [sp, #0]
 8011094:	1bdb      	subs	r3, r3, r7
 8011096:	9300      	str	r3, [sp, #0]
 8011098:	427b      	negs	r3, r7
 801109a:	9308      	str	r3, [sp, #32]
 801109c:	2300      	movs	r3, #0
 801109e:	930d      	str	r3, [sp, #52]	@ 0x34
 80110a0:	e7c3      	b.n	801102a <_dtoa_r+0x1b2>
 80110a2:	2301      	movs	r3, #1
 80110a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80110a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80110a8:	eb07 0b03 	add.w	fp, r7, r3
 80110ac:	f10b 0301 	add.w	r3, fp, #1
 80110b0:	2b01      	cmp	r3, #1
 80110b2:	9303      	str	r3, [sp, #12]
 80110b4:	bfb8      	it	lt
 80110b6:	2301      	movlt	r3, #1
 80110b8:	e006      	b.n	80110c8 <_dtoa_r+0x250>
 80110ba:	2301      	movs	r3, #1
 80110bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80110be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	dd28      	ble.n	8011116 <_dtoa_r+0x29e>
 80110c4:	469b      	mov	fp, r3
 80110c6:	9303      	str	r3, [sp, #12]
 80110c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80110cc:	2100      	movs	r1, #0
 80110ce:	2204      	movs	r2, #4
 80110d0:	f102 0514 	add.w	r5, r2, #20
 80110d4:	429d      	cmp	r5, r3
 80110d6:	d926      	bls.n	8011126 <_dtoa_r+0x2ae>
 80110d8:	6041      	str	r1, [r0, #4]
 80110da:	4648      	mov	r0, r9
 80110dc:	f001 f866 	bl	80121ac <_Balloc>
 80110e0:	4682      	mov	sl, r0
 80110e2:	2800      	cmp	r0, #0
 80110e4:	d142      	bne.n	801116c <_dtoa_r+0x2f4>
 80110e6:	4b1e      	ldr	r3, [pc, #120]	@ (8011160 <_dtoa_r+0x2e8>)
 80110e8:	4602      	mov	r2, r0
 80110ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80110ee:	e6da      	b.n	8010ea6 <_dtoa_r+0x2e>
 80110f0:	2300      	movs	r3, #0
 80110f2:	e7e3      	b.n	80110bc <_dtoa_r+0x244>
 80110f4:	2300      	movs	r3, #0
 80110f6:	e7d5      	b.n	80110a4 <_dtoa_r+0x22c>
 80110f8:	2401      	movs	r4, #1
 80110fa:	2300      	movs	r3, #0
 80110fc:	9307      	str	r3, [sp, #28]
 80110fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8011100:	f04f 3bff 	mov.w	fp, #4294967295
 8011104:	2200      	movs	r2, #0
 8011106:	f8cd b00c 	str.w	fp, [sp, #12]
 801110a:	2312      	movs	r3, #18
 801110c:	920c      	str	r2, [sp, #48]	@ 0x30
 801110e:	e7db      	b.n	80110c8 <_dtoa_r+0x250>
 8011110:	2301      	movs	r3, #1
 8011112:	9309      	str	r3, [sp, #36]	@ 0x24
 8011114:	e7f4      	b.n	8011100 <_dtoa_r+0x288>
 8011116:	f04f 0b01 	mov.w	fp, #1
 801111a:	f8cd b00c 	str.w	fp, [sp, #12]
 801111e:	465b      	mov	r3, fp
 8011120:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011124:	e7d0      	b.n	80110c8 <_dtoa_r+0x250>
 8011126:	3101      	adds	r1, #1
 8011128:	0052      	lsls	r2, r2, #1
 801112a:	e7d1      	b.n	80110d0 <_dtoa_r+0x258>
 801112c:	f3af 8000 	nop.w
 8011130:	636f4361 	.word	0x636f4361
 8011134:	3fd287a7 	.word	0x3fd287a7
 8011138:	8b60c8b3 	.word	0x8b60c8b3
 801113c:	3fc68a28 	.word	0x3fc68a28
 8011140:	509f79fb 	.word	0x509f79fb
 8011144:	3fd34413 	.word	0x3fd34413
 8011148:	08014de3 	.word	0x08014de3
 801114c:	08014e69 	.word	0x08014e69
 8011150:	7ff00000 	.word	0x7ff00000
 8011154:	08014dbb 	.word	0x08014dbb
 8011158:	3ff80000 	.word	0x3ff80000
 801115c:	08015128 	.word	0x08015128
 8011160:	08014ec1 	.word	0x08014ec1
 8011164:	08014e65 	.word	0x08014e65
 8011168:	08014dba 	.word	0x08014dba
 801116c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011170:	6018      	str	r0, [r3, #0]
 8011172:	9b03      	ldr	r3, [sp, #12]
 8011174:	2b0e      	cmp	r3, #14
 8011176:	f200 80a1 	bhi.w	80112bc <_dtoa_r+0x444>
 801117a:	2c00      	cmp	r4, #0
 801117c:	f000 809e 	beq.w	80112bc <_dtoa_r+0x444>
 8011180:	2f00      	cmp	r7, #0
 8011182:	dd33      	ble.n	80111ec <_dtoa_r+0x374>
 8011184:	4b9c      	ldr	r3, [pc, #624]	@ (80113f8 <_dtoa_r+0x580>)
 8011186:	f007 020f 	and.w	r2, r7, #15
 801118a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801118e:	ed93 7b00 	vldr	d7, [r3]
 8011192:	05f8      	lsls	r0, r7, #23
 8011194:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011198:	ea4f 1427 	mov.w	r4, r7, asr #4
 801119c:	d516      	bpl.n	80111cc <_dtoa_r+0x354>
 801119e:	4b97      	ldr	r3, [pc, #604]	@ (80113fc <_dtoa_r+0x584>)
 80111a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80111a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80111a8:	f7ef fb80 	bl	80008ac <__aeabi_ddiv>
 80111ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80111b0:	f004 040f 	and.w	r4, r4, #15
 80111b4:	2603      	movs	r6, #3
 80111b6:	4d91      	ldr	r5, [pc, #580]	@ (80113fc <_dtoa_r+0x584>)
 80111b8:	b954      	cbnz	r4, 80111d0 <_dtoa_r+0x358>
 80111ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80111be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80111c2:	f7ef fb73 	bl	80008ac <__aeabi_ddiv>
 80111c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80111ca:	e028      	b.n	801121e <_dtoa_r+0x3a6>
 80111cc:	2602      	movs	r6, #2
 80111ce:	e7f2      	b.n	80111b6 <_dtoa_r+0x33e>
 80111d0:	07e1      	lsls	r1, r4, #31
 80111d2:	d508      	bpl.n	80111e6 <_dtoa_r+0x36e>
 80111d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80111d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80111dc:	f7ef fa3c 	bl	8000658 <__aeabi_dmul>
 80111e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80111e4:	3601      	adds	r6, #1
 80111e6:	1064      	asrs	r4, r4, #1
 80111e8:	3508      	adds	r5, #8
 80111ea:	e7e5      	b.n	80111b8 <_dtoa_r+0x340>
 80111ec:	f000 80af 	beq.w	801134e <_dtoa_r+0x4d6>
 80111f0:	427c      	negs	r4, r7
 80111f2:	4b81      	ldr	r3, [pc, #516]	@ (80113f8 <_dtoa_r+0x580>)
 80111f4:	4d81      	ldr	r5, [pc, #516]	@ (80113fc <_dtoa_r+0x584>)
 80111f6:	f004 020f 	and.w	r2, r4, #15
 80111fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80111fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011202:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011206:	f7ef fa27 	bl	8000658 <__aeabi_dmul>
 801120a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801120e:	1124      	asrs	r4, r4, #4
 8011210:	2300      	movs	r3, #0
 8011212:	2602      	movs	r6, #2
 8011214:	2c00      	cmp	r4, #0
 8011216:	f040 808f 	bne.w	8011338 <_dtoa_r+0x4c0>
 801121a:	2b00      	cmp	r3, #0
 801121c:	d1d3      	bne.n	80111c6 <_dtoa_r+0x34e>
 801121e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011220:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011224:	2b00      	cmp	r3, #0
 8011226:	f000 8094 	beq.w	8011352 <_dtoa_r+0x4da>
 801122a:	4b75      	ldr	r3, [pc, #468]	@ (8011400 <_dtoa_r+0x588>)
 801122c:	2200      	movs	r2, #0
 801122e:	4620      	mov	r0, r4
 8011230:	4629      	mov	r1, r5
 8011232:	f7ef fc83 	bl	8000b3c <__aeabi_dcmplt>
 8011236:	2800      	cmp	r0, #0
 8011238:	f000 808b 	beq.w	8011352 <_dtoa_r+0x4da>
 801123c:	9b03      	ldr	r3, [sp, #12]
 801123e:	2b00      	cmp	r3, #0
 8011240:	f000 8087 	beq.w	8011352 <_dtoa_r+0x4da>
 8011244:	f1bb 0f00 	cmp.w	fp, #0
 8011248:	dd34      	ble.n	80112b4 <_dtoa_r+0x43c>
 801124a:	4620      	mov	r0, r4
 801124c:	4b6d      	ldr	r3, [pc, #436]	@ (8011404 <_dtoa_r+0x58c>)
 801124e:	2200      	movs	r2, #0
 8011250:	4629      	mov	r1, r5
 8011252:	f7ef fa01 	bl	8000658 <__aeabi_dmul>
 8011256:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801125a:	f107 38ff 	add.w	r8, r7, #4294967295
 801125e:	3601      	adds	r6, #1
 8011260:	465c      	mov	r4, fp
 8011262:	4630      	mov	r0, r6
 8011264:	f7ef f98e 	bl	8000584 <__aeabi_i2d>
 8011268:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801126c:	f7ef f9f4 	bl	8000658 <__aeabi_dmul>
 8011270:	4b65      	ldr	r3, [pc, #404]	@ (8011408 <_dtoa_r+0x590>)
 8011272:	2200      	movs	r2, #0
 8011274:	f7ef f83a 	bl	80002ec <__adddf3>
 8011278:	4605      	mov	r5, r0
 801127a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801127e:	2c00      	cmp	r4, #0
 8011280:	d16a      	bne.n	8011358 <_dtoa_r+0x4e0>
 8011282:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011286:	4b61      	ldr	r3, [pc, #388]	@ (801140c <_dtoa_r+0x594>)
 8011288:	2200      	movs	r2, #0
 801128a:	f7ef f82d 	bl	80002e8 <__aeabi_dsub>
 801128e:	4602      	mov	r2, r0
 8011290:	460b      	mov	r3, r1
 8011292:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011296:	462a      	mov	r2, r5
 8011298:	4633      	mov	r3, r6
 801129a:	f7ef fc6d 	bl	8000b78 <__aeabi_dcmpgt>
 801129e:	2800      	cmp	r0, #0
 80112a0:	f040 8298 	bne.w	80117d4 <_dtoa_r+0x95c>
 80112a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80112a8:	462a      	mov	r2, r5
 80112aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80112ae:	f7ef fc45 	bl	8000b3c <__aeabi_dcmplt>
 80112b2:	bb38      	cbnz	r0, 8011304 <_dtoa_r+0x48c>
 80112b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80112b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80112bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80112be:	2b00      	cmp	r3, #0
 80112c0:	f2c0 8157 	blt.w	8011572 <_dtoa_r+0x6fa>
 80112c4:	2f0e      	cmp	r7, #14
 80112c6:	f300 8154 	bgt.w	8011572 <_dtoa_r+0x6fa>
 80112ca:	4b4b      	ldr	r3, [pc, #300]	@ (80113f8 <_dtoa_r+0x580>)
 80112cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80112d0:	ed93 7b00 	vldr	d7, [r3]
 80112d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	ed8d 7b00 	vstr	d7, [sp]
 80112dc:	f280 80e5 	bge.w	80114aa <_dtoa_r+0x632>
 80112e0:	9b03      	ldr	r3, [sp, #12]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	f300 80e1 	bgt.w	80114aa <_dtoa_r+0x632>
 80112e8:	d10c      	bne.n	8011304 <_dtoa_r+0x48c>
 80112ea:	4b48      	ldr	r3, [pc, #288]	@ (801140c <_dtoa_r+0x594>)
 80112ec:	2200      	movs	r2, #0
 80112ee:	ec51 0b17 	vmov	r0, r1, d7
 80112f2:	f7ef f9b1 	bl	8000658 <__aeabi_dmul>
 80112f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80112fa:	f7ef fc33 	bl	8000b64 <__aeabi_dcmpge>
 80112fe:	2800      	cmp	r0, #0
 8011300:	f000 8266 	beq.w	80117d0 <_dtoa_r+0x958>
 8011304:	2400      	movs	r4, #0
 8011306:	4625      	mov	r5, r4
 8011308:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801130a:	4656      	mov	r6, sl
 801130c:	ea6f 0803 	mvn.w	r8, r3
 8011310:	2700      	movs	r7, #0
 8011312:	4621      	mov	r1, r4
 8011314:	4648      	mov	r0, r9
 8011316:	f000 ff89 	bl	801222c <_Bfree>
 801131a:	2d00      	cmp	r5, #0
 801131c:	f000 80bd 	beq.w	801149a <_dtoa_r+0x622>
 8011320:	b12f      	cbz	r7, 801132e <_dtoa_r+0x4b6>
 8011322:	42af      	cmp	r7, r5
 8011324:	d003      	beq.n	801132e <_dtoa_r+0x4b6>
 8011326:	4639      	mov	r1, r7
 8011328:	4648      	mov	r0, r9
 801132a:	f000 ff7f 	bl	801222c <_Bfree>
 801132e:	4629      	mov	r1, r5
 8011330:	4648      	mov	r0, r9
 8011332:	f000 ff7b 	bl	801222c <_Bfree>
 8011336:	e0b0      	b.n	801149a <_dtoa_r+0x622>
 8011338:	07e2      	lsls	r2, r4, #31
 801133a:	d505      	bpl.n	8011348 <_dtoa_r+0x4d0>
 801133c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011340:	f7ef f98a 	bl	8000658 <__aeabi_dmul>
 8011344:	3601      	adds	r6, #1
 8011346:	2301      	movs	r3, #1
 8011348:	1064      	asrs	r4, r4, #1
 801134a:	3508      	adds	r5, #8
 801134c:	e762      	b.n	8011214 <_dtoa_r+0x39c>
 801134e:	2602      	movs	r6, #2
 8011350:	e765      	b.n	801121e <_dtoa_r+0x3a6>
 8011352:	9c03      	ldr	r4, [sp, #12]
 8011354:	46b8      	mov	r8, r7
 8011356:	e784      	b.n	8011262 <_dtoa_r+0x3ea>
 8011358:	4b27      	ldr	r3, [pc, #156]	@ (80113f8 <_dtoa_r+0x580>)
 801135a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801135c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011360:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011364:	4454      	add	r4, sl
 8011366:	2900      	cmp	r1, #0
 8011368:	d054      	beq.n	8011414 <_dtoa_r+0x59c>
 801136a:	4929      	ldr	r1, [pc, #164]	@ (8011410 <_dtoa_r+0x598>)
 801136c:	2000      	movs	r0, #0
 801136e:	f7ef fa9d 	bl	80008ac <__aeabi_ddiv>
 8011372:	4633      	mov	r3, r6
 8011374:	462a      	mov	r2, r5
 8011376:	f7ee ffb7 	bl	80002e8 <__aeabi_dsub>
 801137a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801137e:	4656      	mov	r6, sl
 8011380:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011384:	f7ef fc18 	bl	8000bb8 <__aeabi_d2iz>
 8011388:	4605      	mov	r5, r0
 801138a:	f7ef f8fb 	bl	8000584 <__aeabi_i2d>
 801138e:	4602      	mov	r2, r0
 8011390:	460b      	mov	r3, r1
 8011392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011396:	f7ee ffa7 	bl	80002e8 <__aeabi_dsub>
 801139a:	3530      	adds	r5, #48	@ 0x30
 801139c:	4602      	mov	r2, r0
 801139e:	460b      	mov	r3, r1
 80113a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80113a4:	f806 5b01 	strb.w	r5, [r6], #1
 80113a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80113ac:	f7ef fbc6 	bl	8000b3c <__aeabi_dcmplt>
 80113b0:	2800      	cmp	r0, #0
 80113b2:	d172      	bne.n	801149a <_dtoa_r+0x622>
 80113b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80113b8:	4911      	ldr	r1, [pc, #68]	@ (8011400 <_dtoa_r+0x588>)
 80113ba:	2000      	movs	r0, #0
 80113bc:	f7ee ff94 	bl	80002e8 <__aeabi_dsub>
 80113c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80113c4:	f7ef fbba 	bl	8000b3c <__aeabi_dcmplt>
 80113c8:	2800      	cmp	r0, #0
 80113ca:	f040 80b4 	bne.w	8011536 <_dtoa_r+0x6be>
 80113ce:	42a6      	cmp	r6, r4
 80113d0:	f43f af70 	beq.w	80112b4 <_dtoa_r+0x43c>
 80113d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80113d8:	4b0a      	ldr	r3, [pc, #40]	@ (8011404 <_dtoa_r+0x58c>)
 80113da:	2200      	movs	r2, #0
 80113dc:	f7ef f93c 	bl	8000658 <__aeabi_dmul>
 80113e0:	4b08      	ldr	r3, [pc, #32]	@ (8011404 <_dtoa_r+0x58c>)
 80113e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80113e6:	2200      	movs	r2, #0
 80113e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80113ec:	f7ef f934 	bl	8000658 <__aeabi_dmul>
 80113f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80113f4:	e7c4      	b.n	8011380 <_dtoa_r+0x508>
 80113f6:	bf00      	nop
 80113f8:	08015128 	.word	0x08015128
 80113fc:	08015100 	.word	0x08015100
 8011400:	3ff00000 	.word	0x3ff00000
 8011404:	40240000 	.word	0x40240000
 8011408:	401c0000 	.word	0x401c0000
 801140c:	40140000 	.word	0x40140000
 8011410:	3fe00000 	.word	0x3fe00000
 8011414:	4631      	mov	r1, r6
 8011416:	4628      	mov	r0, r5
 8011418:	f7ef f91e 	bl	8000658 <__aeabi_dmul>
 801141c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011420:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011422:	4656      	mov	r6, sl
 8011424:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011428:	f7ef fbc6 	bl	8000bb8 <__aeabi_d2iz>
 801142c:	4605      	mov	r5, r0
 801142e:	f7ef f8a9 	bl	8000584 <__aeabi_i2d>
 8011432:	4602      	mov	r2, r0
 8011434:	460b      	mov	r3, r1
 8011436:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801143a:	f7ee ff55 	bl	80002e8 <__aeabi_dsub>
 801143e:	3530      	adds	r5, #48	@ 0x30
 8011440:	f806 5b01 	strb.w	r5, [r6], #1
 8011444:	4602      	mov	r2, r0
 8011446:	460b      	mov	r3, r1
 8011448:	42a6      	cmp	r6, r4
 801144a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801144e:	f04f 0200 	mov.w	r2, #0
 8011452:	d124      	bne.n	801149e <_dtoa_r+0x626>
 8011454:	4baf      	ldr	r3, [pc, #700]	@ (8011714 <_dtoa_r+0x89c>)
 8011456:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801145a:	f7ee ff47 	bl	80002ec <__adddf3>
 801145e:	4602      	mov	r2, r0
 8011460:	460b      	mov	r3, r1
 8011462:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011466:	f7ef fb87 	bl	8000b78 <__aeabi_dcmpgt>
 801146a:	2800      	cmp	r0, #0
 801146c:	d163      	bne.n	8011536 <_dtoa_r+0x6be>
 801146e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011472:	49a8      	ldr	r1, [pc, #672]	@ (8011714 <_dtoa_r+0x89c>)
 8011474:	2000      	movs	r0, #0
 8011476:	f7ee ff37 	bl	80002e8 <__aeabi_dsub>
 801147a:	4602      	mov	r2, r0
 801147c:	460b      	mov	r3, r1
 801147e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011482:	f7ef fb5b 	bl	8000b3c <__aeabi_dcmplt>
 8011486:	2800      	cmp	r0, #0
 8011488:	f43f af14 	beq.w	80112b4 <_dtoa_r+0x43c>
 801148c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801148e:	1e73      	subs	r3, r6, #1
 8011490:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011492:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011496:	2b30      	cmp	r3, #48	@ 0x30
 8011498:	d0f8      	beq.n	801148c <_dtoa_r+0x614>
 801149a:	4647      	mov	r7, r8
 801149c:	e03b      	b.n	8011516 <_dtoa_r+0x69e>
 801149e:	4b9e      	ldr	r3, [pc, #632]	@ (8011718 <_dtoa_r+0x8a0>)
 80114a0:	f7ef f8da 	bl	8000658 <__aeabi_dmul>
 80114a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80114a8:	e7bc      	b.n	8011424 <_dtoa_r+0x5ac>
 80114aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80114ae:	4656      	mov	r6, sl
 80114b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80114b4:	4620      	mov	r0, r4
 80114b6:	4629      	mov	r1, r5
 80114b8:	f7ef f9f8 	bl	80008ac <__aeabi_ddiv>
 80114bc:	f7ef fb7c 	bl	8000bb8 <__aeabi_d2iz>
 80114c0:	4680      	mov	r8, r0
 80114c2:	f7ef f85f 	bl	8000584 <__aeabi_i2d>
 80114c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80114ca:	f7ef f8c5 	bl	8000658 <__aeabi_dmul>
 80114ce:	4602      	mov	r2, r0
 80114d0:	460b      	mov	r3, r1
 80114d2:	4620      	mov	r0, r4
 80114d4:	4629      	mov	r1, r5
 80114d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80114da:	f7ee ff05 	bl	80002e8 <__aeabi_dsub>
 80114de:	f806 4b01 	strb.w	r4, [r6], #1
 80114e2:	9d03      	ldr	r5, [sp, #12]
 80114e4:	eba6 040a 	sub.w	r4, r6, sl
 80114e8:	42a5      	cmp	r5, r4
 80114ea:	4602      	mov	r2, r0
 80114ec:	460b      	mov	r3, r1
 80114ee:	d133      	bne.n	8011558 <_dtoa_r+0x6e0>
 80114f0:	f7ee fefc 	bl	80002ec <__adddf3>
 80114f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80114f8:	4604      	mov	r4, r0
 80114fa:	460d      	mov	r5, r1
 80114fc:	f7ef fb3c 	bl	8000b78 <__aeabi_dcmpgt>
 8011500:	b9c0      	cbnz	r0, 8011534 <_dtoa_r+0x6bc>
 8011502:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011506:	4620      	mov	r0, r4
 8011508:	4629      	mov	r1, r5
 801150a:	f7ef fb0d 	bl	8000b28 <__aeabi_dcmpeq>
 801150e:	b110      	cbz	r0, 8011516 <_dtoa_r+0x69e>
 8011510:	f018 0f01 	tst.w	r8, #1
 8011514:	d10e      	bne.n	8011534 <_dtoa_r+0x6bc>
 8011516:	9902      	ldr	r1, [sp, #8]
 8011518:	4648      	mov	r0, r9
 801151a:	f000 fe87 	bl	801222c <_Bfree>
 801151e:	2300      	movs	r3, #0
 8011520:	7033      	strb	r3, [r6, #0]
 8011522:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011524:	3701      	adds	r7, #1
 8011526:	601f      	str	r7, [r3, #0]
 8011528:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801152a:	2b00      	cmp	r3, #0
 801152c:	f000 824b 	beq.w	80119c6 <_dtoa_r+0xb4e>
 8011530:	601e      	str	r6, [r3, #0]
 8011532:	e248      	b.n	80119c6 <_dtoa_r+0xb4e>
 8011534:	46b8      	mov	r8, r7
 8011536:	4633      	mov	r3, r6
 8011538:	461e      	mov	r6, r3
 801153a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801153e:	2a39      	cmp	r2, #57	@ 0x39
 8011540:	d106      	bne.n	8011550 <_dtoa_r+0x6d8>
 8011542:	459a      	cmp	sl, r3
 8011544:	d1f8      	bne.n	8011538 <_dtoa_r+0x6c0>
 8011546:	2230      	movs	r2, #48	@ 0x30
 8011548:	f108 0801 	add.w	r8, r8, #1
 801154c:	f88a 2000 	strb.w	r2, [sl]
 8011550:	781a      	ldrb	r2, [r3, #0]
 8011552:	3201      	adds	r2, #1
 8011554:	701a      	strb	r2, [r3, #0]
 8011556:	e7a0      	b.n	801149a <_dtoa_r+0x622>
 8011558:	4b6f      	ldr	r3, [pc, #444]	@ (8011718 <_dtoa_r+0x8a0>)
 801155a:	2200      	movs	r2, #0
 801155c:	f7ef f87c 	bl	8000658 <__aeabi_dmul>
 8011560:	2200      	movs	r2, #0
 8011562:	2300      	movs	r3, #0
 8011564:	4604      	mov	r4, r0
 8011566:	460d      	mov	r5, r1
 8011568:	f7ef fade 	bl	8000b28 <__aeabi_dcmpeq>
 801156c:	2800      	cmp	r0, #0
 801156e:	d09f      	beq.n	80114b0 <_dtoa_r+0x638>
 8011570:	e7d1      	b.n	8011516 <_dtoa_r+0x69e>
 8011572:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011574:	2a00      	cmp	r2, #0
 8011576:	f000 80ea 	beq.w	801174e <_dtoa_r+0x8d6>
 801157a:	9a07      	ldr	r2, [sp, #28]
 801157c:	2a01      	cmp	r2, #1
 801157e:	f300 80cd 	bgt.w	801171c <_dtoa_r+0x8a4>
 8011582:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011584:	2a00      	cmp	r2, #0
 8011586:	f000 80c1 	beq.w	801170c <_dtoa_r+0x894>
 801158a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801158e:	9c08      	ldr	r4, [sp, #32]
 8011590:	9e00      	ldr	r6, [sp, #0]
 8011592:	9a00      	ldr	r2, [sp, #0]
 8011594:	441a      	add	r2, r3
 8011596:	9200      	str	r2, [sp, #0]
 8011598:	9a06      	ldr	r2, [sp, #24]
 801159a:	2101      	movs	r1, #1
 801159c:	441a      	add	r2, r3
 801159e:	4648      	mov	r0, r9
 80115a0:	9206      	str	r2, [sp, #24]
 80115a2:	f000 ff41 	bl	8012428 <__i2b>
 80115a6:	4605      	mov	r5, r0
 80115a8:	b166      	cbz	r6, 80115c4 <_dtoa_r+0x74c>
 80115aa:	9b06      	ldr	r3, [sp, #24]
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	dd09      	ble.n	80115c4 <_dtoa_r+0x74c>
 80115b0:	42b3      	cmp	r3, r6
 80115b2:	9a00      	ldr	r2, [sp, #0]
 80115b4:	bfa8      	it	ge
 80115b6:	4633      	movge	r3, r6
 80115b8:	1ad2      	subs	r2, r2, r3
 80115ba:	9200      	str	r2, [sp, #0]
 80115bc:	9a06      	ldr	r2, [sp, #24]
 80115be:	1af6      	subs	r6, r6, r3
 80115c0:	1ad3      	subs	r3, r2, r3
 80115c2:	9306      	str	r3, [sp, #24]
 80115c4:	9b08      	ldr	r3, [sp, #32]
 80115c6:	b30b      	cbz	r3, 801160c <_dtoa_r+0x794>
 80115c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	f000 80c6 	beq.w	801175c <_dtoa_r+0x8e4>
 80115d0:	2c00      	cmp	r4, #0
 80115d2:	f000 80c0 	beq.w	8011756 <_dtoa_r+0x8de>
 80115d6:	4629      	mov	r1, r5
 80115d8:	4622      	mov	r2, r4
 80115da:	4648      	mov	r0, r9
 80115dc:	f000 ffdc 	bl	8012598 <__pow5mult>
 80115e0:	9a02      	ldr	r2, [sp, #8]
 80115e2:	4601      	mov	r1, r0
 80115e4:	4605      	mov	r5, r0
 80115e6:	4648      	mov	r0, r9
 80115e8:	f000 ff34 	bl	8012454 <__multiply>
 80115ec:	9902      	ldr	r1, [sp, #8]
 80115ee:	4680      	mov	r8, r0
 80115f0:	4648      	mov	r0, r9
 80115f2:	f000 fe1b 	bl	801222c <_Bfree>
 80115f6:	9b08      	ldr	r3, [sp, #32]
 80115f8:	1b1b      	subs	r3, r3, r4
 80115fa:	9308      	str	r3, [sp, #32]
 80115fc:	f000 80b1 	beq.w	8011762 <_dtoa_r+0x8ea>
 8011600:	9a08      	ldr	r2, [sp, #32]
 8011602:	4641      	mov	r1, r8
 8011604:	4648      	mov	r0, r9
 8011606:	f000 ffc7 	bl	8012598 <__pow5mult>
 801160a:	9002      	str	r0, [sp, #8]
 801160c:	2101      	movs	r1, #1
 801160e:	4648      	mov	r0, r9
 8011610:	f000 ff0a 	bl	8012428 <__i2b>
 8011614:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011616:	4604      	mov	r4, r0
 8011618:	2b00      	cmp	r3, #0
 801161a:	f000 81d8 	beq.w	80119ce <_dtoa_r+0xb56>
 801161e:	461a      	mov	r2, r3
 8011620:	4601      	mov	r1, r0
 8011622:	4648      	mov	r0, r9
 8011624:	f000 ffb8 	bl	8012598 <__pow5mult>
 8011628:	9b07      	ldr	r3, [sp, #28]
 801162a:	2b01      	cmp	r3, #1
 801162c:	4604      	mov	r4, r0
 801162e:	f300 809f 	bgt.w	8011770 <_dtoa_r+0x8f8>
 8011632:	9b04      	ldr	r3, [sp, #16]
 8011634:	2b00      	cmp	r3, #0
 8011636:	f040 8097 	bne.w	8011768 <_dtoa_r+0x8f0>
 801163a:	9b05      	ldr	r3, [sp, #20]
 801163c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011640:	2b00      	cmp	r3, #0
 8011642:	f040 8093 	bne.w	801176c <_dtoa_r+0x8f4>
 8011646:	9b05      	ldr	r3, [sp, #20]
 8011648:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801164c:	0d1b      	lsrs	r3, r3, #20
 801164e:	051b      	lsls	r3, r3, #20
 8011650:	b133      	cbz	r3, 8011660 <_dtoa_r+0x7e8>
 8011652:	9b00      	ldr	r3, [sp, #0]
 8011654:	3301      	adds	r3, #1
 8011656:	9300      	str	r3, [sp, #0]
 8011658:	9b06      	ldr	r3, [sp, #24]
 801165a:	3301      	adds	r3, #1
 801165c:	9306      	str	r3, [sp, #24]
 801165e:	2301      	movs	r3, #1
 8011660:	9308      	str	r3, [sp, #32]
 8011662:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011664:	2b00      	cmp	r3, #0
 8011666:	f000 81b8 	beq.w	80119da <_dtoa_r+0xb62>
 801166a:	6923      	ldr	r3, [r4, #16]
 801166c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011670:	6918      	ldr	r0, [r3, #16]
 8011672:	f000 fe8d 	bl	8012390 <__hi0bits>
 8011676:	f1c0 0020 	rsb	r0, r0, #32
 801167a:	9b06      	ldr	r3, [sp, #24]
 801167c:	4418      	add	r0, r3
 801167e:	f010 001f 	ands.w	r0, r0, #31
 8011682:	f000 8082 	beq.w	801178a <_dtoa_r+0x912>
 8011686:	f1c0 0320 	rsb	r3, r0, #32
 801168a:	2b04      	cmp	r3, #4
 801168c:	dd73      	ble.n	8011776 <_dtoa_r+0x8fe>
 801168e:	9b00      	ldr	r3, [sp, #0]
 8011690:	f1c0 001c 	rsb	r0, r0, #28
 8011694:	4403      	add	r3, r0
 8011696:	9300      	str	r3, [sp, #0]
 8011698:	9b06      	ldr	r3, [sp, #24]
 801169a:	4403      	add	r3, r0
 801169c:	4406      	add	r6, r0
 801169e:	9306      	str	r3, [sp, #24]
 80116a0:	9b00      	ldr	r3, [sp, #0]
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	dd05      	ble.n	80116b2 <_dtoa_r+0x83a>
 80116a6:	9902      	ldr	r1, [sp, #8]
 80116a8:	461a      	mov	r2, r3
 80116aa:	4648      	mov	r0, r9
 80116ac:	f000 ffce 	bl	801264c <__lshift>
 80116b0:	9002      	str	r0, [sp, #8]
 80116b2:	9b06      	ldr	r3, [sp, #24]
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	dd05      	ble.n	80116c4 <_dtoa_r+0x84c>
 80116b8:	4621      	mov	r1, r4
 80116ba:	461a      	mov	r2, r3
 80116bc:	4648      	mov	r0, r9
 80116be:	f000 ffc5 	bl	801264c <__lshift>
 80116c2:	4604      	mov	r4, r0
 80116c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d061      	beq.n	801178e <_dtoa_r+0x916>
 80116ca:	9802      	ldr	r0, [sp, #8]
 80116cc:	4621      	mov	r1, r4
 80116ce:	f001 f829 	bl	8012724 <__mcmp>
 80116d2:	2800      	cmp	r0, #0
 80116d4:	da5b      	bge.n	801178e <_dtoa_r+0x916>
 80116d6:	2300      	movs	r3, #0
 80116d8:	9902      	ldr	r1, [sp, #8]
 80116da:	220a      	movs	r2, #10
 80116dc:	4648      	mov	r0, r9
 80116de:	f000 fdc7 	bl	8012270 <__multadd>
 80116e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116e4:	9002      	str	r0, [sp, #8]
 80116e6:	f107 38ff 	add.w	r8, r7, #4294967295
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	f000 8177 	beq.w	80119de <_dtoa_r+0xb66>
 80116f0:	4629      	mov	r1, r5
 80116f2:	2300      	movs	r3, #0
 80116f4:	220a      	movs	r2, #10
 80116f6:	4648      	mov	r0, r9
 80116f8:	f000 fdba 	bl	8012270 <__multadd>
 80116fc:	f1bb 0f00 	cmp.w	fp, #0
 8011700:	4605      	mov	r5, r0
 8011702:	dc6f      	bgt.n	80117e4 <_dtoa_r+0x96c>
 8011704:	9b07      	ldr	r3, [sp, #28]
 8011706:	2b02      	cmp	r3, #2
 8011708:	dc49      	bgt.n	801179e <_dtoa_r+0x926>
 801170a:	e06b      	b.n	80117e4 <_dtoa_r+0x96c>
 801170c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801170e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011712:	e73c      	b.n	801158e <_dtoa_r+0x716>
 8011714:	3fe00000 	.word	0x3fe00000
 8011718:	40240000 	.word	0x40240000
 801171c:	9b03      	ldr	r3, [sp, #12]
 801171e:	1e5c      	subs	r4, r3, #1
 8011720:	9b08      	ldr	r3, [sp, #32]
 8011722:	42a3      	cmp	r3, r4
 8011724:	db09      	blt.n	801173a <_dtoa_r+0x8c2>
 8011726:	1b1c      	subs	r4, r3, r4
 8011728:	9b03      	ldr	r3, [sp, #12]
 801172a:	2b00      	cmp	r3, #0
 801172c:	f6bf af30 	bge.w	8011590 <_dtoa_r+0x718>
 8011730:	9b00      	ldr	r3, [sp, #0]
 8011732:	9a03      	ldr	r2, [sp, #12]
 8011734:	1a9e      	subs	r6, r3, r2
 8011736:	2300      	movs	r3, #0
 8011738:	e72b      	b.n	8011592 <_dtoa_r+0x71a>
 801173a:	9b08      	ldr	r3, [sp, #32]
 801173c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801173e:	9408      	str	r4, [sp, #32]
 8011740:	1ae3      	subs	r3, r4, r3
 8011742:	441a      	add	r2, r3
 8011744:	9e00      	ldr	r6, [sp, #0]
 8011746:	9b03      	ldr	r3, [sp, #12]
 8011748:	920d      	str	r2, [sp, #52]	@ 0x34
 801174a:	2400      	movs	r4, #0
 801174c:	e721      	b.n	8011592 <_dtoa_r+0x71a>
 801174e:	9c08      	ldr	r4, [sp, #32]
 8011750:	9e00      	ldr	r6, [sp, #0]
 8011752:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011754:	e728      	b.n	80115a8 <_dtoa_r+0x730>
 8011756:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801175a:	e751      	b.n	8011600 <_dtoa_r+0x788>
 801175c:	9a08      	ldr	r2, [sp, #32]
 801175e:	9902      	ldr	r1, [sp, #8]
 8011760:	e750      	b.n	8011604 <_dtoa_r+0x78c>
 8011762:	f8cd 8008 	str.w	r8, [sp, #8]
 8011766:	e751      	b.n	801160c <_dtoa_r+0x794>
 8011768:	2300      	movs	r3, #0
 801176a:	e779      	b.n	8011660 <_dtoa_r+0x7e8>
 801176c:	9b04      	ldr	r3, [sp, #16]
 801176e:	e777      	b.n	8011660 <_dtoa_r+0x7e8>
 8011770:	2300      	movs	r3, #0
 8011772:	9308      	str	r3, [sp, #32]
 8011774:	e779      	b.n	801166a <_dtoa_r+0x7f2>
 8011776:	d093      	beq.n	80116a0 <_dtoa_r+0x828>
 8011778:	9a00      	ldr	r2, [sp, #0]
 801177a:	331c      	adds	r3, #28
 801177c:	441a      	add	r2, r3
 801177e:	9200      	str	r2, [sp, #0]
 8011780:	9a06      	ldr	r2, [sp, #24]
 8011782:	441a      	add	r2, r3
 8011784:	441e      	add	r6, r3
 8011786:	9206      	str	r2, [sp, #24]
 8011788:	e78a      	b.n	80116a0 <_dtoa_r+0x828>
 801178a:	4603      	mov	r3, r0
 801178c:	e7f4      	b.n	8011778 <_dtoa_r+0x900>
 801178e:	9b03      	ldr	r3, [sp, #12]
 8011790:	2b00      	cmp	r3, #0
 8011792:	46b8      	mov	r8, r7
 8011794:	dc20      	bgt.n	80117d8 <_dtoa_r+0x960>
 8011796:	469b      	mov	fp, r3
 8011798:	9b07      	ldr	r3, [sp, #28]
 801179a:	2b02      	cmp	r3, #2
 801179c:	dd1e      	ble.n	80117dc <_dtoa_r+0x964>
 801179e:	f1bb 0f00 	cmp.w	fp, #0
 80117a2:	f47f adb1 	bne.w	8011308 <_dtoa_r+0x490>
 80117a6:	4621      	mov	r1, r4
 80117a8:	465b      	mov	r3, fp
 80117aa:	2205      	movs	r2, #5
 80117ac:	4648      	mov	r0, r9
 80117ae:	f000 fd5f 	bl	8012270 <__multadd>
 80117b2:	4601      	mov	r1, r0
 80117b4:	4604      	mov	r4, r0
 80117b6:	9802      	ldr	r0, [sp, #8]
 80117b8:	f000 ffb4 	bl	8012724 <__mcmp>
 80117bc:	2800      	cmp	r0, #0
 80117be:	f77f ada3 	ble.w	8011308 <_dtoa_r+0x490>
 80117c2:	4656      	mov	r6, sl
 80117c4:	2331      	movs	r3, #49	@ 0x31
 80117c6:	f806 3b01 	strb.w	r3, [r6], #1
 80117ca:	f108 0801 	add.w	r8, r8, #1
 80117ce:	e59f      	b.n	8011310 <_dtoa_r+0x498>
 80117d0:	9c03      	ldr	r4, [sp, #12]
 80117d2:	46b8      	mov	r8, r7
 80117d4:	4625      	mov	r5, r4
 80117d6:	e7f4      	b.n	80117c2 <_dtoa_r+0x94a>
 80117d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80117dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117de:	2b00      	cmp	r3, #0
 80117e0:	f000 8101 	beq.w	80119e6 <_dtoa_r+0xb6e>
 80117e4:	2e00      	cmp	r6, #0
 80117e6:	dd05      	ble.n	80117f4 <_dtoa_r+0x97c>
 80117e8:	4629      	mov	r1, r5
 80117ea:	4632      	mov	r2, r6
 80117ec:	4648      	mov	r0, r9
 80117ee:	f000 ff2d 	bl	801264c <__lshift>
 80117f2:	4605      	mov	r5, r0
 80117f4:	9b08      	ldr	r3, [sp, #32]
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d05c      	beq.n	80118b4 <_dtoa_r+0xa3c>
 80117fa:	6869      	ldr	r1, [r5, #4]
 80117fc:	4648      	mov	r0, r9
 80117fe:	f000 fcd5 	bl	80121ac <_Balloc>
 8011802:	4606      	mov	r6, r0
 8011804:	b928      	cbnz	r0, 8011812 <_dtoa_r+0x99a>
 8011806:	4b82      	ldr	r3, [pc, #520]	@ (8011a10 <_dtoa_r+0xb98>)
 8011808:	4602      	mov	r2, r0
 801180a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801180e:	f7ff bb4a 	b.w	8010ea6 <_dtoa_r+0x2e>
 8011812:	692a      	ldr	r2, [r5, #16]
 8011814:	3202      	adds	r2, #2
 8011816:	0092      	lsls	r2, r2, #2
 8011818:	f105 010c 	add.w	r1, r5, #12
 801181c:	300c      	adds	r0, #12
 801181e:	f7ff fa7d 	bl	8010d1c <memcpy>
 8011822:	2201      	movs	r2, #1
 8011824:	4631      	mov	r1, r6
 8011826:	4648      	mov	r0, r9
 8011828:	f000 ff10 	bl	801264c <__lshift>
 801182c:	f10a 0301 	add.w	r3, sl, #1
 8011830:	9300      	str	r3, [sp, #0]
 8011832:	eb0a 030b 	add.w	r3, sl, fp
 8011836:	9308      	str	r3, [sp, #32]
 8011838:	9b04      	ldr	r3, [sp, #16]
 801183a:	f003 0301 	and.w	r3, r3, #1
 801183e:	462f      	mov	r7, r5
 8011840:	9306      	str	r3, [sp, #24]
 8011842:	4605      	mov	r5, r0
 8011844:	9b00      	ldr	r3, [sp, #0]
 8011846:	9802      	ldr	r0, [sp, #8]
 8011848:	4621      	mov	r1, r4
 801184a:	f103 3bff 	add.w	fp, r3, #4294967295
 801184e:	f7ff fa88 	bl	8010d62 <quorem>
 8011852:	4603      	mov	r3, r0
 8011854:	3330      	adds	r3, #48	@ 0x30
 8011856:	9003      	str	r0, [sp, #12]
 8011858:	4639      	mov	r1, r7
 801185a:	9802      	ldr	r0, [sp, #8]
 801185c:	9309      	str	r3, [sp, #36]	@ 0x24
 801185e:	f000 ff61 	bl	8012724 <__mcmp>
 8011862:	462a      	mov	r2, r5
 8011864:	9004      	str	r0, [sp, #16]
 8011866:	4621      	mov	r1, r4
 8011868:	4648      	mov	r0, r9
 801186a:	f000 ff77 	bl	801275c <__mdiff>
 801186e:	68c2      	ldr	r2, [r0, #12]
 8011870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011872:	4606      	mov	r6, r0
 8011874:	bb02      	cbnz	r2, 80118b8 <_dtoa_r+0xa40>
 8011876:	4601      	mov	r1, r0
 8011878:	9802      	ldr	r0, [sp, #8]
 801187a:	f000 ff53 	bl	8012724 <__mcmp>
 801187e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011880:	4602      	mov	r2, r0
 8011882:	4631      	mov	r1, r6
 8011884:	4648      	mov	r0, r9
 8011886:	920c      	str	r2, [sp, #48]	@ 0x30
 8011888:	9309      	str	r3, [sp, #36]	@ 0x24
 801188a:	f000 fccf 	bl	801222c <_Bfree>
 801188e:	9b07      	ldr	r3, [sp, #28]
 8011890:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011892:	9e00      	ldr	r6, [sp, #0]
 8011894:	ea42 0103 	orr.w	r1, r2, r3
 8011898:	9b06      	ldr	r3, [sp, #24]
 801189a:	4319      	orrs	r1, r3
 801189c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801189e:	d10d      	bne.n	80118bc <_dtoa_r+0xa44>
 80118a0:	2b39      	cmp	r3, #57	@ 0x39
 80118a2:	d027      	beq.n	80118f4 <_dtoa_r+0xa7c>
 80118a4:	9a04      	ldr	r2, [sp, #16]
 80118a6:	2a00      	cmp	r2, #0
 80118a8:	dd01      	ble.n	80118ae <_dtoa_r+0xa36>
 80118aa:	9b03      	ldr	r3, [sp, #12]
 80118ac:	3331      	adds	r3, #49	@ 0x31
 80118ae:	f88b 3000 	strb.w	r3, [fp]
 80118b2:	e52e      	b.n	8011312 <_dtoa_r+0x49a>
 80118b4:	4628      	mov	r0, r5
 80118b6:	e7b9      	b.n	801182c <_dtoa_r+0x9b4>
 80118b8:	2201      	movs	r2, #1
 80118ba:	e7e2      	b.n	8011882 <_dtoa_r+0xa0a>
 80118bc:	9904      	ldr	r1, [sp, #16]
 80118be:	2900      	cmp	r1, #0
 80118c0:	db04      	blt.n	80118cc <_dtoa_r+0xa54>
 80118c2:	9807      	ldr	r0, [sp, #28]
 80118c4:	4301      	orrs	r1, r0
 80118c6:	9806      	ldr	r0, [sp, #24]
 80118c8:	4301      	orrs	r1, r0
 80118ca:	d120      	bne.n	801190e <_dtoa_r+0xa96>
 80118cc:	2a00      	cmp	r2, #0
 80118ce:	ddee      	ble.n	80118ae <_dtoa_r+0xa36>
 80118d0:	9902      	ldr	r1, [sp, #8]
 80118d2:	9300      	str	r3, [sp, #0]
 80118d4:	2201      	movs	r2, #1
 80118d6:	4648      	mov	r0, r9
 80118d8:	f000 feb8 	bl	801264c <__lshift>
 80118dc:	4621      	mov	r1, r4
 80118de:	9002      	str	r0, [sp, #8]
 80118e0:	f000 ff20 	bl	8012724 <__mcmp>
 80118e4:	2800      	cmp	r0, #0
 80118e6:	9b00      	ldr	r3, [sp, #0]
 80118e8:	dc02      	bgt.n	80118f0 <_dtoa_r+0xa78>
 80118ea:	d1e0      	bne.n	80118ae <_dtoa_r+0xa36>
 80118ec:	07da      	lsls	r2, r3, #31
 80118ee:	d5de      	bpl.n	80118ae <_dtoa_r+0xa36>
 80118f0:	2b39      	cmp	r3, #57	@ 0x39
 80118f2:	d1da      	bne.n	80118aa <_dtoa_r+0xa32>
 80118f4:	2339      	movs	r3, #57	@ 0x39
 80118f6:	f88b 3000 	strb.w	r3, [fp]
 80118fa:	4633      	mov	r3, r6
 80118fc:	461e      	mov	r6, r3
 80118fe:	3b01      	subs	r3, #1
 8011900:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011904:	2a39      	cmp	r2, #57	@ 0x39
 8011906:	d04e      	beq.n	80119a6 <_dtoa_r+0xb2e>
 8011908:	3201      	adds	r2, #1
 801190a:	701a      	strb	r2, [r3, #0]
 801190c:	e501      	b.n	8011312 <_dtoa_r+0x49a>
 801190e:	2a00      	cmp	r2, #0
 8011910:	dd03      	ble.n	801191a <_dtoa_r+0xaa2>
 8011912:	2b39      	cmp	r3, #57	@ 0x39
 8011914:	d0ee      	beq.n	80118f4 <_dtoa_r+0xa7c>
 8011916:	3301      	adds	r3, #1
 8011918:	e7c9      	b.n	80118ae <_dtoa_r+0xa36>
 801191a:	9a00      	ldr	r2, [sp, #0]
 801191c:	9908      	ldr	r1, [sp, #32]
 801191e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011922:	428a      	cmp	r2, r1
 8011924:	d028      	beq.n	8011978 <_dtoa_r+0xb00>
 8011926:	9902      	ldr	r1, [sp, #8]
 8011928:	2300      	movs	r3, #0
 801192a:	220a      	movs	r2, #10
 801192c:	4648      	mov	r0, r9
 801192e:	f000 fc9f 	bl	8012270 <__multadd>
 8011932:	42af      	cmp	r7, r5
 8011934:	9002      	str	r0, [sp, #8]
 8011936:	f04f 0300 	mov.w	r3, #0
 801193a:	f04f 020a 	mov.w	r2, #10
 801193e:	4639      	mov	r1, r7
 8011940:	4648      	mov	r0, r9
 8011942:	d107      	bne.n	8011954 <_dtoa_r+0xadc>
 8011944:	f000 fc94 	bl	8012270 <__multadd>
 8011948:	4607      	mov	r7, r0
 801194a:	4605      	mov	r5, r0
 801194c:	9b00      	ldr	r3, [sp, #0]
 801194e:	3301      	adds	r3, #1
 8011950:	9300      	str	r3, [sp, #0]
 8011952:	e777      	b.n	8011844 <_dtoa_r+0x9cc>
 8011954:	f000 fc8c 	bl	8012270 <__multadd>
 8011958:	4629      	mov	r1, r5
 801195a:	4607      	mov	r7, r0
 801195c:	2300      	movs	r3, #0
 801195e:	220a      	movs	r2, #10
 8011960:	4648      	mov	r0, r9
 8011962:	f000 fc85 	bl	8012270 <__multadd>
 8011966:	4605      	mov	r5, r0
 8011968:	e7f0      	b.n	801194c <_dtoa_r+0xad4>
 801196a:	f1bb 0f00 	cmp.w	fp, #0
 801196e:	bfcc      	ite	gt
 8011970:	465e      	movgt	r6, fp
 8011972:	2601      	movle	r6, #1
 8011974:	4456      	add	r6, sl
 8011976:	2700      	movs	r7, #0
 8011978:	9902      	ldr	r1, [sp, #8]
 801197a:	9300      	str	r3, [sp, #0]
 801197c:	2201      	movs	r2, #1
 801197e:	4648      	mov	r0, r9
 8011980:	f000 fe64 	bl	801264c <__lshift>
 8011984:	4621      	mov	r1, r4
 8011986:	9002      	str	r0, [sp, #8]
 8011988:	f000 fecc 	bl	8012724 <__mcmp>
 801198c:	2800      	cmp	r0, #0
 801198e:	dcb4      	bgt.n	80118fa <_dtoa_r+0xa82>
 8011990:	d102      	bne.n	8011998 <_dtoa_r+0xb20>
 8011992:	9b00      	ldr	r3, [sp, #0]
 8011994:	07db      	lsls	r3, r3, #31
 8011996:	d4b0      	bmi.n	80118fa <_dtoa_r+0xa82>
 8011998:	4633      	mov	r3, r6
 801199a:	461e      	mov	r6, r3
 801199c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80119a0:	2a30      	cmp	r2, #48	@ 0x30
 80119a2:	d0fa      	beq.n	801199a <_dtoa_r+0xb22>
 80119a4:	e4b5      	b.n	8011312 <_dtoa_r+0x49a>
 80119a6:	459a      	cmp	sl, r3
 80119a8:	d1a8      	bne.n	80118fc <_dtoa_r+0xa84>
 80119aa:	2331      	movs	r3, #49	@ 0x31
 80119ac:	f108 0801 	add.w	r8, r8, #1
 80119b0:	f88a 3000 	strb.w	r3, [sl]
 80119b4:	e4ad      	b.n	8011312 <_dtoa_r+0x49a>
 80119b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80119b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011a14 <_dtoa_r+0xb9c>
 80119bc:	b11b      	cbz	r3, 80119c6 <_dtoa_r+0xb4e>
 80119be:	f10a 0308 	add.w	r3, sl, #8
 80119c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80119c4:	6013      	str	r3, [r2, #0]
 80119c6:	4650      	mov	r0, sl
 80119c8:	b017      	add	sp, #92	@ 0x5c
 80119ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119ce:	9b07      	ldr	r3, [sp, #28]
 80119d0:	2b01      	cmp	r3, #1
 80119d2:	f77f ae2e 	ble.w	8011632 <_dtoa_r+0x7ba>
 80119d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80119d8:	9308      	str	r3, [sp, #32]
 80119da:	2001      	movs	r0, #1
 80119dc:	e64d      	b.n	801167a <_dtoa_r+0x802>
 80119de:	f1bb 0f00 	cmp.w	fp, #0
 80119e2:	f77f aed9 	ble.w	8011798 <_dtoa_r+0x920>
 80119e6:	4656      	mov	r6, sl
 80119e8:	9802      	ldr	r0, [sp, #8]
 80119ea:	4621      	mov	r1, r4
 80119ec:	f7ff f9b9 	bl	8010d62 <quorem>
 80119f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80119f4:	f806 3b01 	strb.w	r3, [r6], #1
 80119f8:	eba6 020a 	sub.w	r2, r6, sl
 80119fc:	4593      	cmp	fp, r2
 80119fe:	ddb4      	ble.n	801196a <_dtoa_r+0xaf2>
 8011a00:	9902      	ldr	r1, [sp, #8]
 8011a02:	2300      	movs	r3, #0
 8011a04:	220a      	movs	r2, #10
 8011a06:	4648      	mov	r0, r9
 8011a08:	f000 fc32 	bl	8012270 <__multadd>
 8011a0c:	9002      	str	r0, [sp, #8]
 8011a0e:	e7eb      	b.n	80119e8 <_dtoa_r+0xb70>
 8011a10:	08014ec1 	.word	0x08014ec1
 8011a14:	08014e5c 	.word	0x08014e5c

08011a18 <_free_r>:
 8011a18:	b538      	push	{r3, r4, r5, lr}
 8011a1a:	4605      	mov	r5, r0
 8011a1c:	2900      	cmp	r1, #0
 8011a1e:	d041      	beq.n	8011aa4 <_free_r+0x8c>
 8011a20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a24:	1f0c      	subs	r4, r1, #4
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	bfb8      	it	lt
 8011a2a:	18e4      	addlt	r4, r4, r3
 8011a2c:	f7f3 f8de 	bl	8004bec <__malloc_lock>
 8011a30:	4a1d      	ldr	r2, [pc, #116]	@ (8011aa8 <_free_r+0x90>)
 8011a32:	6813      	ldr	r3, [r2, #0]
 8011a34:	b933      	cbnz	r3, 8011a44 <_free_r+0x2c>
 8011a36:	6063      	str	r3, [r4, #4]
 8011a38:	6014      	str	r4, [r2, #0]
 8011a3a:	4628      	mov	r0, r5
 8011a3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a40:	f7f3 b90e 	b.w	8004c60 <__malloc_unlock>
 8011a44:	42a3      	cmp	r3, r4
 8011a46:	d908      	bls.n	8011a5a <_free_r+0x42>
 8011a48:	6820      	ldr	r0, [r4, #0]
 8011a4a:	1821      	adds	r1, r4, r0
 8011a4c:	428b      	cmp	r3, r1
 8011a4e:	bf01      	itttt	eq
 8011a50:	6819      	ldreq	r1, [r3, #0]
 8011a52:	685b      	ldreq	r3, [r3, #4]
 8011a54:	1809      	addeq	r1, r1, r0
 8011a56:	6021      	streq	r1, [r4, #0]
 8011a58:	e7ed      	b.n	8011a36 <_free_r+0x1e>
 8011a5a:	461a      	mov	r2, r3
 8011a5c:	685b      	ldr	r3, [r3, #4]
 8011a5e:	b10b      	cbz	r3, 8011a64 <_free_r+0x4c>
 8011a60:	42a3      	cmp	r3, r4
 8011a62:	d9fa      	bls.n	8011a5a <_free_r+0x42>
 8011a64:	6811      	ldr	r1, [r2, #0]
 8011a66:	1850      	adds	r0, r2, r1
 8011a68:	42a0      	cmp	r0, r4
 8011a6a:	d10b      	bne.n	8011a84 <_free_r+0x6c>
 8011a6c:	6820      	ldr	r0, [r4, #0]
 8011a6e:	4401      	add	r1, r0
 8011a70:	1850      	adds	r0, r2, r1
 8011a72:	4283      	cmp	r3, r0
 8011a74:	6011      	str	r1, [r2, #0]
 8011a76:	d1e0      	bne.n	8011a3a <_free_r+0x22>
 8011a78:	6818      	ldr	r0, [r3, #0]
 8011a7a:	685b      	ldr	r3, [r3, #4]
 8011a7c:	6053      	str	r3, [r2, #4]
 8011a7e:	4408      	add	r0, r1
 8011a80:	6010      	str	r0, [r2, #0]
 8011a82:	e7da      	b.n	8011a3a <_free_r+0x22>
 8011a84:	d902      	bls.n	8011a8c <_free_r+0x74>
 8011a86:	230c      	movs	r3, #12
 8011a88:	602b      	str	r3, [r5, #0]
 8011a8a:	e7d6      	b.n	8011a3a <_free_r+0x22>
 8011a8c:	6820      	ldr	r0, [r4, #0]
 8011a8e:	1821      	adds	r1, r4, r0
 8011a90:	428b      	cmp	r3, r1
 8011a92:	bf04      	itt	eq
 8011a94:	6819      	ldreq	r1, [r3, #0]
 8011a96:	685b      	ldreq	r3, [r3, #4]
 8011a98:	6063      	str	r3, [r4, #4]
 8011a9a:	bf04      	itt	eq
 8011a9c:	1809      	addeq	r1, r1, r0
 8011a9e:	6021      	streq	r1, [r4, #0]
 8011aa0:	6054      	str	r4, [r2, #4]
 8011aa2:	e7ca      	b.n	8011a3a <_free_r+0x22>
 8011aa4:	bd38      	pop	{r3, r4, r5, pc}
 8011aa6:	bf00      	nop
 8011aa8:	20000508 	.word	0x20000508

08011aac <rshift>:
 8011aac:	6903      	ldr	r3, [r0, #16]
 8011aae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011ab2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011ab6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011aba:	f100 0414 	add.w	r4, r0, #20
 8011abe:	dd45      	ble.n	8011b4c <rshift+0xa0>
 8011ac0:	f011 011f 	ands.w	r1, r1, #31
 8011ac4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011ac8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011acc:	d10c      	bne.n	8011ae8 <rshift+0x3c>
 8011ace:	f100 0710 	add.w	r7, r0, #16
 8011ad2:	4629      	mov	r1, r5
 8011ad4:	42b1      	cmp	r1, r6
 8011ad6:	d334      	bcc.n	8011b42 <rshift+0x96>
 8011ad8:	1a9b      	subs	r3, r3, r2
 8011ada:	009b      	lsls	r3, r3, #2
 8011adc:	1eea      	subs	r2, r5, #3
 8011ade:	4296      	cmp	r6, r2
 8011ae0:	bf38      	it	cc
 8011ae2:	2300      	movcc	r3, #0
 8011ae4:	4423      	add	r3, r4
 8011ae6:	e015      	b.n	8011b14 <rshift+0x68>
 8011ae8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011aec:	f1c1 0820 	rsb	r8, r1, #32
 8011af0:	40cf      	lsrs	r7, r1
 8011af2:	f105 0e04 	add.w	lr, r5, #4
 8011af6:	46a1      	mov	r9, r4
 8011af8:	4576      	cmp	r6, lr
 8011afa:	46f4      	mov	ip, lr
 8011afc:	d815      	bhi.n	8011b2a <rshift+0x7e>
 8011afe:	1a9a      	subs	r2, r3, r2
 8011b00:	0092      	lsls	r2, r2, #2
 8011b02:	3a04      	subs	r2, #4
 8011b04:	3501      	adds	r5, #1
 8011b06:	42ae      	cmp	r6, r5
 8011b08:	bf38      	it	cc
 8011b0a:	2200      	movcc	r2, #0
 8011b0c:	18a3      	adds	r3, r4, r2
 8011b0e:	50a7      	str	r7, [r4, r2]
 8011b10:	b107      	cbz	r7, 8011b14 <rshift+0x68>
 8011b12:	3304      	adds	r3, #4
 8011b14:	1b1a      	subs	r2, r3, r4
 8011b16:	42a3      	cmp	r3, r4
 8011b18:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011b1c:	bf08      	it	eq
 8011b1e:	2300      	moveq	r3, #0
 8011b20:	6102      	str	r2, [r0, #16]
 8011b22:	bf08      	it	eq
 8011b24:	6143      	streq	r3, [r0, #20]
 8011b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011b2a:	f8dc c000 	ldr.w	ip, [ip]
 8011b2e:	fa0c fc08 	lsl.w	ip, ip, r8
 8011b32:	ea4c 0707 	orr.w	r7, ip, r7
 8011b36:	f849 7b04 	str.w	r7, [r9], #4
 8011b3a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011b3e:	40cf      	lsrs	r7, r1
 8011b40:	e7da      	b.n	8011af8 <rshift+0x4c>
 8011b42:	f851 cb04 	ldr.w	ip, [r1], #4
 8011b46:	f847 cf04 	str.w	ip, [r7, #4]!
 8011b4a:	e7c3      	b.n	8011ad4 <rshift+0x28>
 8011b4c:	4623      	mov	r3, r4
 8011b4e:	e7e1      	b.n	8011b14 <rshift+0x68>

08011b50 <__hexdig_fun>:
 8011b50:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8011b54:	2b09      	cmp	r3, #9
 8011b56:	d802      	bhi.n	8011b5e <__hexdig_fun+0xe>
 8011b58:	3820      	subs	r0, #32
 8011b5a:	b2c0      	uxtb	r0, r0
 8011b5c:	4770      	bx	lr
 8011b5e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8011b62:	2b05      	cmp	r3, #5
 8011b64:	d801      	bhi.n	8011b6a <__hexdig_fun+0x1a>
 8011b66:	3847      	subs	r0, #71	@ 0x47
 8011b68:	e7f7      	b.n	8011b5a <__hexdig_fun+0xa>
 8011b6a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8011b6e:	2b05      	cmp	r3, #5
 8011b70:	d801      	bhi.n	8011b76 <__hexdig_fun+0x26>
 8011b72:	3827      	subs	r0, #39	@ 0x27
 8011b74:	e7f1      	b.n	8011b5a <__hexdig_fun+0xa>
 8011b76:	2000      	movs	r0, #0
 8011b78:	4770      	bx	lr
	...

08011b7c <__gethex>:
 8011b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b80:	b085      	sub	sp, #20
 8011b82:	468a      	mov	sl, r1
 8011b84:	9302      	str	r3, [sp, #8]
 8011b86:	680b      	ldr	r3, [r1, #0]
 8011b88:	9001      	str	r0, [sp, #4]
 8011b8a:	4690      	mov	r8, r2
 8011b8c:	1c9c      	adds	r4, r3, #2
 8011b8e:	46a1      	mov	r9, r4
 8011b90:	f814 0b01 	ldrb.w	r0, [r4], #1
 8011b94:	2830      	cmp	r0, #48	@ 0x30
 8011b96:	d0fa      	beq.n	8011b8e <__gethex+0x12>
 8011b98:	eba9 0303 	sub.w	r3, r9, r3
 8011b9c:	f1a3 0b02 	sub.w	fp, r3, #2
 8011ba0:	f7ff ffd6 	bl	8011b50 <__hexdig_fun>
 8011ba4:	4605      	mov	r5, r0
 8011ba6:	2800      	cmp	r0, #0
 8011ba8:	d168      	bne.n	8011c7c <__gethex+0x100>
 8011baa:	49a0      	ldr	r1, [pc, #640]	@ (8011e2c <__gethex+0x2b0>)
 8011bac:	2201      	movs	r2, #1
 8011bae:	4648      	mov	r0, r9
 8011bb0:	f7fe ff63 	bl	8010a7a <strncmp>
 8011bb4:	4607      	mov	r7, r0
 8011bb6:	2800      	cmp	r0, #0
 8011bb8:	d167      	bne.n	8011c8a <__gethex+0x10e>
 8011bba:	f899 0001 	ldrb.w	r0, [r9, #1]
 8011bbe:	4626      	mov	r6, r4
 8011bc0:	f7ff ffc6 	bl	8011b50 <__hexdig_fun>
 8011bc4:	2800      	cmp	r0, #0
 8011bc6:	d062      	beq.n	8011c8e <__gethex+0x112>
 8011bc8:	4623      	mov	r3, r4
 8011bca:	7818      	ldrb	r0, [r3, #0]
 8011bcc:	2830      	cmp	r0, #48	@ 0x30
 8011bce:	4699      	mov	r9, r3
 8011bd0:	f103 0301 	add.w	r3, r3, #1
 8011bd4:	d0f9      	beq.n	8011bca <__gethex+0x4e>
 8011bd6:	f7ff ffbb 	bl	8011b50 <__hexdig_fun>
 8011bda:	fab0 f580 	clz	r5, r0
 8011bde:	096d      	lsrs	r5, r5, #5
 8011be0:	f04f 0b01 	mov.w	fp, #1
 8011be4:	464a      	mov	r2, r9
 8011be6:	4616      	mov	r6, r2
 8011be8:	3201      	adds	r2, #1
 8011bea:	7830      	ldrb	r0, [r6, #0]
 8011bec:	f7ff ffb0 	bl	8011b50 <__hexdig_fun>
 8011bf0:	2800      	cmp	r0, #0
 8011bf2:	d1f8      	bne.n	8011be6 <__gethex+0x6a>
 8011bf4:	498d      	ldr	r1, [pc, #564]	@ (8011e2c <__gethex+0x2b0>)
 8011bf6:	2201      	movs	r2, #1
 8011bf8:	4630      	mov	r0, r6
 8011bfa:	f7fe ff3e 	bl	8010a7a <strncmp>
 8011bfe:	2800      	cmp	r0, #0
 8011c00:	d13f      	bne.n	8011c82 <__gethex+0x106>
 8011c02:	b944      	cbnz	r4, 8011c16 <__gethex+0x9a>
 8011c04:	1c74      	adds	r4, r6, #1
 8011c06:	4622      	mov	r2, r4
 8011c08:	4616      	mov	r6, r2
 8011c0a:	3201      	adds	r2, #1
 8011c0c:	7830      	ldrb	r0, [r6, #0]
 8011c0e:	f7ff ff9f 	bl	8011b50 <__hexdig_fun>
 8011c12:	2800      	cmp	r0, #0
 8011c14:	d1f8      	bne.n	8011c08 <__gethex+0x8c>
 8011c16:	1ba4      	subs	r4, r4, r6
 8011c18:	00a7      	lsls	r7, r4, #2
 8011c1a:	7833      	ldrb	r3, [r6, #0]
 8011c1c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011c20:	2b50      	cmp	r3, #80	@ 0x50
 8011c22:	d13e      	bne.n	8011ca2 <__gethex+0x126>
 8011c24:	7873      	ldrb	r3, [r6, #1]
 8011c26:	2b2b      	cmp	r3, #43	@ 0x2b
 8011c28:	d033      	beq.n	8011c92 <__gethex+0x116>
 8011c2a:	2b2d      	cmp	r3, #45	@ 0x2d
 8011c2c:	d034      	beq.n	8011c98 <__gethex+0x11c>
 8011c2e:	1c71      	adds	r1, r6, #1
 8011c30:	2400      	movs	r4, #0
 8011c32:	7808      	ldrb	r0, [r1, #0]
 8011c34:	f7ff ff8c 	bl	8011b50 <__hexdig_fun>
 8011c38:	1e43      	subs	r3, r0, #1
 8011c3a:	b2db      	uxtb	r3, r3
 8011c3c:	2b18      	cmp	r3, #24
 8011c3e:	d830      	bhi.n	8011ca2 <__gethex+0x126>
 8011c40:	f1a0 0210 	sub.w	r2, r0, #16
 8011c44:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011c48:	f7ff ff82 	bl	8011b50 <__hexdig_fun>
 8011c4c:	f100 3cff 	add.w	ip, r0, #4294967295
 8011c50:	fa5f fc8c 	uxtb.w	ip, ip
 8011c54:	f1bc 0f18 	cmp.w	ip, #24
 8011c58:	f04f 030a 	mov.w	r3, #10
 8011c5c:	d91e      	bls.n	8011c9c <__gethex+0x120>
 8011c5e:	b104      	cbz	r4, 8011c62 <__gethex+0xe6>
 8011c60:	4252      	negs	r2, r2
 8011c62:	4417      	add	r7, r2
 8011c64:	f8ca 1000 	str.w	r1, [sl]
 8011c68:	b1ed      	cbz	r5, 8011ca6 <__gethex+0x12a>
 8011c6a:	f1bb 0f00 	cmp.w	fp, #0
 8011c6e:	bf0c      	ite	eq
 8011c70:	2506      	moveq	r5, #6
 8011c72:	2500      	movne	r5, #0
 8011c74:	4628      	mov	r0, r5
 8011c76:	b005      	add	sp, #20
 8011c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c7c:	2500      	movs	r5, #0
 8011c7e:	462c      	mov	r4, r5
 8011c80:	e7b0      	b.n	8011be4 <__gethex+0x68>
 8011c82:	2c00      	cmp	r4, #0
 8011c84:	d1c7      	bne.n	8011c16 <__gethex+0x9a>
 8011c86:	4627      	mov	r7, r4
 8011c88:	e7c7      	b.n	8011c1a <__gethex+0x9e>
 8011c8a:	464e      	mov	r6, r9
 8011c8c:	462f      	mov	r7, r5
 8011c8e:	2501      	movs	r5, #1
 8011c90:	e7c3      	b.n	8011c1a <__gethex+0x9e>
 8011c92:	2400      	movs	r4, #0
 8011c94:	1cb1      	adds	r1, r6, #2
 8011c96:	e7cc      	b.n	8011c32 <__gethex+0xb6>
 8011c98:	2401      	movs	r4, #1
 8011c9a:	e7fb      	b.n	8011c94 <__gethex+0x118>
 8011c9c:	fb03 0002 	mla	r0, r3, r2, r0
 8011ca0:	e7ce      	b.n	8011c40 <__gethex+0xc4>
 8011ca2:	4631      	mov	r1, r6
 8011ca4:	e7de      	b.n	8011c64 <__gethex+0xe8>
 8011ca6:	eba6 0309 	sub.w	r3, r6, r9
 8011caa:	3b01      	subs	r3, #1
 8011cac:	4629      	mov	r1, r5
 8011cae:	2b07      	cmp	r3, #7
 8011cb0:	dc0a      	bgt.n	8011cc8 <__gethex+0x14c>
 8011cb2:	9801      	ldr	r0, [sp, #4]
 8011cb4:	f000 fa7a 	bl	80121ac <_Balloc>
 8011cb8:	4604      	mov	r4, r0
 8011cba:	b940      	cbnz	r0, 8011cce <__gethex+0x152>
 8011cbc:	4b5c      	ldr	r3, [pc, #368]	@ (8011e30 <__gethex+0x2b4>)
 8011cbe:	4602      	mov	r2, r0
 8011cc0:	21e4      	movs	r1, #228	@ 0xe4
 8011cc2:	485c      	ldr	r0, [pc, #368]	@ (8011e34 <__gethex+0x2b8>)
 8011cc4:	f7fc fb4c 	bl	800e360 <__assert_func>
 8011cc8:	3101      	adds	r1, #1
 8011cca:	105b      	asrs	r3, r3, #1
 8011ccc:	e7ef      	b.n	8011cae <__gethex+0x132>
 8011cce:	f100 0a14 	add.w	sl, r0, #20
 8011cd2:	2300      	movs	r3, #0
 8011cd4:	4655      	mov	r5, sl
 8011cd6:	469b      	mov	fp, r3
 8011cd8:	45b1      	cmp	r9, r6
 8011cda:	d337      	bcc.n	8011d4c <__gethex+0x1d0>
 8011cdc:	f845 bb04 	str.w	fp, [r5], #4
 8011ce0:	eba5 050a 	sub.w	r5, r5, sl
 8011ce4:	10ad      	asrs	r5, r5, #2
 8011ce6:	6125      	str	r5, [r4, #16]
 8011ce8:	4658      	mov	r0, fp
 8011cea:	f000 fb51 	bl	8012390 <__hi0bits>
 8011cee:	016d      	lsls	r5, r5, #5
 8011cf0:	f8d8 6000 	ldr.w	r6, [r8]
 8011cf4:	1a2d      	subs	r5, r5, r0
 8011cf6:	42b5      	cmp	r5, r6
 8011cf8:	dd54      	ble.n	8011da4 <__gethex+0x228>
 8011cfa:	1bad      	subs	r5, r5, r6
 8011cfc:	4629      	mov	r1, r5
 8011cfe:	4620      	mov	r0, r4
 8011d00:	f000 fedd 	bl	8012abe <__any_on>
 8011d04:	4681      	mov	r9, r0
 8011d06:	b178      	cbz	r0, 8011d28 <__gethex+0x1ac>
 8011d08:	1e6b      	subs	r3, r5, #1
 8011d0a:	1159      	asrs	r1, r3, #5
 8011d0c:	f003 021f 	and.w	r2, r3, #31
 8011d10:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011d14:	f04f 0901 	mov.w	r9, #1
 8011d18:	fa09 f202 	lsl.w	r2, r9, r2
 8011d1c:	420a      	tst	r2, r1
 8011d1e:	d003      	beq.n	8011d28 <__gethex+0x1ac>
 8011d20:	454b      	cmp	r3, r9
 8011d22:	dc36      	bgt.n	8011d92 <__gethex+0x216>
 8011d24:	f04f 0902 	mov.w	r9, #2
 8011d28:	4629      	mov	r1, r5
 8011d2a:	4620      	mov	r0, r4
 8011d2c:	f7ff febe 	bl	8011aac <rshift>
 8011d30:	442f      	add	r7, r5
 8011d32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011d36:	42bb      	cmp	r3, r7
 8011d38:	da42      	bge.n	8011dc0 <__gethex+0x244>
 8011d3a:	9801      	ldr	r0, [sp, #4]
 8011d3c:	4621      	mov	r1, r4
 8011d3e:	f000 fa75 	bl	801222c <_Bfree>
 8011d42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011d44:	2300      	movs	r3, #0
 8011d46:	6013      	str	r3, [r2, #0]
 8011d48:	25a3      	movs	r5, #163	@ 0xa3
 8011d4a:	e793      	b.n	8011c74 <__gethex+0xf8>
 8011d4c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011d50:	2a2e      	cmp	r2, #46	@ 0x2e
 8011d52:	d012      	beq.n	8011d7a <__gethex+0x1fe>
 8011d54:	2b20      	cmp	r3, #32
 8011d56:	d104      	bne.n	8011d62 <__gethex+0x1e6>
 8011d58:	f845 bb04 	str.w	fp, [r5], #4
 8011d5c:	f04f 0b00 	mov.w	fp, #0
 8011d60:	465b      	mov	r3, fp
 8011d62:	7830      	ldrb	r0, [r6, #0]
 8011d64:	9303      	str	r3, [sp, #12]
 8011d66:	f7ff fef3 	bl	8011b50 <__hexdig_fun>
 8011d6a:	9b03      	ldr	r3, [sp, #12]
 8011d6c:	f000 000f 	and.w	r0, r0, #15
 8011d70:	4098      	lsls	r0, r3
 8011d72:	ea4b 0b00 	orr.w	fp, fp, r0
 8011d76:	3304      	adds	r3, #4
 8011d78:	e7ae      	b.n	8011cd8 <__gethex+0x15c>
 8011d7a:	45b1      	cmp	r9, r6
 8011d7c:	d8ea      	bhi.n	8011d54 <__gethex+0x1d8>
 8011d7e:	492b      	ldr	r1, [pc, #172]	@ (8011e2c <__gethex+0x2b0>)
 8011d80:	9303      	str	r3, [sp, #12]
 8011d82:	2201      	movs	r2, #1
 8011d84:	4630      	mov	r0, r6
 8011d86:	f7fe fe78 	bl	8010a7a <strncmp>
 8011d8a:	9b03      	ldr	r3, [sp, #12]
 8011d8c:	2800      	cmp	r0, #0
 8011d8e:	d1e1      	bne.n	8011d54 <__gethex+0x1d8>
 8011d90:	e7a2      	b.n	8011cd8 <__gethex+0x15c>
 8011d92:	1ea9      	subs	r1, r5, #2
 8011d94:	4620      	mov	r0, r4
 8011d96:	f000 fe92 	bl	8012abe <__any_on>
 8011d9a:	2800      	cmp	r0, #0
 8011d9c:	d0c2      	beq.n	8011d24 <__gethex+0x1a8>
 8011d9e:	f04f 0903 	mov.w	r9, #3
 8011da2:	e7c1      	b.n	8011d28 <__gethex+0x1ac>
 8011da4:	da09      	bge.n	8011dba <__gethex+0x23e>
 8011da6:	1b75      	subs	r5, r6, r5
 8011da8:	4621      	mov	r1, r4
 8011daa:	9801      	ldr	r0, [sp, #4]
 8011dac:	462a      	mov	r2, r5
 8011dae:	f000 fc4d 	bl	801264c <__lshift>
 8011db2:	1b7f      	subs	r7, r7, r5
 8011db4:	4604      	mov	r4, r0
 8011db6:	f100 0a14 	add.w	sl, r0, #20
 8011dba:	f04f 0900 	mov.w	r9, #0
 8011dbe:	e7b8      	b.n	8011d32 <__gethex+0x1b6>
 8011dc0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011dc4:	42bd      	cmp	r5, r7
 8011dc6:	dd6f      	ble.n	8011ea8 <__gethex+0x32c>
 8011dc8:	1bed      	subs	r5, r5, r7
 8011dca:	42ae      	cmp	r6, r5
 8011dcc:	dc34      	bgt.n	8011e38 <__gethex+0x2bc>
 8011dce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011dd2:	2b02      	cmp	r3, #2
 8011dd4:	d022      	beq.n	8011e1c <__gethex+0x2a0>
 8011dd6:	2b03      	cmp	r3, #3
 8011dd8:	d024      	beq.n	8011e24 <__gethex+0x2a8>
 8011dda:	2b01      	cmp	r3, #1
 8011ddc:	d115      	bne.n	8011e0a <__gethex+0x28e>
 8011dde:	42ae      	cmp	r6, r5
 8011de0:	d113      	bne.n	8011e0a <__gethex+0x28e>
 8011de2:	2e01      	cmp	r6, #1
 8011de4:	d10b      	bne.n	8011dfe <__gethex+0x282>
 8011de6:	9a02      	ldr	r2, [sp, #8]
 8011de8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011dec:	6013      	str	r3, [r2, #0]
 8011dee:	2301      	movs	r3, #1
 8011df0:	6123      	str	r3, [r4, #16]
 8011df2:	f8ca 3000 	str.w	r3, [sl]
 8011df6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011df8:	2562      	movs	r5, #98	@ 0x62
 8011dfa:	601c      	str	r4, [r3, #0]
 8011dfc:	e73a      	b.n	8011c74 <__gethex+0xf8>
 8011dfe:	1e71      	subs	r1, r6, #1
 8011e00:	4620      	mov	r0, r4
 8011e02:	f000 fe5c 	bl	8012abe <__any_on>
 8011e06:	2800      	cmp	r0, #0
 8011e08:	d1ed      	bne.n	8011de6 <__gethex+0x26a>
 8011e0a:	9801      	ldr	r0, [sp, #4]
 8011e0c:	4621      	mov	r1, r4
 8011e0e:	f000 fa0d 	bl	801222c <_Bfree>
 8011e12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011e14:	2300      	movs	r3, #0
 8011e16:	6013      	str	r3, [r2, #0]
 8011e18:	2550      	movs	r5, #80	@ 0x50
 8011e1a:	e72b      	b.n	8011c74 <__gethex+0xf8>
 8011e1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d1f3      	bne.n	8011e0a <__gethex+0x28e>
 8011e22:	e7e0      	b.n	8011de6 <__gethex+0x26a>
 8011e24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d1dd      	bne.n	8011de6 <__gethex+0x26a>
 8011e2a:	e7ee      	b.n	8011e0a <__gethex+0x28e>
 8011e2c:	08014da8 	.word	0x08014da8
 8011e30:	08014ec1 	.word	0x08014ec1
 8011e34:	08014ed2 	.word	0x08014ed2
 8011e38:	1e6f      	subs	r7, r5, #1
 8011e3a:	f1b9 0f00 	cmp.w	r9, #0
 8011e3e:	d130      	bne.n	8011ea2 <__gethex+0x326>
 8011e40:	b127      	cbz	r7, 8011e4c <__gethex+0x2d0>
 8011e42:	4639      	mov	r1, r7
 8011e44:	4620      	mov	r0, r4
 8011e46:	f000 fe3a 	bl	8012abe <__any_on>
 8011e4a:	4681      	mov	r9, r0
 8011e4c:	117a      	asrs	r2, r7, #5
 8011e4e:	2301      	movs	r3, #1
 8011e50:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011e54:	f007 071f 	and.w	r7, r7, #31
 8011e58:	40bb      	lsls	r3, r7
 8011e5a:	4213      	tst	r3, r2
 8011e5c:	4629      	mov	r1, r5
 8011e5e:	4620      	mov	r0, r4
 8011e60:	bf18      	it	ne
 8011e62:	f049 0902 	orrne.w	r9, r9, #2
 8011e66:	f7ff fe21 	bl	8011aac <rshift>
 8011e6a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011e6e:	1b76      	subs	r6, r6, r5
 8011e70:	2502      	movs	r5, #2
 8011e72:	f1b9 0f00 	cmp.w	r9, #0
 8011e76:	d047      	beq.n	8011f08 <__gethex+0x38c>
 8011e78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011e7c:	2b02      	cmp	r3, #2
 8011e7e:	d015      	beq.n	8011eac <__gethex+0x330>
 8011e80:	2b03      	cmp	r3, #3
 8011e82:	d017      	beq.n	8011eb4 <__gethex+0x338>
 8011e84:	2b01      	cmp	r3, #1
 8011e86:	d109      	bne.n	8011e9c <__gethex+0x320>
 8011e88:	f019 0f02 	tst.w	r9, #2
 8011e8c:	d006      	beq.n	8011e9c <__gethex+0x320>
 8011e8e:	f8da 3000 	ldr.w	r3, [sl]
 8011e92:	ea49 0903 	orr.w	r9, r9, r3
 8011e96:	f019 0f01 	tst.w	r9, #1
 8011e9a:	d10e      	bne.n	8011eba <__gethex+0x33e>
 8011e9c:	f045 0510 	orr.w	r5, r5, #16
 8011ea0:	e032      	b.n	8011f08 <__gethex+0x38c>
 8011ea2:	f04f 0901 	mov.w	r9, #1
 8011ea6:	e7d1      	b.n	8011e4c <__gethex+0x2d0>
 8011ea8:	2501      	movs	r5, #1
 8011eaa:	e7e2      	b.n	8011e72 <__gethex+0x2f6>
 8011eac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011eae:	f1c3 0301 	rsb	r3, r3, #1
 8011eb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011eb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d0f0      	beq.n	8011e9c <__gethex+0x320>
 8011eba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011ebe:	f104 0314 	add.w	r3, r4, #20
 8011ec2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011ec6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011eca:	f04f 0c00 	mov.w	ip, #0
 8011ece:	4618      	mov	r0, r3
 8011ed0:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ed4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011ed8:	d01b      	beq.n	8011f12 <__gethex+0x396>
 8011eda:	3201      	adds	r2, #1
 8011edc:	6002      	str	r2, [r0, #0]
 8011ede:	2d02      	cmp	r5, #2
 8011ee0:	f104 0314 	add.w	r3, r4, #20
 8011ee4:	d13c      	bne.n	8011f60 <__gethex+0x3e4>
 8011ee6:	f8d8 2000 	ldr.w	r2, [r8]
 8011eea:	3a01      	subs	r2, #1
 8011eec:	42b2      	cmp	r2, r6
 8011eee:	d109      	bne.n	8011f04 <__gethex+0x388>
 8011ef0:	1171      	asrs	r1, r6, #5
 8011ef2:	2201      	movs	r2, #1
 8011ef4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011ef8:	f006 061f 	and.w	r6, r6, #31
 8011efc:	fa02 f606 	lsl.w	r6, r2, r6
 8011f00:	421e      	tst	r6, r3
 8011f02:	d13a      	bne.n	8011f7a <__gethex+0x3fe>
 8011f04:	f045 0520 	orr.w	r5, r5, #32
 8011f08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f0a:	601c      	str	r4, [r3, #0]
 8011f0c:	9b02      	ldr	r3, [sp, #8]
 8011f0e:	601f      	str	r7, [r3, #0]
 8011f10:	e6b0      	b.n	8011c74 <__gethex+0xf8>
 8011f12:	4299      	cmp	r1, r3
 8011f14:	f843 cc04 	str.w	ip, [r3, #-4]
 8011f18:	d8d9      	bhi.n	8011ece <__gethex+0x352>
 8011f1a:	68a3      	ldr	r3, [r4, #8]
 8011f1c:	459b      	cmp	fp, r3
 8011f1e:	db17      	blt.n	8011f50 <__gethex+0x3d4>
 8011f20:	6861      	ldr	r1, [r4, #4]
 8011f22:	9801      	ldr	r0, [sp, #4]
 8011f24:	3101      	adds	r1, #1
 8011f26:	f000 f941 	bl	80121ac <_Balloc>
 8011f2a:	4681      	mov	r9, r0
 8011f2c:	b918      	cbnz	r0, 8011f36 <__gethex+0x3ba>
 8011f2e:	4b1a      	ldr	r3, [pc, #104]	@ (8011f98 <__gethex+0x41c>)
 8011f30:	4602      	mov	r2, r0
 8011f32:	2184      	movs	r1, #132	@ 0x84
 8011f34:	e6c5      	b.n	8011cc2 <__gethex+0x146>
 8011f36:	6922      	ldr	r2, [r4, #16]
 8011f38:	3202      	adds	r2, #2
 8011f3a:	f104 010c 	add.w	r1, r4, #12
 8011f3e:	0092      	lsls	r2, r2, #2
 8011f40:	300c      	adds	r0, #12
 8011f42:	f7fe feeb 	bl	8010d1c <memcpy>
 8011f46:	4621      	mov	r1, r4
 8011f48:	9801      	ldr	r0, [sp, #4]
 8011f4a:	f000 f96f 	bl	801222c <_Bfree>
 8011f4e:	464c      	mov	r4, r9
 8011f50:	6923      	ldr	r3, [r4, #16]
 8011f52:	1c5a      	adds	r2, r3, #1
 8011f54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011f58:	6122      	str	r2, [r4, #16]
 8011f5a:	2201      	movs	r2, #1
 8011f5c:	615a      	str	r2, [r3, #20]
 8011f5e:	e7be      	b.n	8011ede <__gethex+0x362>
 8011f60:	6922      	ldr	r2, [r4, #16]
 8011f62:	455a      	cmp	r2, fp
 8011f64:	dd0b      	ble.n	8011f7e <__gethex+0x402>
 8011f66:	2101      	movs	r1, #1
 8011f68:	4620      	mov	r0, r4
 8011f6a:	f7ff fd9f 	bl	8011aac <rshift>
 8011f6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011f72:	3701      	adds	r7, #1
 8011f74:	42bb      	cmp	r3, r7
 8011f76:	f6ff aee0 	blt.w	8011d3a <__gethex+0x1be>
 8011f7a:	2501      	movs	r5, #1
 8011f7c:	e7c2      	b.n	8011f04 <__gethex+0x388>
 8011f7e:	f016 061f 	ands.w	r6, r6, #31
 8011f82:	d0fa      	beq.n	8011f7a <__gethex+0x3fe>
 8011f84:	4453      	add	r3, sl
 8011f86:	f1c6 0620 	rsb	r6, r6, #32
 8011f8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011f8e:	f000 f9ff 	bl	8012390 <__hi0bits>
 8011f92:	42b0      	cmp	r0, r6
 8011f94:	dbe7      	blt.n	8011f66 <__gethex+0x3ea>
 8011f96:	e7f0      	b.n	8011f7a <__gethex+0x3fe>
 8011f98:	08014ec1 	.word	0x08014ec1

08011f9c <L_shift>:
 8011f9c:	f1c2 0208 	rsb	r2, r2, #8
 8011fa0:	0092      	lsls	r2, r2, #2
 8011fa2:	b570      	push	{r4, r5, r6, lr}
 8011fa4:	f1c2 0620 	rsb	r6, r2, #32
 8011fa8:	6843      	ldr	r3, [r0, #4]
 8011faa:	6804      	ldr	r4, [r0, #0]
 8011fac:	fa03 f506 	lsl.w	r5, r3, r6
 8011fb0:	432c      	orrs	r4, r5
 8011fb2:	40d3      	lsrs	r3, r2
 8011fb4:	6004      	str	r4, [r0, #0]
 8011fb6:	f840 3f04 	str.w	r3, [r0, #4]!
 8011fba:	4288      	cmp	r0, r1
 8011fbc:	d3f4      	bcc.n	8011fa8 <L_shift+0xc>
 8011fbe:	bd70      	pop	{r4, r5, r6, pc}

08011fc0 <__match>:
 8011fc0:	b530      	push	{r4, r5, lr}
 8011fc2:	6803      	ldr	r3, [r0, #0]
 8011fc4:	3301      	adds	r3, #1
 8011fc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011fca:	b914      	cbnz	r4, 8011fd2 <__match+0x12>
 8011fcc:	6003      	str	r3, [r0, #0]
 8011fce:	2001      	movs	r0, #1
 8011fd0:	bd30      	pop	{r4, r5, pc}
 8011fd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011fd6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011fda:	2d19      	cmp	r5, #25
 8011fdc:	bf98      	it	ls
 8011fde:	3220      	addls	r2, #32
 8011fe0:	42a2      	cmp	r2, r4
 8011fe2:	d0f0      	beq.n	8011fc6 <__match+0x6>
 8011fe4:	2000      	movs	r0, #0
 8011fe6:	e7f3      	b.n	8011fd0 <__match+0x10>

08011fe8 <__hexnan>:
 8011fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fec:	680b      	ldr	r3, [r1, #0]
 8011fee:	6801      	ldr	r1, [r0, #0]
 8011ff0:	115e      	asrs	r6, r3, #5
 8011ff2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011ff6:	f013 031f 	ands.w	r3, r3, #31
 8011ffa:	b087      	sub	sp, #28
 8011ffc:	bf18      	it	ne
 8011ffe:	3604      	addne	r6, #4
 8012000:	2500      	movs	r5, #0
 8012002:	1f37      	subs	r7, r6, #4
 8012004:	4682      	mov	sl, r0
 8012006:	4690      	mov	r8, r2
 8012008:	9301      	str	r3, [sp, #4]
 801200a:	f846 5c04 	str.w	r5, [r6, #-4]
 801200e:	46b9      	mov	r9, r7
 8012010:	463c      	mov	r4, r7
 8012012:	9502      	str	r5, [sp, #8]
 8012014:	46ab      	mov	fp, r5
 8012016:	784a      	ldrb	r2, [r1, #1]
 8012018:	1c4b      	adds	r3, r1, #1
 801201a:	9303      	str	r3, [sp, #12]
 801201c:	b342      	cbz	r2, 8012070 <__hexnan+0x88>
 801201e:	4610      	mov	r0, r2
 8012020:	9105      	str	r1, [sp, #20]
 8012022:	9204      	str	r2, [sp, #16]
 8012024:	f7ff fd94 	bl	8011b50 <__hexdig_fun>
 8012028:	2800      	cmp	r0, #0
 801202a:	d151      	bne.n	80120d0 <__hexnan+0xe8>
 801202c:	9a04      	ldr	r2, [sp, #16]
 801202e:	9905      	ldr	r1, [sp, #20]
 8012030:	2a20      	cmp	r2, #32
 8012032:	d818      	bhi.n	8012066 <__hexnan+0x7e>
 8012034:	9b02      	ldr	r3, [sp, #8]
 8012036:	459b      	cmp	fp, r3
 8012038:	dd13      	ble.n	8012062 <__hexnan+0x7a>
 801203a:	454c      	cmp	r4, r9
 801203c:	d206      	bcs.n	801204c <__hexnan+0x64>
 801203e:	2d07      	cmp	r5, #7
 8012040:	dc04      	bgt.n	801204c <__hexnan+0x64>
 8012042:	462a      	mov	r2, r5
 8012044:	4649      	mov	r1, r9
 8012046:	4620      	mov	r0, r4
 8012048:	f7ff ffa8 	bl	8011f9c <L_shift>
 801204c:	4544      	cmp	r4, r8
 801204e:	d952      	bls.n	80120f6 <__hexnan+0x10e>
 8012050:	2300      	movs	r3, #0
 8012052:	f1a4 0904 	sub.w	r9, r4, #4
 8012056:	f844 3c04 	str.w	r3, [r4, #-4]
 801205a:	f8cd b008 	str.w	fp, [sp, #8]
 801205e:	464c      	mov	r4, r9
 8012060:	461d      	mov	r5, r3
 8012062:	9903      	ldr	r1, [sp, #12]
 8012064:	e7d7      	b.n	8012016 <__hexnan+0x2e>
 8012066:	2a29      	cmp	r2, #41	@ 0x29
 8012068:	d157      	bne.n	801211a <__hexnan+0x132>
 801206a:	3102      	adds	r1, #2
 801206c:	f8ca 1000 	str.w	r1, [sl]
 8012070:	f1bb 0f00 	cmp.w	fp, #0
 8012074:	d051      	beq.n	801211a <__hexnan+0x132>
 8012076:	454c      	cmp	r4, r9
 8012078:	d206      	bcs.n	8012088 <__hexnan+0xa0>
 801207a:	2d07      	cmp	r5, #7
 801207c:	dc04      	bgt.n	8012088 <__hexnan+0xa0>
 801207e:	462a      	mov	r2, r5
 8012080:	4649      	mov	r1, r9
 8012082:	4620      	mov	r0, r4
 8012084:	f7ff ff8a 	bl	8011f9c <L_shift>
 8012088:	4544      	cmp	r4, r8
 801208a:	d936      	bls.n	80120fa <__hexnan+0x112>
 801208c:	f1a8 0204 	sub.w	r2, r8, #4
 8012090:	4623      	mov	r3, r4
 8012092:	f853 1b04 	ldr.w	r1, [r3], #4
 8012096:	f842 1f04 	str.w	r1, [r2, #4]!
 801209a:	429f      	cmp	r7, r3
 801209c:	d2f9      	bcs.n	8012092 <__hexnan+0xaa>
 801209e:	1b3b      	subs	r3, r7, r4
 80120a0:	f023 0303 	bic.w	r3, r3, #3
 80120a4:	3304      	adds	r3, #4
 80120a6:	3401      	adds	r4, #1
 80120a8:	3e03      	subs	r6, #3
 80120aa:	42b4      	cmp	r4, r6
 80120ac:	bf88      	it	hi
 80120ae:	2304      	movhi	r3, #4
 80120b0:	4443      	add	r3, r8
 80120b2:	2200      	movs	r2, #0
 80120b4:	f843 2b04 	str.w	r2, [r3], #4
 80120b8:	429f      	cmp	r7, r3
 80120ba:	d2fb      	bcs.n	80120b4 <__hexnan+0xcc>
 80120bc:	683b      	ldr	r3, [r7, #0]
 80120be:	b91b      	cbnz	r3, 80120c8 <__hexnan+0xe0>
 80120c0:	4547      	cmp	r7, r8
 80120c2:	d128      	bne.n	8012116 <__hexnan+0x12e>
 80120c4:	2301      	movs	r3, #1
 80120c6:	603b      	str	r3, [r7, #0]
 80120c8:	2005      	movs	r0, #5
 80120ca:	b007      	add	sp, #28
 80120cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120d0:	3501      	adds	r5, #1
 80120d2:	2d08      	cmp	r5, #8
 80120d4:	f10b 0b01 	add.w	fp, fp, #1
 80120d8:	dd06      	ble.n	80120e8 <__hexnan+0x100>
 80120da:	4544      	cmp	r4, r8
 80120dc:	d9c1      	bls.n	8012062 <__hexnan+0x7a>
 80120de:	2300      	movs	r3, #0
 80120e0:	f844 3c04 	str.w	r3, [r4, #-4]
 80120e4:	2501      	movs	r5, #1
 80120e6:	3c04      	subs	r4, #4
 80120e8:	6822      	ldr	r2, [r4, #0]
 80120ea:	f000 000f 	and.w	r0, r0, #15
 80120ee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80120f2:	6020      	str	r0, [r4, #0]
 80120f4:	e7b5      	b.n	8012062 <__hexnan+0x7a>
 80120f6:	2508      	movs	r5, #8
 80120f8:	e7b3      	b.n	8012062 <__hexnan+0x7a>
 80120fa:	9b01      	ldr	r3, [sp, #4]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d0dd      	beq.n	80120bc <__hexnan+0xd4>
 8012100:	f1c3 0320 	rsb	r3, r3, #32
 8012104:	f04f 32ff 	mov.w	r2, #4294967295
 8012108:	40da      	lsrs	r2, r3
 801210a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801210e:	4013      	ands	r3, r2
 8012110:	f846 3c04 	str.w	r3, [r6, #-4]
 8012114:	e7d2      	b.n	80120bc <__hexnan+0xd4>
 8012116:	3f04      	subs	r7, #4
 8012118:	e7d0      	b.n	80120bc <__hexnan+0xd4>
 801211a:	2004      	movs	r0, #4
 801211c:	e7d5      	b.n	80120ca <__hexnan+0xe2>
	...

08012120 <_mallinfo_r>:
 8012120:	b570      	push	{r4, r5, r6, lr}
 8012122:	4c16      	ldr	r4, [pc, #88]	@ (801217c <_mallinfo_r+0x5c>)
 8012124:	4605      	mov	r5, r0
 8012126:	4608      	mov	r0, r1
 8012128:	460e      	mov	r6, r1
 801212a:	f7f2 fd5f 	bl	8004bec <__malloc_lock>
 801212e:	6823      	ldr	r3, [r4, #0]
 8012130:	b14b      	cbz	r3, 8012146 <_mallinfo_r+0x26>
 8012132:	2100      	movs	r1, #0
 8012134:	4630      	mov	r0, r6
 8012136:	f7f2 fcd5 	bl	8004ae4 <_sbrk_r>
 801213a:	1c42      	adds	r2, r0, #1
 801213c:	bf18      	it	ne
 801213e:	6822      	ldrne	r2, [r4, #0]
 8012140:	4603      	mov	r3, r0
 8012142:	bf18      	it	ne
 8012144:	1a83      	subne	r3, r0, r2
 8012146:	4a0e      	ldr	r2, [pc, #56]	@ (8012180 <_mallinfo_r+0x60>)
 8012148:	6811      	ldr	r1, [r2, #0]
 801214a:	2200      	movs	r2, #0
 801214c:	b991      	cbnz	r1, 8012174 <_mallinfo_r+0x54>
 801214e:	4c0d      	ldr	r4, [pc, #52]	@ (8012184 <_mallinfo_r+0x64>)
 8012150:	4630      	mov	r0, r6
 8012152:	6023      	str	r3, [r4, #0]
 8012154:	1a9b      	subs	r3, r3, r2
 8012156:	6222      	str	r2, [r4, #32]
 8012158:	61e3      	str	r3, [r4, #28]
 801215a:	f7f2 fd81 	bl	8004c60 <__malloc_unlock>
 801215e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012160:	462e      	mov	r6, r5
 8012162:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8012164:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8012166:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8012168:	e894 0003 	ldmia.w	r4, {r0, r1}
 801216c:	e886 0003 	stmia.w	r6, {r0, r1}
 8012170:	4628      	mov	r0, r5
 8012172:	bd70      	pop	{r4, r5, r6, pc}
 8012174:	6808      	ldr	r0, [r1, #0]
 8012176:	6849      	ldr	r1, [r1, #4]
 8012178:	4402      	add	r2, r0
 801217a:	e7e7      	b.n	801214c <_mallinfo_r+0x2c>
 801217c:	20000504 	.word	0x20000504
 8012180:	20000508 	.word	0x20000508
 8012184:	20000654 	.word	0x20000654

08012188 <__ascii_mbtowc>:
 8012188:	b082      	sub	sp, #8
 801218a:	b901      	cbnz	r1, 801218e <__ascii_mbtowc+0x6>
 801218c:	a901      	add	r1, sp, #4
 801218e:	b142      	cbz	r2, 80121a2 <__ascii_mbtowc+0x1a>
 8012190:	b14b      	cbz	r3, 80121a6 <__ascii_mbtowc+0x1e>
 8012192:	7813      	ldrb	r3, [r2, #0]
 8012194:	600b      	str	r3, [r1, #0]
 8012196:	7812      	ldrb	r2, [r2, #0]
 8012198:	1e10      	subs	r0, r2, #0
 801219a:	bf18      	it	ne
 801219c:	2001      	movne	r0, #1
 801219e:	b002      	add	sp, #8
 80121a0:	4770      	bx	lr
 80121a2:	4610      	mov	r0, r2
 80121a4:	e7fb      	b.n	801219e <__ascii_mbtowc+0x16>
 80121a6:	f06f 0001 	mvn.w	r0, #1
 80121aa:	e7f8      	b.n	801219e <__ascii_mbtowc+0x16>

080121ac <_Balloc>:
 80121ac:	b570      	push	{r4, r5, r6, lr}
 80121ae:	69c6      	ldr	r6, [r0, #28]
 80121b0:	4604      	mov	r4, r0
 80121b2:	460d      	mov	r5, r1
 80121b4:	b976      	cbnz	r6, 80121d4 <_Balloc+0x28>
 80121b6:	2010      	movs	r0, #16
 80121b8:	f7fc f958 	bl	800e46c <malloc>
 80121bc:	4602      	mov	r2, r0
 80121be:	61e0      	str	r0, [r4, #28]
 80121c0:	b920      	cbnz	r0, 80121cc <_Balloc+0x20>
 80121c2:	4b18      	ldr	r3, [pc, #96]	@ (8012224 <_Balloc+0x78>)
 80121c4:	4818      	ldr	r0, [pc, #96]	@ (8012228 <_Balloc+0x7c>)
 80121c6:	216b      	movs	r1, #107	@ 0x6b
 80121c8:	f7fc f8ca 	bl	800e360 <__assert_func>
 80121cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80121d0:	6006      	str	r6, [r0, #0]
 80121d2:	60c6      	str	r6, [r0, #12]
 80121d4:	69e6      	ldr	r6, [r4, #28]
 80121d6:	68f3      	ldr	r3, [r6, #12]
 80121d8:	b183      	cbz	r3, 80121fc <_Balloc+0x50>
 80121da:	69e3      	ldr	r3, [r4, #28]
 80121dc:	68db      	ldr	r3, [r3, #12]
 80121de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80121e2:	b9b8      	cbnz	r0, 8012214 <_Balloc+0x68>
 80121e4:	2101      	movs	r1, #1
 80121e6:	fa01 f605 	lsl.w	r6, r1, r5
 80121ea:	1d72      	adds	r2, r6, #5
 80121ec:	0092      	lsls	r2, r2, #2
 80121ee:	4620      	mov	r0, r4
 80121f0:	f7fc f8e0 	bl	800e3b4 <_calloc_r>
 80121f4:	b160      	cbz	r0, 8012210 <_Balloc+0x64>
 80121f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80121fa:	e00e      	b.n	801221a <_Balloc+0x6e>
 80121fc:	2221      	movs	r2, #33	@ 0x21
 80121fe:	2104      	movs	r1, #4
 8012200:	4620      	mov	r0, r4
 8012202:	f7fc f8d7 	bl	800e3b4 <_calloc_r>
 8012206:	69e3      	ldr	r3, [r4, #28]
 8012208:	60f0      	str	r0, [r6, #12]
 801220a:	68db      	ldr	r3, [r3, #12]
 801220c:	2b00      	cmp	r3, #0
 801220e:	d1e4      	bne.n	80121da <_Balloc+0x2e>
 8012210:	2000      	movs	r0, #0
 8012212:	bd70      	pop	{r4, r5, r6, pc}
 8012214:	6802      	ldr	r2, [r0, #0]
 8012216:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801221a:	2300      	movs	r3, #0
 801221c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012220:	e7f7      	b.n	8012212 <_Balloc+0x66>
 8012222:	bf00      	nop
 8012224:	08014de3 	.word	0x08014de3
 8012228:	08014f32 	.word	0x08014f32

0801222c <_Bfree>:
 801222c:	b570      	push	{r4, r5, r6, lr}
 801222e:	69c6      	ldr	r6, [r0, #28]
 8012230:	4605      	mov	r5, r0
 8012232:	460c      	mov	r4, r1
 8012234:	b976      	cbnz	r6, 8012254 <_Bfree+0x28>
 8012236:	2010      	movs	r0, #16
 8012238:	f7fc f918 	bl	800e46c <malloc>
 801223c:	4602      	mov	r2, r0
 801223e:	61e8      	str	r0, [r5, #28]
 8012240:	b920      	cbnz	r0, 801224c <_Bfree+0x20>
 8012242:	4b09      	ldr	r3, [pc, #36]	@ (8012268 <_Bfree+0x3c>)
 8012244:	4809      	ldr	r0, [pc, #36]	@ (801226c <_Bfree+0x40>)
 8012246:	218f      	movs	r1, #143	@ 0x8f
 8012248:	f7fc f88a 	bl	800e360 <__assert_func>
 801224c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012250:	6006      	str	r6, [r0, #0]
 8012252:	60c6      	str	r6, [r0, #12]
 8012254:	b13c      	cbz	r4, 8012266 <_Bfree+0x3a>
 8012256:	69eb      	ldr	r3, [r5, #28]
 8012258:	6862      	ldr	r2, [r4, #4]
 801225a:	68db      	ldr	r3, [r3, #12]
 801225c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012260:	6021      	str	r1, [r4, #0]
 8012262:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012266:	bd70      	pop	{r4, r5, r6, pc}
 8012268:	08014de3 	.word	0x08014de3
 801226c:	08014f32 	.word	0x08014f32

08012270 <__multadd>:
 8012270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012274:	690d      	ldr	r5, [r1, #16]
 8012276:	4607      	mov	r7, r0
 8012278:	460c      	mov	r4, r1
 801227a:	461e      	mov	r6, r3
 801227c:	f101 0c14 	add.w	ip, r1, #20
 8012280:	2000      	movs	r0, #0
 8012282:	f8dc 3000 	ldr.w	r3, [ip]
 8012286:	b299      	uxth	r1, r3
 8012288:	fb02 6101 	mla	r1, r2, r1, r6
 801228c:	0c1e      	lsrs	r6, r3, #16
 801228e:	0c0b      	lsrs	r3, r1, #16
 8012290:	fb02 3306 	mla	r3, r2, r6, r3
 8012294:	b289      	uxth	r1, r1
 8012296:	3001      	adds	r0, #1
 8012298:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801229c:	4285      	cmp	r5, r0
 801229e:	f84c 1b04 	str.w	r1, [ip], #4
 80122a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80122a6:	dcec      	bgt.n	8012282 <__multadd+0x12>
 80122a8:	b30e      	cbz	r6, 80122ee <__multadd+0x7e>
 80122aa:	68a3      	ldr	r3, [r4, #8]
 80122ac:	42ab      	cmp	r3, r5
 80122ae:	dc19      	bgt.n	80122e4 <__multadd+0x74>
 80122b0:	6861      	ldr	r1, [r4, #4]
 80122b2:	4638      	mov	r0, r7
 80122b4:	3101      	adds	r1, #1
 80122b6:	f7ff ff79 	bl	80121ac <_Balloc>
 80122ba:	4680      	mov	r8, r0
 80122bc:	b928      	cbnz	r0, 80122ca <__multadd+0x5a>
 80122be:	4602      	mov	r2, r0
 80122c0:	4b0c      	ldr	r3, [pc, #48]	@ (80122f4 <__multadd+0x84>)
 80122c2:	480d      	ldr	r0, [pc, #52]	@ (80122f8 <__multadd+0x88>)
 80122c4:	21ba      	movs	r1, #186	@ 0xba
 80122c6:	f7fc f84b 	bl	800e360 <__assert_func>
 80122ca:	6922      	ldr	r2, [r4, #16]
 80122cc:	3202      	adds	r2, #2
 80122ce:	f104 010c 	add.w	r1, r4, #12
 80122d2:	0092      	lsls	r2, r2, #2
 80122d4:	300c      	adds	r0, #12
 80122d6:	f7fe fd21 	bl	8010d1c <memcpy>
 80122da:	4621      	mov	r1, r4
 80122dc:	4638      	mov	r0, r7
 80122de:	f7ff ffa5 	bl	801222c <_Bfree>
 80122e2:	4644      	mov	r4, r8
 80122e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80122e8:	3501      	adds	r5, #1
 80122ea:	615e      	str	r6, [r3, #20]
 80122ec:	6125      	str	r5, [r4, #16]
 80122ee:	4620      	mov	r0, r4
 80122f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122f4:	08014ec1 	.word	0x08014ec1
 80122f8:	08014f32 	.word	0x08014f32

080122fc <__s2b>:
 80122fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012300:	460c      	mov	r4, r1
 8012302:	4615      	mov	r5, r2
 8012304:	461f      	mov	r7, r3
 8012306:	2209      	movs	r2, #9
 8012308:	3308      	adds	r3, #8
 801230a:	4606      	mov	r6, r0
 801230c:	fb93 f3f2 	sdiv	r3, r3, r2
 8012310:	2100      	movs	r1, #0
 8012312:	2201      	movs	r2, #1
 8012314:	429a      	cmp	r2, r3
 8012316:	db09      	blt.n	801232c <__s2b+0x30>
 8012318:	4630      	mov	r0, r6
 801231a:	f7ff ff47 	bl	80121ac <_Balloc>
 801231e:	b940      	cbnz	r0, 8012332 <__s2b+0x36>
 8012320:	4602      	mov	r2, r0
 8012322:	4b19      	ldr	r3, [pc, #100]	@ (8012388 <__s2b+0x8c>)
 8012324:	4819      	ldr	r0, [pc, #100]	@ (801238c <__s2b+0x90>)
 8012326:	21d3      	movs	r1, #211	@ 0xd3
 8012328:	f7fc f81a 	bl	800e360 <__assert_func>
 801232c:	0052      	lsls	r2, r2, #1
 801232e:	3101      	adds	r1, #1
 8012330:	e7f0      	b.n	8012314 <__s2b+0x18>
 8012332:	9b08      	ldr	r3, [sp, #32]
 8012334:	6143      	str	r3, [r0, #20]
 8012336:	2d09      	cmp	r5, #9
 8012338:	f04f 0301 	mov.w	r3, #1
 801233c:	6103      	str	r3, [r0, #16]
 801233e:	dd16      	ble.n	801236e <__s2b+0x72>
 8012340:	f104 0909 	add.w	r9, r4, #9
 8012344:	46c8      	mov	r8, r9
 8012346:	442c      	add	r4, r5
 8012348:	f818 3b01 	ldrb.w	r3, [r8], #1
 801234c:	4601      	mov	r1, r0
 801234e:	3b30      	subs	r3, #48	@ 0x30
 8012350:	220a      	movs	r2, #10
 8012352:	4630      	mov	r0, r6
 8012354:	f7ff ff8c 	bl	8012270 <__multadd>
 8012358:	45a0      	cmp	r8, r4
 801235a:	d1f5      	bne.n	8012348 <__s2b+0x4c>
 801235c:	f1a5 0408 	sub.w	r4, r5, #8
 8012360:	444c      	add	r4, r9
 8012362:	1b2d      	subs	r5, r5, r4
 8012364:	1963      	adds	r3, r4, r5
 8012366:	42bb      	cmp	r3, r7
 8012368:	db04      	blt.n	8012374 <__s2b+0x78>
 801236a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801236e:	340a      	adds	r4, #10
 8012370:	2509      	movs	r5, #9
 8012372:	e7f6      	b.n	8012362 <__s2b+0x66>
 8012374:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012378:	4601      	mov	r1, r0
 801237a:	3b30      	subs	r3, #48	@ 0x30
 801237c:	220a      	movs	r2, #10
 801237e:	4630      	mov	r0, r6
 8012380:	f7ff ff76 	bl	8012270 <__multadd>
 8012384:	e7ee      	b.n	8012364 <__s2b+0x68>
 8012386:	bf00      	nop
 8012388:	08014ec1 	.word	0x08014ec1
 801238c:	08014f32 	.word	0x08014f32

08012390 <__hi0bits>:
 8012390:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012394:	4603      	mov	r3, r0
 8012396:	bf36      	itet	cc
 8012398:	0403      	lslcc	r3, r0, #16
 801239a:	2000      	movcs	r0, #0
 801239c:	2010      	movcc	r0, #16
 801239e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80123a2:	bf3c      	itt	cc
 80123a4:	021b      	lslcc	r3, r3, #8
 80123a6:	3008      	addcc	r0, #8
 80123a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80123ac:	bf3c      	itt	cc
 80123ae:	011b      	lslcc	r3, r3, #4
 80123b0:	3004      	addcc	r0, #4
 80123b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80123b6:	bf3c      	itt	cc
 80123b8:	009b      	lslcc	r3, r3, #2
 80123ba:	3002      	addcc	r0, #2
 80123bc:	2b00      	cmp	r3, #0
 80123be:	db05      	blt.n	80123cc <__hi0bits+0x3c>
 80123c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80123c4:	f100 0001 	add.w	r0, r0, #1
 80123c8:	bf08      	it	eq
 80123ca:	2020      	moveq	r0, #32
 80123cc:	4770      	bx	lr

080123ce <__lo0bits>:
 80123ce:	6803      	ldr	r3, [r0, #0]
 80123d0:	4602      	mov	r2, r0
 80123d2:	f013 0007 	ands.w	r0, r3, #7
 80123d6:	d00b      	beq.n	80123f0 <__lo0bits+0x22>
 80123d8:	07d9      	lsls	r1, r3, #31
 80123da:	d421      	bmi.n	8012420 <__lo0bits+0x52>
 80123dc:	0798      	lsls	r0, r3, #30
 80123de:	bf49      	itett	mi
 80123e0:	085b      	lsrmi	r3, r3, #1
 80123e2:	089b      	lsrpl	r3, r3, #2
 80123e4:	2001      	movmi	r0, #1
 80123e6:	6013      	strmi	r3, [r2, #0]
 80123e8:	bf5c      	itt	pl
 80123ea:	6013      	strpl	r3, [r2, #0]
 80123ec:	2002      	movpl	r0, #2
 80123ee:	4770      	bx	lr
 80123f0:	b299      	uxth	r1, r3
 80123f2:	b909      	cbnz	r1, 80123f8 <__lo0bits+0x2a>
 80123f4:	0c1b      	lsrs	r3, r3, #16
 80123f6:	2010      	movs	r0, #16
 80123f8:	b2d9      	uxtb	r1, r3
 80123fa:	b909      	cbnz	r1, 8012400 <__lo0bits+0x32>
 80123fc:	3008      	adds	r0, #8
 80123fe:	0a1b      	lsrs	r3, r3, #8
 8012400:	0719      	lsls	r1, r3, #28
 8012402:	bf04      	itt	eq
 8012404:	091b      	lsreq	r3, r3, #4
 8012406:	3004      	addeq	r0, #4
 8012408:	0799      	lsls	r1, r3, #30
 801240a:	bf04      	itt	eq
 801240c:	089b      	lsreq	r3, r3, #2
 801240e:	3002      	addeq	r0, #2
 8012410:	07d9      	lsls	r1, r3, #31
 8012412:	d403      	bmi.n	801241c <__lo0bits+0x4e>
 8012414:	085b      	lsrs	r3, r3, #1
 8012416:	f100 0001 	add.w	r0, r0, #1
 801241a:	d003      	beq.n	8012424 <__lo0bits+0x56>
 801241c:	6013      	str	r3, [r2, #0]
 801241e:	4770      	bx	lr
 8012420:	2000      	movs	r0, #0
 8012422:	4770      	bx	lr
 8012424:	2020      	movs	r0, #32
 8012426:	4770      	bx	lr

08012428 <__i2b>:
 8012428:	b510      	push	{r4, lr}
 801242a:	460c      	mov	r4, r1
 801242c:	2101      	movs	r1, #1
 801242e:	f7ff febd 	bl	80121ac <_Balloc>
 8012432:	4602      	mov	r2, r0
 8012434:	b928      	cbnz	r0, 8012442 <__i2b+0x1a>
 8012436:	4b05      	ldr	r3, [pc, #20]	@ (801244c <__i2b+0x24>)
 8012438:	4805      	ldr	r0, [pc, #20]	@ (8012450 <__i2b+0x28>)
 801243a:	f240 1145 	movw	r1, #325	@ 0x145
 801243e:	f7fb ff8f 	bl	800e360 <__assert_func>
 8012442:	2301      	movs	r3, #1
 8012444:	6144      	str	r4, [r0, #20]
 8012446:	6103      	str	r3, [r0, #16]
 8012448:	bd10      	pop	{r4, pc}
 801244a:	bf00      	nop
 801244c:	08014ec1 	.word	0x08014ec1
 8012450:	08014f32 	.word	0x08014f32

08012454 <__multiply>:
 8012454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012458:	4617      	mov	r7, r2
 801245a:	690a      	ldr	r2, [r1, #16]
 801245c:	693b      	ldr	r3, [r7, #16]
 801245e:	429a      	cmp	r2, r3
 8012460:	bfa8      	it	ge
 8012462:	463b      	movge	r3, r7
 8012464:	4689      	mov	r9, r1
 8012466:	bfa4      	itt	ge
 8012468:	460f      	movge	r7, r1
 801246a:	4699      	movge	r9, r3
 801246c:	693d      	ldr	r5, [r7, #16]
 801246e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012472:	68bb      	ldr	r3, [r7, #8]
 8012474:	6879      	ldr	r1, [r7, #4]
 8012476:	eb05 060a 	add.w	r6, r5, sl
 801247a:	42b3      	cmp	r3, r6
 801247c:	b085      	sub	sp, #20
 801247e:	bfb8      	it	lt
 8012480:	3101      	addlt	r1, #1
 8012482:	f7ff fe93 	bl	80121ac <_Balloc>
 8012486:	b930      	cbnz	r0, 8012496 <__multiply+0x42>
 8012488:	4602      	mov	r2, r0
 801248a:	4b41      	ldr	r3, [pc, #260]	@ (8012590 <__multiply+0x13c>)
 801248c:	4841      	ldr	r0, [pc, #260]	@ (8012594 <__multiply+0x140>)
 801248e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012492:	f7fb ff65 	bl	800e360 <__assert_func>
 8012496:	f100 0414 	add.w	r4, r0, #20
 801249a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801249e:	4623      	mov	r3, r4
 80124a0:	2200      	movs	r2, #0
 80124a2:	4573      	cmp	r3, lr
 80124a4:	d320      	bcc.n	80124e8 <__multiply+0x94>
 80124a6:	f107 0814 	add.w	r8, r7, #20
 80124aa:	f109 0114 	add.w	r1, r9, #20
 80124ae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80124b2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80124b6:	9302      	str	r3, [sp, #8]
 80124b8:	1beb      	subs	r3, r5, r7
 80124ba:	3b15      	subs	r3, #21
 80124bc:	f023 0303 	bic.w	r3, r3, #3
 80124c0:	3304      	adds	r3, #4
 80124c2:	3715      	adds	r7, #21
 80124c4:	42bd      	cmp	r5, r7
 80124c6:	bf38      	it	cc
 80124c8:	2304      	movcc	r3, #4
 80124ca:	9301      	str	r3, [sp, #4]
 80124cc:	9b02      	ldr	r3, [sp, #8]
 80124ce:	9103      	str	r1, [sp, #12]
 80124d0:	428b      	cmp	r3, r1
 80124d2:	d80c      	bhi.n	80124ee <__multiply+0x9a>
 80124d4:	2e00      	cmp	r6, #0
 80124d6:	dd03      	ble.n	80124e0 <__multiply+0x8c>
 80124d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d055      	beq.n	801258c <__multiply+0x138>
 80124e0:	6106      	str	r6, [r0, #16]
 80124e2:	b005      	add	sp, #20
 80124e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124e8:	f843 2b04 	str.w	r2, [r3], #4
 80124ec:	e7d9      	b.n	80124a2 <__multiply+0x4e>
 80124ee:	f8b1 a000 	ldrh.w	sl, [r1]
 80124f2:	f1ba 0f00 	cmp.w	sl, #0
 80124f6:	d01f      	beq.n	8012538 <__multiply+0xe4>
 80124f8:	46c4      	mov	ip, r8
 80124fa:	46a1      	mov	r9, r4
 80124fc:	2700      	movs	r7, #0
 80124fe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012502:	f8d9 3000 	ldr.w	r3, [r9]
 8012506:	fa1f fb82 	uxth.w	fp, r2
 801250a:	b29b      	uxth	r3, r3
 801250c:	fb0a 330b 	mla	r3, sl, fp, r3
 8012510:	443b      	add	r3, r7
 8012512:	f8d9 7000 	ldr.w	r7, [r9]
 8012516:	0c12      	lsrs	r2, r2, #16
 8012518:	0c3f      	lsrs	r7, r7, #16
 801251a:	fb0a 7202 	mla	r2, sl, r2, r7
 801251e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012522:	b29b      	uxth	r3, r3
 8012524:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012528:	4565      	cmp	r5, ip
 801252a:	f849 3b04 	str.w	r3, [r9], #4
 801252e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012532:	d8e4      	bhi.n	80124fe <__multiply+0xaa>
 8012534:	9b01      	ldr	r3, [sp, #4]
 8012536:	50e7      	str	r7, [r4, r3]
 8012538:	9b03      	ldr	r3, [sp, #12]
 801253a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801253e:	3104      	adds	r1, #4
 8012540:	f1b9 0f00 	cmp.w	r9, #0
 8012544:	d020      	beq.n	8012588 <__multiply+0x134>
 8012546:	6823      	ldr	r3, [r4, #0]
 8012548:	4647      	mov	r7, r8
 801254a:	46a4      	mov	ip, r4
 801254c:	f04f 0a00 	mov.w	sl, #0
 8012550:	f8b7 b000 	ldrh.w	fp, [r7]
 8012554:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012558:	fb09 220b 	mla	r2, r9, fp, r2
 801255c:	4452      	add	r2, sl
 801255e:	b29b      	uxth	r3, r3
 8012560:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012564:	f84c 3b04 	str.w	r3, [ip], #4
 8012568:	f857 3b04 	ldr.w	r3, [r7], #4
 801256c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012570:	f8bc 3000 	ldrh.w	r3, [ip]
 8012574:	fb09 330a 	mla	r3, r9, sl, r3
 8012578:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801257c:	42bd      	cmp	r5, r7
 801257e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012582:	d8e5      	bhi.n	8012550 <__multiply+0xfc>
 8012584:	9a01      	ldr	r2, [sp, #4]
 8012586:	50a3      	str	r3, [r4, r2]
 8012588:	3404      	adds	r4, #4
 801258a:	e79f      	b.n	80124cc <__multiply+0x78>
 801258c:	3e01      	subs	r6, #1
 801258e:	e7a1      	b.n	80124d4 <__multiply+0x80>
 8012590:	08014ec1 	.word	0x08014ec1
 8012594:	08014f32 	.word	0x08014f32

08012598 <__pow5mult>:
 8012598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801259c:	4615      	mov	r5, r2
 801259e:	f012 0203 	ands.w	r2, r2, #3
 80125a2:	4607      	mov	r7, r0
 80125a4:	460e      	mov	r6, r1
 80125a6:	d007      	beq.n	80125b8 <__pow5mult+0x20>
 80125a8:	4c25      	ldr	r4, [pc, #148]	@ (8012640 <__pow5mult+0xa8>)
 80125aa:	3a01      	subs	r2, #1
 80125ac:	2300      	movs	r3, #0
 80125ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80125b2:	f7ff fe5d 	bl	8012270 <__multadd>
 80125b6:	4606      	mov	r6, r0
 80125b8:	10ad      	asrs	r5, r5, #2
 80125ba:	d03d      	beq.n	8012638 <__pow5mult+0xa0>
 80125bc:	69fc      	ldr	r4, [r7, #28]
 80125be:	b97c      	cbnz	r4, 80125e0 <__pow5mult+0x48>
 80125c0:	2010      	movs	r0, #16
 80125c2:	f7fb ff53 	bl	800e46c <malloc>
 80125c6:	4602      	mov	r2, r0
 80125c8:	61f8      	str	r0, [r7, #28]
 80125ca:	b928      	cbnz	r0, 80125d8 <__pow5mult+0x40>
 80125cc:	4b1d      	ldr	r3, [pc, #116]	@ (8012644 <__pow5mult+0xac>)
 80125ce:	481e      	ldr	r0, [pc, #120]	@ (8012648 <__pow5mult+0xb0>)
 80125d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80125d4:	f7fb fec4 	bl	800e360 <__assert_func>
 80125d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80125dc:	6004      	str	r4, [r0, #0]
 80125de:	60c4      	str	r4, [r0, #12]
 80125e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80125e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80125e8:	b94c      	cbnz	r4, 80125fe <__pow5mult+0x66>
 80125ea:	f240 2171 	movw	r1, #625	@ 0x271
 80125ee:	4638      	mov	r0, r7
 80125f0:	f7ff ff1a 	bl	8012428 <__i2b>
 80125f4:	2300      	movs	r3, #0
 80125f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80125fa:	4604      	mov	r4, r0
 80125fc:	6003      	str	r3, [r0, #0]
 80125fe:	f04f 0900 	mov.w	r9, #0
 8012602:	07eb      	lsls	r3, r5, #31
 8012604:	d50a      	bpl.n	801261c <__pow5mult+0x84>
 8012606:	4631      	mov	r1, r6
 8012608:	4622      	mov	r2, r4
 801260a:	4638      	mov	r0, r7
 801260c:	f7ff ff22 	bl	8012454 <__multiply>
 8012610:	4631      	mov	r1, r6
 8012612:	4680      	mov	r8, r0
 8012614:	4638      	mov	r0, r7
 8012616:	f7ff fe09 	bl	801222c <_Bfree>
 801261a:	4646      	mov	r6, r8
 801261c:	106d      	asrs	r5, r5, #1
 801261e:	d00b      	beq.n	8012638 <__pow5mult+0xa0>
 8012620:	6820      	ldr	r0, [r4, #0]
 8012622:	b938      	cbnz	r0, 8012634 <__pow5mult+0x9c>
 8012624:	4622      	mov	r2, r4
 8012626:	4621      	mov	r1, r4
 8012628:	4638      	mov	r0, r7
 801262a:	f7ff ff13 	bl	8012454 <__multiply>
 801262e:	6020      	str	r0, [r4, #0]
 8012630:	f8c0 9000 	str.w	r9, [r0]
 8012634:	4604      	mov	r4, r0
 8012636:	e7e4      	b.n	8012602 <__pow5mult+0x6a>
 8012638:	4630      	mov	r0, r6
 801263a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801263e:	bf00      	nop
 8012640:	080150f4 	.word	0x080150f4
 8012644:	08014de3 	.word	0x08014de3
 8012648:	08014f32 	.word	0x08014f32

0801264c <__lshift>:
 801264c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012650:	460c      	mov	r4, r1
 8012652:	6849      	ldr	r1, [r1, #4]
 8012654:	6923      	ldr	r3, [r4, #16]
 8012656:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801265a:	68a3      	ldr	r3, [r4, #8]
 801265c:	4607      	mov	r7, r0
 801265e:	4691      	mov	r9, r2
 8012660:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012664:	f108 0601 	add.w	r6, r8, #1
 8012668:	42b3      	cmp	r3, r6
 801266a:	db0b      	blt.n	8012684 <__lshift+0x38>
 801266c:	4638      	mov	r0, r7
 801266e:	f7ff fd9d 	bl	80121ac <_Balloc>
 8012672:	4605      	mov	r5, r0
 8012674:	b948      	cbnz	r0, 801268a <__lshift+0x3e>
 8012676:	4602      	mov	r2, r0
 8012678:	4b28      	ldr	r3, [pc, #160]	@ (801271c <__lshift+0xd0>)
 801267a:	4829      	ldr	r0, [pc, #164]	@ (8012720 <__lshift+0xd4>)
 801267c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012680:	f7fb fe6e 	bl	800e360 <__assert_func>
 8012684:	3101      	adds	r1, #1
 8012686:	005b      	lsls	r3, r3, #1
 8012688:	e7ee      	b.n	8012668 <__lshift+0x1c>
 801268a:	2300      	movs	r3, #0
 801268c:	f100 0114 	add.w	r1, r0, #20
 8012690:	f100 0210 	add.w	r2, r0, #16
 8012694:	4618      	mov	r0, r3
 8012696:	4553      	cmp	r3, sl
 8012698:	db33      	blt.n	8012702 <__lshift+0xb6>
 801269a:	6920      	ldr	r0, [r4, #16]
 801269c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80126a0:	f104 0314 	add.w	r3, r4, #20
 80126a4:	f019 091f 	ands.w	r9, r9, #31
 80126a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80126ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80126b0:	d02b      	beq.n	801270a <__lshift+0xbe>
 80126b2:	f1c9 0e20 	rsb	lr, r9, #32
 80126b6:	468a      	mov	sl, r1
 80126b8:	2200      	movs	r2, #0
 80126ba:	6818      	ldr	r0, [r3, #0]
 80126bc:	fa00 f009 	lsl.w	r0, r0, r9
 80126c0:	4310      	orrs	r0, r2
 80126c2:	f84a 0b04 	str.w	r0, [sl], #4
 80126c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80126ca:	459c      	cmp	ip, r3
 80126cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80126d0:	d8f3      	bhi.n	80126ba <__lshift+0x6e>
 80126d2:	ebac 0304 	sub.w	r3, ip, r4
 80126d6:	3b15      	subs	r3, #21
 80126d8:	f023 0303 	bic.w	r3, r3, #3
 80126dc:	3304      	adds	r3, #4
 80126de:	f104 0015 	add.w	r0, r4, #21
 80126e2:	4560      	cmp	r0, ip
 80126e4:	bf88      	it	hi
 80126e6:	2304      	movhi	r3, #4
 80126e8:	50ca      	str	r2, [r1, r3]
 80126ea:	b10a      	cbz	r2, 80126f0 <__lshift+0xa4>
 80126ec:	f108 0602 	add.w	r6, r8, #2
 80126f0:	3e01      	subs	r6, #1
 80126f2:	4638      	mov	r0, r7
 80126f4:	612e      	str	r6, [r5, #16]
 80126f6:	4621      	mov	r1, r4
 80126f8:	f7ff fd98 	bl	801222c <_Bfree>
 80126fc:	4628      	mov	r0, r5
 80126fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012702:	f842 0f04 	str.w	r0, [r2, #4]!
 8012706:	3301      	adds	r3, #1
 8012708:	e7c5      	b.n	8012696 <__lshift+0x4a>
 801270a:	3904      	subs	r1, #4
 801270c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012710:	f841 2f04 	str.w	r2, [r1, #4]!
 8012714:	459c      	cmp	ip, r3
 8012716:	d8f9      	bhi.n	801270c <__lshift+0xc0>
 8012718:	e7ea      	b.n	80126f0 <__lshift+0xa4>
 801271a:	bf00      	nop
 801271c:	08014ec1 	.word	0x08014ec1
 8012720:	08014f32 	.word	0x08014f32

08012724 <__mcmp>:
 8012724:	690a      	ldr	r2, [r1, #16]
 8012726:	4603      	mov	r3, r0
 8012728:	6900      	ldr	r0, [r0, #16]
 801272a:	1a80      	subs	r0, r0, r2
 801272c:	b530      	push	{r4, r5, lr}
 801272e:	d10e      	bne.n	801274e <__mcmp+0x2a>
 8012730:	3314      	adds	r3, #20
 8012732:	3114      	adds	r1, #20
 8012734:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012738:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801273c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012740:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012744:	4295      	cmp	r5, r2
 8012746:	d003      	beq.n	8012750 <__mcmp+0x2c>
 8012748:	d205      	bcs.n	8012756 <__mcmp+0x32>
 801274a:	f04f 30ff 	mov.w	r0, #4294967295
 801274e:	bd30      	pop	{r4, r5, pc}
 8012750:	42a3      	cmp	r3, r4
 8012752:	d3f3      	bcc.n	801273c <__mcmp+0x18>
 8012754:	e7fb      	b.n	801274e <__mcmp+0x2a>
 8012756:	2001      	movs	r0, #1
 8012758:	e7f9      	b.n	801274e <__mcmp+0x2a>
	...

0801275c <__mdiff>:
 801275c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012760:	4689      	mov	r9, r1
 8012762:	4606      	mov	r6, r0
 8012764:	4611      	mov	r1, r2
 8012766:	4648      	mov	r0, r9
 8012768:	4614      	mov	r4, r2
 801276a:	f7ff ffdb 	bl	8012724 <__mcmp>
 801276e:	1e05      	subs	r5, r0, #0
 8012770:	d112      	bne.n	8012798 <__mdiff+0x3c>
 8012772:	4629      	mov	r1, r5
 8012774:	4630      	mov	r0, r6
 8012776:	f7ff fd19 	bl	80121ac <_Balloc>
 801277a:	4602      	mov	r2, r0
 801277c:	b928      	cbnz	r0, 801278a <__mdiff+0x2e>
 801277e:	4b3f      	ldr	r3, [pc, #252]	@ (801287c <__mdiff+0x120>)
 8012780:	f240 2137 	movw	r1, #567	@ 0x237
 8012784:	483e      	ldr	r0, [pc, #248]	@ (8012880 <__mdiff+0x124>)
 8012786:	f7fb fdeb 	bl	800e360 <__assert_func>
 801278a:	2301      	movs	r3, #1
 801278c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012790:	4610      	mov	r0, r2
 8012792:	b003      	add	sp, #12
 8012794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012798:	bfbc      	itt	lt
 801279a:	464b      	movlt	r3, r9
 801279c:	46a1      	movlt	r9, r4
 801279e:	4630      	mov	r0, r6
 80127a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80127a4:	bfba      	itte	lt
 80127a6:	461c      	movlt	r4, r3
 80127a8:	2501      	movlt	r5, #1
 80127aa:	2500      	movge	r5, #0
 80127ac:	f7ff fcfe 	bl	80121ac <_Balloc>
 80127b0:	4602      	mov	r2, r0
 80127b2:	b918      	cbnz	r0, 80127bc <__mdiff+0x60>
 80127b4:	4b31      	ldr	r3, [pc, #196]	@ (801287c <__mdiff+0x120>)
 80127b6:	f240 2145 	movw	r1, #581	@ 0x245
 80127ba:	e7e3      	b.n	8012784 <__mdiff+0x28>
 80127bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80127c0:	6926      	ldr	r6, [r4, #16]
 80127c2:	60c5      	str	r5, [r0, #12]
 80127c4:	f109 0310 	add.w	r3, r9, #16
 80127c8:	f109 0514 	add.w	r5, r9, #20
 80127cc:	f104 0e14 	add.w	lr, r4, #20
 80127d0:	f100 0b14 	add.w	fp, r0, #20
 80127d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80127d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80127dc:	9301      	str	r3, [sp, #4]
 80127de:	46d9      	mov	r9, fp
 80127e0:	f04f 0c00 	mov.w	ip, #0
 80127e4:	9b01      	ldr	r3, [sp, #4]
 80127e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80127ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80127ee:	9301      	str	r3, [sp, #4]
 80127f0:	fa1f f38a 	uxth.w	r3, sl
 80127f4:	4619      	mov	r1, r3
 80127f6:	b283      	uxth	r3, r0
 80127f8:	1acb      	subs	r3, r1, r3
 80127fa:	0c00      	lsrs	r0, r0, #16
 80127fc:	4463      	add	r3, ip
 80127fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012802:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012806:	b29b      	uxth	r3, r3
 8012808:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801280c:	4576      	cmp	r6, lr
 801280e:	f849 3b04 	str.w	r3, [r9], #4
 8012812:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012816:	d8e5      	bhi.n	80127e4 <__mdiff+0x88>
 8012818:	1b33      	subs	r3, r6, r4
 801281a:	3b15      	subs	r3, #21
 801281c:	f023 0303 	bic.w	r3, r3, #3
 8012820:	3415      	adds	r4, #21
 8012822:	3304      	adds	r3, #4
 8012824:	42a6      	cmp	r6, r4
 8012826:	bf38      	it	cc
 8012828:	2304      	movcc	r3, #4
 801282a:	441d      	add	r5, r3
 801282c:	445b      	add	r3, fp
 801282e:	461e      	mov	r6, r3
 8012830:	462c      	mov	r4, r5
 8012832:	4544      	cmp	r4, r8
 8012834:	d30e      	bcc.n	8012854 <__mdiff+0xf8>
 8012836:	f108 0103 	add.w	r1, r8, #3
 801283a:	1b49      	subs	r1, r1, r5
 801283c:	f021 0103 	bic.w	r1, r1, #3
 8012840:	3d03      	subs	r5, #3
 8012842:	45a8      	cmp	r8, r5
 8012844:	bf38      	it	cc
 8012846:	2100      	movcc	r1, #0
 8012848:	440b      	add	r3, r1
 801284a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801284e:	b191      	cbz	r1, 8012876 <__mdiff+0x11a>
 8012850:	6117      	str	r7, [r2, #16]
 8012852:	e79d      	b.n	8012790 <__mdiff+0x34>
 8012854:	f854 1b04 	ldr.w	r1, [r4], #4
 8012858:	46e6      	mov	lr, ip
 801285a:	0c08      	lsrs	r0, r1, #16
 801285c:	fa1c fc81 	uxtah	ip, ip, r1
 8012860:	4471      	add	r1, lr
 8012862:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012866:	b289      	uxth	r1, r1
 8012868:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801286c:	f846 1b04 	str.w	r1, [r6], #4
 8012870:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012874:	e7dd      	b.n	8012832 <__mdiff+0xd6>
 8012876:	3f01      	subs	r7, #1
 8012878:	e7e7      	b.n	801284a <__mdiff+0xee>
 801287a:	bf00      	nop
 801287c:	08014ec1 	.word	0x08014ec1
 8012880:	08014f32 	.word	0x08014f32

08012884 <__ulp>:
 8012884:	b082      	sub	sp, #8
 8012886:	ed8d 0b00 	vstr	d0, [sp]
 801288a:	9a01      	ldr	r2, [sp, #4]
 801288c:	4b0f      	ldr	r3, [pc, #60]	@ (80128cc <__ulp+0x48>)
 801288e:	4013      	ands	r3, r2
 8012890:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8012894:	2b00      	cmp	r3, #0
 8012896:	dc08      	bgt.n	80128aa <__ulp+0x26>
 8012898:	425b      	negs	r3, r3
 801289a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801289e:	ea4f 5223 	mov.w	r2, r3, asr #20
 80128a2:	da04      	bge.n	80128ae <__ulp+0x2a>
 80128a4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80128a8:	4113      	asrs	r3, r2
 80128aa:	2200      	movs	r2, #0
 80128ac:	e008      	b.n	80128c0 <__ulp+0x3c>
 80128ae:	f1a2 0314 	sub.w	r3, r2, #20
 80128b2:	2b1e      	cmp	r3, #30
 80128b4:	bfda      	itte	le
 80128b6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80128ba:	40da      	lsrle	r2, r3
 80128bc:	2201      	movgt	r2, #1
 80128be:	2300      	movs	r3, #0
 80128c0:	4619      	mov	r1, r3
 80128c2:	4610      	mov	r0, r2
 80128c4:	ec41 0b10 	vmov	d0, r0, r1
 80128c8:	b002      	add	sp, #8
 80128ca:	4770      	bx	lr
 80128cc:	7ff00000 	.word	0x7ff00000

080128d0 <__b2d>:
 80128d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128d4:	6906      	ldr	r6, [r0, #16]
 80128d6:	f100 0814 	add.w	r8, r0, #20
 80128da:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80128de:	1f37      	subs	r7, r6, #4
 80128e0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80128e4:	4610      	mov	r0, r2
 80128e6:	f7ff fd53 	bl	8012390 <__hi0bits>
 80128ea:	f1c0 0320 	rsb	r3, r0, #32
 80128ee:	280a      	cmp	r0, #10
 80128f0:	600b      	str	r3, [r1, #0]
 80128f2:	491b      	ldr	r1, [pc, #108]	@ (8012960 <__b2d+0x90>)
 80128f4:	dc15      	bgt.n	8012922 <__b2d+0x52>
 80128f6:	f1c0 0c0b 	rsb	ip, r0, #11
 80128fa:	fa22 f30c 	lsr.w	r3, r2, ip
 80128fe:	45b8      	cmp	r8, r7
 8012900:	ea43 0501 	orr.w	r5, r3, r1
 8012904:	bf34      	ite	cc
 8012906:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801290a:	2300      	movcs	r3, #0
 801290c:	3015      	adds	r0, #21
 801290e:	fa02 f000 	lsl.w	r0, r2, r0
 8012912:	fa23 f30c 	lsr.w	r3, r3, ip
 8012916:	4303      	orrs	r3, r0
 8012918:	461c      	mov	r4, r3
 801291a:	ec45 4b10 	vmov	d0, r4, r5
 801291e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012922:	45b8      	cmp	r8, r7
 8012924:	bf3a      	itte	cc
 8012926:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801292a:	f1a6 0708 	subcc.w	r7, r6, #8
 801292e:	2300      	movcs	r3, #0
 8012930:	380b      	subs	r0, #11
 8012932:	d012      	beq.n	801295a <__b2d+0x8a>
 8012934:	f1c0 0120 	rsb	r1, r0, #32
 8012938:	fa23 f401 	lsr.w	r4, r3, r1
 801293c:	4082      	lsls	r2, r0
 801293e:	4322      	orrs	r2, r4
 8012940:	4547      	cmp	r7, r8
 8012942:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8012946:	bf8c      	ite	hi
 8012948:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801294c:	2200      	movls	r2, #0
 801294e:	4083      	lsls	r3, r0
 8012950:	40ca      	lsrs	r2, r1
 8012952:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012956:	4313      	orrs	r3, r2
 8012958:	e7de      	b.n	8012918 <__b2d+0x48>
 801295a:	ea42 0501 	orr.w	r5, r2, r1
 801295e:	e7db      	b.n	8012918 <__b2d+0x48>
 8012960:	3ff00000 	.word	0x3ff00000

08012964 <__d2b>:
 8012964:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012968:	460f      	mov	r7, r1
 801296a:	2101      	movs	r1, #1
 801296c:	ec59 8b10 	vmov	r8, r9, d0
 8012970:	4616      	mov	r6, r2
 8012972:	f7ff fc1b 	bl	80121ac <_Balloc>
 8012976:	4604      	mov	r4, r0
 8012978:	b930      	cbnz	r0, 8012988 <__d2b+0x24>
 801297a:	4602      	mov	r2, r0
 801297c:	4b23      	ldr	r3, [pc, #140]	@ (8012a0c <__d2b+0xa8>)
 801297e:	4824      	ldr	r0, [pc, #144]	@ (8012a10 <__d2b+0xac>)
 8012980:	f240 310f 	movw	r1, #783	@ 0x30f
 8012984:	f7fb fcec 	bl	800e360 <__assert_func>
 8012988:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801298c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012990:	b10d      	cbz	r5, 8012996 <__d2b+0x32>
 8012992:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012996:	9301      	str	r3, [sp, #4]
 8012998:	f1b8 0300 	subs.w	r3, r8, #0
 801299c:	d023      	beq.n	80129e6 <__d2b+0x82>
 801299e:	4668      	mov	r0, sp
 80129a0:	9300      	str	r3, [sp, #0]
 80129a2:	f7ff fd14 	bl	80123ce <__lo0bits>
 80129a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80129aa:	b1d0      	cbz	r0, 80129e2 <__d2b+0x7e>
 80129ac:	f1c0 0320 	rsb	r3, r0, #32
 80129b0:	fa02 f303 	lsl.w	r3, r2, r3
 80129b4:	430b      	orrs	r3, r1
 80129b6:	40c2      	lsrs	r2, r0
 80129b8:	6163      	str	r3, [r4, #20]
 80129ba:	9201      	str	r2, [sp, #4]
 80129bc:	9b01      	ldr	r3, [sp, #4]
 80129be:	61a3      	str	r3, [r4, #24]
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	bf0c      	ite	eq
 80129c4:	2201      	moveq	r2, #1
 80129c6:	2202      	movne	r2, #2
 80129c8:	6122      	str	r2, [r4, #16]
 80129ca:	b1a5      	cbz	r5, 80129f6 <__d2b+0x92>
 80129cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80129d0:	4405      	add	r5, r0
 80129d2:	603d      	str	r5, [r7, #0]
 80129d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80129d8:	6030      	str	r0, [r6, #0]
 80129da:	4620      	mov	r0, r4
 80129dc:	b003      	add	sp, #12
 80129de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80129e2:	6161      	str	r1, [r4, #20]
 80129e4:	e7ea      	b.n	80129bc <__d2b+0x58>
 80129e6:	a801      	add	r0, sp, #4
 80129e8:	f7ff fcf1 	bl	80123ce <__lo0bits>
 80129ec:	9b01      	ldr	r3, [sp, #4]
 80129ee:	6163      	str	r3, [r4, #20]
 80129f0:	3020      	adds	r0, #32
 80129f2:	2201      	movs	r2, #1
 80129f4:	e7e8      	b.n	80129c8 <__d2b+0x64>
 80129f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80129fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80129fe:	6038      	str	r0, [r7, #0]
 8012a00:	6918      	ldr	r0, [r3, #16]
 8012a02:	f7ff fcc5 	bl	8012390 <__hi0bits>
 8012a06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012a0a:	e7e5      	b.n	80129d8 <__d2b+0x74>
 8012a0c:	08014ec1 	.word	0x08014ec1
 8012a10:	08014f32 	.word	0x08014f32

08012a14 <__ratio>:
 8012a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a18:	b085      	sub	sp, #20
 8012a1a:	e9cd 1000 	strd	r1, r0, [sp]
 8012a1e:	a902      	add	r1, sp, #8
 8012a20:	f7ff ff56 	bl	80128d0 <__b2d>
 8012a24:	9800      	ldr	r0, [sp, #0]
 8012a26:	a903      	add	r1, sp, #12
 8012a28:	ec55 4b10 	vmov	r4, r5, d0
 8012a2c:	f7ff ff50 	bl	80128d0 <__b2d>
 8012a30:	9b01      	ldr	r3, [sp, #4]
 8012a32:	6919      	ldr	r1, [r3, #16]
 8012a34:	9b00      	ldr	r3, [sp, #0]
 8012a36:	691b      	ldr	r3, [r3, #16]
 8012a38:	1ac9      	subs	r1, r1, r3
 8012a3a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8012a3e:	1a9b      	subs	r3, r3, r2
 8012a40:	ec5b ab10 	vmov	sl, fp, d0
 8012a44:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	bfce      	itee	gt
 8012a4c:	462a      	movgt	r2, r5
 8012a4e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012a52:	465a      	movle	r2, fp
 8012a54:	462f      	mov	r7, r5
 8012a56:	46d9      	mov	r9, fp
 8012a58:	bfcc      	ite	gt
 8012a5a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012a5e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8012a62:	464b      	mov	r3, r9
 8012a64:	4652      	mov	r2, sl
 8012a66:	4620      	mov	r0, r4
 8012a68:	4639      	mov	r1, r7
 8012a6a:	f7ed ff1f 	bl	80008ac <__aeabi_ddiv>
 8012a6e:	ec41 0b10 	vmov	d0, r0, r1
 8012a72:	b005      	add	sp, #20
 8012a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012a78 <__copybits>:
 8012a78:	3901      	subs	r1, #1
 8012a7a:	b570      	push	{r4, r5, r6, lr}
 8012a7c:	1149      	asrs	r1, r1, #5
 8012a7e:	6914      	ldr	r4, [r2, #16]
 8012a80:	3101      	adds	r1, #1
 8012a82:	f102 0314 	add.w	r3, r2, #20
 8012a86:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012a8a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012a8e:	1f05      	subs	r5, r0, #4
 8012a90:	42a3      	cmp	r3, r4
 8012a92:	d30c      	bcc.n	8012aae <__copybits+0x36>
 8012a94:	1aa3      	subs	r3, r4, r2
 8012a96:	3b11      	subs	r3, #17
 8012a98:	f023 0303 	bic.w	r3, r3, #3
 8012a9c:	3211      	adds	r2, #17
 8012a9e:	42a2      	cmp	r2, r4
 8012aa0:	bf88      	it	hi
 8012aa2:	2300      	movhi	r3, #0
 8012aa4:	4418      	add	r0, r3
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	4288      	cmp	r0, r1
 8012aaa:	d305      	bcc.n	8012ab8 <__copybits+0x40>
 8012aac:	bd70      	pop	{r4, r5, r6, pc}
 8012aae:	f853 6b04 	ldr.w	r6, [r3], #4
 8012ab2:	f845 6f04 	str.w	r6, [r5, #4]!
 8012ab6:	e7eb      	b.n	8012a90 <__copybits+0x18>
 8012ab8:	f840 3b04 	str.w	r3, [r0], #4
 8012abc:	e7f4      	b.n	8012aa8 <__copybits+0x30>

08012abe <__any_on>:
 8012abe:	f100 0214 	add.w	r2, r0, #20
 8012ac2:	6900      	ldr	r0, [r0, #16]
 8012ac4:	114b      	asrs	r3, r1, #5
 8012ac6:	4298      	cmp	r0, r3
 8012ac8:	b510      	push	{r4, lr}
 8012aca:	db11      	blt.n	8012af0 <__any_on+0x32>
 8012acc:	dd0a      	ble.n	8012ae4 <__any_on+0x26>
 8012ace:	f011 011f 	ands.w	r1, r1, #31
 8012ad2:	d007      	beq.n	8012ae4 <__any_on+0x26>
 8012ad4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012ad8:	fa24 f001 	lsr.w	r0, r4, r1
 8012adc:	fa00 f101 	lsl.w	r1, r0, r1
 8012ae0:	428c      	cmp	r4, r1
 8012ae2:	d10b      	bne.n	8012afc <__any_on+0x3e>
 8012ae4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012ae8:	4293      	cmp	r3, r2
 8012aea:	d803      	bhi.n	8012af4 <__any_on+0x36>
 8012aec:	2000      	movs	r0, #0
 8012aee:	bd10      	pop	{r4, pc}
 8012af0:	4603      	mov	r3, r0
 8012af2:	e7f7      	b.n	8012ae4 <__any_on+0x26>
 8012af4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012af8:	2900      	cmp	r1, #0
 8012afa:	d0f5      	beq.n	8012ae8 <__any_on+0x2a>
 8012afc:	2001      	movs	r0, #1
 8012afe:	e7f6      	b.n	8012aee <__any_on+0x30>

08012b00 <_realloc_r>:
 8012b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b04:	4607      	mov	r7, r0
 8012b06:	4614      	mov	r4, r2
 8012b08:	460d      	mov	r5, r1
 8012b0a:	b921      	cbnz	r1, 8012b16 <_realloc_r+0x16>
 8012b0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b10:	4611      	mov	r1, r2
 8012b12:	f7fb bcdd 	b.w	800e4d0 <_malloc_r>
 8012b16:	b92a      	cbnz	r2, 8012b24 <_realloc_r+0x24>
 8012b18:	f7fe ff7e 	bl	8011a18 <_free_r>
 8012b1c:	4625      	mov	r5, r4
 8012b1e:	4628      	mov	r0, r5
 8012b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b24:	f000 fc1a 	bl	801335c <_malloc_usable_size_r>
 8012b28:	4284      	cmp	r4, r0
 8012b2a:	4606      	mov	r6, r0
 8012b2c:	d802      	bhi.n	8012b34 <_realloc_r+0x34>
 8012b2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012b32:	d8f4      	bhi.n	8012b1e <_realloc_r+0x1e>
 8012b34:	4621      	mov	r1, r4
 8012b36:	4638      	mov	r0, r7
 8012b38:	f7fb fcca 	bl	800e4d0 <_malloc_r>
 8012b3c:	4680      	mov	r8, r0
 8012b3e:	b908      	cbnz	r0, 8012b44 <_realloc_r+0x44>
 8012b40:	4645      	mov	r5, r8
 8012b42:	e7ec      	b.n	8012b1e <_realloc_r+0x1e>
 8012b44:	42b4      	cmp	r4, r6
 8012b46:	4622      	mov	r2, r4
 8012b48:	4629      	mov	r1, r5
 8012b4a:	bf28      	it	cs
 8012b4c:	4632      	movcs	r2, r6
 8012b4e:	f7fe f8e5 	bl	8010d1c <memcpy>
 8012b52:	4629      	mov	r1, r5
 8012b54:	4638      	mov	r0, r7
 8012b56:	f7fe ff5f 	bl	8011a18 <_free_r>
 8012b5a:	e7f1      	b.n	8012b40 <_realloc_r+0x40>

08012b5c <__ascii_wctomb>:
 8012b5c:	4603      	mov	r3, r0
 8012b5e:	4608      	mov	r0, r1
 8012b60:	b141      	cbz	r1, 8012b74 <__ascii_wctomb+0x18>
 8012b62:	2aff      	cmp	r2, #255	@ 0xff
 8012b64:	d904      	bls.n	8012b70 <__ascii_wctomb+0x14>
 8012b66:	228a      	movs	r2, #138	@ 0x8a
 8012b68:	601a      	str	r2, [r3, #0]
 8012b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8012b6e:	4770      	bx	lr
 8012b70:	700a      	strb	r2, [r1, #0]
 8012b72:	2001      	movs	r0, #1
 8012b74:	4770      	bx	lr

08012b76 <__ssputs_r>:
 8012b76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b7a:	688e      	ldr	r6, [r1, #8]
 8012b7c:	461f      	mov	r7, r3
 8012b7e:	42be      	cmp	r6, r7
 8012b80:	680b      	ldr	r3, [r1, #0]
 8012b82:	4682      	mov	sl, r0
 8012b84:	460c      	mov	r4, r1
 8012b86:	4690      	mov	r8, r2
 8012b88:	d82d      	bhi.n	8012be6 <__ssputs_r+0x70>
 8012b8a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012b8e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012b92:	d026      	beq.n	8012be2 <__ssputs_r+0x6c>
 8012b94:	6965      	ldr	r5, [r4, #20]
 8012b96:	6909      	ldr	r1, [r1, #16]
 8012b98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012b9c:	eba3 0901 	sub.w	r9, r3, r1
 8012ba0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012ba4:	1c7b      	adds	r3, r7, #1
 8012ba6:	444b      	add	r3, r9
 8012ba8:	106d      	asrs	r5, r5, #1
 8012baa:	429d      	cmp	r5, r3
 8012bac:	bf38      	it	cc
 8012bae:	461d      	movcc	r5, r3
 8012bb0:	0553      	lsls	r3, r2, #21
 8012bb2:	d527      	bpl.n	8012c04 <__ssputs_r+0x8e>
 8012bb4:	4629      	mov	r1, r5
 8012bb6:	f7fb fc8b 	bl	800e4d0 <_malloc_r>
 8012bba:	4606      	mov	r6, r0
 8012bbc:	b360      	cbz	r0, 8012c18 <__ssputs_r+0xa2>
 8012bbe:	6921      	ldr	r1, [r4, #16]
 8012bc0:	464a      	mov	r2, r9
 8012bc2:	f7fe f8ab 	bl	8010d1c <memcpy>
 8012bc6:	89a3      	ldrh	r3, [r4, #12]
 8012bc8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012bcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012bd0:	81a3      	strh	r3, [r4, #12]
 8012bd2:	6126      	str	r6, [r4, #16]
 8012bd4:	6165      	str	r5, [r4, #20]
 8012bd6:	444e      	add	r6, r9
 8012bd8:	eba5 0509 	sub.w	r5, r5, r9
 8012bdc:	6026      	str	r6, [r4, #0]
 8012bde:	60a5      	str	r5, [r4, #8]
 8012be0:	463e      	mov	r6, r7
 8012be2:	42be      	cmp	r6, r7
 8012be4:	d900      	bls.n	8012be8 <__ssputs_r+0x72>
 8012be6:	463e      	mov	r6, r7
 8012be8:	6820      	ldr	r0, [r4, #0]
 8012bea:	4632      	mov	r2, r6
 8012bec:	4641      	mov	r1, r8
 8012bee:	f000 fb34 	bl	801325a <memmove>
 8012bf2:	68a3      	ldr	r3, [r4, #8]
 8012bf4:	1b9b      	subs	r3, r3, r6
 8012bf6:	60a3      	str	r3, [r4, #8]
 8012bf8:	6823      	ldr	r3, [r4, #0]
 8012bfa:	4433      	add	r3, r6
 8012bfc:	6023      	str	r3, [r4, #0]
 8012bfe:	2000      	movs	r0, #0
 8012c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c04:	462a      	mov	r2, r5
 8012c06:	f7ff ff7b 	bl	8012b00 <_realloc_r>
 8012c0a:	4606      	mov	r6, r0
 8012c0c:	2800      	cmp	r0, #0
 8012c0e:	d1e0      	bne.n	8012bd2 <__ssputs_r+0x5c>
 8012c10:	6921      	ldr	r1, [r4, #16]
 8012c12:	4650      	mov	r0, sl
 8012c14:	f7fe ff00 	bl	8011a18 <_free_r>
 8012c18:	230c      	movs	r3, #12
 8012c1a:	f8ca 3000 	str.w	r3, [sl]
 8012c1e:	89a3      	ldrh	r3, [r4, #12]
 8012c20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012c24:	81a3      	strh	r3, [r4, #12]
 8012c26:	f04f 30ff 	mov.w	r0, #4294967295
 8012c2a:	e7e9      	b.n	8012c00 <__ssputs_r+0x8a>

08012c2c <_svfiprintf_r>:
 8012c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c30:	4698      	mov	r8, r3
 8012c32:	898b      	ldrh	r3, [r1, #12]
 8012c34:	061b      	lsls	r3, r3, #24
 8012c36:	b09d      	sub	sp, #116	@ 0x74
 8012c38:	4607      	mov	r7, r0
 8012c3a:	460d      	mov	r5, r1
 8012c3c:	4614      	mov	r4, r2
 8012c3e:	d510      	bpl.n	8012c62 <_svfiprintf_r+0x36>
 8012c40:	690b      	ldr	r3, [r1, #16]
 8012c42:	b973      	cbnz	r3, 8012c62 <_svfiprintf_r+0x36>
 8012c44:	2140      	movs	r1, #64	@ 0x40
 8012c46:	f7fb fc43 	bl	800e4d0 <_malloc_r>
 8012c4a:	6028      	str	r0, [r5, #0]
 8012c4c:	6128      	str	r0, [r5, #16]
 8012c4e:	b930      	cbnz	r0, 8012c5e <_svfiprintf_r+0x32>
 8012c50:	230c      	movs	r3, #12
 8012c52:	603b      	str	r3, [r7, #0]
 8012c54:	f04f 30ff 	mov.w	r0, #4294967295
 8012c58:	b01d      	add	sp, #116	@ 0x74
 8012c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c5e:	2340      	movs	r3, #64	@ 0x40
 8012c60:	616b      	str	r3, [r5, #20]
 8012c62:	2300      	movs	r3, #0
 8012c64:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c66:	2320      	movs	r3, #32
 8012c68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012c6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012c70:	2330      	movs	r3, #48	@ 0x30
 8012c72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012e10 <_svfiprintf_r+0x1e4>
 8012c76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012c7a:	f04f 0901 	mov.w	r9, #1
 8012c7e:	4623      	mov	r3, r4
 8012c80:	469a      	mov	sl, r3
 8012c82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012c86:	b10a      	cbz	r2, 8012c8c <_svfiprintf_r+0x60>
 8012c88:	2a25      	cmp	r2, #37	@ 0x25
 8012c8a:	d1f9      	bne.n	8012c80 <_svfiprintf_r+0x54>
 8012c8c:	ebba 0b04 	subs.w	fp, sl, r4
 8012c90:	d00b      	beq.n	8012caa <_svfiprintf_r+0x7e>
 8012c92:	465b      	mov	r3, fp
 8012c94:	4622      	mov	r2, r4
 8012c96:	4629      	mov	r1, r5
 8012c98:	4638      	mov	r0, r7
 8012c9a:	f7ff ff6c 	bl	8012b76 <__ssputs_r>
 8012c9e:	3001      	adds	r0, #1
 8012ca0:	f000 80a7 	beq.w	8012df2 <_svfiprintf_r+0x1c6>
 8012ca4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012ca6:	445a      	add	r2, fp
 8012ca8:	9209      	str	r2, [sp, #36]	@ 0x24
 8012caa:	f89a 3000 	ldrb.w	r3, [sl]
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	f000 809f 	beq.w	8012df2 <_svfiprintf_r+0x1c6>
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	f04f 32ff 	mov.w	r2, #4294967295
 8012cba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012cbe:	f10a 0a01 	add.w	sl, sl, #1
 8012cc2:	9304      	str	r3, [sp, #16]
 8012cc4:	9307      	str	r3, [sp, #28]
 8012cc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012cca:	931a      	str	r3, [sp, #104]	@ 0x68
 8012ccc:	4654      	mov	r4, sl
 8012cce:	2205      	movs	r2, #5
 8012cd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012cd4:	484e      	ldr	r0, [pc, #312]	@ (8012e10 <_svfiprintf_r+0x1e4>)
 8012cd6:	f7ed faab 	bl	8000230 <memchr>
 8012cda:	9a04      	ldr	r2, [sp, #16]
 8012cdc:	b9d8      	cbnz	r0, 8012d16 <_svfiprintf_r+0xea>
 8012cde:	06d0      	lsls	r0, r2, #27
 8012ce0:	bf44      	itt	mi
 8012ce2:	2320      	movmi	r3, #32
 8012ce4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012ce8:	0711      	lsls	r1, r2, #28
 8012cea:	bf44      	itt	mi
 8012cec:	232b      	movmi	r3, #43	@ 0x2b
 8012cee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012cf2:	f89a 3000 	ldrb.w	r3, [sl]
 8012cf6:	2b2a      	cmp	r3, #42	@ 0x2a
 8012cf8:	d015      	beq.n	8012d26 <_svfiprintf_r+0xfa>
 8012cfa:	9a07      	ldr	r2, [sp, #28]
 8012cfc:	4654      	mov	r4, sl
 8012cfe:	2000      	movs	r0, #0
 8012d00:	f04f 0c0a 	mov.w	ip, #10
 8012d04:	4621      	mov	r1, r4
 8012d06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012d0a:	3b30      	subs	r3, #48	@ 0x30
 8012d0c:	2b09      	cmp	r3, #9
 8012d0e:	d94b      	bls.n	8012da8 <_svfiprintf_r+0x17c>
 8012d10:	b1b0      	cbz	r0, 8012d40 <_svfiprintf_r+0x114>
 8012d12:	9207      	str	r2, [sp, #28]
 8012d14:	e014      	b.n	8012d40 <_svfiprintf_r+0x114>
 8012d16:	eba0 0308 	sub.w	r3, r0, r8
 8012d1a:	fa09 f303 	lsl.w	r3, r9, r3
 8012d1e:	4313      	orrs	r3, r2
 8012d20:	9304      	str	r3, [sp, #16]
 8012d22:	46a2      	mov	sl, r4
 8012d24:	e7d2      	b.n	8012ccc <_svfiprintf_r+0xa0>
 8012d26:	9b03      	ldr	r3, [sp, #12]
 8012d28:	1d19      	adds	r1, r3, #4
 8012d2a:	681b      	ldr	r3, [r3, #0]
 8012d2c:	9103      	str	r1, [sp, #12]
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	bfbb      	ittet	lt
 8012d32:	425b      	neglt	r3, r3
 8012d34:	f042 0202 	orrlt.w	r2, r2, #2
 8012d38:	9307      	strge	r3, [sp, #28]
 8012d3a:	9307      	strlt	r3, [sp, #28]
 8012d3c:	bfb8      	it	lt
 8012d3e:	9204      	strlt	r2, [sp, #16]
 8012d40:	7823      	ldrb	r3, [r4, #0]
 8012d42:	2b2e      	cmp	r3, #46	@ 0x2e
 8012d44:	d10a      	bne.n	8012d5c <_svfiprintf_r+0x130>
 8012d46:	7863      	ldrb	r3, [r4, #1]
 8012d48:	2b2a      	cmp	r3, #42	@ 0x2a
 8012d4a:	d132      	bne.n	8012db2 <_svfiprintf_r+0x186>
 8012d4c:	9b03      	ldr	r3, [sp, #12]
 8012d4e:	1d1a      	adds	r2, r3, #4
 8012d50:	681b      	ldr	r3, [r3, #0]
 8012d52:	9203      	str	r2, [sp, #12]
 8012d54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012d58:	3402      	adds	r4, #2
 8012d5a:	9305      	str	r3, [sp, #20]
 8012d5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012e20 <_svfiprintf_r+0x1f4>
 8012d60:	7821      	ldrb	r1, [r4, #0]
 8012d62:	2203      	movs	r2, #3
 8012d64:	4650      	mov	r0, sl
 8012d66:	f7ed fa63 	bl	8000230 <memchr>
 8012d6a:	b138      	cbz	r0, 8012d7c <_svfiprintf_r+0x150>
 8012d6c:	9b04      	ldr	r3, [sp, #16]
 8012d6e:	eba0 000a 	sub.w	r0, r0, sl
 8012d72:	2240      	movs	r2, #64	@ 0x40
 8012d74:	4082      	lsls	r2, r0
 8012d76:	4313      	orrs	r3, r2
 8012d78:	3401      	adds	r4, #1
 8012d7a:	9304      	str	r3, [sp, #16]
 8012d7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d80:	4824      	ldr	r0, [pc, #144]	@ (8012e14 <_svfiprintf_r+0x1e8>)
 8012d82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012d86:	2206      	movs	r2, #6
 8012d88:	f7ed fa52 	bl	8000230 <memchr>
 8012d8c:	2800      	cmp	r0, #0
 8012d8e:	d036      	beq.n	8012dfe <_svfiprintf_r+0x1d2>
 8012d90:	4b21      	ldr	r3, [pc, #132]	@ (8012e18 <_svfiprintf_r+0x1ec>)
 8012d92:	bb1b      	cbnz	r3, 8012ddc <_svfiprintf_r+0x1b0>
 8012d94:	9b03      	ldr	r3, [sp, #12]
 8012d96:	3307      	adds	r3, #7
 8012d98:	f023 0307 	bic.w	r3, r3, #7
 8012d9c:	3308      	adds	r3, #8
 8012d9e:	9303      	str	r3, [sp, #12]
 8012da0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012da2:	4433      	add	r3, r6
 8012da4:	9309      	str	r3, [sp, #36]	@ 0x24
 8012da6:	e76a      	b.n	8012c7e <_svfiprintf_r+0x52>
 8012da8:	fb0c 3202 	mla	r2, ip, r2, r3
 8012dac:	460c      	mov	r4, r1
 8012dae:	2001      	movs	r0, #1
 8012db0:	e7a8      	b.n	8012d04 <_svfiprintf_r+0xd8>
 8012db2:	2300      	movs	r3, #0
 8012db4:	3401      	adds	r4, #1
 8012db6:	9305      	str	r3, [sp, #20]
 8012db8:	4619      	mov	r1, r3
 8012dba:	f04f 0c0a 	mov.w	ip, #10
 8012dbe:	4620      	mov	r0, r4
 8012dc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012dc4:	3a30      	subs	r2, #48	@ 0x30
 8012dc6:	2a09      	cmp	r2, #9
 8012dc8:	d903      	bls.n	8012dd2 <_svfiprintf_r+0x1a6>
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d0c6      	beq.n	8012d5c <_svfiprintf_r+0x130>
 8012dce:	9105      	str	r1, [sp, #20]
 8012dd0:	e7c4      	b.n	8012d5c <_svfiprintf_r+0x130>
 8012dd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8012dd6:	4604      	mov	r4, r0
 8012dd8:	2301      	movs	r3, #1
 8012dda:	e7f0      	b.n	8012dbe <_svfiprintf_r+0x192>
 8012ddc:	ab03      	add	r3, sp, #12
 8012dde:	9300      	str	r3, [sp, #0]
 8012de0:	462a      	mov	r2, r5
 8012de2:	4b0e      	ldr	r3, [pc, #56]	@ (8012e1c <_svfiprintf_r+0x1f0>)
 8012de4:	a904      	add	r1, sp, #16
 8012de6:	4638      	mov	r0, r7
 8012de8:	f7fc fbcc 	bl	800f584 <_printf_float>
 8012dec:	1c42      	adds	r2, r0, #1
 8012dee:	4606      	mov	r6, r0
 8012df0:	d1d6      	bne.n	8012da0 <_svfiprintf_r+0x174>
 8012df2:	89ab      	ldrh	r3, [r5, #12]
 8012df4:	065b      	lsls	r3, r3, #25
 8012df6:	f53f af2d 	bmi.w	8012c54 <_svfiprintf_r+0x28>
 8012dfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012dfc:	e72c      	b.n	8012c58 <_svfiprintf_r+0x2c>
 8012dfe:	ab03      	add	r3, sp, #12
 8012e00:	9300      	str	r3, [sp, #0]
 8012e02:	462a      	mov	r2, r5
 8012e04:	4b05      	ldr	r3, [pc, #20]	@ (8012e1c <_svfiprintf_r+0x1f0>)
 8012e06:	a904      	add	r1, sp, #16
 8012e08:	4638      	mov	r0, r7
 8012e0a:	f7fc fe53 	bl	800fab4 <_printf_i>
 8012e0e:	e7ed      	b.n	8012dec <_svfiprintf_r+0x1c0>
 8012e10:	08014f8b 	.word	0x08014f8b
 8012e14:	08014f95 	.word	0x08014f95
 8012e18:	0800f585 	.word	0x0800f585
 8012e1c:	08012b77 	.word	0x08012b77
 8012e20:	08014f91 	.word	0x08014f91

08012e24 <__sfputc_r>:
 8012e24:	6893      	ldr	r3, [r2, #8]
 8012e26:	3b01      	subs	r3, #1
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	b410      	push	{r4}
 8012e2c:	6093      	str	r3, [r2, #8]
 8012e2e:	da08      	bge.n	8012e42 <__sfputc_r+0x1e>
 8012e30:	6994      	ldr	r4, [r2, #24]
 8012e32:	42a3      	cmp	r3, r4
 8012e34:	db01      	blt.n	8012e3a <__sfputc_r+0x16>
 8012e36:	290a      	cmp	r1, #10
 8012e38:	d103      	bne.n	8012e42 <__sfputc_r+0x1e>
 8012e3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e3e:	f7fd bc8e 	b.w	801075e <__swbuf_r>
 8012e42:	6813      	ldr	r3, [r2, #0]
 8012e44:	1c58      	adds	r0, r3, #1
 8012e46:	6010      	str	r0, [r2, #0]
 8012e48:	7019      	strb	r1, [r3, #0]
 8012e4a:	4608      	mov	r0, r1
 8012e4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012e50:	4770      	bx	lr

08012e52 <__sfputs_r>:
 8012e52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e54:	4606      	mov	r6, r0
 8012e56:	460f      	mov	r7, r1
 8012e58:	4614      	mov	r4, r2
 8012e5a:	18d5      	adds	r5, r2, r3
 8012e5c:	42ac      	cmp	r4, r5
 8012e5e:	d101      	bne.n	8012e64 <__sfputs_r+0x12>
 8012e60:	2000      	movs	r0, #0
 8012e62:	e007      	b.n	8012e74 <__sfputs_r+0x22>
 8012e64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e68:	463a      	mov	r2, r7
 8012e6a:	4630      	mov	r0, r6
 8012e6c:	f7ff ffda 	bl	8012e24 <__sfputc_r>
 8012e70:	1c43      	adds	r3, r0, #1
 8012e72:	d1f3      	bne.n	8012e5c <__sfputs_r+0xa>
 8012e74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012e78 <_vfiprintf_r>:
 8012e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e7c:	460d      	mov	r5, r1
 8012e7e:	b09d      	sub	sp, #116	@ 0x74
 8012e80:	4614      	mov	r4, r2
 8012e82:	4698      	mov	r8, r3
 8012e84:	4606      	mov	r6, r0
 8012e86:	b118      	cbz	r0, 8012e90 <_vfiprintf_r+0x18>
 8012e88:	6a03      	ldr	r3, [r0, #32]
 8012e8a:	b90b      	cbnz	r3, 8012e90 <_vfiprintf_r+0x18>
 8012e8c:	f7fd fb3a 	bl	8010504 <__sinit>
 8012e90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012e92:	07d9      	lsls	r1, r3, #31
 8012e94:	d405      	bmi.n	8012ea2 <_vfiprintf_r+0x2a>
 8012e96:	89ab      	ldrh	r3, [r5, #12]
 8012e98:	059a      	lsls	r2, r3, #22
 8012e9a:	d402      	bmi.n	8012ea2 <_vfiprintf_r+0x2a>
 8012e9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012e9e:	f7fd ff3b 	bl	8010d18 <__retarget_lock_acquire_recursive>
 8012ea2:	89ab      	ldrh	r3, [r5, #12]
 8012ea4:	071b      	lsls	r3, r3, #28
 8012ea6:	d501      	bpl.n	8012eac <_vfiprintf_r+0x34>
 8012ea8:	692b      	ldr	r3, [r5, #16]
 8012eaa:	b99b      	cbnz	r3, 8012ed4 <_vfiprintf_r+0x5c>
 8012eac:	4629      	mov	r1, r5
 8012eae:	4630      	mov	r0, r6
 8012eb0:	f7fd fc94 	bl	80107dc <__swsetup_r>
 8012eb4:	b170      	cbz	r0, 8012ed4 <_vfiprintf_r+0x5c>
 8012eb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012eb8:	07dc      	lsls	r4, r3, #31
 8012eba:	d504      	bpl.n	8012ec6 <_vfiprintf_r+0x4e>
 8012ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8012ec0:	b01d      	add	sp, #116	@ 0x74
 8012ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ec6:	89ab      	ldrh	r3, [r5, #12]
 8012ec8:	0598      	lsls	r0, r3, #22
 8012eca:	d4f7      	bmi.n	8012ebc <_vfiprintf_r+0x44>
 8012ecc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012ece:	f7fd ff24 	bl	8010d1a <__retarget_lock_release_recursive>
 8012ed2:	e7f3      	b.n	8012ebc <_vfiprintf_r+0x44>
 8012ed4:	2300      	movs	r3, #0
 8012ed6:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ed8:	2320      	movs	r3, #32
 8012eda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012ede:	f8cd 800c 	str.w	r8, [sp, #12]
 8012ee2:	2330      	movs	r3, #48	@ 0x30
 8012ee4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013094 <_vfiprintf_r+0x21c>
 8012ee8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012eec:	f04f 0901 	mov.w	r9, #1
 8012ef0:	4623      	mov	r3, r4
 8012ef2:	469a      	mov	sl, r3
 8012ef4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012ef8:	b10a      	cbz	r2, 8012efe <_vfiprintf_r+0x86>
 8012efa:	2a25      	cmp	r2, #37	@ 0x25
 8012efc:	d1f9      	bne.n	8012ef2 <_vfiprintf_r+0x7a>
 8012efe:	ebba 0b04 	subs.w	fp, sl, r4
 8012f02:	d00b      	beq.n	8012f1c <_vfiprintf_r+0xa4>
 8012f04:	465b      	mov	r3, fp
 8012f06:	4622      	mov	r2, r4
 8012f08:	4629      	mov	r1, r5
 8012f0a:	4630      	mov	r0, r6
 8012f0c:	f7ff ffa1 	bl	8012e52 <__sfputs_r>
 8012f10:	3001      	adds	r0, #1
 8012f12:	f000 80a7 	beq.w	8013064 <_vfiprintf_r+0x1ec>
 8012f16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012f18:	445a      	add	r2, fp
 8012f1a:	9209      	str	r2, [sp, #36]	@ 0x24
 8012f1c:	f89a 3000 	ldrb.w	r3, [sl]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	f000 809f 	beq.w	8013064 <_vfiprintf_r+0x1ec>
 8012f26:	2300      	movs	r3, #0
 8012f28:	f04f 32ff 	mov.w	r2, #4294967295
 8012f2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012f30:	f10a 0a01 	add.w	sl, sl, #1
 8012f34:	9304      	str	r3, [sp, #16]
 8012f36:	9307      	str	r3, [sp, #28]
 8012f38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012f3c:	931a      	str	r3, [sp, #104]	@ 0x68
 8012f3e:	4654      	mov	r4, sl
 8012f40:	2205      	movs	r2, #5
 8012f42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f46:	4853      	ldr	r0, [pc, #332]	@ (8013094 <_vfiprintf_r+0x21c>)
 8012f48:	f7ed f972 	bl	8000230 <memchr>
 8012f4c:	9a04      	ldr	r2, [sp, #16]
 8012f4e:	b9d8      	cbnz	r0, 8012f88 <_vfiprintf_r+0x110>
 8012f50:	06d1      	lsls	r1, r2, #27
 8012f52:	bf44      	itt	mi
 8012f54:	2320      	movmi	r3, #32
 8012f56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012f5a:	0713      	lsls	r3, r2, #28
 8012f5c:	bf44      	itt	mi
 8012f5e:	232b      	movmi	r3, #43	@ 0x2b
 8012f60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012f64:	f89a 3000 	ldrb.w	r3, [sl]
 8012f68:	2b2a      	cmp	r3, #42	@ 0x2a
 8012f6a:	d015      	beq.n	8012f98 <_vfiprintf_r+0x120>
 8012f6c:	9a07      	ldr	r2, [sp, #28]
 8012f6e:	4654      	mov	r4, sl
 8012f70:	2000      	movs	r0, #0
 8012f72:	f04f 0c0a 	mov.w	ip, #10
 8012f76:	4621      	mov	r1, r4
 8012f78:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012f7c:	3b30      	subs	r3, #48	@ 0x30
 8012f7e:	2b09      	cmp	r3, #9
 8012f80:	d94b      	bls.n	801301a <_vfiprintf_r+0x1a2>
 8012f82:	b1b0      	cbz	r0, 8012fb2 <_vfiprintf_r+0x13a>
 8012f84:	9207      	str	r2, [sp, #28]
 8012f86:	e014      	b.n	8012fb2 <_vfiprintf_r+0x13a>
 8012f88:	eba0 0308 	sub.w	r3, r0, r8
 8012f8c:	fa09 f303 	lsl.w	r3, r9, r3
 8012f90:	4313      	orrs	r3, r2
 8012f92:	9304      	str	r3, [sp, #16]
 8012f94:	46a2      	mov	sl, r4
 8012f96:	e7d2      	b.n	8012f3e <_vfiprintf_r+0xc6>
 8012f98:	9b03      	ldr	r3, [sp, #12]
 8012f9a:	1d19      	adds	r1, r3, #4
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	9103      	str	r1, [sp, #12]
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	bfbb      	ittet	lt
 8012fa4:	425b      	neglt	r3, r3
 8012fa6:	f042 0202 	orrlt.w	r2, r2, #2
 8012faa:	9307      	strge	r3, [sp, #28]
 8012fac:	9307      	strlt	r3, [sp, #28]
 8012fae:	bfb8      	it	lt
 8012fb0:	9204      	strlt	r2, [sp, #16]
 8012fb2:	7823      	ldrb	r3, [r4, #0]
 8012fb4:	2b2e      	cmp	r3, #46	@ 0x2e
 8012fb6:	d10a      	bne.n	8012fce <_vfiprintf_r+0x156>
 8012fb8:	7863      	ldrb	r3, [r4, #1]
 8012fba:	2b2a      	cmp	r3, #42	@ 0x2a
 8012fbc:	d132      	bne.n	8013024 <_vfiprintf_r+0x1ac>
 8012fbe:	9b03      	ldr	r3, [sp, #12]
 8012fc0:	1d1a      	adds	r2, r3, #4
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	9203      	str	r2, [sp, #12]
 8012fc6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012fca:	3402      	adds	r4, #2
 8012fcc:	9305      	str	r3, [sp, #20]
 8012fce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80130a4 <_vfiprintf_r+0x22c>
 8012fd2:	7821      	ldrb	r1, [r4, #0]
 8012fd4:	2203      	movs	r2, #3
 8012fd6:	4650      	mov	r0, sl
 8012fd8:	f7ed f92a 	bl	8000230 <memchr>
 8012fdc:	b138      	cbz	r0, 8012fee <_vfiprintf_r+0x176>
 8012fde:	9b04      	ldr	r3, [sp, #16]
 8012fe0:	eba0 000a 	sub.w	r0, r0, sl
 8012fe4:	2240      	movs	r2, #64	@ 0x40
 8012fe6:	4082      	lsls	r2, r0
 8012fe8:	4313      	orrs	r3, r2
 8012fea:	3401      	adds	r4, #1
 8012fec:	9304      	str	r3, [sp, #16]
 8012fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012ff2:	4829      	ldr	r0, [pc, #164]	@ (8013098 <_vfiprintf_r+0x220>)
 8012ff4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012ff8:	2206      	movs	r2, #6
 8012ffa:	f7ed f919 	bl	8000230 <memchr>
 8012ffe:	2800      	cmp	r0, #0
 8013000:	d03f      	beq.n	8013082 <_vfiprintf_r+0x20a>
 8013002:	4b26      	ldr	r3, [pc, #152]	@ (801309c <_vfiprintf_r+0x224>)
 8013004:	bb1b      	cbnz	r3, 801304e <_vfiprintf_r+0x1d6>
 8013006:	9b03      	ldr	r3, [sp, #12]
 8013008:	3307      	adds	r3, #7
 801300a:	f023 0307 	bic.w	r3, r3, #7
 801300e:	3308      	adds	r3, #8
 8013010:	9303      	str	r3, [sp, #12]
 8013012:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013014:	443b      	add	r3, r7
 8013016:	9309      	str	r3, [sp, #36]	@ 0x24
 8013018:	e76a      	b.n	8012ef0 <_vfiprintf_r+0x78>
 801301a:	fb0c 3202 	mla	r2, ip, r2, r3
 801301e:	460c      	mov	r4, r1
 8013020:	2001      	movs	r0, #1
 8013022:	e7a8      	b.n	8012f76 <_vfiprintf_r+0xfe>
 8013024:	2300      	movs	r3, #0
 8013026:	3401      	adds	r4, #1
 8013028:	9305      	str	r3, [sp, #20]
 801302a:	4619      	mov	r1, r3
 801302c:	f04f 0c0a 	mov.w	ip, #10
 8013030:	4620      	mov	r0, r4
 8013032:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013036:	3a30      	subs	r2, #48	@ 0x30
 8013038:	2a09      	cmp	r2, #9
 801303a:	d903      	bls.n	8013044 <_vfiprintf_r+0x1cc>
 801303c:	2b00      	cmp	r3, #0
 801303e:	d0c6      	beq.n	8012fce <_vfiprintf_r+0x156>
 8013040:	9105      	str	r1, [sp, #20]
 8013042:	e7c4      	b.n	8012fce <_vfiprintf_r+0x156>
 8013044:	fb0c 2101 	mla	r1, ip, r1, r2
 8013048:	4604      	mov	r4, r0
 801304a:	2301      	movs	r3, #1
 801304c:	e7f0      	b.n	8013030 <_vfiprintf_r+0x1b8>
 801304e:	ab03      	add	r3, sp, #12
 8013050:	9300      	str	r3, [sp, #0]
 8013052:	462a      	mov	r2, r5
 8013054:	4b12      	ldr	r3, [pc, #72]	@ (80130a0 <_vfiprintf_r+0x228>)
 8013056:	a904      	add	r1, sp, #16
 8013058:	4630      	mov	r0, r6
 801305a:	f7fc fa93 	bl	800f584 <_printf_float>
 801305e:	4607      	mov	r7, r0
 8013060:	1c78      	adds	r0, r7, #1
 8013062:	d1d6      	bne.n	8013012 <_vfiprintf_r+0x19a>
 8013064:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013066:	07d9      	lsls	r1, r3, #31
 8013068:	d405      	bmi.n	8013076 <_vfiprintf_r+0x1fe>
 801306a:	89ab      	ldrh	r3, [r5, #12]
 801306c:	059a      	lsls	r2, r3, #22
 801306e:	d402      	bmi.n	8013076 <_vfiprintf_r+0x1fe>
 8013070:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013072:	f7fd fe52 	bl	8010d1a <__retarget_lock_release_recursive>
 8013076:	89ab      	ldrh	r3, [r5, #12]
 8013078:	065b      	lsls	r3, r3, #25
 801307a:	f53f af1f 	bmi.w	8012ebc <_vfiprintf_r+0x44>
 801307e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013080:	e71e      	b.n	8012ec0 <_vfiprintf_r+0x48>
 8013082:	ab03      	add	r3, sp, #12
 8013084:	9300      	str	r3, [sp, #0]
 8013086:	462a      	mov	r2, r5
 8013088:	4b05      	ldr	r3, [pc, #20]	@ (80130a0 <_vfiprintf_r+0x228>)
 801308a:	a904      	add	r1, sp, #16
 801308c:	4630      	mov	r0, r6
 801308e:	f7fc fd11 	bl	800fab4 <_printf_i>
 8013092:	e7e4      	b.n	801305e <_vfiprintf_r+0x1e6>
 8013094:	08014f8b 	.word	0x08014f8b
 8013098:	08014f95 	.word	0x08014f95
 801309c:	0800f585 	.word	0x0800f585
 80130a0:	08012e53 	.word	0x08012e53
 80130a4:	08014f91 	.word	0x08014f91

080130a8 <_getc_r>:
 80130a8:	b538      	push	{r3, r4, r5, lr}
 80130aa:	460c      	mov	r4, r1
 80130ac:	4605      	mov	r5, r0
 80130ae:	b118      	cbz	r0, 80130b8 <_getc_r+0x10>
 80130b0:	6a03      	ldr	r3, [r0, #32]
 80130b2:	b90b      	cbnz	r3, 80130b8 <_getc_r+0x10>
 80130b4:	f7fd fa26 	bl	8010504 <__sinit>
 80130b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80130ba:	07d8      	lsls	r0, r3, #31
 80130bc:	d405      	bmi.n	80130ca <_getc_r+0x22>
 80130be:	89a3      	ldrh	r3, [r4, #12]
 80130c0:	0599      	lsls	r1, r3, #22
 80130c2:	d402      	bmi.n	80130ca <_getc_r+0x22>
 80130c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80130c6:	f7fd fe27 	bl	8010d18 <__retarget_lock_acquire_recursive>
 80130ca:	6863      	ldr	r3, [r4, #4]
 80130cc:	3b01      	subs	r3, #1
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	6063      	str	r3, [r4, #4]
 80130d2:	da0f      	bge.n	80130f4 <_getc_r+0x4c>
 80130d4:	4628      	mov	r0, r5
 80130d6:	4621      	mov	r1, r4
 80130d8:	f000 f8a7 	bl	801322a <__srget_r>
 80130dc:	4605      	mov	r5, r0
 80130de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80130e0:	07da      	lsls	r2, r3, #31
 80130e2:	d405      	bmi.n	80130f0 <_getc_r+0x48>
 80130e4:	89a3      	ldrh	r3, [r4, #12]
 80130e6:	059b      	lsls	r3, r3, #22
 80130e8:	d402      	bmi.n	80130f0 <_getc_r+0x48>
 80130ea:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80130ec:	f7fd fe15 	bl	8010d1a <__retarget_lock_release_recursive>
 80130f0:	4628      	mov	r0, r5
 80130f2:	bd38      	pop	{r3, r4, r5, pc}
 80130f4:	6823      	ldr	r3, [r4, #0]
 80130f6:	1c5a      	adds	r2, r3, #1
 80130f8:	6022      	str	r2, [r4, #0]
 80130fa:	781d      	ldrb	r5, [r3, #0]
 80130fc:	e7ef      	b.n	80130de <_getc_r+0x36>

080130fe <__swhatbuf_r>:
 80130fe:	b570      	push	{r4, r5, r6, lr}
 8013100:	460c      	mov	r4, r1
 8013102:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013106:	2900      	cmp	r1, #0
 8013108:	b096      	sub	sp, #88	@ 0x58
 801310a:	4615      	mov	r5, r2
 801310c:	461e      	mov	r6, r3
 801310e:	da0d      	bge.n	801312c <__swhatbuf_r+0x2e>
 8013110:	89a3      	ldrh	r3, [r4, #12]
 8013112:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013116:	f04f 0100 	mov.w	r1, #0
 801311a:	bf14      	ite	ne
 801311c:	2340      	movne	r3, #64	@ 0x40
 801311e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013122:	2000      	movs	r0, #0
 8013124:	6031      	str	r1, [r6, #0]
 8013126:	602b      	str	r3, [r5, #0]
 8013128:	b016      	add	sp, #88	@ 0x58
 801312a:	bd70      	pop	{r4, r5, r6, pc}
 801312c:	466a      	mov	r2, sp
 801312e:	f000 f8df 	bl	80132f0 <_fstat_r>
 8013132:	2800      	cmp	r0, #0
 8013134:	dbec      	blt.n	8013110 <__swhatbuf_r+0x12>
 8013136:	9901      	ldr	r1, [sp, #4]
 8013138:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801313c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013140:	4259      	negs	r1, r3
 8013142:	4159      	adcs	r1, r3
 8013144:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013148:	e7eb      	b.n	8013122 <__swhatbuf_r+0x24>

0801314a <__smakebuf_r>:
 801314a:	898b      	ldrh	r3, [r1, #12]
 801314c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801314e:	079d      	lsls	r5, r3, #30
 8013150:	4606      	mov	r6, r0
 8013152:	460c      	mov	r4, r1
 8013154:	d507      	bpl.n	8013166 <__smakebuf_r+0x1c>
 8013156:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801315a:	6023      	str	r3, [r4, #0]
 801315c:	6123      	str	r3, [r4, #16]
 801315e:	2301      	movs	r3, #1
 8013160:	6163      	str	r3, [r4, #20]
 8013162:	b003      	add	sp, #12
 8013164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013166:	ab01      	add	r3, sp, #4
 8013168:	466a      	mov	r2, sp
 801316a:	f7ff ffc8 	bl	80130fe <__swhatbuf_r>
 801316e:	9f00      	ldr	r7, [sp, #0]
 8013170:	4605      	mov	r5, r0
 8013172:	4639      	mov	r1, r7
 8013174:	4630      	mov	r0, r6
 8013176:	f7fb f9ab 	bl	800e4d0 <_malloc_r>
 801317a:	b948      	cbnz	r0, 8013190 <__smakebuf_r+0x46>
 801317c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013180:	059a      	lsls	r2, r3, #22
 8013182:	d4ee      	bmi.n	8013162 <__smakebuf_r+0x18>
 8013184:	f023 0303 	bic.w	r3, r3, #3
 8013188:	f043 0302 	orr.w	r3, r3, #2
 801318c:	81a3      	strh	r3, [r4, #12]
 801318e:	e7e2      	b.n	8013156 <__smakebuf_r+0xc>
 8013190:	89a3      	ldrh	r3, [r4, #12]
 8013192:	6020      	str	r0, [r4, #0]
 8013194:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013198:	81a3      	strh	r3, [r4, #12]
 801319a:	9b01      	ldr	r3, [sp, #4]
 801319c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80131a0:	b15b      	cbz	r3, 80131ba <__smakebuf_r+0x70>
 80131a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80131a6:	4630      	mov	r0, r6
 80131a8:	f000 f8b4 	bl	8013314 <_isatty_r>
 80131ac:	b128      	cbz	r0, 80131ba <__smakebuf_r+0x70>
 80131ae:	89a3      	ldrh	r3, [r4, #12]
 80131b0:	f023 0303 	bic.w	r3, r3, #3
 80131b4:	f043 0301 	orr.w	r3, r3, #1
 80131b8:	81a3      	strh	r3, [r4, #12]
 80131ba:	89a3      	ldrh	r3, [r4, #12]
 80131bc:	431d      	orrs	r5, r3
 80131be:	81a5      	strh	r5, [r4, #12]
 80131c0:	e7cf      	b.n	8013162 <__smakebuf_r+0x18>

080131c2 <_putc_r>:
 80131c2:	b570      	push	{r4, r5, r6, lr}
 80131c4:	460d      	mov	r5, r1
 80131c6:	4614      	mov	r4, r2
 80131c8:	4606      	mov	r6, r0
 80131ca:	b118      	cbz	r0, 80131d4 <_putc_r+0x12>
 80131cc:	6a03      	ldr	r3, [r0, #32]
 80131ce:	b90b      	cbnz	r3, 80131d4 <_putc_r+0x12>
 80131d0:	f7fd f998 	bl	8010504 <__sinit>
 80131d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80131d6:	07d8      	lsls	r0, r3, #31
 80131d8:	d405      	bmi.n	80131e6 <_putc_r+0x24>
 80131da:	89a3      	ldrh	r3, [r4, #12]
 80131dc:	0599      	lsls	r1, r3, #22
 80131de:	d402      	bmi.n	80131e6 <_putc_r+0x24>
 80131e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80131e2:	f7fd fd99 	bl	8010d18 <__retarget_lock_acquire_recursive>
 80131e6:	68a3      	ldr	r3, [r4, #8]
 80131e8:	3b01      	subs	r3, #1
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	60a3      	str	r3, [r4, #8]
 80131ee:	da05      	bge.n	80131fc <_putc_r+0x3a>
 80131f0:	69a2      	ldr	r2, [r4, #24]
 80131f2:	4293      	cmp	r3, r2
 80131f4:	db12      	blt.n	801321c <_putc_r+0x5a>
 80131f6:	b2eb      	uxtb	r3, r5
 80131f8:	2b0a      	cmp	r3, #10
 80131fa:	d00f      	beq.n	801321c <_putc_r+0x5a>
 80131fc:	6823      	ldr	r3, [r4, #0]
 80131fe:	1c5a      	adds	r2, r3, #1
 8013200:	6022      	str	r2, [r4, #0]
 8013202:	701d      	strb	r5, [r3, #0]
 8013204:	b2ed      	uxtb	r5, r5
 8013206:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013208:	07da      	lsls	r2, r3, #31
 801320a:	d405      	bmi.n	8013218 <_putc_r+0x56>
 801320c:	89a3      	ldrh	r3, [r4, #12]
 801320e:	059b      	lsls	r3, r3, #22
 8013210:	d402      	bmi.n	8013218 <_putc_r+0x56>
 8013212:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013214:	f7fd fd81 	bl	8010d1a <__retarget_lock_release_recursive>
 8013218:	4628      	mov	r0, r5
 801321a:	bd70      	pop	{r4, r5, r6, pc}
 801321c:	4629      	mov	r1, r5
 801321e:	4622      	mov	r2, r4
 8013220:	4630      	mov	r0, r6
 8013222:	f7fd fa9c 	bl	801075e <__swbuf_r>
 8013226:	4605      	mov	r5, r0
 8013228:	e7ed      	b.n	8013206 <_putc_r+0x44>

0801322a <__srget_r>:
 801322a:	b538      	push	{r3, r4, r5, lr}
 801322c:	460c      	mov	r4, r1
 801322e:	4605      	mov	r5, r0
 8013230:	b118      	cbz	r0, 801323a <__srget_r+0x10>
 8013232:	6a03      	ldr	r3, [r0, #32]
 8013234:	b90b      	cbnz	r3, 801323a <__srget_r+0x10>
 8013236:	f7fd f965 	bl	8010504 <__sinit>
 801323a:	4621      	mov	r1, r4
 801323c:	4628      	mov	r0, r5
 801323e:	f000 f8a3 	bl	8013388 <__srefill_r>
 8013242:	b938      	cbnz	r0, 8013254 <__srget_r+0x2a>
 8013244:	6863      	ldr	r3, [r4, #4]
 8013246:	3b01      	subs	r3, #1
 8013248:	6063      	str	r3, [r4, #4]
 801324a:	6823      	ldr	r3, [r4, #0]
 801324c:	1c5a      	adds	r2, r3, #1
 801324e:	6022      	str	r2, [r4, #0]
 8013250:	7818      	ldrb	r0, [r3, #0]
 8013252:	bd38      	pop	{r3, r4, r5, pc}
 8013254:	f04f 30ff 	mov.w	r0, #4294967295
 8013258:	e7fb      	b.n	8013252 <__srget_r+0x28>

0801325a <memmove>:
 801325a:	4288      	cmp	r0, r1
 801325c:	b510      	push	{r4, lr}
 801325e:	eb01 0402 	add.w	r4, r1, r2
 8013262:	d902      	bls.n	801326a <memmove+0x10>
 8013264:	4284      	cmp	r4, r0
 8013266:	4623      	mov	r3, r4
 8013268:	d807      	bhi.n	801327a <memmove+0x20>
 801326a:	1e43      	subs	r3, r0, #1
 801326c:	42a1      	cmp	r1, r4
 801326e:	d008      	beq.n	8013282 <memmove+0x28>
 8013270:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013274:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013278:	e7f8      	b.n	801326c <memmove+0x12>
 801327a:	4402      	add	r2, r0
 801327c:	4601      	mov	r1, r0
 801327e:	428a      	cmp	r2, r1
 8013280:	d100      	bne.n	8013284 <memmove+0x2a>
 8013282:	bd10      	pop	{r4, pc}
 8013284:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013288:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801328c:	e7f7      	b.n	801327e <memmove+0x24>

0801328e <_raise_r>:
 801328e:	291f      	cmp	r1, #31
 8013290:	b538      	push	{r3, r4, r5, lr}
 8013292:	4605      	mov	r5, r0
 8013294:	460c      	mov	r4, r1
 8013296:	d904      	bls.n	80132a2 <_raise_r+0x14>
 8013298:	2316      	movs	r3, #22
 801329a:	6003      	str	r3, [r0, #0]
 801329c:	f04f 30ff 	mov.w	r0, #4294967295
 80132a0:	bd38      	pop	{r3, r4, r5, pc}
 80132a2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80132a4:	b112      	cbz	r2, 80132ac <_raise_r+0x1e>
 80132a6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80132aa:	b94b      	cbnz	r3, 80132c0 <_raise_r+0x32>
 80132ac:	4628      	mov	r0, r5
 80132ae:	f000 f853 	bl	8013358 <_getpid_r>
 80132b2:	4622      	mov	r2, r4
 80132b4:	4601      	mov	r1, r0
 80132b6:	4628      	mov	r0, r5
 80132b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80132bc:	f000 b83a 	b.w	8013334 <_kill_r>
 80132c0:	2b01      	cmp	r3, #1
 80132c2:	d00a      	beq.n	80132da <_raise_r+0x4c>
 80132c4:	1c59      	adds	r1, r3, #1
 80132c6:	d103      	bne.n	80132d0 <_raise_r+0x42>
 80132c8:	2316      	movs	r3, #22
 80132ca:	6003      	str	r3, [r0, #0]
 80132cc:	2001      	movs	r0, #1
 80132ce:	e7e7      	b.n	80132a0 <_raise_r+0x12>
 80132d0:	2100      	movs	r1, #0
 80132d2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80132d6:	4620      	mov	r0, r4
 80132d8:	4798      	blx	r3
 80132da:	2000      	movs	r0, #0
 80132dc:	e7e0      	b.n	80132a0 <_raise_r+0x12>
	...

080132e0 <raise>:
 80132e0:	4b02      	ldr	r3, [pc, #8]	@ (80132ec <raise+0xc>)
 80132e2:	4601      	mov	r1, r0
 80132e4:	6818      	ldr	r0, [r3, #0]
 80132e6:	f7ff bfd2 	b.w	801328e <_raise_r>
 80132ea:	bf00      	nop
 80132ec:	200001c0 	.word	0x200001c0

080132f0 <_fstat_r>:
 80132f0:	b538      	push	{r3, r4, r5, lr}
 80132f2:	4d07      	ldr	r5, [pc, #28]	@ (8013310 <_fstat_r+0x20>)
 80132f4:	2300      	movs	r3, #0
 80132f6:	4604      	mov	r4, r0
 80132f8:	4608      	mov	r0, r1
 80132fa:	4611      	mov	r1, r2
 80132fc:	602b      	str	r3, [r5, #0]
 80132fe:	f7f1 fba9 	bl	8004a54 <_fstat>
 8013302:	1c43      	adds	r3, r0, #1
 8013304:	d102      	bne.n	801330c <_fstat_r+0x1c>
 8013306:	682b      	ldr	r3, [r5, #0]
 8013308:	b103      	cbz	r3, 801330c <_fstat_r+0x1c>
 801330a:	6023      	str	r3, [r4, #0]
 801330c:	bd38      	pop	{r3, r4, r5, pc}
 801330e:	bf00      	nop
 8013310:	2000064c 	.word	0x2000064c

08013314 <_isatty_r>:
 8013314:	b538      	push	{r3, r4, r5, lr}
 8013316:	4d06      	ldr	r5, [pc, #24]	@ (8013330 <_isatty_r+0x1c>)
 8013318:	2300      	movs	r3, #0
 801331a:	4604      	mov	r4, r0
 801331c:	4608      	mov	r0, r1
 801331e:	602b      	str	r3, [r5, #0]
 8013320:	f7f1 fbbf 	bl	8004aa2 <_isatty>
 8013324:	1c43      	adds	r3, r0, #1
 8013326:	d102      	bne.n	801332e <_isatty_r+0x1a>
 8013328:	682b      	ldr	r3, [r5, #0]
 801332a:	b103      	cbz	r3, 801332e <_isatty_r+0x1a>
 801332c:	6023      	str	r3, [r4, #0]
 801332e:	bd38      	pop	{r3, r4, r5, pc}
 8013330:	2000064c 	.word	0x2000064c

08013334 <_kill_r>:
 8013334:	b538      	push	{r3, r4, r5, lr}
 8013336:	4d07      	ldr	r5, [pc, #28]	@ (8013354 <_kill_r+0x20>)
 8013338:	2300      	movs	r3, #0
 801333a:	4604      	mov	r4, r0
 801333c:	4608      	mov	r0, r1
 801333e:	4611      	mov	r1, r2
 8013340:	602b      	str	r3, [r5, #0]
 8013342:	f7f1 fa9f 	bl	8004884 <_kill>
 8013346:	1c43      	adds	r3, r0, #1
 8013348:	d102      	bne.n	8013350 <_kill_r+0x1c>
 801334a:	682b      	ldr	r3, [r5, #0]
 801334c:	b103      	cbz	r3, 8013350 <_kill_r+0x1c>
 801334e:	6023      	str	r3, [r4, #0]
 8013350:	bd38      	pop	{r3, r4, r5, pc}
 8013352:	bf00      	nop
 8013354:	2000064c 	.word	0x2000064c

08013358 <_getpid_r>:
 8013358:	f7f1 ba8c 	b.w	8004874 <_getpid>

0801335c <_malloc_usable_size_r>:
 801335c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013360:	1f18      	subs	r0, r3, #4
 8013362:	2b00      	cmp	r3, #0
 8013364:	bfbc      	itt	lt
 8013366:	580b      	ldrlt	r3, [r1, r0]
 8013368:	18c0      	addlt	r0, r0, r3
 801336a:	4770      	bx	lr

0801336c <lflush>:
 801336c:	898b      	ldrh	r3, [r1, #12]
 801336e:	f003 0309 	and.w	r3, r3, #9
 8013372:	2b09      	cmp	r3, #9
 8013374:	d103      	bne.n	801337e <lflush+0x12>
 8013376:	4b03      	ldr	r3, [pc, #12]	@ (8013384 <lflush+0x18>)
 8013378:	6818      	ldr	r0, [r3, #0]
 801337a:	f7fc bfa9 	b.w	80102d0 <_fflush_r>
 801337e:	2000      	movs	r0, #0
 8013380:	4770      	bx	lr
 8013382:	bf00      	nop
 8013384:	200001c0 	.word	0x200001c0

08013388 <__srefill_r>:
 8013388:	b570      	push	{r4, r5, r6, lr}
 801338a:	460c      	mov	r4, r1
 801338c:	4605      	mov	r5, r0
 801338e:	b118      	cbz	r0, 8013398 <__srefill_r+0x10>
 8013390:	6a03      	ldr	r3, [r0, #32]
 8013392:	b90b      	cbnz	r3, 8013398 <__srefill_r+0x10>
 8013394:	f7fd f8b6 	bl	8010504 <__sinit>
 8013398:	2300      	movs	r3, #0
 801339a:	6063      	str	r3, [r4, #4]
 801339c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80133a0:	069e      	lsls	r6, r3, #26
 80133a2:	d408      	bmi.n	80133b6 <__srefill_r+0x2e>
 80133a4:	0758      	lsls	r0, r3, #29
 80133a6:	d445      	bmi.n	8013434 <__srefill_r+0xac>
 80133a8:	06d9      	lsls	r1, r3, #27
 80133aa:	d407      	bmi.n	80133bc <__srefill_r+0x34>
 80133ac:	2209      	movs	r2, #9
 80133ae:	602a      	str	r2, [r5, #0]
 80133b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80133b4:	81a3      	strh	r3, [r4, #12]
 80133b6:	f04f 30ff 	mov.w	r0, #4294967295
 80133ba:	bd70      	pop	{r4, r5, r6, pc}
 80133bc:	071a      	lsls	r2, r3, #28
 80133be:	d50b      	bpl.n	80133d8 <__srefill_r+0x50>
 80133c0:	4621      	mov	r1, r4
 80133c2:	4628      	mov	r0, r5
 80133c4:	f7fc ff84 	bl	80102d0 <_fflush_r>
 80133c8:	2800      	cmp	r0, #0
 80133ca:	d1f4      	bne.n	80133b6 <__srefill_r+0x2e>
 80133cc:	89a3      	ldrh	r3, [r4, #12]
 80133ce:	60a0      	str	r0, [r4, #8]
 80133d0:	f023 0308 	bic.w	r3, r3, #8
 80133d4:	81a3      	strh	r3, [r4, #12]
 80133d6:	61a0      	str	r0, [r4, #24]
 80133d8:	89a3      	ldrh	r3, [r4, #12]
 80133da:	f043 0304 	orr.w	r3, r3, #4
 80133de:	81a3      	strh	r3, [r4, #12]
 80133e0:	6923      	ldr	r3, [r4, #16]
 80133e2:	b91b      	cbnz	r3, 80133ec <__srefill_r+0x64>
 80133e4:	4621      	mov	r1, r4
 80133e6:	4628      	mov	r0, r5
 80133e8:	f7ff feaf 	bl	801314a <__smakebuf_r>
 80133ec:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 80133f0:	07b3      	lsls	r3, r6, #30
 80133f2:	d00f      	beq.n	8013414 <__srefill_r+0x8c>
 80133f4:	2301      	movs	r3, #1
 80133f6:	4a1b      	ldr	r2, [pc, #108]	@ (8013464 <__srefill_r+0xdc>)
 80133f8:	491b      	ldr	r1, [pc, #108]	@ (8013468 <__srefill_r+0xe0>)
 80133fa:	481c      	ldr	r0, [pc, #112]	@ (801346c <__srefill_r+0xe4>)
 80133fc:	81a3      	strh	r3, [r4, #12]
 80133fe:	f7fd f8ab 	bl	8010558 <_fwalk_sglue>
 8013402:	81a6      	strh	r6, [r4, #12]
 8013404:	f006 0609 	and.w	r6, r6, #9
 8013408:	2e09      	cmp	r6, #9
 801340a:	d103      	bne.n	8013414 <__srefill_r+0x8c>
 801340c:	4621      	mov	r1, r4
 801340e:	4628      	mov	r0, r5
 8013410:	f7fc feda 	bl	80101c8 <__sflush_r>
 8013414:	6922      	ldr	r2, [r4, #16]
 8013416:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8013418:	6963      	ldr	r3, [r4, #20]
 801341a:	6a21      	ldr	r1, [r4, #32]
 801341c:	6022      	str	r2, [r4, #0]
 801341e:	4628      	mov	r0, r5
 8013420:	47b0      	blx	r6
 8013422:	2800      	cmp	r0, #0
 8013424:	6060      	str	r0, [r4, #4]
 8013426:	dc17      	bgt.n	8013458 <__srefill_r+0xd0>
 8013428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801342c:	d116      	bne.n	801345c <__srefill_r+0xd4>
 801342e:	f043 0320 	orr.w	r3, r3, #32
 8013432:	e7bf      	b.n	80133b4 <__srefill_r+0x2c>
 8013434:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013436:	2900      	cmp	r1, #0
 8013438:	d0d2      	beq.n	80133e0 <__srefill_r+0x58>
 801343a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801343e:	4299      	cmp	r1, r3
 8013440:	d002      	beq.n	8013448 <__srefill_r+0xc0>
 8013442:	4628      	mov	r0, r5
 8013444:	f7fe fae8 	bl	8011a18 <_free_r>
 8013448:	2300      	movs	r3, #0
 801344a:	6363      	str	r3, [r4, #52]	@ 0x34
 801344c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801344e:	6063      	str	r3, [r4, #4]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d0c5      	beq.n	80133e0 <__srefill_r+0x58>
 8013454:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8013456:	6023      	str	r3, [r4, #0]
 8013458:	2000      	movs	r0, #0
 801345a:	e7ae      	b.n	80133ba <__srefill_r+0x32>
 801345c:	2200      	movs	r2, #0
 801345e:	6062      	str	r2, [r4, #4]
 8013460:	e7a6      	b.n	80133b0 <__srefill_r+0x28>
 8013462:	bf00      	nop
 8013464:	20000048 	.word	0x20000048
 8013468:	0801336d 	.word	0x0801336d
 801346c:	200001c4 	.word	0x200001c4

08013470 <_init>:
 8013470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013472:	bf00      	nop
 8013474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013476:	bc08      	pop	{r3}
 8013478:	469e      	mov	lr, r3
 801347a:	4770      	bx	lr

0801347c <_fini>:
 801347c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801347e:	bf00      	nop
 8013480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013482:	bc08      	pop	{r3}
 8013484:	469e      	mov	lr, r3
 8013486:	4770      	bx	lr
