{
 "Files" : [
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/ddr3_memory_interface/DDR3MI.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvi_tx/DVI_TX_Top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/cmos_8_16bit.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/cmos_top.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_config.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_master_bit_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_master_byte_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_master_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_master_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/timescale.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/lut_ov5640_rgb565_1280_720.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/gowin_rpll/TMDS_rPLL.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/gowin_rpll/mem_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/hdmi_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/top.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/vga_timing.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/video_frame_buffer/Video_Frame_Buffer_Top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/ws2812_top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}