{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"ImgSobelFunc"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"ImgSobelFunc.B0.runOnce"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"ImgSobelFunc.B1.start"
          , "children":
          [
            {
              "type":"inst"
              , "id":5
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"./graph_test/sobel.h"
                    , "line":30
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"192 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_base_intel.h"
                    , "line":24
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"12"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"12"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":156
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"12"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":156
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"12"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_base_intel.h"
                    , "line":30
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"16"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":159
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"16"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":159
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"16"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./graph_test/sobel.h"
                    , "line":51
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"24"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":24
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"16"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"16"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"component"
      , "id":28
      , "name":"ImgSobelIntel"
      , "children":
      [
        {
          "type":"bb"
          , "id":29
          , "name":"ImgSobelIntel.B0.runOnce"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":30
          , "name":"ImgSobelIntel.B1.start"
          , "children":
          [
            {
              "type":"inst"
              , "id":35
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_base_intel.h"
                    , "line":10
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":53
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"58"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":31
          , "name":"ImgSobelIntel.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"32"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":32
          , "name":"ImgSobelIntel.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":33
          , "name":"ImgSobelIntel.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":37
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":1918
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"44"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"linebuffer"
                  , "Start Cycle":"12"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"linebuffer"
                  , "Start Cycle":"12"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"linebuffer"
                  , "Start Cycle":"12"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"linebuffer"
                  , "Start Cycle":"12"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":169
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"linebuffer"
                  , "Start Cycle":"57"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":169
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"linebuffer"
                  , "Start Cycle":"57"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":169
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"linebuffer"
                  , "Start Cycle":"57"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":169
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"linebuffer"
                  , "Start Cycle":"57"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":47
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":1946
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":49
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":1952
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":55
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":1890
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"56"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"88"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"88"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":34
          , "name":"ImgSobelIntel.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":51
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_base_intel.h"
                    , "line":12
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"0"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":58
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":59
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":60
              , "name":"linebuffer"
              , "debug":
              [
                [
                  {
                    "filename":"./include/img_filter_core.h"
                    , "line":1874
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"7680B requested\n8192B implemented"
                    }
                  ]
                  , "Requested size":"7680 bytes"
                  , "Implemented size":"8192 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"component"
      , "id":81
      , "name":"vxReadDram"
      , "children":
      [
        {
          "type":"bb"
          , "id":82
          , "name":"vxReadDram.B0.runOnce"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":83
          , "name":"vxReadDram.B1.start"
          , "children":
          [
            {
              "type":"inst"
              , "id":88
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":20
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":95
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"100"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":96
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"14"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":84
          , "name":"vxReadDram.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":90
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":34
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Loads from":"dram_in"
                  , "Start Cycle":"13"
                  , "Latency":"69"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":97
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":26
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"86"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":98
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"87"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"87"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":85
          , "name":"vxReadDram.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":91
              , "name":"Non-Blocking Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":41
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"Yes"
                  , "Start Cycle":"1"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":100
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"5"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":86
          , "name":"vxReadDram.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":87
          , "name":"vxReadDram.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":93
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":39
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":38
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"102"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":102
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"component"
      , "id":105
      , "name":"vxWriteDram"
      , "children":
      [
        {
          "type":"bb"
          , "id":106
          , "name":"vxWriteDram.B0.runOnce"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":107
          , "name":"vxWriteDram.B1.start"
          , "children":
          [
            {
              "type":"inst"
              , "id":112
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":68
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":119
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"122"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":120
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"14"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":108
          , "name":"vxWriteDram.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"124"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":109
          , "name":"vxWriteDram.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":114
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"0"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":121
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":122
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":110
          , "name":"vxWriteDram.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":116
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":78
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"dram_out"
                  , "Start Cycle":"8"
                  , "Latency":"26"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":123
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":124
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"34"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":111
          , "name":"vxWriteDram.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":117
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":74
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":125
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":73
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"126"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":126
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"component"
      , "id":129
      , "name":"vxWriteDram_1"
      , "children":
      [
        {
          "type":"bb"
          , "id":130
          , "name":"vxWriteDram_1.B0.runOnce"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":131
          , "name":"vxWriteDram_1.B1.start"
          , "children":
          [
            {
              "type":"inst"
              , "id":136
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":68
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":143
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"146"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":144
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"14"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":132
          , "name":"vxWriteDram_1.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"148"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":133
          , "name":"vxWriteDram_1.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":138
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"0"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":145
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":146
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":134
          , "name":"vxWriteDram_1.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":140
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":78
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"dram_out"
                  , "Start Cycle":"8"
                  , "Latency":"26"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":147
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":148
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"34"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":135
          , "name":"vxWriteDram_1.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":141
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":74
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":149
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"./include/link_OpenCLIntel.h"
                    , "line":73
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"150"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":150
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"System Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":104
          , "name":"1"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
              , "Arguments from vxReadDram":"dram_in"
            }
          ]
        }
        , {
          "type":"memsys"
          , "id":128
          , "name":"3"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
              , "Arguments from vxWriteDram":"dram_out"
            }
          ]
        }
        , {
          "type":"memsys"
          , "id":152
          , "name":"2"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
              , "Arguments from vxWriteDram_1":"dram_out"
            }
          ]
        }
      ]
    }
    , {
      "type":"stream"
      , "id":6
      , "name":"call.ImgSobelFunc"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"192 bits"
          , "Depth":"0"
          , "Bits per symbol":"192 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":8
      , "name":"call.ImgSobelIntel"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
    }
    , {
      "type":"stream"
      , "id":36
      , "name":"call.ImgSobelIntel"
      , "debug":
      [
        [
          {
            "filename":"./include/img_filter_base_intel.h"
            , "line":10
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1 bit"
          , "Depth":"0"
          , "Bits per symbol":"1 bit"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":10
      , "name":"call.vxReadDram"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
    }
    , {
      "type":"stream"
      , "id":89
      , "name":"call.vxReadDram"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":20
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"64 bits"
          , "Depth":"0"
          , "Bits per symbol":"64 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":113
      , "name":"call.vxWriteDram"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":68
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"64 bits"
          , "Depth":"0"
          , "Bits per symbol":"64 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":14
      , "name":"call.vxWriteDram"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
    }
    , {
      "type":"stream"
      , "id":137
      , "name":"call.vxWriteDram_1"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":68
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"64 bits"
          , "Depth":"0"
          , "Bits per symbol":"64 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":12
      , "name":"call.vxWriteDram_1"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
    }
    , {
      "type":"stream"
      , "id":22
      , "name":"return.ImgSobelFunc"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1 bit"
          , "Depth":"0"
          , "Bits per symbol":"1 bit"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":16
      , "name":"return.ImgSobelIntel"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
    }
    , {
      "type":"stream"
      , "id":52
      , "name":"return.ImgSobelIntel"
      , "debug":
      [
        [
          {
            "filename":"./include/img_filter_base_intel.h"
            , "line":10
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1 bit"
          , "Depth":"0"
          , "Bits per symbol":"1 bit"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":92
      , "name":"return.vxReadDram"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":20
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1 bit"
          , "Depth":"0"
          , "Bits per symbol":"1 bit"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"No"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":115
      , "name":"return.vxWriteDram"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":68
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1 bit"
          , "Depth":"0"
          , "Bits per symbol":"1 bit"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":20
      , "name":"return.vxWriteDram"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
    }
    , {
      "type":"stream"
      , "id":139
      , "name":"return.vxWriteDram_1"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":68
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1 bit"
          , "Depth":"0"
          , "Bits per symbol":"1 bit"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":18
      , "name":"return.vxWriteDram_1"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
    }
    , {
      "type":"stream"
      , "id":142
      , "name":"streamX_1_2"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":68
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"64 bits"
          , "Depth":"256"
          , "Bits per symbol":"64 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":48
      , "name":"streamX_1_2"
      , "debug":
      [
        [
          {
            "filename":"./include/img_filter_base_intel.h"
            , "line":10
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"64 bits"
          , "Depth":"256"
          , "Bits per symbol":"64 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":118
      , "name":"streamY_1_2"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":68
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"64 bits"
          , "Depth":"256"
          , "Bits per symbol":"64 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":50
      , "name":"streamY_1_2"
      , "debug":
      [
        [
          {
            "filename":"./include/img_filter_base_intel.h"
            , "line":10
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"64 bits"
          , "Depth":"256"
          , "Bits per symbol":"64 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":38
      , "name":"stream_r_0"
      , "debug":
      [
        [
          {
            "filename":"./include/img_filter_base_intel.h"
            , "line":10
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"64 bits"
          , "Depth":"256"
          , "Bits per symbol":"64 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":94
      , "name":"stream_r_0"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":20
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"64 bits"
          , "Depth":"256"
          , "Bits per symbol":"64 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":25
      , "name":"InputImg"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"512"
          , "Address width":"32"
          , "Address Space":"1"
          , "Latency":"0"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"16"
          , "Wait request":"1"
          , "Alignment":"64"
          , "Component":"ImgSobelFunc"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":26
      , "name":"OutputImg"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"512"
          , "Address width":"32"
          , "Address Space":"2"
          , "Latency":"0"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"16"
          , "Wait request":"1"
          , "Alignment":"64"
          , "Component":"ImgSobelFunc"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":27
      , "name":"OutputImg1"
      , "debug":
      [
        [
          {
            "filename":"./graph_test/sobel.h"
            , "line":30
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"512"
          , "Address width":"32"
          , "Address Space":"3"
          , "Latency":"0"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"16"
          , "Wait request":"1"
          , "Alignment":"64"
          , "Component":"ImgSobelFunc"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":103
      , "name":"dram_in"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":20
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"512"
          , "Address width":"32"
          , "Address Space":"1"
          , "Latency":"0"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"16"
          , "Wait request":"1"
          , "Alignment":"64"
          , "Component":"vxReadDram"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":127
      , "name":"dram_out"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":68
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"512"
          , "Address width":"32"
          , "Address Space":"3"
          , "Latency":"0"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"16"
          , "Wait request":"1"
          , "Alignment":"64"
          , "Component":"vxWriteDram"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":151
      , "name":"dram_out"
      , "debug":
      [
        [
          {
            "filename":"./include/link_OpenCLIntel.h"
            , "line":68
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"512"
          , "Address width":"32"
          , "Address Space":"2"
          , "Latency":"0"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"16"
          , "Wait request":"1"
          , "Alignment":"64"
          , "Component":"vxWriteDram_1"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":6
      , "to":5
    }
    , {
      "from":7
      , "to":8
    }
    , {
      "from":9
      , "to":10
    }
    , {
      "from":11
      , "to":12
    }
    , {
      "from":13
      , "to":14
    }
    , {
      "from":16
      , "to":15
    }
    , {
      "from":18
      , "to":17
    }
    , {
      "from":20
      , "to":19
    }
    , {
      "from":21
      , "to":22
    }
    , {
      "from":25
      , "to":5
    }
    , {
      "from":26
      , "to":5
    }
    , {
      "from":27
      , "to":5
    }
    , {
      "from":24
      , "to":23
    }
    , {
      "from":3
      , "to":23
    }
    , {
      "from":5
      , "to":24
    }
    , {
      "from":7
      , "to":24
    }
    , {
      "from":9
      , "to":24
    }
    , {
      "from":11
      , "to":24
    }
    , {
      "from":13
      , "to":24
    }
    , {
      "from":15
      , "to":24
    }
    , {
      "from":17
      , "to":24
    }
    , {
      "from":19
      , "to":24
    }
    , {
      "from":21
      , "to":24
    }
    , {
      "from":23
      , "to":5
    }
    , {
      "from":5
      , "to":7
    }
    , {
      "from":5
      , "to":9
    }
    , {
      "from":5
      , "to":11
    }
    , {
      "from":5
      , "to":13
    }
    , {
      "from":5
      , "to":15
    }
    , {
      "from":7
      , "to":15
    }
    , {
      "from":11
      , "to":15
    }
    , {
      "from":13
      , "to":15
    }
    , {
      "from":5
      , "to":17
    }
    , {
      "from":7
      , "to":17
    }
    , {
      "from":11
      , "to":17
    }
    , {
      "from":13
      , "to":17
    }
    , {
      "from":5
      , "to":19
    }
    , {
      "from":7
      , "to":19
    }
    , {
      "from":11
      , "to":19
    }
    , {
      "from":13
      , "to":19
    }
    , {
      "from":9
      , "to":21
    }
    , {
      "from":13
      , "to":21
    }
    , {
      "from":7
      , "to":21
    }
    , {
      "from":11
      , "to":21
    }
    , {
      "from":15
      , "to":21
    }
    , {
      "from":17
      , "to":21
    }
    , {
      "from":19
      , "to":21
    }
    , {
      "from":36
      , "to":35
    }
    , {
      "from":38
      , "to":37
    }
    , {
      "from":47
      , "to":48
    }
    , {
      "from":49
      , "to":50
    }
    , {
      "from":51
      , "to":52
    }
    , {
      "from":60
      , "to":39
    }
    , {
      "from":60
      , "to":41
    }
    , {
      "from":43
      , "to":60
    }
    , {
      "from":45
      , "to":60
    }
    , {
      "from":60
      , "to":40
    }
    , {
      "from":60
      , "to":42
    }
    , {
      "from":44
      , "to":60
    }
    , {
      "from":46
      , "to":60
    }
    , {
      "from":58
      , "to":53
    }
    , {
      "from":29
      , "to":53
    }
    , {
      "from":35
      , "to":54
    }
    , {
      "from":32
      , "to":31
    }
    , {
      "from":54
      , "to":31
    }
    , {
      "from":56
      , "to":32
    }
    , {
      "from":56
      , "to":55
    }
    , {
      "from":31
      , "to":55
    }
    , {
      "from":37
      , "to":56
    }
    , {
      "from":39
      , "to":56
    }
    , {
      "from":40
      , "to":56
    }
    , {
      "from":41
      , "to":56
    }
    , {
      "from":42
      , "to":56
    }
    , {
      "from":43
      , "to":56
    }
    , {
      "from":44
      , "to":56
    }
    , {
      "from":45
      , "to":56
    }
    , {
      "from":46
      , "to":56
    }
    , {
      "from":47
      , "to":56
    }
    , {
      "from":49
      , "to":56
    }
    , {
      "from":32
      , "to":57
    }
    , {
      "from":51
      , "to":58
    }
    , {
      "from":53
      , "to":35
    }
    , {
      "from":55
      , "to":37
    }
    , {
      "from":55
      , "to":39
    }
    , {
      "from":55
      , "to":40
    }
    , {
      "from":55
      , "to":41
    }
    , {
      "from":55
      , "to":42
    }
    , {
      "from":41
      , "to":43
    }
    , {
      "from":37
      , "to":43
    }
    , {
      "from":39
      , "to":43
    }
    , {
      "from":40
      , "to":43
    }
    , {
      "from":42
      , "to":43
    }
    , {
      "from":42
      , "to":44
    }
    , {
      "from":37
      , "to":44
    }
    , {
      "from":39
      , "to":44
    }
    , {
      "from":40
      , "to":44
    }
    , {
      "from":41
      , "to":44
    }
    , {
      "from":37
      , "to":45
    }
    , {
      "from":39
      , "to":45
    }
    , {
      "from":40
      , "to":45
    }
    , {
      "from":41
      , "to":45
    }
    , {
      "from":42
      , "to":45
    }
    , {
      "from":37
      , "to":46
    }
    , {
      "from":39
      , "to":46
    }
    , {
      "from":40
      , "to":46
    }
    , {
      "from":41
      , "to":46
    }
    , {
      "from":42
      , "to":46
    }
    , {
      "from":37
      , "to":47
    }
    , {
      "from":39
      , "to":47
    }
    , {
      "from":40
      , "to":47
    }
    , {
      "from":41
      , "to":47
    }
    , {
      "from":42
      , "to":47
    }
    , {
      "from":37
      , "to":49
    }
    , {
      "from":39
      , "to":49
    }
    , {
      "from":40
      , "to":49
    }
    , {
      "from":41
      , "to":49
    }
    , {
      "from":42
      , "to":49
    }
    , {
      "from":57
      , "to":51
    }
    , {
      "from":89
      , "to":88
    }
    , {
      "from":91
      , "to":92
    }
    , {
      "from":93
      , "to":94
    }
    , {
      "from":103
      , "to":88
    }
    , {
      "from":100
      , "to":95
    }
    , {
      "from":82
      , "to":95
    }
    , {
      "from":88
      , "to":96
    }
    , {
      "from":86
      , "to":97
    }
    , {
      "from":96
      , "to":97
    }
    , {
      "from":90
      , "to":98
    }
    , {
      "from":86
      , "to":99
    }
    , {
      "from":91
      , "to":100
    }
    , {
      "from":102
      , "to":86
    }
    , {
      "from":102
      , "to":101
    }
    , {
      "from":98
      , "to":101
    }
    , {
      "from":93
      , "to":102
    }
    , {
      "from":95
      , "to":88
    }
    , {
      "from":97
      , "to":90
    }
    , {
      "from":99
      , "to":91
    }
    , {
      "from":101
      , "to":93
    }
    , {
      "from":104
      , "to":90
    }
    , {
      "from":113
      , "to":112
    }
    , {
      "from":114
      , "to":115
    }
    , {
      "from":118
      , "to":117
    }
    , {
      "from":127
      , "to":112
    }
    , {
      "from":122
      , "to":119
    }
    , {
      "from":106
      , "to":119
    }
    , {
      "from":112
      , "to":120
    }
    , {
      "from":124
      , "to":108
    }
    , {
      "from":120
      , "to":108
    }
    , {
      "from":124
      , "to":121
    }
    , {
      "from":114
      , "to":122
    }
    , {
      "from":126
      , "to":123
    }
    , {
      "from":116
      , "to":124
    }
    , {
      "from":126
      , "to":125
    }
    , {
      "from":108
      , "to":125
    }
    , {
      "from":117
      , "to":126
    }
    , {
      "from":119
      , "to":112
    }
    , {
      "from":121
      , "to":114
    }
    , {
      "from":123
      , "to":116
    }
    , {
      "from":125
      , "to":117
    }
    , {
      "from":116
      , "to":128
    }
    , {
      "from":137
      , "to":136
    }
    , {
      "from":138
      , "to":139
    }
    , {
      "from":142
      , "to":141
    }
    , {
      "from":151
      , "to":136
    }
    , {
      "from":146
      , "to":143
    }
    , {
      "from":130
      , "to":143
    }
    , {
      "from":136
      , "to":144
    }
    , {
      "from":148
      , "to":132
    }
    , {
      "from":144
      , "to":132
    }
    , {
      "from":148
      , "to":145
    }
    , {
      "from":138
      , "to":146
    }
    , {
      "from":150
      , "to":147
    }
    , {
      "from":140
      , "to":148
    }
    , {
      "from":150
      , "to":149
    }
    , {
      "from":132
      , "to":149
    }
    , {
      "from":141
      , "to":150
    }
    , {
      "from":143
      , "to":136
    }
    , {
      "from":145
      , "to":138
    }
    , {
      "from":147
      , "to":140
    }
    , {
      "from":149
      , "to":141
    }
    , {
      "from":140
      , "to":152
    }
  ]
}
