{
  "sequential": true,
  "memory_files": {
    "rom": {
      "type": "rom",
      "module": "overture_cpu",
      "memory": "rom",
      "file": "overture_prog_io.txt"
    }
  },
  "test_cases": [
    {
      "name": "I/O and conditions with zero input",
      "sequence": [
        {"inputs": {"clk": 1, "reset": 1, "run": 0, "in_port": 0}, "expected": {"pc": 0, "out_port": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 1, "r1_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 2, "r2_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 3, "r3_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 4, "r0_out": 10}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 10}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 11, "r0_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 12, "out_port": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 13, "r0_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 14, "r1_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 15, "r0_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 16, "r2_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 17, "r3_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 18, "r0_out": 21}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 21}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 22, "r0_out": 55}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 23, "r5_out": 55, "r4_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 24, "out_port": 0}}
      ]
    },
    {
      "name": "I/O and conditions with non-zero input",
      "sequence": [
        {"inputs": {"clk": 1, "reset": 1, "run": 0, "in_port": 9}, "expected": {"pc": 0, "out_port": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 1, "r1_out": 9}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 2, "r2_out": 9}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 3, "r3_out": 9}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 4, "r0_out": 10}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 5}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 6, "r0_out": 1}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 7, "out_port": 1}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 8, "r0_out": 12}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 12}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 13, "r0_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 14, "r1_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 15, "r0_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 16, "r2_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 17, "r3_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 18, "r0_out": 21}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 21}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 22, "r0_out": 55}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 23, "r5_out": 55, "r4_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 9}, "expected": {"pc": 24, "out_port": 1}}
      ]
    }
  ]
}
