<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1124" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1124{left:547px;bottom:68px;letter-spacing:0.1px;}
#t2_1124{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1124{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1124{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1124{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#t6_1124{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_1124{left:69px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t8_1124{left:69px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.7px;}
#t9_1124{left:69px;bottom:1013px;letter-spacing:-0.14px;}
#ta_1124{left:69px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#tb_1124{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tc_1124{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_1124{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_1124{left:69px;bottom:921px;letter-spacing:-0.19px;word-spacing:-0.61px;}
#tf_1124{left:69px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tg_1124{left:69px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#th_1124{left:69px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#ti_1124{left:69px;bottom:848px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_1124{left:69px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_1124{left:69px;bottom:814px;letter-spacing:-0.19px;word-spacing:-0.61px;}
#tl_1124{left:69px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_1124{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_1124{left:69px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_1124{left:69px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#tp_1124{left:69px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#tq_1124{left:69px;bottom:707px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#tr_1124{left:69px;bottom:690px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#ts_1124{left:69px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_1124{left:69px;bottom:651px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tu_1124{left:69px;bottom:634px;letter-spacing:-0.17px;word-spacing:-0.58px;}
#tv_1124{left:69px;bottom:617px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tw_1124{left:69px;bottom:600px;letter-spacing:-0.23px;word-spacing:-0.4px;}
#tx_1124{left:69px;bottom:560px;letter-spacing:0.13px;}
#ty_1124{left:69px;bottom:536px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tz_1124{left:90px;bottom:518px;letter-spacing:-0.11px;}
#t10_1124{left:242px;bottom:517px;}
#t11_1124{left:253px;bottom:518px;letter-spacing:-0.12px;}
#t12_1124{left:69px;bottom:481px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t13_1124{left:90px;bottom:463px;letter-spacing:-0.11px;}
#t14_1124{left:242px;bottom:462px;}
#t15_1124{left:253px;bottom:463px;letter-spacing:-0.12px;}
#t16_1124{left:90px;bottom:444px;letter-spacing:-0.12px;}
#t17_1124{left:266px;bottom:444px;}
#t18_1124{left:277px;bottom:444px;letter-spacing:-0.11px;}
#t19_1124{left:69px;bottom:408px;letter-spacing:-0.14px;}
#t1a_1124{left:69px;bottom:389px;letter-spacing:-0.12px;}
#t1b_1124{left:69px;bottom:371px;letter-spacing:-0.12px;}
#t1c_1124{left:69px;bottom:353px;letter-spacing:-0.13px;}
#t1d_1124{left:69px;bottom:316px;letter-spacing:-0.14px;}
#t1e_1124{left:69px;bottom:298px;letter-spacing:-0.12px;}
#t1f_1124{left:69px;bottom:279px;letter-spacing:-0.12px;}
#t1g_1124{left:69px;bottom:261px;letter-spacing:-0.13px;}
#t1h_1124{left:69px;bottom:243px;letter-spacing:-0.13px;}
#t1i_1124{left:69px;bottom:224px;letter-spacing:-0.13px;}

.s1_1124{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1124{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1124{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s4_1124{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1124{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s6_1124{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_1124{font-size:15px;font-family:Symbol_5kh;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1124" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1124Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1124" style="-webkit-user-select: none;"><object width="935" height="1210" data="1124/1124.svg" type="image/svg+xml" id="pdf1124" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1124" class="t s1_1124">PMULUDQ—Multiply Packed Unsigned Doubleword Integers </span>
<span id="t2_1124" class="t s2_1124">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1124" class="t s1_1124">4-390 </span><span id="t4_1124" class="t s1_1124">Vol. 2B </span>
<span id="t5_1124" class="t s3_1124">quadword integer stored in the destination an MMX technology register. When a quadword result is too large to be </span>
<span id="t6_1124" class="t s3_1124">represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination </span>
<span id="t7_1124" class="t s3_1124">element (that is, the carry is ignored). </span>
<span id="t8_1124" class="t s3_1124">For 64-bit memory operands, 64 bits are fetched from memory, but only the low doubleword is used in the compu- </span>
<span id="t9_1124" class="t s3_1124">tation. </span>
<span id="ta_1124" class="t s3_1124">128-bit Legacy SSE version: The second source operand is two packed unsigned doubleword integers stored in the </span>
<span id="tb_1124" class="t s3_1124">first (low) and third doublewords of an XMM register or a 128-bit memory location. For 128-bit memory operands, </span>
<span id="tc_1124" class="t s3_1124">128 bits are fetched from memory, but only the first and third doublewords are used in the computation. The first </span>
<span id="td_1124" class="t s3_1124">source operand is two packed unsigned doubleword integers stored in the first and third doublewords of an XMM </span>
<span id="te_1124" class="t s3_1124">register. The destination contains two packed unsigned quadword integers stored in an XMM register. Bits (MAXVL- </span>
<span id="tf_1124" class="t s3_1124">1:128) of the corresponding YMM destination register remain unchanged. </span>
<span id="tg_1124" class="t s3_1124">VEX.128 encoded version: The second source operand is two packed unsigned doubleword integers stored in the </span>
<span id="th_1124" class="t s3_1124">first (low) and third doublewords of an XMM register or a 128-bit memory location. For 128-bit memory operands, </span>
<span id="ti_1124" class="t s3_1124">128 bits are fetched from memory, but only the first and third doublewords are used in the computation. The first </span>
<span id="tj_1124" class="t s3_1124">source operand is two packed unsigned doubleword integers stored in the first and third doublewords of an XMM </span>
<span id="tk_1124" class="t s3_1124">register. The destination contains two packed unsigned quadword integers stored in an XMM register. Bits (MAXVL- </span>
<span id="tl_1124" class="t s3_1124">1:128) of the destination YMM register are zeroed. </span>
<span id="tm_1124" class="t s3_1124">VEX.256 encoded version: The second source operand is four packed unsigned doubleword integers stored in the </span>
<span id="tn_1124" class="t s3_1124">first (low), third, fifth, and seventh doublewords of a YMM register or a 256-bit memory location. For 256-bit </span>
<span id="to_1124" class="t s3_1124">memory operands, 256 bits are fetched from memory, but only the first, third, fifth, and seventh doublewords are </span>
<span id="tp_1124" class="t s3_1124">used in the computation. The first source operand is four packed unsigned doubleword integers stored in the first, </span>
<span id="tq_1124" class="t s3_1124">third, fifth, and seventh doublewords of an YMM register. The destination contains four packed unaligned quadword </span>
<span id="tr_1124" class="t s3_1124">integers stored in an YMM register. </span>
<span id="ts_1124" class="t s3_1124">EVEX encoded version: The input unsigned doubleword integers are taken from the even-numbered elements of </span>
<span id="tt_1124" class="t s3_1124">the source operands. The first source operand is a ZMM/YMM/XMM registers. The second source operand can be an </span>
<span id="tu_1124" class="t s3_1124">ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64- </span>
<span id="tv_1124" class="t s3_1124">bit memory location. The destination is a ZMM/YMM/XMM register, and updated according to the writemask at 64- </span>
<span id="tw_1124" class="t s3_1124">bit granularity. </span>
<span id="tx_1124" class="t s4_1124">Operation </span>
<span id="ty_1124" class="t s5_1124">PMULUDQ (With 64-Bit Operands) </span>
<span id="tz_1124" class="t s6_1124">DEST[63:0] := DEST[31:0] </span><span id="t10_1124" class="t s7_1124">∗ </span><span id="t11_1124" class="t s6_1124">SRC[31:0]; </span>
<span id="t12_1124" class="t s5_1124">PMULUDQ (With 128-Bit Operands) </span>
<span id="t13_1124" class="t s6_1124">DEST[63:0] := DEST[31:0] </span><span id="t14_1124" class="t s7_1124">∗ </span><span id="t15_1124" class="t s6_1124">SRC[31:0]; </span>
<span id="t16_1124" class="t s6_1124">DEST[127:64] := DEST[95:64] </span><span id="t17_1124" class="t s7_1124">∗ </span><span id="t18_1124" class="t s6_1124">SRC[95:64]; </span>
<span id="t19_1124" class="t s5_1124">VPMULUDQ (VEX.128 Encoded Version) </span>
<span id="t1a_1124" class="t s6_1124">DEST[63:0] := SRC1[31:0] * SRC2[31:0] </span>
<span id="t1b_1124" class="t s6_1124">DEST[127:64] := SRC1[95:64] * SRC2[95:64] </span>
<span id="t1c_1124" class="t s6_1124">DEST[MAXVL-1:128] := 0 </span>
<span id="t1d_1124" class="t s5_1124">VPMULUDQ (VEX.256 Encoded Version) </span>
<span id="t1e_1124" class="t s6_1124">DEST[63:0] := SRC1[31:0] * SRC2[31:0] </span>
<span id="t1f_1124" class="t s6_1124">DEST[127:64] := SRC1[95:64] * SRC2[95:64 </span>
<span id="t1g_1124" class="t s6_1124">DEST[191:128] := SRC1[159:128] * SRC2[159:128] </span>
<span id="t1h_1124" class="t s6_1124">DEST[255:192] := SRC1[223:192] * SRC2[223:192] </span>
<span id="t1i_1124" class="t s6_1124">DEST[MAXVL-1:256] := 0 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
