// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_array_ap_fixed_32u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_V_TDATA,
        data_V_data_V_TVALID,
        data_V_data_V_TREADY,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write,
        res_V_data_16_V_din,
        res_V_data_16_V_full_n,
        res_V_data_16_V_write,
        res_V_data_17_V_din,
        res_V_data_17_V_full_n,
        res_V_data_17_V_write,
        res_V_data_18_V_din,
        res_V_data_18_V_full_n,
        res_V_data_18_V_write,
        res_V_data_19_V_din,
        res_V_data_19_V_full_n,
        res_V_data_19_V_write,
        res_V_data_20_V_din,
        res_V_data_20_V_full_n,
        res_V_data_20_V_write,
        res_V_data_21_V_din,
        res_V_data_21_V_full_n,
        res_V_data_21_V_write,
        res_V_data_22_V_din,
        res_V_data_22_V_full_n,
        res_V_data_22_V_write,
        res_V_data_23_V_din,
        res_V_data_23_V_full_n,
        res_V_data_23_V_write,
        res_V_data_24_V_din,
        res_V_data_24_V_full_n,
        res_V_data_24_V_write,
        res_V_data_25_V_din,
        res_V_data_25_V_full_n,
        res_V_data_25_V_write,
        res_V_data_26_V_din,
        res_V_data_26_V_full_n,
        res_V_data_26_V_write,
        res_V_data_27_V_din,
        res_V_data_27_V_full_n,
        res_V_data_27_V_write,
        res_V_data_28_V_din,
        res_V_data_28_V_full_n,
        res_V_data_28_V_write,
        res_V_data_29_V_din,
        res_V_data_29_V_full_n,
        res_V_data_29_V_write,
        res_V_data_30_V_din,
        res_V_data_30_V_full_n,
        res_V_data_30_V_write,
        res_V_data_31_V_din,
        res_V_data_31_V_full_n,
        res_V_data_31_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state7 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_V_TDATA;
input   data_V_data_V_TVALID;
output   data_V_data_V_TREADY;
output  [5:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [5:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [5:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [5:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [5:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [5:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [5:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [5:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [5:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [5:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [5:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [5:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [5:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [5:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [5:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [5:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;
output  [5:0] res_V_data_16_V_din;
input   res_V_data_16_V_full_n;
output   res_V_data_16_V_write;
output  [5:0] res_V_data_17_V_din;
input   res_V_data_17_V_full_n;
output   res_V_data_17_V_write;
output  [5:0] res_V_data_18_V_din;
input   res_V_data_18_V_full_n;
output   res_V_data_18_V_write;
output  [5:0] res_V_data_19_V_din;
input   res_V_data_19_V_full_n;
output   res_V_data_19_V_write;
output  [5:0] res_V_data_20_V_din;
input   res_V_data_20_V_full_n;
output   res_V_data_20_V_write;
output  [5:0] res_V_data_21_V_din;
input   res_V_data_21_V_full_n;
output   res_V_data_21_V_write;
output  [5:0] res_V_data_22_V_din;
input   res_V_data_22_V_full_n;
output   res_V_data_22_V_write;
output  [5:0] res_V_data_23_V_din;
input   res_V_data_23_V_full_n;
output   res_V_data_23_V_write;
output  [5:0] res_V_data_24_V_din;
input   res_V_data_24_V_full_n;
output   res_V_data_24_V_write;
output  [5:0] res_V_data_25_V_din;
input   res_V_data_25_V_full_n;
output   res_V_data_25_V_write;
output  [5:0] res_V_data_26_V_din;
input   res_V_data_26_V_full_n;
output   res_V_data_26_V_write;
output  [5:0] res_V_data_27_V_din;
input   res_V_data_27_V_full_n;
output   res_V_data_27_V_write;
output  [5:0] res_V_data_28_V_din;
input   res_V_data_28_V_full_n;
output   res_V_data_28_V_write;
output  [5:0] res_V_data_29_V_din;
input   res_V_data_29_V_full_n;
output   res_V_data_29_V_write;
output  [5:0] res_V_data_30_V_din;
input   res_V_data_30_V_full_n;
output   res_V_data_30_V_write;
output  [5:0] res_V_data_31_V_din;
input   res_V_data_31_V_full_n;
output   res_V_data_31_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_V_TREADY;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;
reg res_V_data_16_V_write;
reg res_V_data_17_V_write;
reg res_V_data_18_V_write;
reg res_V_data_19_V_write;
reg res_V_data_20_V_write;
reg res_V_data_21_V_write;
reg res_V_data_22_V_write;
reg res_V_data_23_V_write;
reg res_V_data_24_V_write;
reg res_V_data_25_V_write;
reg res_V_data_26_V_write;
reg res_V_data_27_V_write;
reg res_V_data_28_V_write;
reg res_V_data_29_V_write;
reg res_V_data_30_V_write;
reg res_V_data_31_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] kernel_data_V_1183;
reg   [15:0] kernel_data_V_2;
reg   [15:0] kernel_data_V_4;
reg   [15:0] kernel_data_V_5;
reg   [15:0] kernel_data_V_7;
reg   [15:0] kernel_data_V_8;
reg   [31:0] sX_1;
reg   [31:0] sY_1;
reg   [31:0] pY_1;
reg   [31:0] pX_1;
reg    data_V_data_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln78_fu_39464_p2;
reg    res_V_data_0_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] and_ln272_2_reg_44040;
reg   [0:0] and_ln272_2_reg_44040_pp0_iter3_reg;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
reg    res_V_data_16_V_blk_n;
reg    res_V_data_17_V_blk_n;
reg    res_V_data_18_V_blk_n;
reg    res_V_data_19_V_blk_n;
reg    res_V_data_20_V_blk_n;
reg    res_V_data_21_V_blk_n;
reg    res_V_data_22_V_blk_n;
reg    res_V_data_23_V_blk_n;
reg    res_V_data_24_V_blk_n;
reg    res_V_data_25_V_blk_n;
reg    res_V_data_26_V_blk_n;
reg    res_V_data_27_V_blk_n;
reg    res_V_data_28_V_blk_n;
reg    res_V_data_29_V_blk_n;
reg    res_V_data_30_V_blk_n;
reg    res_V_data_31_V_blk_n;
reg   [5:0] indvar_flatten_reg_776;
reg   [15:0] kernel_data_V_1183_loc_1_reg_787;
reg   [15:0] kernel_data_V_2_loc_1_reg_797;
reg   [15:0] kernel_data_V_4_loc_1_reg_807;
reg   [15:0] kernel_data_V_5_loc_1_reg_817;
reg   [15:0] kernel_data_V_7_loc_1_reg_827;
reg   [15:0] kernel_data_V_8_loc_1_reg_837;
reg    ap_block_state1;
reg   [0:0] icmp_ln78_reg_44026;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    io_acc_block_signal_op814;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln78_reg_44026_pp0_iter1_reg;
wire   [5:0] add_ln78_fu_39470_p2;
reg   [15:0] tmp_data_0_V_reg_44035;
wire   [0:0] and_ln272_2_fu_39544_p2;
reg   [0:0] and_ln272_2_reg_44040_pp0_iter1_reg;
reg   [0:0] and_ln272_2_reg_44040_pp0_iter2_reg;
wire   [0:0] icmp_ln293_fu_39553_p2;
reg   [0:0] icmp_ln293_reg_44044;
reg   [15:0] kernel_data_V_6_ret_reg_44051;
wire  signed [14:0] trunc_ln269_fu_39694_p1;
reg  signed [14:0] trunc_ln269_reg_44062;
reg   [15:0] kernel_data_V_3_ret_reg_44074;
wire  signed [14:0] trunc_ln269_1_fu_39702_p1;
reg  signed [14:0] trunc_ln269_1_reg_44086;
reg   [15:0] kernel_data_V_0_ret_reg_44102;
wire  signed [14:0] trunc_ln269_2_fu_39710_p1;
reg  signed [14:0] trunc_ln269_2_reg_44114;
reg   [15:0] kernel_data_V_1183_ret_reg_44130;
reg    ap_enable_reg_pp0_iter1;
wire  signed [14:0] trunc_ln269_3_fu_39718_p1;
reg  signed [14:0] trunc_ln269_3_reg_44144;
reg   [15:0] kernel_data_V_2_ret_reg_44160;
reg   [15:0] kernel_data_V_4_ret_reg_44173;
wire  signed [14:0] trunc_ln269_4_fu_39742_p1;
reg  signed [14:0] trunc_ln269_4_reg_44184;
reg   [15:0] kernel_data_V_5_ret_reg_44198;
reg   [15:0] kernel_data_V_5_ret_reg_44198_pp0_iter2_reg;
wire  signed [14:0] trunc_ln269_5_fu_39756_p1;
reg  signed [14:0] trunc_ln269_5_reg_44210;
reg  signed [14:0] trunc_ln269_5_reg_44210_pp0_iter2_reg;
reg   [15:0] kernel_data_V_7_ret_reg_44222;
wire  signed [14:0] trunc_ln269_6_fu_39770_p1;
reg  signed [14:0] trunc_ln269_6_reg_44233;
reg   [15:0] kernel_data_V_8_ret_reg_44246;
reg   [15:0] kernel_data_V_8_ret_reg_44246_pp0_iter2_reg;
wire  signed [14:0] trunc_ln269_7_fu_39784_p1;
reg  signed [14:0] trunc_ln269_7_reg_44259;
reg   [5:0] mult_18_V_reg_44273;
reg   [5:0] mult_30_V_reg_44278;
reg   [5:0] mult_38_V_reg_44283;
wire   [5:0] mult_40_V_fu_40313_p4;
reg   [5:0] mult_40_V_reg_44289;
reg   [5:0] mult_46_V_reg_44294;
reg   [5:0] mult_50_V_reg_44299;
reg   [5:0] mult_51_V_reg_44304;
reg   [5:0] mult_63_V_reg_44309;
reg   [5:0] mult_64_V_reg_44314;
reg   [5:0] mult_65_V_reg_44319;
wire   [5:0] mult_67_V_fu_40687_p4;
reg   [5:0] mult_67_V_reg_44324;
reg   [5:0] mult_68_V_reg_44329;
wire   [5:0] mult_70_V_fu_40713_p4;
reg   [5:0] mult_70_V_reg_44334;
reg   [5:0] mult_73_V_reg_44339;
reg   [5:0] mult_75_V_reg_44344;
reg   [5:0] mult_77_V_reg_44351;
reg   [5:0] mult_80_V_reg_44356;
wire   [5:0] mult_81_V_fu_40850_p4;
reg   [5:0] mult_81_V_reg_44361;
reg   [5:0] mult_82_V_reg_44366;
reg   [5:0] mult_84_V_reg_44371;
reg   [5:0] mult_86_V_reg_44376;
reg   [5:0] mult_89_V_reg_44381;
reg   [5:0] mult_95_V_reg_44386;
wire   [5:0] mult_99_V_fu_41009_p4;
reg   [5:0] mult_99_V_reg_44391;
wire   [5:0] mult_101_V_fu_41080_p4;
reg   [5:0] mult_101_V_reg_44396;
wire   [5:0] mult_102_V_fu_41090_p4;
reg   [5:0] mult_102_V_reg_44401;
reg   [5:0] mult_107_V_reg_44406;
wire   [5:0] mult_111_V_fu_41144_p4;
reg   [5:0] mult_111_V_reg_44411;
wire   [5:0] mult_114_V_fu_41159_p4;
reg   [5:0] mult_114_V_reg_44416;
reg   [5:0] mult_116_V_reg_44421;
reg   [5:0] mult_117_V_reg_44426;
reg   [5:0] mult_120_V_reg_44431;
wire   [5:0] trunc_ln3_fu_41268_p4;
reg   [5:0] trunc_ln3_reg_44436;
wire   [5:0] trunc_ln708_s_fu_41278_p4;
reg   [5:0] trunc_ln708_s_reg_44442;
wire   [5:0] trunc_ln708_116_fu_41292_p4;
reg   [5:0] trunc_ln708_116_reg_44447;
wire   [5:0] trunc_ln708_117_fu_41307_p4;
reg   [5:0] trunc_ln708_117_reg_44453;
reg   [5:0] trunc_ln708_119_reg_44458;
wire   [5:0] trunc_ln708_122_fu_41389_p4;
reg   [5:0] trunc_ln708_122_reg_44463;
reg   [5:0] trunc_ln708_123_reg_44468;
reg   [5:0] trunc_ln708_124_reg_44473;
reg   [5:0] trunc_ln708_125_reg_44478;
reg   [5:0] trunc_ln708_126_reg_44484;
reg   [5:0] trunc_ln708_127_reg_44489;
reg   [5:0] trunc_ln708_128_reg_44494;
reg   [5:0] trunc_ln708_130_reg_44499;
reg   [5:0] trunc_ln708_144_reg_44504;
wire   [5:0] trunc_ln708_147_fu_41554_p4;
reg   [5:0] trunc_ln708_147_reg_44509;
reg   [5:0] trunc_ln708_148_reg_44518;
reg   [5:0] trunc_ln708_149_reg_44524;
reg   [5:0] trunc_ln708_150_reg_44529;
reg   [5:0] trunc_ln708_151_reg_44535;
reg   [5:0] trunc_ln708_152_reg_44542;
reg   [5:0] trunc_ln708_154_reg_44547;
reg   [5:0] trunc_ln708_155_reg_44552;
reg   [5:0] trunc_ln708_156_reg_44558;
reg   [5:0] trunc_ln708_158_reg_44563;
reg   [5:0] trunc_ln708_159_reg_44569;
reg   [5:0] trunc_ln708_160_reg_44576;
reg   [5:0] trunc_ln708_161_reg_44581;
reg   [5:0] trunc_ln708_162_reg_44586;
reg   [5:0] trunc_ln708_163_reg_44592;
reg   [5:0] trunc_ln708_164_reg_44601;
reg   [5:0] trunc_ln708_165_reg_44611;
reg   [5:0] trunc_ln708_166_reg_44618;
reg   [5:0] trunc_ln708_167_reg_44623;
reg   [5:0] trunc_ln708_168_reg_44629;
reg   [5:0] trunc_ln708_169_reg_44634;
wire   [5:0] trunc_ln708_170_fu_41970_p4;
reg   [5:0] trunc_ln708_170_reg_44639;
reg   [5:0] trunc_ln708_172_reg_44645;
reg   [5:0] trunc_ln708_173_reg_44650;
reg   [5:0] trunc_ln708_174_reg_44655;
reg   [5:0] trunc_ln708_176_reg_44660;
reg   [5:0] trunc_ln708_177_reg_44665;
reg   [5:0] trunc_ln708_178_reg_44670;
reg   [5:0] trunc_ln708_180_reg_44676;
reg   [5:0] trunc_ln708_181_reg_44681;
reg   [5:0] trunc_ln708_183_reg_44686;
reg   [5:0] trunc_ln708_184_reg_44691;
reg   [5:0] trunc_ln708_185_reg_44696;
reg   [5:0] trunc_ln708_188_reg_44703;
reg   [5:0] trunc_ln708_189_reg_44710;
reg   [5:0] trunc_ln708_190_reg_44716;
reg   [5:0] trunc_ln708_191_reg_44721;
reg   [5:0] trunc_ln708_192_reg_44726;
wire   [5:0] add_ln703_126_fu_42296_p2;
reg   [5:0] add_ln703_126_reg_44731;
wire   [5:0] add_ln703_129_fu_42302_p2;
reg   [5:0] add_ln703_129_reg_44736;
wire   [5:0] add_ln703_135_fu_42320_p2;
reg   [5:0] add_ln703_135_reg_44741;
wire   [5:0] add_ln703_141_fu_42326_p2;
reg   [5:0] add_ln703_141_reg_44746;
wire   [5:0] add_ln703_149_fu_42332_p2;
reg   [5:0] add_ln703_149_reg_44751;
wire   [5:0] add_ln703_156_fu_42338_p2;
reg   [5:0] add_ln703_156_reg_44756;
wire   [5:0] add_ln703_165_fu_42350_p2;
reg   [5:0] add_ln703_165_reg_44761;
wire   [5:0] add_ln703_170_fu_42356_p2;
reg   [5:0] add_ln703_170_reg_44766;
wire   [5:0] add_ln703_171_fu_42362_p2;
reg   [5:0] add_ln703_171_reg_44771;
wire   [5:0] add_ln703_181_fu_42380_p2;
reg   [5:0] add_ln703_181_reg_44776;
wire   [5:0] add_ln703_187_fu_42386_p2;
reg   [5:0] add_ln703_187_reg_44781;
wire   [5:0] add_ln703_188_fu_42392_p2;
reg   [5:0] add_ln703_188_reg_44786;
wire   [5:0] add_ln703_196_fu_42398_p2;
reg   [5:0] add_ln703_196_reg_44791;
wire   [5:0] add_ln703_197_fu_42404_p2;
reg   [5:0] add_ln703_197_reg_44796;
wire   [5:0] add_ln703_206_fu_42416_p2;
reg   [5:0] add_ln703_206_reg_44801;
wire   [5:0] add_ln703_211_fu_42422_p2;
reg   [5:0] add_ln703_211_reg_44806;
wire   [5:0] add_ln703_212_fu_42428_p2;
reg   [5:0] add_ln703_212_reg_44811;
wire   [5:0] add_ln703_220_fu_42434_p2;
reg   [5:0] add_ln703_220_reg_44816;
wire   [5:0] add_ln703_221_fu_42440_p2;
reg   [5:0] add_ln703_221_reg_44821;
wire   [5:0] add_ln703_231_fu_42458_p2;
reg   [5:0] add_ln703_231_reg_44826;
wire   [5:0] add_ln703_232_fu_42464_p2;
reg   [5:0] add_ln703_232_reg_44831;
wire   [5:0] add_ln703_237_fu_42470_p2;
reg   [5:0] add_ln703_237_reg_44836;
wire   [5:0] add_ln703_238_fu_42476_p2;
reg   [5:0] add_ln703_238_reg_44841;
wire   [5:0] add_ln703_248_fu_42494_p2;
reg   [5:0] add_ln703_248_reg_44846;
wire   [5:0] add_ln703_254_fu_42500_p2;
reg   [5:0] add_ln703_254_reg_44851;
wire   [5:0] add_ln703_262_fu_42506_p2;
reg   [5:0] add_ln703_262_reg_44856;
wire   [5:0] add_ln703_263_fu_42512_p2;
reg   [5:0] add_ln703_263_reg_44861;
wire   [5:0] add_ln703_271_fu_42518_p2;
reg   [5:0] add_ln703_271_reg_44866;
wire   [5:0] add_ln703_272_fu_42524_p2;
reg   [5:0] add_ln703_272_reg_44871;
wire   [5:0] add_ln703_280_fu_42530_p2;
reg   [5:0] add_ln703_280_reg_44876;
wire   [5:0] add_ln703_281_fu_42536_p2;
reg   [5:0] add_ln703_281_reg_44881;
wire   [5:0] add_ln703_294_fu_42548_p2;
reg   [5:0] add_ln703_294_reg_44886;
reg   [5:0] add_ln703_294_reg_44886_pp0_iter3_reg;
wire   [5:0] add_ln703_297_fu_42554_p2;
reg   [5:0] add_ln703_297_reg_44891;
wire   [5:0] add_ln703_298_fu_42560_p2;
reg   [5:0] add_ln703_298_reg_44896;
wire   [5:0] add_ln703_303_fu_42572_p2;
reg   [5:0] add_ln703_303_reg_44901;
wire   [5:0] add_ln703_306_fu_42578_p2;
reg   [5:0] add_ln703_306_reg_44906;
wire   [5:0] add_ln703_314_fu_42584_p2;
reg   [5:0] add_ln703_314_reg_44911;
wire   [5:0] add_ln703_315_fu_42590_p2;
reg   [5:0] add_ln703_315_reg_44916;
wire   [5:0] add_ln703_325_fu_42608_p2;
reg   [5:0] add_ln703_325_reg_44921;
wire   [5:0] add_ln703_331_fu_42614_p2;
reg   [5:0] add_ln703_331_reg_44926;
wire   [5:0] add_ln703_332_fu_42620_p2;
reg   [5:0] add_ln703_332_reg_44931;
wire   [5:0] add_ln703_343_fu_42644_p2;
reg   [5:0] add_ln703_343_reg_44936;
wire   [5:0] add_ln703_351_fu_42662_p2;
reg   [5:0] add_ln703_351_reg_44941;
wire   [5:0] add_ln703_360_fu_42686_p2;
reg   [5:0] add_ln703_360_reg_44946;
wire   [5:0] add_ln703_369_fu_42710_p2;
reg   [5:0] add_ln703_369_reg_44951;
reg   [5:0] add_ln703_369_reg_44951_pp0_iter3_reg;
wire   [5:0] acc_14_V_fu_42996_p2;
reg   [5:0] acc_14_V_reg_44956;
wire   [5:0] acc_15_V_fu_43023_p2;
reg   [5:0] acc_15_V_reg_44961;
wire   [5:0] acc_17_V_fu_43058_p2;
reg   [5:0] acc_17_V_reg_44966;
wire   [5:0] acc_21_V_fu_43089_p2;
reg   [5:0] acc_21_V_reg_44971;
wire   [5:0] acc_24_V_fu_43125_p2;
reg   [5:0] acc_24_V_reg_44976;
wire   [5:0] tmp_data_0_V_3_fu_43147_p2;
reg   [5:0] tmp_data_0_V_3_reg_44981;
wire   [5:0] acc_1_V_fu_43182_p2;
reg   [5:0] acc_1_V_reg_44986;
wire   [5:0] acc_2_V_fu_43208_p2;
reg   [5:0] acc_2_V_reg_44991;
wire   [5:0] acc_3_V_fu_43243_p2;
reg   [5:0] acc_3_V_reg_44996;
wire   [5:0] acc_4_V_fu_43280_p2;
reg   [5:0] acc_4_V_reg_45001;
wire   [5:0] acc_5_V_fu_43301_p2;
reg   [5:0] acc_5_V_reg_45006;
wire   [5:0] acc_6_V_fu_43335_p2;
reg   [5:0] acc_6_V_reg_45011;
wire   [5:0] acc_7_V_fu_43370_p2;
reg   [5:0] acc_7_V_reg_45016;
wire   [5:0] acc_8_V_fu_43391_p2;
reg   [5:0] acc_8_V_reg_45021;
wire   [5:0] acc_9_V_fu_43427_p2;
reg   [5:0] acc_9_V_reg_45026;
wire   [5:0] acc_10_V_fu_43453_p2;
reg   [5:0] acc_10_V_reg_45031;
wire   [5:0] acc_11_V_fu_43488_p2;
reg   [5:0] acc_11_V_reg_45036;
wire   [5:0] acc_12_V_fu_43524_p2;
reg   [5:0] acc_12_V_reg_45041;
wire   [5:0] acc_13_V_fu_43561_p2;
reg   [5:0] acc_13_V_reg_45046;
wire   [5:0] acc_16_V_fu_43597_p2;
reg   [5:0] acc_16_V_reg_45051;
wire   [5:0] add_ln703_291_fu_43612_p2;
reg   [5:0] add_ln703_291_reg_45056;
wire   [5:0] add_ln703_292_fu_43618_p2;
reg   [5:0] add_ln703_292_reg_45061;
wire   [5:0] acc_19_V_fu_43642_p2;
reg   [5:0] acc_19_V_reg_45066;
wire   [5:0] acc_20_V_fu_43678_p2;
reg   [5:0] acc_20_V_reg_45071;
wire   [5:0] acc_22_V_fu_43714_p2;
reg   [5:0] acc_22_V_reg_45076;
wire   [5:0] acc_23_V_fu_43741_p2;
reg   [5:0] acc_23_V_reg_45081;
wire   [5:0] acc_25_V_fu_43776_p2;
reg   [5:0] acc_25_V_reg_45086;
wire   [5:0] acc_26_V_fu_43803_p2;
reg   [5:0] acc_26_V_reg_45091;
wire   [5:0] acc_27_V_fu_43828_p2;
reg   [5:0] acc_27_V_reg_45096;
wire   [5:0] acc_28_V_fu_43854_p2;
reg   [5:0] acc_28_V_reg_45101;
wire   [5:0] add_ln703_370_fu_43859_p2;
reg   [5:0] add_ln703_370_reg_45106;
wire   [5:0] add_ln703_372_fu_43869_p2;
reg   [5:0] add_ln703_372_reg_45111;
wire   [5:0] acc_30_V_fu_43894_p2;
reg   [5:0] acc_30_V_reg_45116;
wire   [5:0] add_ln703_382_fu_43909_p2;
reg   [5:0] add_ln703_382_reg_45121;
wire   [5:0] add_ln703_383_fu_43915_p2;
reg   [5:0] add_ln703_383_reg_45126;
wire   [5:0] add_ln703_385_fu_43924_p2;
reg   [5:0] add_ln703_385_reg_45131;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
wire    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_start;
wire    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_done;
wire    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_idle;
wire    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_ready;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_0;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_1;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_2;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_3;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_4;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_5;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_6;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_7;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_8;
reg    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_ce;
reg    ap_block_state2_pp0_stage0_iter0_ignore_call11;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call11;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call11;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call11;
reg    ap_block_state6_pp0_stage0_iter4_ignore_call11;
reg    ap_block_pp0_stage0_11001_ignoreCallOp123;
reg   [15:0] ap_phi_mux_kernel_data_V_1183_loc_1_phi_fu_790_p4;
reg   [15:0] ap_phi_mux_kernel_data_V_2_loc_1_phi_fu_800_p4;
reg   [15:0] ap_phi_mux_kernel_data_V_4_loc_1_phi_fu_810_p4;
reg   [15:0] ap_phi_mux_kernel_data_V_5_loc_1_phi_fu_820_p4;
reg   [15:0] ap_phi_mux_kernel_data_V_7_loc_1_phi_fu_830_p4;
reg   [15:0] ap_phi_mux_kernel_data_V_8_loc_1_phi_fu_840_p4;
reg    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_start_reg;
wire   [31:0] select_ln308_fu_39580_p3;
wire   [31:0] add_ln301_fu_39628_p2;
wire   [0:0] icmp_ln297_fu_39619_p2;
wire   [31:0] add_ln306_fu_39562_p2;
reg   [31:0] pX_1_loc_1_fu_654;
reg   [31:0] sX_1_loc_1_fu_658;
reg   [31:0] pY_1_loc_1_fu_662;
reg   [31:0] sY_1_loc_1_fu_666;
wire   [31:0] select_ln303_fu_39646_p3;
reg    ap_block_pp0_stage0_01001;
wire  signed [14:0] trunc_ln1118_9_fu_40569_p1;
wire   [30:0] tmp_fu_39500_p4;
wire   [30:0] tmp_9_fu_39516_p4;
wire   [0:0] icmp_ln272_fu_39488_p2;
wire   [0:0] icmp_ln272_1_fu_39494_p2;
wire   [0:0] icmp_ln272_2_fu_39510_p2;
wire   [0:0] icmp_ln272_3_fu_39526_p2;
wire   [0:0] and_ln272_1_fu_39538_p2;
wire   [0:0] and_ln272_fu_39532_p2;
wire   [31:0] add_ln308_fu_39574_p2;
wire   [31:0] add_ln303_fu_39640_p2;
wire   [11:0] trunc_ln1118_fu_39803_p1;
wire   [14:0] shl_ln_fu_39806_p3;
wire   [14:0] sub_ln1118_fu_39814_p2;
wire   [14:0] mul_ln1118_fu_1043_p2;
wire   [10:0] trunc_ln1118_1_fu_39839_p1;
wire   [12:0] trunc_ln1118_2_fu_39850_p1;
wire   [14:0] shl_ln1118_34_fu_39853_p3;
wire   [14:0] shl_ln1118_s_fu_39842_p3;
wire   [14:0] sub_ln1118_21_fu_39861_p2;
wire   [14:0] sub_ln1118_22_fu_39877_p2;
wire   [14:0] sub_ln1118_23_fu_39893_p2;
wire   [14:0] sub_ln1118_24_fu_39908_p2;
wire   [14:0] sub_ln1118_25_fu_39941_p2;
wire   [13:0] trunc_ln1118_3_fu_39957_p1;
wire   [14:0] shl_ln1118_35_fu_39960_p3;
wire   [14:0] sub_ln1118_26_fu_39968_p2;
wire   [14:0] sub_ln1118_107_fu_39993_p2;
wire   [14:0] sub_ln1118_27_fu_40008_p2;
wire   [14:0] mul_ln1118_132_fu_1066_p2;
wire   [14:0] add_ln1118_fu_40034_p2;
wire   [14:0] add_ln1118_3_fu_40049_p2;
wire   [14:0] mul_ln1118_133_fu_1074_p2;
wire   [14:0] sub_ln1118_28_fu_40074_p2;
wire   [14:0] sub_ln1118_29_fu_40089_p2;
wire   [14:0] sub_ln1118_30_fu_40105_p2;
wire   [14:0] sub_ln1118_31_fu_40111_p2;
wire   [14:0] add_ln1118_4_fu_40135_p2;
wire   [14:0] mul_ln1118_134_fu_871_p2;
wire   [13:0] trunc_ln1118_4_fu_40161_p1;
wire   [14:0] shl_ln1118_36_fu_40164_p3;
wire   [14:0] sub_ln1118_32_fu_40172_p2;
wire   [11:0] trunc_ln1118_5_fu_40188_p1;
wire   [14:0] shl_ln1118_37_fu_40191_p3;
wire   [14:0] sub_ln1118_33_fu_40199_p2;
wire   [14:0] sub_ln1118_34_fu_40205_p2;
wire   [12:0] trunc_ln1118_6_fu_40221_p1;
wire   [14:0] p_shl3_fu_40224_p3;
wire   [14:0] sub_ln1118_108_fu_40232_p2;
wire   [14:0] add_ln1118_5_fu_40256_p2;
wire   [10:0] trunc_ln1118_7_fu_40272_p1;
wire   [14:0] p_shl5_fu_40275_p3;
wire   [14:0] sub_ln1118_109_fu_40283_p2;
wire   [14:0] sub_ln1118_35_fu_40298_p2;
wire   [14:0] add_ln1118_6_fu_40331_p2;
wire   [14:0] sub_ln1118_36_fu_40347_p2;
wire   [14:0] mul_ln1118_135_fu_964_p2;
wire   [14:0] sub_ln1118_37_fu_40382_p2;
wire   [9:0] trunc_ln1118_8_fu_40398_p1;
wire   [14:0] shl_ln1118_38_fu_40401_p3;
wire   [14:0] sub_ln1118_38_fu_40409_p2;
wire   [14:0] sub_ln1118_39_fu_40425_p2;
wire   [14:0] sub_ln1118_40_fu_40431_p2;
wire   [14:0] sub_ln1118_41_fu_40446_p2;
wire   [14:0] sub_ln1118_42_fu_40452_p2;
wire   [14:0] sub_ln1118_43_fu_40467_p2;
wire   [14:0] add_ln1118_7_fu_40483_p2;
wire   [14:0] mul_ln1118_136_fu_1108_p2;
wire   [14:0] mul_ln1118_137_fu_888_p2;
wire   [14:0] mul_ln1118_138_fu_1117_p2;
wire   [14:0] sub_ln1118_44_fu_40528_p2;
wire   [14:0] add_ln1118_8_fu_40544_p2;
wire   [14:0] mul_ln1118_139_fu_979_p2;
wire   [11:0] trunc_ln1118_10_fu_40577_p1;
wire   [13:0] trunc_ln1118_11_fu_40588_p1;
wire   [14:0] shl_ln1118_40_fu_40591_p3;
wire   [14:0] shl_ln1118_39_fu_40580_p3;
wire   [14:0] sub_ln1118_45_fu_40599_p2;
wire   [14:0] sub_ln1118_46_fu_40615_p2;
wire   [14:0] sub_ln1118_47_fu_40621_p2;
wire   [9:0] trunc_ln1118_12_fu_40637_p1;
wire   [14:0] shl_ln1118_41_fu_40640_p3;
wire   [14:0] sub_ln1118_48_fu_40648_p2;
wire   [12:0] trunc_ln1118_13_fu_40664_p1;
wire   [14:0] shl_ln1118_42_fu_40667_p3;
wire   [14:0] sub_ln1118_49_fu_40675_p2;
wire   [14:0] sub_ln1118_50_fu_40681_p2;
wire   [14:0] sub_ln1118_51_fu_40697_p2;
wire   [14:0] mul_ln1118_140_fu_932_p2;
wire   [14:0] mul_ln1118_141_fu_1008_p2;
wire   [10:0] trunc_ln1118_14_fu_40733_p1;
wire   [14:0] shl_ln1118_43_fu_40736_p3;
wire   [14:0] add_ln1118_9_fu_40744_p2;
wire   [14:0] mul_ln1118_142_fu_856_p2;
wire   [14:0] add_ln1118_10_fu_40770_p2;
wire   [14:0] add_ln1118_11_fu_40786_p2;
wire   [14:0] mul_ln1118_143_fu_898_p2;
wire   [14:0] sub_ln1118_52_fu_40812_p2;
wire   [14:0] sub_ln1118_53_fu_40828_p2;
wire   [14:0] sub_ln1118_110_fu_40844_p2;
wire   [14:0] mul_ln1118_144_fu_1093_p2;
wire   [14:0] sub_ln1118_54_fu_40879_p2;
wire   [14:0] sub_ln1118_55_fu_40895_p2;
wire   [14:0] sub_ln1118_56_fu_40911_p2;
wire   [14:0] sub_ln1118_57_fu_40936_p2;
wire   [14:0] sub_ln1118_58_fu_40952_p2;
wire   [12:0] trunc_ln1118_15_fu_40968_p1;
wire   [14:0] shl_ln1118_44_fu_40971_p3;
wire   [14:0] add_ln1118_12_fu_40979_p2;
wire   [14:0] sub_ln1118_111_fu_40994_p2;
wire   [14:0] mul_ln1118_145_fu_1101_p2;
wire   [10:0] trunc_ln1118_16_fu_41019_p1;
wire   [14:0] shl_ln1118_45_fu_41022_p3;
wire   [13:0] trunc_ln1118_17_fu_41036_p1;
wire   [14:0] sub_ln1118_59_fu_41030_p2;
wire   [14:0] shl_ln1118_46_fu_41039_p3;
wire   [14:0] sub_ln1118_60_fu_41047_p2;
wire   [11:0] trunc_ln1118_18_fu_41063_p1;
wire   [14:0] shl_ln1118_47_fu_41066_p3;
wire   [14:0] sub_ln1118_61_fu_41074_p2;
wire   [14:0] mul_ln1118_146_fu_1068_p2;
wire   [14:0] sub_ln1118_62_fu_41109_p2;
wire   [14:0] mul_ln1118_147_fu_935_p2;
wire   [14:0] mul_ln1118_148_fu_1044_p2;
wire   [14:0] sub_ln1118_63_fu_41153_p2;
wire   [14:0] mul_ln1118_149_fu_874_p2;
wire   [14:0] mul_ln1118_150_fu_847_p2;
wire   [14:0] sub_ln1118_112_fu_41198_p2;
wire   [14:0] sub_ln1118_113_fu_41213_p2;
wire   [14:0] sub_ln1118_64_fu_41237_p2;
wire   [12:0] trunc_ln1118_19_fu_41252_p1;
wire   [14:0] shl_ln1118_48_fu_41255_p3;
wire   [14:0] sub_ln1118_65_fu_41263_p2;
wire   [14:0] sub_ln1118_66_fu_41287_p2;
wire   [14:0] add_ln1118_13_fu_41302_p2;
wire   [11:0] trunc_ln1118_20_fu_41317_p1;
wire   [14:0] shl_ln1118_49_fu_41320_p3;
wire   [14:0] sub_ln1118_67_fu_41328_p2;
wire   [14:0] mul_ln1118_151_fu_1027_p2;
wire   [13:0] trunc_ln1118_21_fu_41353_p1;
wire   [14:0] shl_ln1118_50_fu_41356_p3;
wire   [14:0] sub_ln1118_68_fu_41364_p2;
wire   [14:0] add_ln1118_14_fu_41398_p2;
wire   [14:0] sub_ln1118_69_fu_41414_p2;
wire   [14:0] sub_ln1118_70_fu_41420_p2;
wire   [14:0] sub_ln1118_71_fu_41436_p2;
wire   [14:0] mul_ln1118_152_fu_876_p2;
wire   [14:0] mul_ln1118_153_fu_875_p2;
wire   [14:0] sub_ln1118_72_fu_41472_p2;
wire   [14:0] sub_ln1118_114_fu_41487_p2;
wire   [14:0] add_ln1118_15_fu_41502_p2;
wire   [14:0] mul_ln1118_154_fu_1087_p2;
wire   [14:0] mul_ln1118_155_fu_1088_p2;
wire   [13:0] trunc_ln1118_25_fu_41537_p1;
wire   [14:0] shl_ln1118_54_fu_41540_p3;
wire   [14:0] sub_ln1118_80_fu_41548_p2;
wire   [10:0] trunc_ln1118_26_fu_41564_p1;
wire   [14:0] shl_ln1118_55_fu_41567_p3;
wire   [14:0] sub_ln1118_81_fu_41575_p2;
wire   [11:0] trunc_ln1118_27_fu_41600_p1;
wire   [14:0] shl_ln1118_56_fu_41603_p3;
wire   [14:0] sub_ln1118_82_fu_41611_p2;
wire   [14:0] sub_ln1118_83_fu_41617_p2;
wire   [14:0] sub_ln1118_84_fu_41633_p2;
wire   [14:0] sub_ln1118_85_fu_41648_p2;
wire   [14:0] add_ln1118_18_fu_41673_p2;
wire   [12:0] trunc_ln1118_28_fu_41688_p1;
wire   [14:0] shl_ln1118_57_fu_41691_p3;
wire   [14:0] add_ln1118_19_fu_41699_p2;
wire   [14:0] sub_ln1118_86_fu_41714_p2;
wire   [14:0] sub_ln1118_87_fu_41720_p2;
wire   [14:0] sub_ln1118_88_fu_41735_p2;
wire   [14:0] sub_ln1118_89_fu_41759_p2;
wire   [14:0] sub_ln1118_117_fu_41774_p2;
wire   [14:0] mul_ln1118_156_fu_954_p2;
wire   [12:0] trunc_ln1118_29_fu_41799_p1;
wire   [14:0] shl_ln1118_58_fu_41802_p3;
wire   [14:0] sub_ln1118_90_fu_41810_p2;
wire   [14:0] sub_ln1118_91_fu_41825_p2;
wire   [13:0] trunc_ln1118_30_fu_41849_p1;
wire   [14:0] shl_ln1118_59_fu_41852_p3;
wire   [14:0] sub_ln1118_92_fu_41860_p2;
wire   [11:0] trunc_ln1118_31_fu_41876_p1;
wire   [14:0] shl_ln1118_60_fu_41879_p3;
wire   [14:0] sub_ln1118_93_fu_41887_p2;
wire   [14:0] add_ln1118_20_fu_41902_p2;
wire   [14:0] sub_ln1118_94_fu_41917_p2;
wire   [14:0] sub_ln1118_95_fu_41923_p2;
wire   [10:0] trunc_ln1118_32_fu_41938_p1;
wire   [14:0] shl_ln1118_61_fu_41941_p3;
wire   [14:0] sub_ln1118_96_fu_41949_p2;
wire   [14:0] sub_ln1118_118_fu_41965_p2;
wire   [14:0] mul_ln1118_157_fu_995_p2;
wire   [14:0] mul_ln1118_158_fu_1122_p2;
wire   [14:0] mul_ln1118_159_fu_937_p2;
wire   [11:0] trunc_ln1118_33_fu_42019_p1;
wire   [13:0] trunc_ln1118_34_fu_42030_p1;
wire   [14:0] shl_ln1118_62_fu_42022_p3;
wire   [14:0] shl_ln1118_63_fu_42033_p3;
wire   [14:0] sub_ln1118_97_fu_42041_p2;
wire   [10:0] trunc_ln1118_35_fu_42057_p1;
wire   [14:0] shl_ln1118_64_fu_42060_p3;
wire   [14:0] sub_ln1118_98_fu_42068_p2;
wire   [12:0] trunc_ln1118_36_fu_42083_p1;
wire   [14:0] p_shl2_fu_42086_p3;
wire   [14:0] sub_ln1118_119_fu_42094_p2;
wire   [14:0] mul_ln1118_160_fu_1029_p2;
wire   [14:0] mul_ln1118_161_fu_862_p2;
wire   [9:0] trunc_ln1118_37_fu_42129_p1;
wire   [14:0] shl_ln1118_65_fu_42132_p3;
wire   [14:0] sub_ln1118_99_fu_42140_p2;
wire   [14:0] sub_ln1118_100_fu_42155_p2;
wire   [14:0] sub_ln1118_101_fu_42171_p2;
wire   [14:0] sub_ln1118_102_fu_42187_p2;
wire   [14:0] sub_ln1118_120_fu_42202_p2;
wire   [14:0] sub_ln1118_103_fu_42217_p2;
wire   [14:0] sub_ln1118_104_fu_42232_p2;
wire   [14:0] sub_ln1118_105_fu_42238_p2;
wire   [14:0] mul_ln1118_162_fu_1030_p2;
wire   [14:0] sub_ln1118_106_fu_42264_p2;
wire   [14:0] mul_ln1118_163_fu_927_p2;
wire   [5:0] mult_10_V_fu_39974_p4;
wire   [5:0] mult_14_V_fu_40024_p4;
wire   [5:0] trunc_ln708_120_fu_41370_p4;
wire   [5:0] mult_104_V_fu_41100_p4;
wire   [5:0] mult_47_V_fu_40415_p4;
wire   [5:0] mult_15_V_fu_40039_p4;
wire   [5:0] mult_79_V_fu_40818_p4;
wire   [5:0] add_ln703_133_fu_42308_p2;
wire   [5:0] add_ln703_134_fu_42314_p2;
wire   [5:0] mult_49_V_fu_40457_p4;
wire   [5:0] mult_17_V_fu_40054_p4;
wire   [5:0] mult_85_V_fu_40885_p4;
wire   [5:0] mult_21_V_fu_40116_p4;
wire   [5:0] mult_56_V_fu_40508_p4;
wire   [5:0] mult_24_V_fu_40126_p4;
wire   [5:0] mult_32_V_fu_40178_p4;
wire   [5:0] mult_0_V_fu_39819_p4;
wire   [5:0] add_ln703_164_fu_42344_p2;
wire   [5:0] mult_33_V_fu_40211_p4;
wire   [5:0] mult_1_V_fu_39829_p4;
wire   [5:0] mult_97_V_fu_40984_p4;
wire   [5:0] mult_34_V_fu_40237_p4;
wire   [5:0] mult_2_V_fu_39867_p4;
wire   [5:0] mult_98_V_fu_40999_p4;
wire   [5:0] mult_66_V_fu_40654_p4;
wire   [5:0] add_ln703_179_fu_42368_p2;
wire   [5:0] add_ln703_180_fu_42374_p2;
wire   [5:0] mult_35_V_fu_40247_p4;
wire   [5:0] mult_36_V_fu_40262_p4;
wire   [5:0] mult_4_V_fu_39883_p4;
wire   [5:0] trunc_ln708_118_fu_41333_p4;
wire   [5:0] mult_100_V_fu_41053_p4;
wire   [5:0] mult_37_V_fu_40288_p4;
wire   [5:0] mult_5_V_fu_39898_p4;
wire   [5:0] add_ln703_205_fu_42410_p2;
wire   [5:0] mult_6_V_fu_39913_p4;
wire   [5:0] mult_7_V_fu_39923_p4;
wire   [5:0] mult_71_V_fu_40723_p4;
wire   [5:0] mult_8_V_fu_39932_p4;
wire   [5:0] mult_72_V_fu_40750_p4;
wire   [5:0] add_ln703_229_fu_42446_p2;
wire   [5:0] add_ln703_230_fu_42452_p2;
wire   [5:0] trunc_ln708_153_fu_41664_p4;
wire   [5:0] trunc_ln708_137_fu_41517_p4;
wire   [5:0] mult_41_V_fu_40322_p4;
wire   [5:0] mult_9_V_fu_39947_p4;
wire   [5:0] trunc_ln708_121_fu_41380_p4;
wire   [5:0] mult_105_V_fu_41114_p4;
wire   [5:0] mult_42_V_fu_40337_p4;
wire   [5:0] xor_ln703_fu_42290_p2;
wire   [5:0] mult_74_V_fu_40776_p4;
wire   [5:0] add_ln703_246_fu_42482_p2;
wire   [5:0] add_ln703_247_fu_42488_p2;
wire   [5:0] mult_43_V_fu_40353_p4;
wire   [5:0] mult_11_V_fu_39984_p4;
wire   [5:0] mult_44_V_fu_40363_p4;
wire   [5:0] mult_12_V_fu_39998_p4;
wire   [5:0] mult_108_V_fu_41134_p4;
wire   [5:0] mult_45_V_fu_40373_p4;
wire   [5:0] mult_13_V_fu_40014_p4;
wire   [5:0] mult_48_V_fu_40436_p4;
wire   [5:0] trunc_ln708_186_fu_42192_p4;
wire   [5:0] trunc_ln708_171_fu_41980_p4;
wire   [5:0] add_ln703_293_fu_42542_p2;
wire   [5:0] mult_19_V_fu_40079_p4;
wire   [5:0] trunc_ln708_187_fu_42207_p4;
wire   [5:0] trunc_ln708_157_fu_41740_p4;
wire   [5:0] add_ln703_302_fu_42566_p2;
wire   [5:0] mult_20_V_fu_40095_p4;
wire   [5:0] mult_54_V_fu_40498_p4;
wire   [5:0] mult_118_V_fu_41189_p4;
wire   [5:0] mult_119_V_fu_41203_p4;
wire   [5:0] add_ln703_323_fu_42596_p2;
wire   [5:0] add_ln703_324_fu_42602_p2;
wire   [5:0] mult_57_V_fu_40518_p4;
wire   [5:0] trunc_ln708_129_fu_41492_p4;
wire   [5:0] mult_122_V_fu_41228_p4;
wire   [5:0] mult_90_V_fu_40927_p4;
wire   [5:0] add_ln703_341_fu_42632_p2;
wire   [5:0] add_ln703_340_fu_42626_p2;
wire   [5:0] add_ln703_342_fu_42638_p2;
wire   [5:0] mult_59_V_fu_40534_p4;
wire   [5:0] mult_91_V_fu_40942_p4;
wire   [5:0] add_ln703_349_fu_42650_p2;
wire   [5:0] add_ln703_350_fu_42656_p2;
wire   [5:0] mult_60_V_fu_40549_p4;
wire   [5:0] mult_124_V_fu_41242_p4;
wire   [5:0] add_ln703_358_fu_42674_p2;
wire   [5:0] add_ln703_357_fu_42668_p2;
wire   [5:0] add_ln703_359_fu_42680_p2;
wire   [5:0] mult_29_V_fu_40141_p4;
wire   [5:0] add_ln703_367_fu_42698_p2;
wire   [5:0] add_ln703_366_fu_42692_p2;
wire   [5:0] add_ln703_368_fu_42704_p2;
wire   [12:0] trunc_ln1118_22_fu_42725_p1;
wire   [14:0] shl_ln1118_51_fu_42728_p3;
wire   [14:0] add_ln1118_16_fu_42736_p2;
wire   [11:0] trunc_ln1118_23_fu_42751_p1;
wire   [14:0] shl_ln1118_52_fu_42754_p3;
wire   [14:0] add_ln1118_17_fu_42762_p2;
wire   [14:0] sub_ln1118_115_fu_42777_p2;
wire   [14:0] sub_ln1118_116_fu_42792_p2;
wire   [14:0] sub_ln1118_73_fu_42807_p2;
wire   [13:0] trunc_ln1118_24_fu_42831_p1;
wire   [14:0] shl_ln1118_53_fu_42834_p3;
wire   [14:0] sub_ln1118_74_fu_42842_p2;
wire   [14:0] sub_ln1118_75_fu_42858_p2;
wire   [14:0] sub_ln1118_76_fu_42874_p2;
wire   [14:0] sub_ln1118_77_fu_42890_p2;
wire   [14:0] sub_ln1118_78_fu_42924_p2;
wire   [14:0] sub_ln1118_79_fu_42930_p2;
wire   [5:0] add_ln703_127_fu_42977_p2;
wire   [5:0] trunc_ln708_139_fu_42848_p4;
wire   [5:0] add_ln703_130_fu_42986_p2;
wire   [5:0] add_ln703_128_fu_42981_p2;
wire   [5:0] add_ln703_131_fu_42991_p2;
wire   [5:0] trunc_ln708_140_fu_42864_p4;
wire   [5:0] add_ln703_137_fu_43007_p2;
wire   [5:0] add_ln703_136_fu_43002_p2;
wire   [5:0] add_ln703_138_fu_43012_p2;
wire   [5:0] add_ln703_139_fu_43017_p2;
wire   [5:0] add_ln703_142_fu_43028_p2;
wire   [5:0] trunc_ln708_141_fu_42880_p4;
wire   [5:0] add_ln703_145_fu_43042_p2;
wire   [5:0] add_ln703_144_fu_43037_p2;
wire   [5:0] add_ln703_146_fu_43047_p2;
wire   [5:0] add_ln703_143_fu_43032_p2;
wire   [5:0] add_ln703_147_fu_43052_p2;
wire   [5:0] add_ln703_150_fu_43064_p2;
wire   [5:0] trunc_ln708_142_fu_42896_p4;
wire   [5:0] add_ln703_152_fu_43073_p2;
wire   [5:0] add_ln703_153_fu_43078_p2;
wire   [5:0] add_ln703_151_fu_43068_p2;
wire   [5:0] add_ln703_154_fu_43083_p2;
wire   [5:0] add_ln703_157_fu_43095_p2;
wire   [5:0] add_ln703_160_fu_43109_p2;
wire   [5:0] add_ln703_159_fu_43104_p2;
wire   [5:0] add_ln703_161_fu_43114_p2;
wire   [5:0] add_ln703_158_fu_43099_p2;
wire   [5:0] add_ln703_162_fu_43119_p2;
wire   [5:0] trunc_ln708_175_fu_42945_p4;
wire   [5:0] trunc_ln708_131_fu_42716_p4;
wire   [5:0] add_ln703_166_fu_43131_p2;
wire   [5:0] add_ln703_167_fu_43135_p2;
wire   [5:0] add_ln703_168_fu_43141_p2;
wire   [5:0] add_ln703_172_fu_43152_p2;
wire   [5:0] trunc_ln708_132_fu_42741_p4;
wire   [5:0] add_ln703_175_fu_43166_p2;
wire   [5:0] add_ln703_174_fu_43161_p2;
wire   [5:0] add_ln703_176_fu_43171_p2;
wire   [5:0] add_ln703_173_fu_43156_p2;
wire   [5:0] add_ln703_177_fu_43176_p2;
wire   [5:0] add_ln703_183_fu_43192_p2;
wire   [5:0] add_ln703_182_fu_43188_p2;
wire   [5:0] add_ln703_184_fu_43197_p2;
wire   [5:0] add_ln703_185_fu_43202_p2;
wire   [5:0] add_ln703_189_fu_43213_p2;
wire   [5:0] trunc_ln708_133_fu_42767_p4;
wire   [5:0] add_ln703_192_fu_43227_p2;
wire   [5:0] add_ln703_191_fu_43222_p2;
wire   [5:0] add_ln703_193_fu_43232_p2;
wire   [5:0] add_ln703_190_fu_43217_p2;
wire   [5:0] add_ln703_194_fu_43237_p2;
wire   [5:0] add_ln703_198_fu_43249_p2;
wire   [5:0] trunc_ln708_134_fu_42782_p4;
wire   [5:0] trunc_ln708_179_fu_42954_p4;
wire   [5:0] add_ln703_201_fu_43263_p2;
wire   [5:0] add_ln703_200_fu_43258_p2;
wire   [5:0] add_ln703_202_fu_43269_p2;
wire   [5:0] add_ln703_199_fu_43253_p2;
wire   [5:0] add_ln703_203_fu_43274_p2;
wire   [5:0] add_ln703_207_fu_43286_p2;
wire   [5:0] add_ln703_208_fu_43290_p2;
wire   [5:0] add_ln703_209_fu_43295_p2;
wire   [5:0] add_ln703_213_fu_43306_p2;
wire   [5:0] trunc_ln708_135_fu_42797_p4;
wire   [5:0] add_ln703_216_fu_43320_p2;
wire   [5:0] add_ln703_215_fu_43315_p2;
wire   [5:0] add_ln703_217_fu_43324_p2;
wire   [5:0] add_ln703_214_fu_43310_p2;
wire   [5:0] add_ln703_218_fu_43329_p2;
wire   [5:0] add_ln703_222_fu_43341_p2;
wire   [5:0] trunc_ln708_136_fu_42812_p4;
wire   [5:0] add_ln703_225_fu_43355_p2;
wire   [5:0] add_ln703_224_fu_43350_p2;
wire   [5:0] add_ln703_226_fu_43359_p2;
wire   [5:0] add_ln703_223_fu_43345_p2;
wire   [5:0] add_ln703_227_fu_43364_p2;
wire   [5:0] add_ln703_233_fu_43376_p2;
wire   [5:0] add_ln703_234_fu_43381_p2;
wire   [5:0] add_ln703_235_fu_43386_p2;
wire   [5:0] add_ln703_239_fu_43396_p2;
wire   [5:0] trunc_ln708_182_fu_42963_p4;
wire   [5:0] add_ln703_242_fu_43410_p2;
wire   [5:0] add_ln703_241_fu_43405_p2;
wire   [5:0] add_ln703_243_fu_43416_p2;
wire   [5:0] add_ln703_240_fu_43400_p2;
wire   [5:0] add_ln703_244_fu_43421_p2;
wire   [5:0] add_ln703_250_fu_43438_p2;
wire   [5:0] add_ln703_249_fu_43433_p2;
wire   [5:0] add_ln703_251_fu_43442_p2;
wire   [5:0] add_ln703_252_fu_43447_p2;
wire   [5:0] add_ln703_255_fu_43458_p2;
wire   [5:0] trunc_ln708_138_fu_42822_p4;
wire   [5:0] add_ln703_258_fu_43472_p2;
wire   [5:0] add_ln703_257_fu_43467_p2;
wire   [5:0] add_ln703_259_fu_43477_p2;
wire   [5:0] add_ln703_256_fu_43462_p2;
wire   [5:0] add_ln703_260_fu_43482_p2;
wire   [5:0] add_ln703_264_fu_43494_p2;
wire   [5:0] add_ln703_267_fu_43508_p2;
wire   [5:0] add_ln703_266_fu_43503_p2;
wire   [5:0] add_ln703_268_fu_43513_p2;
wire   [5:0] add_ln703_265_fu_43498_p2;
wire   [5:0] add_ln703_269_fu_43518_p2;
wire   [5:0] add_ln703_273_fu_43530_p2;
wire   [5:0] add_ln703_276_fu_43544_p2;
wire   [5:0] add_ln703_275_fu_43539_p2;
wire   [5:0] add_ln703_277_fu_43550_p2;
wire   [5:0] add_ln703_274_fu_43534_p2;
wire   [5:0] add_ln703_278_fu_43555_p2;
wire   [5:0] add_ln703_282_fu_43567_p2;
wire   [5:0] add_ln703_285_fu_43581_p2;
wire   [5:0] add_ln703_284_fu_43576_p2;
wire   [5:0] add_ln703_286_fu_43586_p2;
wire   [5:0] add_ln703_283_fu_43571_p2;
wire   [5:0] add_ln703_287_fu_43591_p2;
wire   [5:0] add_ln703_fu_42972_p2;
wire   [5:0] add_ln703_289_fu_43603_p2;
wire   [5:0] add_ln703_290_fu_43608_p2;
wire   [5:0] add_ln703_299_fu_43623_p2;
wire   [5:0] add_ln703_301_fu_43632_p2;
wire   [5:0] add_ln703_300_fu_43627_p2;
wire   [5:0] add_ln703_304_fu_43637_p2;
wire   [5:0] add_ln703_307_fu_43648_p2;
wire   [5:0] add_ln703_310_fu_43662_p2;
wire   [5:0] add_ln703_309_fu_43657_p2;
wire   [5:0] add_ln703_311_fu_43667_p2;
wire   [5:0] add_ln703_308_fu_43652_p2;
wire   [5:0] add_ln703_312_fu_43672_p2;
wire   [5:0] add_ln703_316_fu_43684_p2;
wire   [5:0] add_ln703_319_fu_43698_p2;
wire   [5:0] add_ln703_318_fu_43693_p2;
wire   [5:0] add_ln703_320_fu_43703_p2;
wire   [5:0] add_ln703_317_fu_43688_p2;
wire   [5:0] add_ln703_321_fu_43708_p2;
wire   [5:0] trunc_ln708_143_fu_42906_p4;
wire   [5:0] add_ln703_327_fu_43725_p2;
wire   [5:0] add_ln703_326_fu_43720_p2;
wire   [5:0] add_ln703_328_fu_43730_p2;
wire   [5:0] add_ln703_329_fu_43735_p2;
wire   [5:0] add_ln703_333_fu_43746_p2;
wire   [5:0] add_ln703_336_fu_43760_p2;
wire   [5:0] add_ln703_335_fu_43755_p2;
wire   [5:0] add_ln703_337_fu_43765_p2;
wire   [5:0] add_ln703_334_fu_43750_p2;
wire   [5:0] add_ln703_338_fu_43770_p2;
wire   [5:0] add_ln703_345_fu_43787_p2;
wire   [5:0] add_ln703_344_fu_43782_p2;
wire   [5:0] add_ln703_346_fu_43792_p2;
wire   [5:0] add_ln703_347_fu_43797_p2;
wire   [5:0] add_ln703_353_fu_43812_p2;
wire   [5:0] add_ln703_352_fu_43808_p2;
wire   [5:0] add_ln703_354_fu_43817_p2;
wire   [5:0] add_ln703_355_fu_43822_p2;
wire   [5:0] trunc_ln708_145_fu_42915_p4;
wire   [5:0] add_ln703_362_fu_43838_p2;
wire   [5:0] add_ln703_361_fu_43833_p2;
wire   [5:0] add_ln703_363_fu_43843_p2;
wire   [5:0] add_ln703_364_fu_43848_p2;
wire   [5:0] trunc_ln708_146_fu_42935_p4;
wire   [5:0] add_ln703_371_fu_43864_p2;
wire   [5:0] add_ln703_375_fu_43874_p2;
wire   [5:0] add_ln703_377_fu_43883_p2;
wire   [5:0] add_ln703_376_fu_43878_p2;
wire   [5:0] add_ln703_378_fu_43889_p2;
wire   [5:0] add_ln703_380_fu_43900_p2;
wire   [5:0] add_ln703_381_fu_43905_p2;
wire   [5:0] add_ln703_384_fu_43920_p2;
wire   [5:0] add_ln703_295_fu_43929_p2;
wire   [5:0] add_ln703_373_fu_43939_p2;
wire   [5:0] add_ln703_386_fu_43949_p2;
wire    ap_CS_fsm_state7;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_data_V_data_V_U_apdone_blk;
wire   [15:0] data_V_data_V_TDATA_int;
wire    data_V_data_V_TVALID_int;
reg    data_V_data_V_TREADY_int;
wire    regslice_both_data_V_data_V_U_ack_in;
reg    ap_condition_736;
reg    ap_condition_765;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 kernel_data_V_1183 = 16'd0;
#0 kernel_data_V_2 = 16'd0;
#0 kernel_data_V_4 = 16'd0;
#0 kernel_data_V_5 = 16'd0;
#0 kernel_data_V_7 = 16'd0;
#0 kernel_data_V_8 = 16'd0;
#0 sX_1 = 32'd0;
#0 sY_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 pX_1 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_start_reg = 1'b0;
end

shift_line_buffer_array_ap_fixed_1u_config2_s call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_start),
    .ap_done(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_done),
    .ap_idle(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_idle),
    .ap_ready(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_ready),
    .in_elem_data_V_read(tmp_data_0_V_reg_44035),
    .kernel_window_1_V_read(ap_phi_mux_kernel_data_V_1183_loc_1_phi_fu_790_p4),
    .kernel_window_2_V_read(ap_phi_mux_kernel_data_V_2_loc_1_phi_fu_800_p4),
    .kernel_window_4_V_read(ap_phi_mux_kernel_data_V_4_loc_1_phi_fu_810_p4),
    .kernel_window_5_V_read(ap_phi_mux_kernel_data_V_5_loc_1_phi_fu_820_p4),
    .kernel_window_7_V_read(ap_phi_mux_kernel_data_V_7_loc_1_phi_fu_830_p4),
    .kernel_window_8_V_read(ap_phi_mux_kernel_data_V_8_loc_1_phi_fu_840_p4),
    .ap_return_0(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_0),
    .ap_return_1(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_1),
    .ap_return_2(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_2),
    .ap_return_3(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_3),
    .ap_return_4(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_4),
    .ap_return_5(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_5),
    .ap_return_6(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_6),
    .ap_return_7(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_7),
    .ap_return_8(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_8),
    .ap_ce(call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_ce)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_data_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(data_V_data_V_TDATA),
    .vld_in(data_V_data_V_TVALID),
    .ack_in(regslice_both_data_V_data_V_U_ack_in),
    .data_out(data_V_data_V_TDATA_int),
    .vld_out(data_V_data_V_TVALID_int),
    .ack_out(data_V_data_V_TREADY_int),
    .apdone_blk(regslice_both_data_V_data_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
            call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_start_reg <= 1'b1;
        end else if ((call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_ready == 1'b1)) begin
            call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
        indvar_flatten_reg_776 <= add_ln78_fu_39470_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_776 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_1183_loc_1_reg_787 <= kernel_data_V_1183_ret_reg_44130;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_1183_loc_1_reg_787 <= kernel_data_V_1183;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_2_loc_1_reg_797 <= kernel_data_V_2_ret_reg_44160;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_2_loc_1_reg_797 <= kernel_data_V_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_4_loc_1_reg_807 <= kernel_data_V_4_ret_reg_44173;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_4_loc_1_reg_807 <= kernel_data_V_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_5_loc_1_reg_817 <= kernel_data_V_5_ret_reg_44198;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_5_loc_1_reg_817 <= kernel_data_V_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_7_loc_1_reg_827 <= kernel_data_V_7_ret_reg_44222;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_7_loc_1_reg_827 <= kernel_data_V_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_8_loc_1_reg_837 <= kernel_data_V_8_ret_reg_44246;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_8_loc_1_reg_837 <= kernel_data_V_8;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_736)) begin
        if ((icmp_ln293_fu_39553_p2 == 1'd1)) begin
            pX_1 <= 32'd0;
        end else if ((icmp_ln293_fu_39553_p2 == 1'd0)) begin
            pX_1 <= add_ln306_fu_39562_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_39553_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
        pX_1_loc_1_fu_654 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln293_fu_39553_p2 == 1'd0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
        pX_1_loc_1_fu_654 <= add_ln306_fu_39562_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        pX_1_loc_1_fu_654 <= pX_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_765)) begin
        if ((icmp_ln297_fu_39619_p2 == 1'd1)) begin
            pY_1 <= 32'd0;
        end else if ((icmp_ln297_fu_39619_p2 == 1'd0)) begin
            pY_1 <= add_ln301_fu_39628_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln297_fu_39619_p2 == 1'd1) & (icmp_ln293_fu_39553_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
        pY_1_loc_1_fu_662 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_39553_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln297_fu_39619_p2 == 1'd0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
        pY_1_loc_1_fu_662 <= add_ln301_fu_39628_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        pY_1_loc_1_fu_662 <= pY_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_736)) begin
        if ((icmp_ln293_fu_39553_p2 == 1'd1)) begin
            sX_1 <= 32'd0;
        end else if ((icmp_ln293_fu_39553_p2 == 1'd0)) begin
            sX_1 <= select_ln308_fu_39580_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_39553_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
        sX_1_loc_1_fu_658 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln293_fu_39553_p2 == 1'd0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
        sX_1_loc_1_fu_658 <= select_ln308_fu_39580_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        sX_1_loc_1_fu_658 <= sX_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln297_fu_39619_p2 == 1'd1) & (icmp_ln293_fu_39553_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
        sY_1_loc_1_fu_666 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_39553_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln297_fu_39619_p2 == 1'd0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
        sY_1_loc_1_fu_666 <= select_ln303_fu_39646_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        sY_1_loc_1_fu_666 <= sY_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter2_reg))) begin
        acc_10_V_reg_45031 <= acc_10_V_fu_43453_p2;
        acc_11_V_reg_45036 <= acc_11_V_fu_43488_p2;
        acc_12_V_reg_45041 <= acc_12_V_fu_43524_p2;
        acc_13_V_reg_45046 <= acc_13_V_fu_43561_p2;
        acc_14_V_reg_44956 <= acc_14_V_fu_42996_p2;
        acc_15_V_reg_44961 <= acc_15_V_fu_43023_p2;
        acc_16_V_reg_45051 <= acc_16_V_fu_43597_p2;
        acc_17_V_reg_44966 <= acc_17_V_fu_43058_p2;
        acc_19_V_reg_45066 <= acc_19_V_fu_43642_p2;
        acc_1_V_reg_44986 <= acc_1_V_fu_43182_p2;
        acc_20_V_reg_45071 <= acc_20_V_fu_43678_p2;
        acc_21_V_reg_44971 <= acc_21_V_fu_43089_p2;
        acc_22_V_reg_45076 <= acc_22_V_fu_43714_p2;
        acc_23_V_reg_45081 <= acc_23_V_fu_43741_p2;
        acc_24_V_reg_44976 <= acc_24_V_fu_43125_p2;
        acc_25_V_reg_45086 <= acc_25_V_fu_43776_p2;
        acc_26_V_reg_45091 <= acc_26_V_fu_43803_p2;
        acc_27_V_reg_45096 <= acc_27_V_fu_43828_p2;
        acc_28_V_reg_45101 <= acc_28_V_fu_43854_p2;
        acc_2_V_reg_44991 <= acc_2_V_fu_43208_p2;
        acc_30_V_reg_45116 <= acc_30_V_fu_43894_p2;
        acc_3_V_reg_44996 <= acc_3_V_fu_43243_p2;
        acc_4_V_reg_45001 <= acc_4_V_fu_43280_p2;
        acc_5_V_reg_45006 <= acc_5_V_fu_43301_p2;
        acc_6_V_reg_45011 <= acc_6_V_fu_43335_p2;
        acc_7_V_reg_45016 <= acc_7_V_fu_43370_p2;
        acc_8_V_reg_45021 <= acc_8_V_fu_43391_p2;
        acc_9_V_reg_45026 <= acc_9_V_fu_43427_p2;
        add_ln703_291_reg_45056 <= add_ln703_291_fu_43612_p2;
        add_ln703_292_reg_45061 <= add_ln703_292_fu_43618_p2;
        add_ln703_370_reg_45106 <= add_ln703_370_fu_43859_p2;
        add_ln703_372_reg_45111 <= add_ln703_372_fu_43869_p2;
        add_ln703_382_reg_45121 <= add_ln703_382_fu_43909_p2;
        add_ln703_383_reg_45126 <= add_ln703_383_fu_43915_p2;
        add_ln703_385_reg_45131 <= add_ln703_385_fu_43924_p2;
        tmp_data_0_V_3_reg_44981 <= tmp_data_0_V_3_fu_43147_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter1_reg))) begin
        add_ln703_126_reg_44731 <= add_ln703_126_fu_42296_p2;
        add_ln703_129_reg_44736 <= add_ln703_129_fu_42302_p2;
        add_ln703_135_reg_44741 <= add_ln703_135_fu_42320_p2;
        add_ln703_141_reg_44746 <= add_ln703_141_fu_42326_p2;
        add_ln703_149_reg_44751 <= add_ln703_149_fu_42332_p2;
        add_ln703_156_reg_44756 <= add_ln703_156_fu_42338_p2;
        add_ln703_165_reg_44761 <= add_ln703_165_fu_42350_p2;
        add_ln703_170_reg_44766 <= add_ln703_170_fu_42356_p2;
        add_ln703_171_reg_44771 <= add_ln703_171_fu_42362_p2;
        add_ln703_181_reg_44776 <= add_ln703_181_fu_42380_p2;
        add_ln703_187_reg_44781 <= add_ln703_187_fu_42386_p2;
        add_ln703_188_reg_44786 <= add_ln703_188_fu_42392_p2;
        add_ln703_196_reg_44791 <= add_ln703_196_fu_42398_p2;
        add_ln703_197_reg_44796 <= add_ln703_197_fu_42404_p2;
        add_ln703_206_reg_44801 <= add_ln703_206_fu_42416_p2;
        add_ln703_211_reg_44806 <= add_ln703_211_fu_42422_p2;
        add_ln703_212_reg_44811 <= add_ln703_212_fu_42428_p2;
        add_ln703_220_reg_44816 <= add_ln703_220_fu_42434_p2;
        add_ln703_221_reg_44821 <= add_ln703_221_fu_42440_p2;
        add_ln703_231_reg_44826 <= add_ln703_231_fu_42458_p2;
        add_ln703_232_reg_44831 <= add_ln703_232_fu_42464_p2;
        add_ln703_237_reg_44836 <= add_ln703_237_fu_42470_p2;
        add_ln703_238_reg_44841 <= add_ln703_238_fu_42476_p2;
        add_ln703_248_reg_44846 <= add_ln703_248_fu_42494_p2;
        add_ln703_254_reg_44851 <= add_ln703_254_fu_42500_p2;
        add_ln703_262_reg_44856 <= add_ln703_262_fu_42506_p2;
        add_ln703_263_reg_44861 <= add_ln703_263_fu_42512_p2;
        add_ln703_271_reg_44866 <= add_ln703_271_fu_42518_p2;
        add_ln703_272_reg_44871 <= add_ln703_272_fu_42524_p2;
        add_ln703_280_reg_44876 <= add_ln703_280_fu_42530_p2;
        add_ln703_281_reg_44881 <= add_ln703_281_fu_42536_p2;
        add_ln703_294_reg_44886 <= add_ln703_294_fu_42548_p2;
        add_ln703_297_reg_44891 <= add_ln703_297_fu_42554_p2;
        add_ln703_298_reg_44896 <= add_ln703_298_fu_42560_p2;
        add_ln703_303_reg_44901 <= add_ln703_303_fu_42572_p2;
        add_ln703_306_reg_44906 <= add_ln703_306_fu_42578_p2;
        add_ln703_314_reg_44911 <= add_ln703_314_fu_42584_p2;
        add_ln703_315_reg_44916 <= add_ln703_315_fu_42590_p2;
        add_ln703_325_reg_44921 <= add_ln703_325_fu_42608_p2;
        add_ln703_331_reg_44926 <= add_ln703_331_fu_42614_p2;
        add_ln703_332_reg_44931 <= add_ln703_332_fu_42620_p2;
        add_ln703_343_reg_44936 <= add_ln703_343_fu_42644_p2;
        add_ln703_351_reg_44941 <= add_ln703_351_fu_42662_p2;
        add_ln703_360_reg_44946 <= add_ln703_360_fu_42686_p2;
        add_ln703_369_reg_44951 <= add_ln703_369_fu_42710_p2;
        mult_101_V_reg_44396 <= {{sub_ln1118_61_fu_41074_p2[14:9]}};
        mult_102_V_reg_44401 <= {{mul_ln1118_146_fu_1068_p2[14:9]}};
        mult_107_V_reg_44406 <= {{mul_ln1118_147_fu_935_p2[14:9]}};
        mult_111_V_reg_44411 <= {{kernel_data_V_3_ret_reg_44074[14:9]}};
        mult_114_V_reg_44416 <= {{sub_ln1118_63_fu_41153_p2[14:9]}};
        mult_116_V_reg_44421 <= {{mul_ln1118_149_fu_874_p2[14:9]}};
        mult_117_V_reg_44426 <= {{mul_ln1118_150_fu_847_p2[14:9]}};
        mult_120_V_reg_44431 <= {{sub_ln1118_113_fu_41213_p2[14:9]}};
        mult_18_V_reg_44273 <= {{mul_ln1118_133_fu_1074_p2[14:9]}};
        mult_30_V_reg_44278 <= {{mul_ln1118_134_fu_871_p2[14:9]}};
        mult_38_V_reg_44283 <= {{sub_ln1118_35_fu_40298_p2[14:9]}};
        mult_40_V_reg_44289 <= {{kernel_data_V_1183_ret_reg_44130[13:8]}};
        mult_46_V_reg_44294 <= {{sub_ln1118_37_fu_40382_p2[14:9]}};
        mult_50_V_reg_44299 <= {{sub_ln1118_43_fu_40467_p2[14:9]}};
        mult_51_V_reg_44304 <= {{add_ln1118_7_fu_40483_p2[14:9]}};
        mult_63_V_reg_44309 <= {{mul_ln1118_139_fu_979_p2[14:9]}};
        mult_64_V_reg_44314 <= {{sub_ln1118_45_fu_40599_p2[14:9]}};
        mult_65_V_reg_44319 <= {{sub_ln1118_47_fu_40621_p2[14:9]}};
        mult_67_V_reg_44324 <= {{sub_ln1118_50_fu_40681_p2[14:9]}};
        mult_68_V_reg_44329 <= {{sub_ln1118_51_fu_40697_p2[14:9]}};
        mult_70_V_reg_44334 <= {{mul_ln1118_140_fu_932_p2[14:9]}};
        mult_73_V_reg_44339 <= {{mul_ln1118_142_fu_856_p2[14:9]}};
        mult_75_V_reg_44344 <= {{add_ln1118_11_fu_40786_p2[14:9]}};
        mult_77_V_reg_44351 <= {{mul_ln1118_143_fu_898_p2[14:9]}};
        mult_80_V_reg_44356 <= {{sub_ln1118_53_fu_40828_p2[14:9]}};
        mult_81_V_reg_44361 <= {{sub_ln1118_110_fu_40844_p2[14:9]}};
        mult_82_V_reg_44366 <= {{kernel_data_V_2_ret_reg_44160[12:7]}};
        mult_84_V_reg_44371 <= {{mul_ln1118_144_fu_1093_p2[14:9]}};
        mult_86_V_reg_44376 <= {{sub_ln1118_55_fu_40895_p2[14:9]}};
        mult_89_V_reg_44381 <= {{sub_ln1118_56_fu_40911_p2[14:9]}};
        mult_95_V_reg_44386 <= {{sub_ln1118_58_fu_40952_p2[14:9]}};
        mult_99_V_reg_44391 <= {{mul_ln1118_145_fu_1101_p2[14:9]}};
        trunc_ln3_reg_44436 <= {{sub_ln1118_65_fu_41263_p2[14:9]}};
        trunc_ln708_116_reg_44447 <= {{sub_ln1118_66_fu_41287_p2[14:9]}};
        trunc_ln708_117_reg_44453 <= {{add_ln1118_13_fu_41302_p2[14:9]}};
        trunc_ln708_119_reg_44458 <= {{mul_ln1118_151_fu_1027_p2[14:9]}};
        trunc_ln708_122_reg_44463 <= {{kernel_data_V_4_ret_reg_44173[14:9]}};
        trunc_ln708_123_reg_44468 <= {{add_ln1118_14_fu_41398_p2[14:9]}};
        trunc_ln708_124_reg_44473 <= {{sub_ln1118_70_fu_41420_p2[14:9]}};
        trunc_ln708_125_reg_44478 <= {{sub_ln1118_71_fu_41436_p2[14:9]}};
        trunc_ln708_126_reg_44484 <= {{mul_ln1118_152_fu_876_p2[14:9]}};
        trunc_ln708_127_reg_44489 <= {{mul_ln1118_153_fu_875_p2[14:9]}};
        trunc_ln708_128_reg_44494 <= {{sub_ln1118_72_fu_41472_p2[14:9]}};
        trunc_ln708_130_reg_44499 <= {{add_ln1118_15_fu_41502_p2[14:9]}};
        trunc_ln708_144_reg_44504 <= {{mul_ln1118_155_fu_1088_p2[14:9]}};
        trunc_ln708_147_reg_44509 <= {{sub_ln1118_80_fu_41548_p2[14:9]}};
        trunc_ln708_148_reg_44518 <= {{sub_ln1118_81_fu_41575_p2[14:9]}};
        trunc_ln708_149_reg_44524 <= {{kernel_data_V_6_ret_reg_44051[10:5]}};
        trunc_ln708_150_reg_44529 <= {{sub_ln1118_83_fu_41617_p2[14:9]}};
        trunc_ln708_151_reg_44535 <= {{sub_ln1118_84_fu_41633_p2[14:9]}};
        trunc_ln708_152_reg_44542 <= {{sub_ln1118_85_fu_41648_p2[14:9]}};
        trunc_ln708_154_reg_44547 <= {{add_ln1118_18_fu_41673_p2[14:9]}};
        trunc_ln708_155_reg_44552 <= {{add_ln1118_19_fu_41699_p2[14:9]}};
        trunc_ln708_156_reg_44558 <= {{sub_ln1118_87_fu_41720_p2[14:9]}};
        trunc_ln708_158_reg_44563 <= {{kernel_data_V_6_ret_reg_44051[14:9]}};
        trunc_ln708_159_reg_44569 <= {{sub_ln1118_89_fu_41759_p2[14:9]}};
        trunc_ln708_160_reg_44576 <= {{sub_ln1118_117_fu_41774_p2[14:9]}};
        trunc_ln708_161_reg_44581 <= {{mul_ln1118_156_fu_954_p2[14:9]}};
        trunc_ln708_162_reg_44586 <= {{sub_ln1118_90_fu_41810_p2[14:9]}};
        trunc_ln708_163_reg_44592 <= {{sub_ln1118_91_fu_41825_p2[14:9]}};
        trunc_ln708_164_reg_44601 <= {{kernel_data_V_7_ret_reg_44222[14:9]}};
        trunc_ln708_165_reg_44611 <= {{sub_ln1118_92_fu_41860_p2[14:9]}};
        trunc_ln708_166_reg_44618 <= {{sub_ln1118_93_fu_41887_p2[14:9]}};
        trunc_ln708_167_reg_44623 <= {{add_ln1118_20_fu_41902_p2[14:9]}};
        trunc_ln708_168_reg_44629 <= {{sub_ln1118_95_fu_41923_p2[14:9]}};
        trunc_ln708_169_reg_44634 <= {{sub_ln1118_96_fu_41949_p2[14:9]}};
        trunc_ln708_170_reg_44639 <= {{sub_ln1118_118_fu_41965_p2[14:9]}};
        trunc_ln708_172_reg_44645 <= {{mul_ln1118_157_fu_995_p2[14:9]}};
        trunc_ln708_173_reg_44650 <= {{mul_ln1118_158_fu_1122_p2[14:9]}};
        trunc_ln708_174_reg_44655 <= {{mul_ln1118_159_fu_937_p2[14:9]}};
        trunc_ln708_176_reg_44660 <= {{sub_ln1118_97_fu_42041_p2[14:9]}};
        trunc_ln708_177_reg_44665 <= {{sub_ln1118_98_fu_42068_p2[14:9]}};
        trunc_ln708_178_reg_44670 <= {{sub_ln1118_119_fu_42094_p2[14:9]}};
        trunc_ln708_180_reg_44676 <= {{mul_ln1118_160_fu_1029_p2[14:9]}};
        trunc_ln708_181_reg_44681 <= {{mul_ln1118_161_fu_862_p2[14:9]}};
        trunc_ln708_183_reg_44686 <= {{sub_ln1118_99_fu_42140_p2[14:9]}};
        trunc_ln708_184_reg_44691 <= {{sub_ln1118_100_fu_42155_p2[14:9]}};
        trunc_ln708_185_reg_44696 <= {{sub_ln1118_101_fu_42171_p2[14:9]}};
        trunc_ln708_188_reg_44703 <= {{sub_ln1118_103_fu_42217_p2[14:9]}};
        trunc_ln708_189_reg_44710 <= {{sub_ln1118_105_fu_42238_p2[14:9]}};
        trunc_ln708_190_reg_44716 <= {{mul_ln1118_162_fu_1030_p2[14:9]}};
        trunc_ln708_191_reg_44721 <= {{sub_ln1118_106_fu_42264_p2[14:9]}};
        trunc_ln708_192_reg_44726 <= {{mul_ln1118_163_fu_927_p2[14:9]}};
        trunc_ln708_s_reg_44442 <= {{kernel_data_V_4_ret_reg_44173[13:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln703_294_reg_44886_pp0_iter3_reg <= add_ln703_294_reg_44886;
        add_ln703_369_reg_44951_pp0_iter3_reg <= add_ln703_369_reg_44951;
        and_ln272_2_reg_44040_pp0_iter2_reg <= and_ln272_2_reg_44040_pp0_iter1_reg;
        and_ln272_2_reg_44040_pp0_iter3_reg <= and_ln272_2_reg_44040_pp0_iter2_reg;
        kernel_data_V_5_ret_reg_44198_pp0_iter2_reg <= kernel_data_V_5_ret_reg_44198;
        kernel_data_V_8_ret_reg_44246_pp0_iter2_reg <= kernel_data_V_8_ret_reg_44246;
        trunc_ln269_5_reg_44210_pp0_iter2_reg <= trunc_ln269_5_reg_44210;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
        and_ln272_2_reg_44040 <= and_ln272_2_fu_39544_p2;
        icmp_ln293_reg_44044 <= icmp_ln293_fu_39553_p2;
        tmp_data_0_V_reg_44035 <= data_V_data_V_TDATA_int;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln272_2_reg_44040_pp0_iter1_reg <= and_ln272_2_reg_44040;
        icmp_ln78_reg_44026 <= icmp_ln78_fu_39464_p2;
        icmp_ln78_reg_44026_pp0_iter1_reg <= icmp_ln78_reg_44026;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_reg_44026 == 1'd0))) begin
        kernel_data_V_0_ret_reg_44102 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_0;
        kernel_data_V_3_ret_reg_44074 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_1;
        kernel_data_V_6_ret_reg_44051 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_2;
        trunc_ln269_1_reg_44086 <= trunc_ln269_1_fu_39702_p1;
        trunc_ln269_2_reg_44114 <= trunc_ln269_2_fu_39710_p1;
        trunc_ln269_3_reg_44144 <= trunc_ln269_3_fu_39718_p1;
        trunc_ln269_4_reg_44184 <= trunc_ln269_4_fu_39742_p1;
        trunc_ln269_5_reg_44210 <= trunc_ln269_5_fu_39756_p1;
        trunc_ln269_6_reg_44233 <= trunc_ln269_6_fu_39770_p1;
        trunc_ln269_7_reg_44259 <= trunc_ln269_7_fu_39784_p1;
        trunc_ln269_reg_44062 <= trunc_ln269_fu_39694_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_reg_44026 == 1'd0))) begin
        kernel_data_V_1183 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_3;
        kernel_data_V_1183_ret_reg_44130 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_3;
        kernel_data_V_2 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_4;
        kernel_data_V_2_ret_reg_44160 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_4;
        kernel_data_V_4 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_5;
        kernel_data_V_4_ret_reg_44173 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_5;
        kernel_data_V_5 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_6;
        kernel_data_V_5_ret_reg_44198 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_6;
        kernel_data_V_7 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_7;
        kernel_data_V_7_ret_reg_44222 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_7;
        kernel_data_V_8 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_8;
        kernel_data_V_8_ret_reg_44246 <= call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_reg_44044 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY_1 <= sY_1_loc_1_fu_666;
    end
end

always @ (*) begin
    if ((icmp_ln78_fu_39464_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_1183_loc_1_phi_fu_790_p4 = kernel_data_V_1183_ret_reg_44130;
    end else begin
        ap_phi_mux_kernel_data_V_1183_loc_1_phi_fu_790_p4 = kernel_data_V_1183_loc_1_reg_787;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_2_loc_1_phi_fu_800_p4 = kernel_data_V_2_ret_reg_44160;
    end else begin
        ap_phi_mux_kernel_data_V_2_loc_1_phi_fu_800_p4 = kernel_data_V_2_loc_1_reg_797;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_4_loc_1_phi_fu_810_p4 = kernel_data_V_4_ret_reg_44173;
    end else begin
        ap_phi_mux_kernel_data_V_4_loc_1_phi_fu_810_p4 = kernel_data_V_4_loc_1_reg_807;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_5_loc_1_phi_fu_820_p4 = kernel_data_V_5_ret_reg_44198;
    end else begin
        ap_phi_mux_kernel_data_V_5_loc_1_phi_fu_820_p4 = kernel_data_V_5_loc_1_reg_817;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_7_loc_1_phi_fu_830_p4 = kernel_data_V_7_ret_reg_44222;
    end else begin
        ap_phi_mux_kernel_data_V_7_loc_1_phi_fu_830_p4 = kernel_data_V_7_loc_1_reg_827;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln78_reg_44026_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_8_loc_1_phi_fu_840_p4 = kernel_data_V_8_ret_reg_44246;
    end else begin
        ap_phi_mux_kernel_data_V_8_loc_1_phi_fu_840_p4 = kernel_data_V_8_loc_1_reg_837;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp123) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_ce = 1'b1;
    end else begin
        call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_39464_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_V_TDATA_blk_n = data_V_data_V_TVALID_int;
    end else begin
        data_V_data_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((data_V_data_V_TVALID == 1'b1) & (regslice_both_data_V_data_V_U_ack_in == 1'b1))) begin
        data_V_data_V_TREADY = 1'b1;
    end else begin
        data_V_data_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_39464_p2 == 1'd0))) begin
        data_V_data_V_TREADY_int = 1'b1;
    end else begin
        data_V_data_V_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_16_V_blk_n = res_V_data_16_V_full_n;
    end else begin
        res_V_data_16_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_16_V_write = 1'b1;
    end else begin
        res_V_data_16_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_17_V_blk_n = res_V_data_17_V_full_n;
    end else begin
        res_V_data_17_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_17_V_write = 1'b1;
    end else begin
        res_V_data_17_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_18_V_blk_n = res_V_data_18_V_full_n;
    end else begin
        res_V_data_18_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_18_V_write = 1'b1;
    end else begin
        res_V_data_18_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_19_V_blk_n = res_V_data_19_V_full_n;
    end else begin
        res_V_data_19_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_19_V_write = 1'b1;
    end else begin
        res_V_data_19_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_20_V_blk_n = res_V_data_20_V_full_n;
    end else begin
        res_V_data_20_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_20_V_write = 1'b1;
    end else begin
        res_V_data_20_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_21_V_blk_n = res_V_data_21_V_full_n;
    end else begin
        res_V_data_21_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_21_V_write = 1'b1;
    end else begin
        res_V_data_21_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_22_V_blk_n = res_V_data_22_V_full_n;
    end else begin
        res_V_data_22_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_22_V_write = 1'b1;
    end else begin
        res_V_data_22_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_23_V_blk_n = res_V_data_23_V_full_n;
    end else begin
        res_V_data_23_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_23_V_write = 1'b1;
    end else begin
        res_V_data_23_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_24_V_blk_n = res_V_data_24_V_full_n;
    end else begin
        res_V_data_24_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_24_V_write = 1'b1;
    end else begin
        res_V_data_24_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_25_V_blk_n = res_V_data_25_V_full_n;
    end else begin
        res_V_data_25_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_25_V_write = 1'b1;
    end else begin
        res_V_data_25_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_26_V_blk_n = res_V_data_26_V_full_n;
    end else begin
        res_V_data_26_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_26_V_write = 1'b1;
    end else begin
        res_V_data_26_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_27_V_blk_n = res_V_data_27_V_full_n;
    end else begin
        res_V_data_27_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_27_V_write = 1'b1;
    end else begin
        res_V_data_27_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_28_V_blk_n = res_V_data_28_V_full_n;
    end else begin
        res_V_data_28_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_28_V_write = 1'b1;
    end else begin
        res_V_data_28_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_29_V_blk_n = res_V_data_29_V_full_n;
    end else begin
        res_V_data_29_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_29_V_write = 1'b1;
    end else begin
        res_V_data_29_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_30_V_blk_n = res_V_data_30_V_full_n;
    end else begin
        res_V_data_30_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_30_V_write = 1'b1;
    end else begin
        res_V_data_30_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_31_V_blk_n = res_V_data_31_V_full_n;
    end else begin
        res_V_data_31_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_31_V_write = 1'b1;
    end else begin
        res_V_data_31_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_39464_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_39464_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_10_V_fu_43453_p2 = (add_ln703_248_reg_44846 + add_ln703_252_fu_43447_p2);

assign acc_11_V_fu_43488_p2 = (add_ln703_256_fu_43462_p2 + add_ln703_260_fu_43482_p2);

assign acc_12_V_fu_43524_p2 = (add_ln703_265_fu_43498_p2 + add_ln703_269_fu_43518_p2);

assign acc_13_V_fu_43561_p2 = (add_ln703_274_fu_43534_p2 + add_ln703_278_fu_43555_p2);

assign acc_14_V_fu_42996_p2 = (add_ln703_128_fu_42981_p2 + add_ln703_131_fu_42991_p2);

assign acc_15_V_fu_43023_p2 = (add_ln703_135_reg_44741 + add_ln703_139_fu_43017_p2);

assign acc_16_V_fu_43597_p2 = (add_ln703_283_fu_43571_p2 + add_ln703_287_fu_43591_p2);

assign acc_17_V_fu_43058_p2 = (add_ln703_143_fu_43032_p2 + add_ln703_147_fu_43052_p2);

assign acc_19_V_fu_43642_p2 = (add_ln703_300_fu_43627_p2 + add_ln703_304_fu_43637_p2);

assign acc_1_V_fu_43182_p2 = (add_ln703_173_fu_43156_p2 + add_ln703_177_fu_43176_p2);

assign acc_20_V_fu_43678_p2 = (add_ln703_308_fu_43652_p2 + add_ln703_312_fu_43672_p2);

assign acc_21_V_fu_43089_p2 = (add_ln703_151_fu_43068_p2 + add_ln703_154_fu_43083_p2);

assign acc_22_V_fu_43714_p2 = (add_ln703_317_fu_43688_p2 + add_ln703_321_fu_43708_p2);

assign acc_23_V_fu_43741_p2 = (add_ln703_325_reg_44921 + add_ln703_329_fu_43735_p2);

assign acc_24_V_fu_43125_p2 = (add_ln703_158_fu_43099_p2 + add_ln703_162_fu_43119_p2);

assign acc_25_V_fu_43776_p2 = (add_ln703_334_fu_43750_p2 + add_ln703_338_fu_43770_p2);

assign acc_26_V_fu_43803_p2 = (add_ln703_343_reg_44936 + add_ln703_347_fu_43797_p2);

assign acc_27_V_fu_43828_p2 = (add_ln703_351_reg_44941 + add_ln703_355_fu_43822_p2);

assign acc_28_V_fu_43854_p2 = (add_ln703_360_reg_44946 + add_ln703_364_fu_43848_p2);

assign acc_2_V_fu_43208_p2 = (add_ln703_181_reg_44776 + add_ln703_185_fu_43202_p2);

assign acc_30_V_fu_43894_p2 = (add_ln703_376_fu_43878_p2 + add_ln703_378_fu_43889_p2);

assign acc_3_V_fu_43243_p2 = (add_ln703_190_fu_43217_p2 + add_ln703_194_fu_43237_p2);

assign acc_4_V_fu_43280_p2 = (add_ln703_199_fu_43253_p2 + add_ln703_203_fu_43274_p2);

assign acc_5_V_fu_43301_p2 = (add_ln703_206_reg_44801 + add_ln703_209_fu_43295_p2);

assign acc_6_V_fu_43335_p2 = (add_ln703_214_fu_43310_p2 + add_ln703_218_fu_43329_p2);

assign acc_7_V_fu_43370_p2 = (add_ln703_223_fu_43345_p2 + add_ln703_227_fu_43364_p2);

assign acc_8_V_fu_43391_p2 = (add_ln703_231_reg_44826 + add_ln703_235_fu_43386_p2);

assign acc_9_V_fu_43427_p2 = (add_ln703_240_fu_43400_p2 + add_ln703_244_fu_43421_p2);

assign add_ln1118_10_fu_40770_p2 = (shl_ln1118_40_fu_40591_p3 + shl_ln1118_39_fu_40580_p3);

assign add_ln1118_11_fu_40786_p2 = ($signed(trunc_ln1118_9_fu_40569_p1) + $signed(shl_ln1118_42_fu_40667_p3));

assign add_ln1118_12_fu_40979_p2 = ($signed(trunc_ln269_1_reg_44086) + $signed(shl_ln1118_44_fu_40971_p3));

assign add_ln1118_13_fu_41302_p2 = ($signed(trunc_ln269_4_reg_44184) + $signed(shl_ln1118_48_fu_41255_p3));

assign add_ln1118_14_fu_41398_p2 = (shl_ln1118_50_fu_41356_p3 + shl_ln1118_49_fu_41320_p3);

assign add_ln1118_15_fu_41502_p2 = ($signed(trunc_ln269_4_reg_44184) + $signed(shl_ln1118_49_fu_41320_p3));

assign add_ln1118_16_fu_42736_p2 = ($signed(trunc_ln269_5_reg_44210_pp0_iter2_reg) + $signed(shl_ln1118_51_fu_42728_p3));

assign add_ln1118_17_fu_42762_p2 = ($signed(trunc_ln269_5_reg_44210_pp0_iter2_reg) + $signed(shl_ln1118_52_fu_42754_p3));

assign add_ln1118_18_fu_41673_p2 = ($signed(trunc_ln269_reg_44062) + $signed(shl_ln1118_56_fu_41603_p3));

assign add_ln1118_19_fu_41699_p2 = ($signed(trunc_ln269_reg_44062) + $signed(shl_ln1118_57_fu_41691_p3));

assign add_ln1118_20_fu_41902_p2 = ($signed(trunc_ln269_6_reg_44233) + $signed(shl_ln1118_58_fu_41802_p3));

assign add_ln1118_3_fu_40049_p2 = ($signed(trunc_ln269_2_reg_44114) + $signed(shl_ln1118_34_fu_39853_p3));

assign add_ln1118_4_fu_40135_p2 = (shl_ln1118_35_fu_39960_p3 + shl_ln_fu_39806_p3);

assign add_ln1118_5_fu_40256_p2 = (shl_ln1118_36_fu_40164_p3 + shl_ln1118_37_fu_40191_p3);

assign add_ln1118_6_fu_40331_p2 = (p_shl3_fu_40224_p3 + p_shl5_fu_40275_p3);

assign add_ln1118_7_fu_40483_p2 = ($signed(trunc_ln269_3_reg_44144) + $signed(p_shl5_fu_40275_p3));

assign add_ln1118_8_fu_40544_p2 = ($signed(trunc_ln269_3_reg_44144) + $signed(shl_ln1118_37_fu_40191_p3));

assign add_ln1118_9_fu_40744_p2 = (shl_ln1118_40_fu_40591_p3 + shl_ln1118_43_fu_40736_p3);

assign add_ln1118_fu_40034_p2 = ($signed(trunc_ln269_2_reg_44114) + $signed(shl_ln_fu_39806_p3));

assign add_ln301_fu_39628_p2 = (pY_1_loc_1_fu_662 + 32'd1);

assign add_ln303_fu_39640_p2 = (sY_1_loc_1_fu_666 + 32'd1);

assign add_ln306_fu_39562_p2 = (pX_1_loc_1_fu_654 + 32'd1);

assign add_ln308_fu_39574_p2 = (sX_1_loc_1_fu_658 + 32'd1);

assign add_ln703_126_fu_42296_p2 = ($signed(6'd42) + $signed(mult_14_V_fu_40024_p4));

assign add_ln703_127_fu_42977_p2 = (mult_75_V_reg_44344 + mult_46_V_reg_44294);

assign add_ln703_128_fu_42981_p2 = (add_ln703_126_reg_44731 + add_ln703_127_fu_42977_p2);

assign add_ln703_129_fu_42302_p2 = (trunc_ln708_120_fu_41370_p4 + mult_104_V_fu_41100_p4);

assign add_ln703_130_fu_42986_p2 = (trunc_ln708_151_reg_44535 + trunc_ln708_139_fu_42848_p4);

assign add_ln703_131_fu_42991_p2 = (add_ln703_129_reg_44736 + add_ln703_130_fu_42986_p2);

assign add_ln703_133_fu_42308_p2 = (mult_47_V_fu_40415_p4 + mult_15_V_fu_40039_p4);

assign add_ln703_134_fu_42314_p2 = (mult_111_V_fu_41144_p4 + mult_79_V_fu_40818_p4);

assign add_ln703_135_fu_42320_p2 = (add_ln703_133_fu_42308_p2 + add_ln703_134_fu_42314_p2);

assign add_ln703_136_fu_43002_p2 = (trunc_ln708_140_fu_42864_p4 + trunc_ln708_117_reg_44453);

assign add_ln703_137_fu_43007_p2 = (6'd30 + trunc_ln708_170_reg_44639);

assign add_ln703_138_fu_43012_p2 = (trunc_ln708_147_reg_44509 + add_ln703_137_fu_43007_p2);

assign add_ln703_139_fu_43017_p2 = (add_ln703_136_fu_43002_p2 + add_ln703_138_fu_43012_p2);

assign add_ln703_141_fu_42326_p2 = (mult_49_V_fu_40457_p4 + mult_17_V_fu_40054_p4);

assign add_ln703_142_fu_43028_p2 = (mult_102_V_reg_44401 + mult_81_V_reg_44361);

assign add_ln703_143_fu_43032_p2 = (add_ln703_141_reg_44746 + add_ln703_142_fu_43028_p2);

assign add_ln703_144_fu_43037_p2 = (trunc_ln708_141_fu_42880_p4 + trunc_ln708_123_reg_44468);

assign add_ln703_145_fu_43042_p2 = (6'd16 + trunc_ln708_165_reg_44611);

assign add_ln703_146_fu_43047_p2 = (trunc_ln708_156_reg_44558 + add_ln703_145_fu_43042_p2);

assign add_ln703_147_fu_43052_p2 = (add_ln703_144_fu_43037_p2 + add_ln703_146_fu_43047_p2);

assign add_ln703_149_fu_42332_p2 = (mult_85_V_fu_40885_p4 + mult_21_V_fu_40116_p4);

assign add_ln703_150_fu_43064_p2 = (trunc_ln708_127_reg_44489 + mult_117_V_reg_44426);

assign add_ln703_151_fu_43068_p2 = (add_ln703_149_reg_44751 + add_ln703_150_fu_43064_p2);

assign add_ln703_152_fu_43073_p2 = (trunc_ln708_159_reg_44569 + trunc_ln708_142_fu_42896_p4);

assign add_ln703_153_fu_43078_p2 = (6'd12 + trunc_ln708_170_reg_44639);

assign add_ln703_154_fu_43083_p2 = (add_ln703_152_fu_43073_p2 + add_ln703_153_fu_43078_p2);

assign add_ln703_156_fu_42338_p2 = (mult_56_V_fu_40508_p4 + mult_24_V_fu_40126_p4);

assign add_ln703_157_fu_43095_p2 = (mult_120_V_reg_44431 + mult_70_V_reg_44334);

assign add_ln703_158_fu_43099_p2 = (add_ln703_156_reg_44756 + add_ln703_157_fu_43095_p2);

assign add_ln703_159_fu_43104_p2 = (trunc_ln708_141_fu_42880_p4 + trunc_ln708_125_reg_44478);

assign add_ln703_160_fu_43109_p2 = (6'd10 + trunc_ln708_163_reg_44592);

assign add_ln703_161_fu_43114_p2 = (trunc_ln708_155_reg_44552 + add_ln703_160_fu_43109_p2);

assign add_ln703_162_fu_43119_p2 = (add_ln703_159_fu_43104_p2 + add_ln703_161_fu_43114_p2);

assign add_ln703_164_fu_42344_p2 = ($signed(6'd34) + $signed(mult_32_V_fu_40178_p4));

assign add_ln703_165_fu_42350_p2 = (mult_0_V_fu_39819_p4 + add_ln703_164_fu_42344_p2);

assign add_ln703_166_fu_43131_p2 = (trunc_ln3_reg_44436 + mult_64_V_reg_44314);

assign add_ln703_167_fu_43135_p2 = (trunc_ln708_175_fu_42945_p4 + trunc_ln708_131_fu_42716_p4);

assign add_ln703_168_fu_43141_p2 = (add_ln703_166_fu_43131_p2 + add_ln703_167_fu_43135_p2);

assign add_ln703_170_fu_42356_p2 = (mult_33_V_fu_40211_p4 + mult_1_V_fu_39829_p4);

assign add_ln703_171_fu_42362_p2 = (trunc_ln708_s_fu_41278_p4 + mult_97_V_fu_40984_p4);

assign add_ln703_172_fu_43152_p2 = (mult_65_V_reg_44319 + add_ln703_171_reg_44771);

assign add_ln703_173_fu_43156_p2 = (add_ln703_170_reg_44766 + add_ln703_172_fu_43152_p2);

assign add_ln703_174_fu_43161_p2 = (trunc_ln708_147_reg_44509 + trunc_ln708_132_fu_42741_p4);

assign add_ln703_175_fu_43166_p2 = (6'd20 + trunc_ln708_176_reg_44660);

assign add_ln703_176_fu_43171_p2 = (trunc_ln708_162_reg_44586 + add_ln703_175_fu_43166_p2);

assign add_ln703_177_fu_43176_p2 = (add_ln703_174_fu_43161_p2 + add_ln703_176_fu_43171_p2);

assign add_ln703_179_fu_42368_p2 = (mult_34_V_fu_40237_p4 + mult_2_V_fu_39867_p4);

assign add_ln703_180_fu_42374_p2 = (mult_98_V_fu_40999_p4 + mult_66_V_fu_40654_p4);

assign add_ln703_181_fu_42380_p2 = (add_ln703_179_fu_42368_p2 + add_ln703_180_fu_42374_p2);

assign add_ln703_182_fu_43188_p2 = (trunc_ln708_148_reg_44518 + trunc_ln708_116_reg_44447);

assign add_ln703_183_fu_43192_p2 = (6'd30 + trunc_ln708_177_reg_44665);

assign add_ln703_184_fu_43197_p2 = (trunc_ln708_163_reg_44592 + add_ln703_183_fu_43192_p2);

assign add_ln703_185_fu_43202_p2 = (add_ln703_182_fu_43188_p2 + add_ln703_184_fu_43197_p2);

assign add_ln703_187_fu_42386_p2 = (mult_35_V_fu_40247_p4 + mult_0_V_fu_39819_p4);

assign add_ln703_188_fu_42392_p2 = (trunc_ln708_117_fu_41307_p4 + mult_99_V_fu_41009_p4);

assign add_ln703_189_fu_43213_p2 = (mult_67_V_reg_44324 + add_ln703_188_reg_44786);

assign add_ln703_190_fu_43217_p2 = (add_ln703_187_reg_44781 + add_ln703_189_fu_43213_p2);

assign add_ln703_191_fu_43222_p2 = (trunc_ln708_149_reg_44524 + trunc_ln708_133_fu_42767_p4);

assign add_ln703_192_fu_43227_p2 = ($signed(6'd62) + $signed(trunc_ln708_178_reg_44670));

assign add_ln703_193_fu_43232_p2 = (trunc_ln708_164_reg_44601 + add_ln703_192_fu_43227_p2);

assign add_ln703_194_fu_43237_p2 = (add_ln703_191_fu_43222_p2 + add_ln703_193_fu_43232_p2);

assign add_ln703_196_fu_42398_p2 = (mult_36_V_fu_40262_p4 + mult_4_V_fu_39883_p4);

assign add_ln703_197_fu_42404_p2 = (trunc_ln708_118_fu_41333_p4 + mult_100_V_fu_41053_p4);

assign add_ln703_198_fu_43249_p2 = (mult_68_V_reg_44329 + add_ln703_197_reg_44796);

assign add_ln703_199_fu_43253_p2 = (add_ln703_196_reg_44791 + add_ln703_198_fu_43249_p2);

assign add_ln703_200_fu_43258_p2 = (trunc_ln708_150_reg_44529 + trunc_ln708_134_fu_42782_p4);

assign add_ln703_201_fu_43263_p2 = (6'd18 + trunc_ln708_179_fu_42954_p4);

assign add_ln703_202_fu_43269_p2 = (trunc_ln708_165_reg_44611 + add_ln703_201_fu_43263_p2);

assign add_ln703_203_fu_43274_p2 = (add_ln703_200_fu_43258_p2 + add_ln703_202_fu_43269_p2);

assign add_ln703_205_fu_42410_p2 = ($signed(6'd46) + $signed(mult_37_V_fu_40288_p4));

assign add_ln703_206_fu_42416_p2 = (mult_5_V_fu_39898_p4 + add_ln703_205_fu_42410_p2);

assign add_ln703_207_fu_43286_p2 = (trunc_ln708_147_reg_44509 + mult_101_V_reg_44396);

assign add_ln703_208_fu_43290_p2 = (trunc_ln708_175_fu_42945_p4 + trunc_ln708_163_reg_44592);

assign add_ln703_209_fu_43295_p2 = (add_ln703_207_fu_43286_p2 + add_ln703_208_fu_43290_p2);

assign add_ln703_211_fu_42422_p2 = ($signed(6'd36) + $signed(mult_6_V_fu_39913_p4));

assign add_ln703_212_fu_42428_p2 = (mult_102_V_fu_41090_p4 + mult_70_V_fu_40713_p4);

assign add_ln703_213_fu_43306_p2 = (mult_38_V_reg_44283 + add_ln703_212_reg_44811);

assign add_ln703_214_fu_43310_p2 = (add_ln703_211_reg_44806 + add_ln703_213_fu_43306_p2);

assign add_ln703_215_fu_43315_p2 = (trunc_ln708_135_fu_42797_p4 + trunc_ln708_116_reg_44447);

assign add_ln703_216_fu_43320_p2 = (trunc_ln708_180_reg_44676 + trunc_ln708_162_reg_44586);

assign add_ln703_217_fu_43324_p2 = (trunc_ln708_151_reg_44535 + add_ln703_216_fu_43320_p2);

assign add_ln703_218_fu_43329_p2 = (add_ln703_215_fu_43315_p2 + add_ln703_217_fu_43324_p2);

assign add_ln703_220_fu_42434_p2 = ($signed(6'd48) + $signed(mult_7_V_fu_39923_p4));

assign add_ln703_221_fu_42440_p2 = (mult_102_V_fu_41090_p4 + mult_71_V_fu_40723_p4);

assign add_ln703_222_fu_43341_p2 = (mult_38_V_reg_44283 + add_ln703_221_reg_44821);

assign add_ln703_223_fu_43345_p2 = (add_ln703_220_reg_44816 + add_ln703_222_fu_43341_p2);

assign add_ln703_224_fu_43350_p2 = (trunc_ln708_136_fu_42812_p4 + trunc_ln708_119_reg_44458);

assign add_ln703_225_fu_43355_p2 = (trunc_ln708_181_reg_44681 + trunc_ln708_164_reg_44601);

assign add_ln703_226_fu_43359_p2 = (trunc_ln708_152_reg_44542 + add_ln703_225_fu_43355_p2);

assign add_ln703_227_fu_43364_p2 = (add_ln703_224_fu_43350_p2 + add_ln703_226_fu_43359_p2);

assign add_ln703_229_fu_42446_p2 = (mult_40_V_fu_40313_p4 + mult_8_V_fu_39932_p4);

assign add_ln703_230_fu_42452_p2 = (mult_72_V_fu_40750_p4 + add_ln703_129_fu_42302_p2);

assign add_ln703_231_fu_42458_p2 = (add_ln703_229_fu_42446_p2 + add_ln703_230_fu_42452_p2);

assign add_ln703_232_fu_42464_p2 = (trunc_ln708_153_fu_41664_p4 + trunc_ln708_137_fu_41517_p4);

assign add_ln703_233_fu_43376_p2 = (6'd14 + trunc_ln708_178_reg_44670);

assign add_ln703_234_fu_43381_p2 = (trunc_ln708_166_reg_44618 + add_ln703_233_fu_43376_p2);

assign add_ln703_235_fu_43386_p2 = (add_ln703_232_reg_44831 + add_ln703_234_fu_43381_p2);

assign add_ln703_237_fu_42470_p2 = (mult_41_V_fu_40322_p4 + mult_9_V_fu_39947_p4);

assign add_ln703_238_fu_42476_p2 = (trunc_ln708_121_fu_41380_p4 + mult_105_V_fu_41114_p4);

assign add_ln703_239_fu_43396_p2 = (mult_73_V_reg_44339 + add_ln703_238_reg_44841);

assign add_ln703_240_fu_43400_p2 = (add_ln703_237_reg_44836 + add_ln703_239_fu_43396_p2);

assign add_ln703_241_fu_43405_p2 = (trunc_ln708_154_reg_44547 + trunc_ln708_132_fu_42741_p4);

assign add_ln703_242_fu_43410_p2 = ($signed(6'd62) + $signed(trunc_ln708_182_fu_42963_p4));

assign add_ln703_243_fu_43416_p2 = (trunc_ln708_164_reg_44601 + add_ln703_242_fu_43410_p2);

assign add_ln703_244_fu_43421_p2 = (add_ln703_241_fu_43405_p2 + add_ln703_243_fu_43416_p2);

assign add_ln703_246_fu_42482_p2 = (mult_42_V_fu_40337_p4 + xor_ln703_fu_42290_p2);

assign add_ln703_247_fu_42488_p2 = (mult_101_V_fu_41080_p4 + mult_74_V_fu_40776_p4);

assign add_ln703_248_fu_42494_p2 = (add_ln703_246_fu_42482_p2 + add_ln703_247_fu_42488_p2);

assign add_ln703_249_fu_43433_p2 = (trunc_ln708_131_fu_42716_p4 + trunc_ln3_reg_44436);

assign add_ln703_250_fu_43438_p2 = (trunc_ln708_183_reg_44686 + trunc_ln708_164_reg_44601);

assign add_ln703_251_fu_43442_p2 = (trunc_ln708_155_reg_44552 + add_ln703_250_fu_43438_p2);

assign add_ln703_252_fu_43447_p2 = (add_ln703_249_fu_43433_p2 + add_ln703_251_fu_43442_p2);

assign add_ln703_254_fu_42500_p2 = (mult_43_V_fu_40353_p4 + mult_11_V_fu_39984_p4);

assign add_ln703_255_fu_43458_p2 = (mult_107_V_reg_44406 + mult_75_V_reg_44344);

assign add_ln703_256_fu_43462_p2 = (add_ln703_254_reg_44851 + add_ln703_255_fu_43458_p2);

assign add_ln703_257_fu_43467_p2 = (trunc_ln708_138_fu_42822_p4 + trunc_ln708_122_reg_44463);

assign add_ln703_258_fu_43472_p2 = ($signed(6'd60) + $signed(trunc_ln708_184_reg_44691));

assign add_ln703_259_fu_43477_p2 = (trunc_ln708_167_reg_44623 + add_ln703_258_fu_43472_p2);

assign add_ln703_260_fu_43482_p2 = (add_ln703_257_fu_43467_p2 + add_ln703_259_fu_43477_p2);

assign add_ln703_262_fu_42506_p2 = (mult_44_V_fu_40363_p4 + mult_12_V_fu_39998_p4);

assign add_ln703_263_fu_42512_p2 = (trunc_ln3_fu_41268_p4 + mult_108_V_fu_41134_p4);

assign add_ln703_264_fu_43494_p2 = (mult_75_V_reg_44344 + add_ln703_263_reg_44861);

assign add_ln703_265_fu_43498_p2 = (add_ln703_262_reg_44856 + add_ln703_264_fu_43494_p2);

assign add_ln703_266_fu_43503_p2 = (trunc_ln708_147_reg_44509 + trunc_ln708_139_fu_42848_p4);

assign add_ln703_267_fu_43508_p2 = ($signed(6'd62) + $signed(trunc_ln708_185_reg_44696));

assign add_ln703_268_fu_43513_p2 = (trunc_ln708_168_reg_44629 + add_ln703_267_fu_43508_p2);

assign add_ln703_269_fu_43518_p2 = (add_ln703_266_fu_43503_p2 + add_ln703_268_fu_43513_p2);

assign add_ln703_271_fu_42518_p2 = (mult_45_V_fu_40373_p4 + mult_13_V_fu_40014_p4);

assign add_ln703_272_fu_42524_p2 = (trunc_ln708_116_fu_41292_p4 + mult_97_V_fu_40984_p4);

assign add_ln703_273_fu_43530_p2 = (mult_77_V_reg_44351 + add_ln703_272_reg_44871);

assign add_ln703_274_fu_43534_p2 = (add_ln703_271_reg_44866 + add_ln703_273_fu_43530_p2);

assign add_ln703_275_fu_43539_p2 = (trunc_ln708_148_reg_44518 + trunc_ln708_131_fu_42716_p4);

assign add_ln703_276_fu_43544_p2 = (6'd12 + trunc_ln708_179_fu_42954_p4);

assign add_ln703_277_fu_43550_p2 = (trunc_ln708_169_reg_44634 + add_ln703_276_fu_43544_p2);

assign add_ln703_278_fu_43555_p2 = (add_ln703_275_fu_43539_p2 + add_ln703_277_fu_43550_p2);

assign add_ln703_280_fu_42530_p2 = (mult_48_V_fu_40436_p4 + mult_13_V_fu_40014_p4);

assign add_ln703_281_fu_42536_p2 = (trunc_ln708_122_fu_41389_p4 + mult_104_V_fu_41100_p4);

assign add_ln703_282_fu_43567_p2 = (mult_80_V_reg_44356 + add_ln703_281_reg_44881);

assign add_ln703_283_fu_43571_p2 = (add_ln703_280_reg_44876 + add_ln703_282_fu_43567_p2);

assign add_ln703_284_fu_43576_p2 = (trunc_ln708_151_reg_44535 + trunc_ln708_138_fu_42822_p4);

assign add_ln703_285_fu_43581_p2 = ($signed(6'd58) + $signed(trunc_ln708_185_reg_44696));

assign add_ln703_286_fu_43586_p2 = (trunc_ln708_164_reg_44601 + add_ln703_285_fu_43581_p2);

assign add_ln703_287_fu_43591_p2 = (add_ln703_284_fu_43576_p2 + add_ln703_286_fu_43586_p2);

assign add_ln703_289_fu_43603_p2 = (mult_50_V_reg_44299 + add_ln703_fu_42972_p2);

assign add_ln703_290_fu_43608_p2 = (mult_114_V_reg_44416 + mult_82_V_reg_44366);

assign add_ln703_291_fu_43612_p2 = (add_ln703_289_fu_43603_p2 + add_ln703_290_fu_43608_p2);

assign add_ln703_292_fu_43618_p2 = (trunc_ln708_140_fu_42864_p4 + trunc_ln708_124_reg_44473);

assign add_ln703_293_fu_42542_p2 = (trunc_ln708_186_fu_42192_p4 + trunc_ln708_171_fu_41980_p4);

assign add_ln703_294_fu_42548_p2 = (trunc_ln708_147_fu_41554_p4 + add_ln703_293_fu_42542_p2);

assign add_ln703_295_fu_43929_p2 = (add_ln703_292_reg_45061 + add_ln703_294_reg_44886_pp0_iter3_reg);

assign add_ln703_297_fu_42554_p2 = ($signed(6'd48) + $signed(mult_19_V_fu_40079_p4));

assign add_ln703_298_fu_42560_p2 = (mult_114_V_fu_41159_p4 + mult_79_V_fu_40818_p4);

assign add_ln703_299_fu_43623_p2 = (mult_51_V_reg_44304 + add_ln703_298_reg_44896);

assign add_ln703_300_fu_43627_p2 = (add_ln703_297_reg_44891 + add_ln703_299_fu_43623_p2);

assign add_ln703_301_fu_43632_p2 = (trunc_ln708_136_fu_42812_p4 + trunc_ln708_125_reg_44478);

assign add_ln703_302_fu_42566_p2 = (trunc_ln708_187_fu_42207_p4 + trunc_ln708_170_fu_41970_p4);

assign add_ln703_303_fu_42572_p2 = (trunc_ln708_157_fu_41740_p4 + add_ln703_302_fu_42566_p2);

assign add_ln703_304_fu_43637_p2 = (add_ln703_301_fu_43632_p2 + add_ln703_303_reg_44901);

assign add_ln703_306_fu_42578_p2 = (mult_41_V_fu_40322_p4 + mult_20_V_fu_40095_p4);

assign add_ln703_307_fu_43648_p2 = (mult_116_V_reg_44421 + mult_84_V_reg_44371);

assign add_ln703_308_fu_43652_p2 = (add_ln703_306_reg_44906 + add_ln703_307_fu_43648_p2);

assign add_ln703_309_fu_43657_p2 = (trunc_ln708_139_fu_42848_p4 + trunc_ln708_126_reg_44484);

assign add_ln703_310_fu_43662_p2 = (6'd14 + trunc_ln708_188_reg_44703);

assign add_ln703_311_fu_43667_p2 = (trunc_ln708_158_reg_44563 + add_ln703_310_fu_43662_p2);

assign add_ln703_312_fu_43672_p2 = (add_ln703_309_fu_43657_p2 + add_ln703_311_fu_43667_p2);

assign add_ln703_314_fu_42584_p2 = (mult_54_V_fu_40498_p4 + mult_12_V_fu_39998_p4);

assign add_ln703_315_fu_42590_p2 = (trunc_ln708_s_fu_41278_p4 + mult_118_V_fu_41189_p4);

assign add_ln703_316_fu_43684_p2 = (mult_86_V_reg_44376 + add_ln703_315_reg_44916);

assign add_ln703_317_fu_43688_p2 = (add_ln703_314_reg_44911 + add_ln703_316_fu_43684_p2);

assign add_ln703_318_fu_43693_p2 = (trunc_ln708_159_reg_44569 + trunc_ln708_132_fu_42741_p4);

assign add_ln703_319_fu_43698_p2 = (6'd28 + trunc_ln708_189_reg_44710);

assign add_ln703_320_fu_43703_p2 = (trunc_ln708_164_reg_44601 + add_ln703_319_fu_43698_p2);

assign add_ln703_321_fu_43708_p2 = (add_ln703_318_fu_43693_p2 + add_ln703_320_fu_43703_p2);

assign add_ln703_323_fu_42596_p2 = (mult_36_V_fu_40262_p4 + mult_0_V_fu_39819_p4);

assign add_ln703_324_fu_42602_p2 = (mult_119_V_fu_41203_p4 + mult_81_V_fu_40850_p4);

assign add_ln703_325_fu_42608_p2 = (add_ln703_323_fu_42596_p2 + add_ln703_324_fu_42602_p2);

assign add_ln703_326_fu_43720_p2 = (trunc_ln708_143_fu_42906_p4 + trunc_ln708_128_reg_44494);

assign add_ln703_327_fu_43725_p2 = (6'd12 + trunc_ln708_185_reg_44696);

assign add_ln703_328_fu_43730_p2 = (trunc_ln708_172_reg_44645 + add_ln703_327_fu_43725_p2);

assign add_ln703_329_fu_43735_p2 = (add_ln703_326_fu_43720_p2 + add_ln703_328_fu_43730_p2);

assign add_ln703_331_fu_42614_p2 = (mult_57_V_fu_40518_p4 + mult_6_V_fu_39913_p4);

assign add_ln703_332_fu_42620_p2 = (trunc_ln708_129_fu_41492_p4 + mult_104_V_fu_41100_p4);

assign add_ln703_333_fu_43746_p2 = (mult_89_V_reg_44381 + add_ln703_332_reg_44931);

assign add_ln703_334_fu_43750_p2 = (add_ln703_331_reg_44926 + add_ln703_333_fu_43746_p2);

assign add_ln703_335_fu_43755_p2 = (trunc_ln708_150_reg_44529 + trunc_ln708_141_fu_42880_p4);

assign add_ln703_336_fu_43760_p2 = (6'd10 + trunc_ln708_189_reg_44710);

assign add_ln703_337_fu_43765_p2 = (trunc_ln708_163_reg_44592 + add_ln703_336_fu_43760_p2);

assign add_ln703_338_fu_43770_p2 = (add_ln703_335_fu_43755_p2 + add_ln703_337_fu_43765_p2);

assign add_ln703_340_fu_42626_p2 = (mult_43_V_fu_40353_p4 + mult_13_V_fu_40014_p4);

assign add_ln703_341_fu_42632_p2 = (trunc_ln708_s_fu_41278_p4 + mult_122_V_fu_41228_p4);

assign add_ln703_342_fu_42638_p2 = (mult_90_V_fu_40927_p4 + add_ln703_341_fu_42632_p2);

assign add_ln703_343_fu_42644_p2 = (add_ln703_340_fu_42626_p2 + add_ln703_342_fu_42638_p2);

assign add_ln703_344_fu_43782_p2 = (trunc_ln708_160_reg_44576 + trunc_ln708_135_fu_42797_p4);

assign add_ln703_345_fu_43787_p2 = (6'd16 + trunc_ln708_190_reg_44716);

assign add_ln703_346_fu_43792_p2 = (trunc_ln708_173_reg_44650 + add_ln703_345_fu_43787_p2);

assign add_ln703_347_fu_43797_p2 = (add_ln703_344_fu_43782_p2 + add_ln703_346_fu_43792_p2);

assign add_ln703_349_fu_42650_p2 = (mult_59_V_fu_40534_p4 + mult_17_V_fu_40054_p4);

assign add_ln703_350_fu_42656_p2 = (mult_91_V_fu_40942_p4 + add_ln703_129_fu_42302_p2);

assign add_ln703_351_fu_42662_p2 = (add_ln703_349_fu_42650_p2 + add_ln703_350_fu_42656_p2);

assign add_ln703_352_fu_43808_p2 = (trunc_ln708_159_reg_44569 + trunc_ln708_144_reg_44504);

assign add_ln703_353_fu_43812_p2 = (6'd22 + trunc_ln708_191_reg_44721);

assign add_ln703_354_fu_43817_p2 = (trunc_ln708_163_reg_44592 + add_ln703_353_fu_43812_p2);

assign add_ln703_355_fu_43822_p2 = (add_ln703_352_fu_43808_p2 + add_ln703_354_fu_43817_p2);

assign add_ln703_357_fu_42668_p2 = (mult_60_V_fu_40549_p4 + mult_4_V_fu_39883_p4);

assign add_ln703_358_fu_42674_p2 = (trunc_ln708_117_fu_41307_p4 + mult_124_V_fu_41242_p4);

assign add_ln703_359_fu_42680_p2 = (mult_67_V_fu_40687_p4 + add_ln703_358_fu_42674_p2);

assign add_ln703_360_fu_42686_p2 = (add_ln703_357_fu_42668_p2 + add_ln703_359_fu_42680_p2);

assign add_ln703_361_fu_43833_p2 = (trunc_ln708_147_reg_44509 + trunc_ln708_145_fu_42915_p4);

assign add_ln703_362_fu_43838_p2 = (6'd16 + trunc_ln708_188_reg_44703);

assign add_ln703_363_fu_43843_p2 = (trunc_ln708_174_reg_44655 + add_ln703_362_fu_43838_p2);

assign add_ln703_364_fu_43848_p2 = (add_ln703_361_fu_43833_p2 + add_ln703_363_fu_43843_p2);

assign add_ln703_366_fu_42692_p2 = (mult_43_V_fu_40353_p4 + mult_29_V_fu_40141_p4);

assign add_ln703_367_fu_42698_p2 = (trunc_ln708_116_fu_41292_p4 + mult_104_V_fu_41100_p4);

assign add_ln703_368_fu_42704_p2 = (mult_85_V_fu_40885_p4 + add_ln703_367_fu_42698_p2);

assign add_ln703_369_fu_42710_p2 = (add_ln703_366_fu_42692_p2 + add_ln703_368_fu_42704_p2);

assign add_ln703_370_fu_43859_p2 = (trunc_ln708_158_reg_44563 + trunc_ln708_146_fu_42935_p4);

assign add_ln703_371_fu_43864_p2 = (6'd2 + trunc_ln708_192_reg_44726);

assign add_ln703_372_fu_43869_p2 = (trunc_ln708_165_reg_44611 + add_ln703_371_fu_43864_p2);

assign add_ln703_373_fu_43939_p2 = (add_ln703_370_reg_45106 + add_ln703_372_reg_45111);

assign add_ln703_375_fu_43874_p2 = (mult_111_V_reg_44411 + mult_40_V_reg_44289);

assign add_ln703_376_fu_43878_p2 = (mult_30_V_reg_44278 + add_ln703_375_fu_43874_p2);

assign add_ln703_377_fu_43883_p2 = ($signed(6'd56) + $signed(trunc_ln708_175_fu_42945_p4));

assign add_ln703_378_fu_43889_p2 = (trunc_ln708_130_reg_44499 + add_ln703_377_fu_43883_p2);

assign add_ln703_380_fu_43900_p2 = (mult_63_V_reg_44309 + add_ln703_fu_42972_p2);

assign add_ln703_381_fu_43905_p2 = (mult_99_V_reg_44391 + mult_95_V_reg_44386);

assign add_ln703_382_fu_43909_p2 = (add_ln703_380_fu_43900_p2 + add_ln703_381_fu_43905_p2);

assign add_ln703_383_fu_43915_p2 = (trunc_ln708_132_fu_42741_p4 + trunc_ln708_s_reg_44442);

assign add_ln703_384_fu_43920_p2 = (trunc_ln708_188_reg_44703 + trunc_ln708_167_reg_44623);

assign add_ln703_385_fu_43924_p2 = (trunc_ln708_161_reg_44581 + add_ln703_384_fu_43920_p2);

assign add_ln703_386_fu_43949_p2 = (add_ln703_383_reg_45126 + add_ln703_385_reg_45131);

assign add_ln703_fu_42972_p2 = (6'd6 + mult_18_V_reg_44273);

assign add_ln78_fu_39470_p2 = (indvar_flatten_reg_776 + 6'd1);

assign and_ln272_1_fu_39538_p2 = (icmp_ln272_3_fu_39526_p2 & icmp_ln272_2_fu_39510_p2);

assign and_ln272_2_fu_39544_p2 = (and_ln272_fu_39532_p2 & and_ln272_1_fu_39538_p2);

assign and_ln272_fu_39532_p2 = (icmp_ln272_fu_39488_p2 & icmp_ln272_1_fu_39494_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((io_acc_block_signal_op814 == 1'b0) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((data_V_data_V_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_39464_p2 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((io_acc_block_signal_op814 == 1'b0) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((data_V_data_V_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_39464_p2 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp123 = (((io_acc_block_signal_op814 == 1'b0) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((data_V_data_V_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_39464_p2 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((io_acc_block_signal_op814 == 1'b0) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((data_V_data_V_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_39464_p2 == 1'd0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((data_V_data_V_TVALID_int == 1'b0) & (icmp_ln78_fu_39464_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0_ignore_call11 = ((data_V_data_V_TVALID_int == 1'b0) & (icmp_ln78_fu_39464_p2 == 1'd0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = ((io_acc_block_signal_op814 == 1'b0) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4_ignore_call11 = ((io_acc_block_signal_op814 == 1'b0) & (1'd1 == and_ln272_2_reg_44040_pp0_iter3_reg));
end

always @ (*) begin
    ap_condition_736 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_39464_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_765 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln293_fu_39553_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln78_fu_39464_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_start = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_start_reg;

assign icmp_ln272_1_fu_39494_p2 = ((sY_1_loc_1_fu_666 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln272_2_fu_39510_p2 = (($signed(tmp_fu_39500_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln272_3_fu_39526_p2 = (($signed(tmp_9_fu_39516_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_39488_p2 = ((sX_1_loc_1_fu_658 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln293_fu_39553_p2 = ((pX_1_loc_1_fu_654 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln297_fu_39619_p2 = ((pY_1_loc_1_fu_662 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_39464_p2 = ((indvar_flatten_reg_776 == 6'd36) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op814 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_31_V_full_n & res_V_data_30_V_full_n & res_V_data_2_V_full_n & res_V_data_29_V_full_n & res_V_data_28_V_full_n & res_V_data_27_V_full_n & res_V_data_26_V_full_n & res_V_data_25_V_full_n & res_V_data_24_V_full_n & res_V_data_23_V_full_n & res_V_data_22_V_full_n & res_V_data_21_V_full_n & res_V_data_20_V_full_n & res_V_data_1_V_full_n & res_V_data_19_V_full_n & res_V_data_18_V_full_n & res_V_data_17_V_full_n & res_V_data_16_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign mul_ln1118_132_fu_1066_p2 = ($signed({{1'b0}, {15'd13}}) * $signed(trunc_ln269_2_reg_44114));

assign mul_ln1118_133_fu_1074_p2 = ($signed(15'd32755) * $signed(trunc_ln269_2_reg_44114));

assign mul_ln1118_134_fu_871_p2 = ($signed(15'd32757) * $signed(trunc_ln269_2_reg_44114));

assign mul_ln1118_135_fu_964_p2 = ($signed(15'd32749) * $signed(trunc_ln269_3_reg_44144));

assign mul_ln1118_136_fu_1108_p2 = ($signed({{1'b0}, {15'd19}}) * $signed(trunc_ln269_3_reg_44144));

assign mul_ln1118_137_fu_888_p2 = ($signed({{1'b0}, {15'd21}}) * $signed(trunc_ln269_3_reg_44144));

assign mul_ln1118_138_fu_1117_p2 = ($signed({{1'b0}, {15'd13}}) * $signed(trunc_ln269_3_reg_44144));

assign mul_ln1118_139_fu_979_p2 = ($signed(15'd32746) * $signed(trunc_ln269_3_reg_44144));

assign mul_ln1118_140_fu_932_p2 = ($signed(15'd32757) * $signed(trunc_ln1118_9_fu_40569_p1));

assign mul_ln1118_141_fu_1008_p2 = ($signed(15'd32745) * $signed(trunc_ln1118_9_fu_40569_p1));

assign mul_ln1118_142_fu_856_p2 = ($signed(15'd32746) * $signed(trunc_ln1118_9_fu_40569_p1));

assign mul_ln1118_143_fu_898_p2 = ($signed({{1'b0}, {15'd22}}) * $signed(trunc_ln1118_9_fu_40569_p1));

assign mul_ln1118_144_fu_1093_p2 = ($signed(15'd32747) * $signed(trunc_ln1118_9_fu_40569_p1));

assign mul_ln1118_145_fu_1101_p2 = ($signed({{1'b0}, {15'd13}}) * $signed(trunc_ln269_1_reg_44086));

assign mul_ln1118_146_fu_1068_p2 = ($signed(15'd32755) * $signed(trunc_ln269_1_reg_44086));

assign mul_ln1118_147_fu_935_p2 = ($signed(15'd32745) * $signed(trunc_ln269_1_reg_44086));

assign mul_ln1118_148_fu_1044_p2 = ($signed({{1'b0}, {15'd26}}) * $signed(trunc_ln269_1_reg_44086));

assign mul_ln1118_149_fu_874_p2 = ($signed({{1'b0}, {15'd22}}) * $signed(trunc_ln269_1_reg_44086));

assign mul_ln1118_150_fu_847_p2 = ($signed(15'd32749) * $signed(trunc_ln269_1_reg_44086));

assign mul_ln1118_151_fu_1027_p2 = ($signed(15'd32749) * $signed(trunc_ln269_4_reg_44184));

assign mul_ln1118_152_fu_876_p2 = ($signed({{1'b0}, {15'd13}}) * $signed(trunc_ln269_4_reg_44184));

assign mul_ln1118_153_fu_875_p2 = ($signed(15'd32747) * $signed(trunc_ln269_4_reg_44184));

assign mul_ln1118_154_fu_1087_p2 = ($signed(15'd32742) * $signed(trunc_ln269_5_reg_44210));

assign mul_ln1118_155_fu_1088_p2 = ($signed(15'd32747) * $signed(trunc_ln269_5_reg_44210));

assign mul_ln1118_156_fu_954_p2 = ($signed(15'd32757) * $signed(trunc_ln269_reg_44062));

assign mul_ln1118_157_fu_995_p2 = ($signed(15'd32741) * $signed(trunc_ln269_6_reg_44233));

assign mul_ln1118_158_fu_1122_p2 = ($signed({{1'b0}, {15'd11}}) * $signed(trunc_ln269_6_reg_44233));

assign mul_ln1118_159_fu_937_p2 = ($signed(15'd32757) * $signed(trunc_ln269_6_reg_44233));

assign mul_ln1118_160_fu_1029_p2 = ($signed({{1'b0}, {15'd11}}) * $signed(trunc_ln269_7_reg_44259));

assign mul_ln1118_161_fu_862_p2 = ($signed({{1'b0}, {15'd23}}) * $signed(trunc_ln269_7_reg_44259));

assign mul_ln1118_162_fu_1030_p2 = ($signed({{1'b0}, {15'd19}}) * $signed(trunc_ln269_7_reg_44259));

assign mul_ln1118_163_fu_927_p2 = ($signed(15'd32739) * $signed(trunc_ln269_7_reg_44259));

assign mul_ln1118_fu_1043_p2 = ($signed(15'd32749) * $signed(trunc_ln269_2_reg_44114));

assign mult_0_V_fu_39819_p4 = {{sub_ln1118_fu_39814_p2[14:9]}};

assign mult_100_V_fu_41053_p4 = {{sub_ln1118_60_fu_41047_p2[14:9]}};

assign mult_101_V_fu_41080_p4 = {{sub_ln1118_61_fu_41074_p2[14:9]}};

assign mult_102_V_fu_41090_p4 = {{mul_ln1118_146_fu_1068_p2[14:9]}};

assign mult_104_V_fu_41100_p4 = {{kernel_data_V_3_ret_reg_44074[13:8]}};

assign mult_105_V_fu_41114_p4 = {{sub_ln1118_62_fu_41109_p2[14:9]}};

assign mult_108_V_fu_41134_p4 = {{mul_ln1118_148_fu_1044_p2[14:9]}};

assign mult_10_V_fu_39974_p4 = {{sub_ln1118_26_fu_39968_p2[14:9]}};

assign mult_111_V_fu_41144_p4 = {{kernel_data_V_3_ret_reg_44074[14:9]}};

assign mult_114_V_fu_41159_p4 = {{sub_ln1118_63_fu_41153_p2[14:9]}};

assign mult_118_V_fu_41189_p4 = {{kernel_data_V_3_ret_reg_44074[11:6]}};

assign mult_119_V_fu_41203_p4 = {{sub_ln1118_112_fu_41198_p2[14:9]}};

assign mult_11_V_fu_39984_p4 = {{kernel_data_V_0_ret_reg_44102[11:6]}};

assign mult_122_V_fu_41228_p4 = {{kernel_data_V_3_ret_reg_44074[12:7]}};

assign mult_124_V_fu_41242_p4 = {{sub_ln1118_64_fu_41237_p2[14:9]}};

assign mult_12_V_fu_39998_p4 = {{sub_ln1118_107_fu_39993_p2[14:9]}};

assign mult_13_V_fu_40014_p4 = {{sub_ln1118_27_fu_40008_p2[14:9]}};

assign mult_14_V_fu_40024_p4 = {{mul_ln1118_132_fu_1066_p2[14:9]}};

assign mult_15_V_fu_40039_p4 = {{add_ln1118_fu_40034_p2[14:9]}};

assign mult_17_V_fu_40054_p4 = {{add_ln1118_3_fu_40049_p2[14:9]}};

assign mult_19_V_fu_40079_p4 = {{sub_ln1118_28_fu_40074_p2[14:9]}};

assign mult_1_V_fu_39829_p4 = {{mul_ln1118_fu_1043_p2[14:9]}};

assign mult_20_V_fu_40095_p4 = {{sub_ln1118_29_fu_40089_p2[14:9]}};

assign mult_21_V_fu_40116_p4 = {{sub_ln1118_31_fu_40111_p2[14:9]}};

assign mult_24_V_fu_40126_p4 = {{kernel_data_V_0_ret_reg_44102[14:9]}};

assign mult_29_V_fu_40141_p4 = {{add_ln1118_4_fu_40135_p2[14:9]}};

assign mult_2_V_fu_39867_p4 = {{sub_ln1118_21_fu_39861_p2[14:9]}};

assign mult_32_V_fu_40178_p4 = {{sub_ln1118_32_fu_40172_p2[14:9]}};

assign mult_33_V_fu_40211_p4 = {{sub_ln1118_34_fu_40205_p2[14:9]}};

assign mult_34_V_fu_40237_p4 = {{sub_ln1118_108_fu_40232_p2[14:9]}};

assign mult_35_V_fu_40247_p4 = {{kernel_data_V_1183_ret_reg_44130[10:5]}};

assign mult_36_V_fu_40262_p4 = {{add_ln1118_5_fu_40256_p2[14:9]}};

assign mult_37_V_fu_40288_p4 = {{sub_ln1118_109_fu_40283_p2[14:9]}};

assign mult_40_V_fu_40313_p4 = {{kernel_data_V_1183_ret_reg_44130[13:8]}};

assign mult_41_V_fu_40322_p4 = {{kernel_data_V_1183_ret_reg_44130[14:9]}};

assign mult_42_V_fu_40337_p4 = {{add_ln1118_6_fu_40331_p2[14:9]}};

assign mult_43_V_fu_40353_p4 = {{sub_ln1118_36_fu_40347_p2[14:9]}};

assign mult_44_V_fu_40363_p4 = {{mul_ln1118_135_fu_964_p2[14:9]}};

assign mult_45_V_fu_40373_p4 = {{kernel_data_V_1183_ret_reg_44130[11:6]}};

assign mult_47_V_fu_40415_p4 = {{sub_ln1118_38_fu_40409_p2[14:9]}};

assign mult_48_V_fu_40436_p4 = {{sub_ln1118_40_fu_40431_p2[14:9]}};

assign mult_49_V_fu_40457_p4 = {{sub_ln1118_42_fu_40452_p2[14:9]}};

assign mult_4_V_fu_39883_p4 = {{sub_ln1118_22_fu_39877_p2[14:9]}};

assign mult_54_V_fu_40498_p4 = {{mul_ln1118_136_fu_1108_p2[14:9]}};

assign mult_56_V_fu_40508_p4 = {{mul_ln1118_137_fu_888_p2[14:9]}};

assign mult_57_V_fu_40518_p4 = {{mul_ln1118_138_fu_1117_p2[14:9]}};

assign mult_59_V_fu_40534_p4 = {{sub_ln1118_44_fu_40528_p2[14:9]}};

assign mult_5_V_fu_39898_p4 = {{sub_ln1118_23_fu_39893_p2[14:9]}};

assign mult_60_V_fu_40549_p4 = {{add_ln1118_8_fu_40544_p2[14:9]}};

assign mult_66_V_fu_40654_p4 = {{sub_ln1118_48_fu_40648_p2[14:9]}};

assign mult_67_V_fu_40687_p4 = {{sub_ln1118_50_fu_40681_p2[14:9]}};

assign mult_6_V_fu_39913_p4 = {{sub_ln1118_24_fu_39908_p2[14:9]}};

assign mult_70_V_fu_40713_p4 = {{mul_ln1118_140_fu_932_p2[14:9]}};

assign mult_71_V_fu_40723_p4 = {{mul_ln1118_141_fu_1008_p2[14:9]}};

assign mult_72_V_fu_40750_p4 = {{add_ln1118_9_fu_40744_p2[14:9]}};

assign mult_74_V_fu_40776_p4 = {{add_ln1118_10_fu_40770_p2[14:9]}};

assign mult_79_V_fu_40818_p4 = {{sub_ln1118_52_fu_40812_p2[14:9]}};

assign mult_7_V_fu_39923_p4 = {{kernel_data_V_0_ret_reg_44102[13:8]}};

assign mult_81_V_fu_40850_p4 = {{sub_ln1118_110_fu_40844_p2[14:9]}};

assign mult_85_V_fu_40885_p4 = {{sub_ln1118_54_fu_40879_p2[14:9]}};

assign mult_8_V_fu_39932_p4 = {{kernel_data_V_0_ret_reg_44102[12:7]}};

assign mult_90_V_fu_40927_p4 = {{kernel_data_V_2_ret_reg_44160[10:5]}};

assign mult_91_V_fu_40942_p4 = {{sub_ln1118_57_fu_40936_p2[14:9]}};

assign mult_97_V_fu_40984_p4 = {{add_ln1118_12_fu_40979_p2[14:9]}};

assign mult_98_V_fu_40999_p4 = {{sub_ln1118_111_fu_40994_p2[14:9]}};

assign mult_99_V_fu_41009_p4 = {{mul_ln1118_145_fu_1101_p2[14:9]}};

assign mult_9_V_fu_39947_p4 = {{sub_ln1118_25_fu_39941_p2[14:9]}};

assign p_shl2_fu_42086_p3 = {{trunc_ln1118_36_fu_42083_p1}, {2'd0}};

assign p_shl3_fu_40224_p3 = {{trunc_ln1118_6_fu_40221_p1}, {2'd0}};

assign p_shl5_fu_40275_p3 = {{trunc_ln1118_7_fu_40272_p1}, {4'd0}};

assign res_V_data_0_V_din = tmp_data_0_V_3_reg_44981;

assign res_V_data_10_V_din = acc_10_V_reg_45031;

assign res_V_data_11_V_din = acc_11_V_reg_45036;

assign res_V_data_12_V_din = acc_12_V_reg_45041;

assign res_V_data_13_V_din = acc_13_V_reg_45046;

assign res_V_data_14_V_din = acc_14_V_reg_44956;

assign res_V_data_15_V_din = acc_15_V_reg_44961;

assign res_V_data_16_V_din = acc_16_V_reg_45051;

assign res_V_data_17_V_din = acc_17_V_reg_44966;

assign res_V_data_18_V_din = (add_ln703_291_reg_45056 + add_ln703_295_fu_43929_p2);

assign res_V_data_19_V_din = acc_19_V_reg_45066;

assign res_V_data_1_V_din = acc_1_V_reg_44986;

assign res_V_data_20_V_din = acc_20_V_reg_45071;

assign res_V_data_21_V_din = acc_21_V_reg_44971;

assign res_V_data_22_V_din = acc_22_V_reg_45076;

assign res_V_data_23_V_din = acc_23_V_reg_45081;

assign res_V_data_24_V_din = acc_24_V_reg_44976;

assign res_V_data_25_V_din = acc_25_V_reg_45086;

assign res_V_data_26_V_din = acc_26_V_reg_45091;

assign res_V_data_27_V_din = acc_27_V_reg_45096;

assign res_V_data_28_V_din = acc_28_V_reg_45101;

assign res_V_data_29_V_din = (add_ln703_369_reg_44951_pp0_iter3_reg + add_ln703_373_fu_43939_p2);

assign res_V_data_2_V_din = acc_2_V_reg_44991;

assign res_V_data_30_V_din = acc_30_V_reg_45116;

assign res_V_data_31_V_din = (add_ln703_382_reg_45121 + add_ln703_386_fu_43949_p2);

assign res_V_data_3_V_din = acc_3_V_reg_44996;

assign res_V_data_4_V_din = acc_4_V_reg_45001;

assign res_V_data_5_V_din = acc_5_V_reg_45006;

assign res_V_data_6_V_din = acc_6_V_reg_45011;

assign res_V_data_7_V_din = acc_7_V_reg_45016;

assign res_V_data_8_V_din = acc_8_V_reg_45021;

assign res_V_data_9_V_din = acc_9_V_reg_45026;

assign select_ln303_fu_39646_p3 = ((icmp_ln272_1_fu_39494_p2[0:0] === 1'b1) ? 32'd2 : add_ln303_fu_39640_p2);

assign select_ln308_fu_39580_p3 = ((icmp_ln272_fu_39488_p2[0:0] === 1'b1) ? 32'd2 : add_ln308_fu_39574_p2);

assign shl_ln1118_34_fu_39853_p3 = {{trunc_ln1118_2_fu_39850_p1}, {2'd0}};

assign shl_ln1118_35_fu_39960_p3 = {{trunc_ln1118_3_fu_39957_p1}, {1'd0}};

assign shl_ln1118_36_fu_40164_p3 = {{trunc_ln1118_4_fu_40161_p1}, {1'd0}};

assign shl_ln1118_37_fu_40191_p3 = {{trunc_ln1118_5_fu_40188_p1}, {3'd0}};

assign shl_ln1118_38_fu_40401_p3 = {{trunc_ln1118_8_fu_40398_p1}, {5'd0}};

assign shl_ln1118_39_fu_40580_p3 = {{trunc_ln1118_10_fu_40577_p1}, {3'd0}};

assign shl_ln1118_40_fu_40591_p3 = {{trunc_ln1118_11_fu_40588_p1}, {1'd0}};

assign shl_ln1118_41_fu_40640_p3 = {{trunc_ln1118_12_fu_40637_p1}, {5'd0}};

assign shl_ln1118_42_fu_40667_p3 = {{trunc_ln1118_13_fu_40664_p1}, {2'd0}};

assign shl_ln1118_43_fu_40736_p3 = {{trunc_ln1118_14_fu_40733_p1}, {4'd0}};

assign shl_ln1118_44_fu_40971_p3 = {{trunc_ln1118_15_fu_40968_p1}, {2'd0}};

assign shl_ln1118_45_fu_41022_p3 = {{trunc_ln1118_16_fu_41019_p1}, {4'd0}};

assign shl_ln1118_46_fu_41039_p3 = {{trunc_ln1118_17_fu_41036_p1}, {1'd0}};

assign shl_ln1118_47_fu_41066_p3 = {{trunc_ln1118_18_fu_41063_p1}, {3'd0}};

assign shl_ln1118_48_fu_41255_p3 = {{trunc_ln1118_19_fu_41252_p1}, {2'd0}};

assign shl_ln1118_49_fu_41320_p3 = {{trunc_ln1118_20_fu_41317_p1}, {3'd0}};

assign shl_ln1118_50_fu_41356_p3 = {{trunc_ln1118_21_fu_41353_p1}, {1'd0}};

assign shl_ln1118_51_fu_42728_p3 = {{trunc_ln1118_22_fu_42725_p1}, {2'd0}};

assign shl_ln1118_52_fu_42754_p3 = {{trunc_ln1118_23_fu_42751_p1}, {3'd0}};

assign shl_ln1118_53_fu_42834_p3 = {{trunc_ln1118_24_fu_42831_p1}, {1'd0}};

assign shl_ln1118_54_fu_41540_p3 = {{trunc_ln1118_25_fu_41537_p1}, {1'd0}};

assign shl_ln1118_55_fu_41567_p3 = {{trunc_ln1118_26_fu_41564_p1}, {4'd0}};

assign shl_ln1118_56_fu_41603_p3 = {{trunc_ln1118_27_fu_41600_p1}, {3'd0}};

assign shl_ln1118_57_fu_41691_p3 = {{trunc_ln1118_28_fu_41688_p1}, {2'd0}};

assign shl_ln1118_58_fu_41802_p3 = {{trunc_ln1118_29_fu_41799_p1}, {2'd0}};

assign shl_ln1118_59_fu_41852_p3 = {{trunc_ln1118_30_fu_41849_p1}, {1'd0}};

assign shl_ln1118_60_fu_41879_p3 = {{trunc_ln1118_31_fu_41876_p1}, {3'd0}};

assign shl_ln1118_61_fu_41941_p3 = {{trunc_ln1118_32_fu_41938_p1}, {4'd0}};

assign shl_ln1118_62_fu_42022_p3 = {{trunc_ln1118_33_fu_42019_p1}, {3'd0}};

assign shl_ln1118_63_fu_42033_p3 = {{trunc_ln1118_34_fu_42030_p1}, {1'd0}};

assign shl_ln1118_64_fu_42060_p3 = {{trunc_ln1118_35_fu_42057_p1}, {4'd0}};

assign shl_ln1118_65_fu_42132_p3 = {{trunc_ln1118_37_fu_42129_p1}, {5'd0}};

assign shl_ln1118_s_fu_39842_p3 = {{trunc_ln1118_1_fu_39839_p1}, {4'd0}};

assign shl_ln_fu_39806_p3 = {{trunc_ln1118_fu_39803_p1}, {3'd0}};

assign start_out = real_start;

assign sub_ln1118_100_fu_42155_p2 = (15'd0 - p_shl2_fu_42086_p3);

assign sub_ln1118_101_fu_42171_p2 = (15'd0 - shl_ln1118_63_fu_42033_p3);

assign sub_ln1118_102_fu_42187_p2 = ($signed(p_shl2_fu_42086_p3) - $signed(trunc_ln269_7_reg_44259));

assign sub_ln1118_103_fu_42217_p2 = ($signed(15'd0) - $signed(trunc_ln269_7_reg_44259));

assign sub_ln1118_104_fu_42232_p2 = (15'd0 - shl_ln1118_62_fu_42022_p3);

assign sub_ln1118_105_fu_42238_p2 = (sub_ln1118_104_fu_42232_p2 - shl_ln1118_63_fu_42033_p3);

assign sub_ln1118_106_fu_42264_p2 = (15'd0 - shl_ln1118_64_fu_42060_p3);

assign sub_ln1118_107_fu_39993_p2 = ($signed(trunc_ln269_2_reg_44114) - $signed(shl_ln1118_34_fu_39853_p3));

assign sub_ln1118_108_fu_40232_p2 = ($signed(trunc_ln269_3_reg_44144) - $signed(p_shl3_fu_40224_p3));

assign sub_ln1118_109_fu_40283_p2 = ($signed(trunc_ln269_3_reg_44144) - $signed(p_shl5_fu_40275_p3));

assign sub_ln1118_110_fu_40844_p2 = ($signed(trunc_ln1118_9_fu_40569_p1) - $signed(shl_ln1118_42_fu_40667_p3));

assign sub_ln1118_111_fu_40994_p2 = ($signed(trunc_ln269_1_reg_44086) - $signed(shl_ln1118_44_fu_40971_p3));

assign sub_ln1118_112_fu_41198_p2 = ($signed(trunc_ln269_1_reg_44086) - $signed(shl_ln1118_45_fu_41022_p3));

assign sub_ln1118_113_fu_41213_p2 = ($signed(trunc_ln269_1_reg_44086) - $signed(shl_ln1118_47_fu_41066_p3));

assign sub_ln1118_114_fu_41487_p2 = ($signed(trunc_ln269_4_reg_44184) - $signed(shl_ln1118_48_fu_41255_p3));

assign sub_ln1118_115_fu_42777_p2 = ($signed(trunc_ln269_5_reg_44210_pp0_iter2_reg) - $signed(shl_ln1118_51_fu_42728_p3));

assign sub_ln1118_116_fu_42792_p2 = ($signed(trunc_ln269_5_reg_44210_pp0_iter2_reg) - $signed(shl_ln1118_52_fu_42754_p3));

assign sub_ln1118_117_fu_41774_p2 = ($signed(trunc_ln269_reg_44062) - $signed(shl_ln1118_57_fu_41691_p3));

assign sub_ln1118_118_fu_41965_p2 = ($signed(trunc_ln269_6_reg_44233) - $signed(shl_ln1118_58_fu_41802_p3));

assign sub_ln1118_119_fu_42094_p2 = ($signed(trunc_ln269_7_reg_44259) - $signed(p_shl2_fu_42086_p3));

assign sub_ln1118_120_fu_42202_p2 = ($signed(trunc_ln269_7_reg_44259) - $signed(shl_ln1118_62_fu_42022_p3));

assign sub_ln1118_21_fu_39861_p2 = (shl_ln1118_34_fu_39853_p3 - shl_ln1118_s_fu_39842_p3);

assign sub_ln1118_22_fu_39877_p2 = (15'd0 - shl_ln1118_s_fu_39842_p3);

assign sub_ln1118_23_fu_39893_p2 = ($signed(shl_ln1118_34_fu_39853_p3) - $signed(trunc_ln269_2_reg_44114));

assign sub_ln1118_24_fu_39908_p2 = ($signed(15'd0) - $signed(trunc_ln269_2_reg_44114));

assign sub_ln1118_25_fu_39941_p2 = (15'd0 - shl_ln1118_34_fu_39853_p3);

assign sub_ln1118_26_fu_39968_p2 = (shl_ln_fu_39806_p3 - shl_ln1118_35_fu_39960_p3);

assign sub_ln1118_27_fu_40008_p2 = (shl_ln1118_35_fu_39960_p3 - shl_ln1118_s_fu_39842_p3);

assign sub_ln1118_28_fu_40074_p2 = ($signed(sub_ln1118_25_fu_39941_p2) - $signed(trunc_ln269_2_reg_44114));

assign sub_ln1118_29_fu_40089_p2 = (15'd0 - shl_ln1118_35_fu_39960_p3);

assign sub_ln1118_30_fu_40105_p2 = (15'd0 - shl_ln_fu_39806_p3);

assign sub_ln1118_31_fu_40111_p2 = ($signed(sub_ln1118_30_fu_40105_p2) - $signed(trunc_ln269_2_reg_44114));

assign sub_ln1118_32_fu_40172_p2 = (15'd0 - shl_ln1118_36_fu_40164_p3);

assign sub_ln1118_33_fu_40199_p2 = (15'd0 - shl_ln1118_37_fu_40191_p3);

assign sub_ln1118_34_fu_40205_p2 = (sub_ln1118_33_fu_40199_p2 - shl_ln1118_36_fu_40164_p3);

assign sub_ln1118_35_fu_40298_p2 = ($signed(15'd0) - $signed(trunc_ln269_3_reg_44144));

assign sub_ln1118_36_fu_40347_p2 = (shl_ln1118_36_fu_40164_p3 - shl_ln1118_37_fu_40191_p3);

assign sub_ln1118_37_fu_40382_p2 = (p_shl3_fu_40224_p3 - p_shl5_fu_40275_p3);

assign sub_ln1118_38_fu_40409_p2 = (shl_ln1118_37_fu_40191_p3 - shl_ln1118_38_fu_40401_p3);

assign sub_ln1118_39_fu_40425_p2 = (15'd0 - p_shl3_fu_40224_p3);

assign sub_ln1118_40_fu_40431_p2 = ($signed(sub_ln1118_39_fu_40425_p2) - $signed(trunc_ln269_3_reg_44144));

assign sub_ln1118_41_fu_40446_p2 = (15'd0 - p_shl5_fu_40275_p3);

assign sub_ln1118_42_fu_40452_p2 = ($signed(sub_ln1118_41_fu_40446_p2) - $signed(trunc_ln269_3_reg_44144));

assign sub_ln1118_43_fu_40467_p2 = (shl_ln1118_36_fu_40164_p3 - p_shl5_fu_40275_p3);

assign sub_ln1118_44_fu_40528_p2 = (p_shl5_fu_40275_p3 - p_shl3_fu_40224_p3);

assign sub_ln1118_45_fu_40599_p2 = (shl_ln1118_40_fu_40591_p3 - shl_ln1118_39_fu_40580_p3);

assign sub_ln1118_46_fu_40615_p2 = (15'd0 - shl_ln1118_39_fu_40580_p3);

assign sub_ln1118_47_fu_40621_p2 = ($signed(sub_ln1118_46_fu_40615_p2) - $signed(trunc_ln1118_9_fu_40569_p1));

assign sub_ln1118_48_fu_40648_p2 = (15'd0 - shl_ln1118_41_fu_40640_p3);

assign sub_ln1118_49_fu_40675_p2 = (15'd0 - shl_ln1118_42_fu_40667_p3);

assign sub_ln1118_50_fu_40681_p2 = ($signed(sub_ln1118_49_fu_40675_p2) - $signed(trunc_ln1118_9_fu_40569_p1));

assign sub_ln1118_51_fu_40697_p2 = ($signed(shl_ln1118_39_fu_40580_p3) - $signed(trunc_ln1118_9_fu_40569_p1));

assign sub_ln1118_52_fu_40812_p2 = (15'd0 - shl_ln1118_43_fu_40736_p3);

assign sub_ln1118_53_fu_40828_p2 = (shl_ln1118_42_fu_40667_p3 - shl_ln1118_43_fu_40736_p3);

assign sub_ln1118_54_fu_40879_p2 = (shl_ln1118_39_fu_40580_p3 - shl_ln1118_40_fu_40591_p3);

assign sub_ln1118_55_fu_40895_p2 = (15'd0 - shl_ln1118_40_fu_40591_p3);

assign sub_ln1118_56_fu_40911_p2 = (shl_ln1118_41_fu_40640_p3 - shl_ln1118_42_fu_40667_p3);

assign sub_ln1118_57_fu_40936_p2 = ($signed(shl_ln1118_43_fu_40736_p3) - $signed(trunc_ln1118_9_fu_40569_p1));

assign sub_ln1118_58_fu_40952_p2 = (sub_ln1118_46_fu_40615_p2 - shl_ln1118_40_fu_40591_p3);

assign sub_ln1118_59_fu_41030_p2 = (15'd0 - shl_ln1118_45_fu_41022_p3);

assign sub_ln1118_60_fu_41047_p2 = (sub_ln1118_59_fu_41030_p2 - shl_ln1118_46_fu_41039_p3);

assign sub_ln1118_61_fu_41074_p2 = (shl_ln1118_47_fu_41066_p3 - shl_ln1118_46_fu_41039_p3);

assign sub_ln1118_62_fu_41109_p2 = ($signed(sub_ln1118_59_fu_41030_p2) - $signed(trunc_ln269_1_reg_44086));

assign sub_ln1118_63_fu_41153_p2 = (15'd0 - shl_ln1118_46_fu_41039_p3);

assign sub_ln1118_64_fu_41237_p2 = ($signed(15'd0) - $signed(trunc_ln269_1_reg_44086));

assign sub_ln1118_65_fu_41263_p2 = ($signed(shl_ln1118_48_fu_41255_p3) - $signed(trunc_ln269_4_reg_44184));

assign sub_ln1118_66_fu_41287_p2 = ($signed(15'd0) - $signed(trunc_ln269_4_reg_44184));

assign sub_ln1118_67_fu_41328_p2 = ($signed(shl_ln1118_49_fu_41320_p3) - $signed(trunc_ln269_4_reg_44184));

assign sub_ln1118_68_fu_41364_p2 = (shl_ln1118_50_fu_41356_p3 - shl_ln1118_49_fu_41320_p3);

assign sub_ln1118_69_fu_41414_p2 = (15'd0 - shl_ln1118_49_fu_41320_p3);

assign sub_ln1118_70_fu_41420_p2 = (sub_ln1118_69_fu_41414_p2 - shl_ln1118_50_fu_41356_p3);

assign sub_ln1118_71_fu_41436_p2 = (shl_ln1118_49_fu_41320_p3 - shl_ln1118_50_fu_41356_p3);

assign sub_ln1118_72_fu_41472_p2 = ($signed(sub_ln1118_69_fu_41414_p2) - $signed(trunc_ln269_4_reg_44184));

assign sub_ln1118_73_fu_42807_p2 = ($signed(15'd0) - $signed(trunc_ln269_5_reg_44210_pp0_iter2_reg));

assign sub_ln1118_74_fu_42842_p2 = (15'd0 - shl_ln1118_53_fu_42834_p3);

assign sub_ln1118_75_fu_42858_p2 = (15'd0 - shl_ln1118_51_fu_42728_p3);

assign sub_ln1118_76_fu_42874_p2 = (shl_ln1118_53_fu_42834_p3 - shl_ln1118_52_fu_42754_p3);

assign sub_ln1118_77_fu_42890_p2 = (shl_ln1118_52_fu_42754_p3 - shl_ln1118_53_fu_42834_p3);

assign sub_ln1118_78_fu_42924_p2 = (15'd0 - shl_ln1118_52_fu_42754_p3);

assign sub_ln1118_79_fu_42930_p2 = ($signed(sub_ln1118_78_fu_42924_p2) - $signed(trunc_ln269_5_reg_44210_pp0_iter2_reg));

assign sub_ln1118_80_fu_41548_p2 = (15'd0 - shl_ln1118_54_fu_41540_p3);

assign sub_ln1118_81_fu_41575_p2 = (shl_ln1118_54_fu_41540_p3 - shl_ln1118_55_fu_41567_p3);

assign sub_ln1118_82_fu_41611_p2 = (15'd0 - shl_ln1118_56_fu_41603_p3);

assign sub_ln1118_83_fu_41617_p2 = (sub_ln1118_82_fu_41611_p2 - shl_ln1118_54_fu_41540_p3);

assign sub_ln1118_84_fu_41633_p2 = ($signed(15'd0) - $signed(trunc_ln269_reg_44062));

assign sub_ln1118_85_fu_41648_p2 = (shl_ln1118_56_fu_41603_p3 - shl_ln1118_54_fu_41540_p3);

assign sub_ln1118_86_fu_41714_p2 = (15'd0 - shl_ln1118_55_fu_41567_p3);

assign sub_ln1118_87_fu_41720_p2 = ($signed(sub_ln1118_86_fu_41714_p2) - $signed(trunc_ln269_reg_44062));

assign sub_ln1118_88_fu_41735_p2 = ($signed(shl_ln1118_55_fu_41567_p3) - $signed(trunc_ln269_reg_44062));

assign sub_ln1118_89_fu_41759_p2 = ($signed(shl_ln1118_57_fu_41691_p3) - $signed(trunc_ln269_reg_44062));

assign sub_ln1118_90_fu_41810_p2 = ($signed(shl_ln1118_58_fu_41802_p3) - $signed(trunc_ln269_6_reg_44233));

assign sub_ln1118_91_fu_41825_p2 = ($signed(15'd0) - $signed(trunc_ln269_6_reg_44233));

assign sub_ln1118_92_fu_41860_p2 = (15'd0 - shl_ln1118_59_fu_41852_p3);

assign sub_ln1118_93_fu_41887_p2 = ($signed(shl_ln1118_60_fu_41879_p3) - $signed(trunc_ln269_6_reg_44233));

assign sub_ln1118_94_fu_41917_p2 = (15'd0 - shl_ln1118_58_fu_41802_p3);

assign sub_ln1118_95_fu_41923_p2 = ($signed(sub_ln1118_94_fu_41917_p2) - $signed(trunc_ln269_6_reg_44233));

assign sub_ln1118_96_fu_41949_p2 = (shl_ln1118_61_fu_41941_p3 - shl_ln1118_58_fu_41802_p3);

assign sub_ln1118_97_fu_42041_p2 = (shl_ln1118_62_fu_42022_p3 - shl_ln1118_63_fu_42033_p3);

assign sub_ln1118_98_fu_42068_p2 = ($signed(shl_ln1118_64_fu_42060_p3) - $signed(trunc_ln269_7_reg_44259));

assign sub_ln1118_99_fu_42140_p2 = ($signed(shl_ln1118_65_fu_42132_p3) - $signed(trunc_ln269_7_reg_44259));

assign sub_ln1118_fu_39814_p2 = ($signed(shl_ln_fu_39806_p3) - $signed(trunc_ln269_2_reg_44114));

assign tmp_9_fu_39516_p4 = {{pX_1_loc_1_fu_654[31:1]}};

assign tmp_data_0_V_3_fu_43147_p2 = (add_ln703_165_reg_44761 + add_ln703_168_fu_43141_p2);

assign tmp_fu_39500_p4 = {{pY_1_loc_1_fu_662[31:1]}};

assign trunc_ln1118_10_fu_40577_p1 = kernel_data_V_2_ret_reg_44160[11:0];

assign trunc_ln1118_11_fu_40588_p1 = kernel_data_V_2_ret_reg_44160[13:0];

assign trunc_ln1118_12_fu_40637_p1 = kernel_data_V_2_ret_reg_44160[9:0];

assign trunc_ln1118_13_fu_40664_p1 = kernel_data_V_2_ret_reg_44160[12:0];

assign trunc_ln1118_14_fu_40733_p1 = kernel_data_V_2_ret_reg_44160[10:0];

assign trunc_ln1118_15_fu_40968_p1 = kernel_data_V_3_ret_reg_44074[12:0];

assign trunc_ln1118_16_fu_41019_p1 = kernel_data_V_3_ret_reg_44074[10:0];

assign trunc_ln1118_17_fu_41036_p1 = kernel_data_V_3_ret_reg_44074[13:0];

assign trunc_ln1118_18_fu_41063_p1 = kernel_data_V_3_ret_reg_44074[11:0];

assign trunc_ln1118_19_fu_41252_p1 = kernel_data_V_4_ret_reg_44173[12:0];

assign trunc_ln1118_1_fu_39839_p1 = kernel_data_V_0_ret_reg_44102[10:0];

assign trunc_ln1118_20_fu_41317_p1 = kernel_data_V_4_ret_reg_44173[11:0];

assign trunc_ln1118_21_fu_41353_p1 = kernel_data_V_4_ret_reg_44173[13:0];

assign trunc_ln1118_22_fu_42725_p1 = kernel_data_V_5_ret_reg_44198_pp0_iter2_reg[12:0];

assign trunc_ln1118_23_fu_42751_p1 = kernel_data_V_5_ret_reg_44198_pp0_iter2_reg[11:0];

assign trunc_ln1118_24_fu_42831_p1 = kernel_data_V_5_ret_reg_44198_pp0_iter2_reg[13:0];

assign trunc_ln1118_25_fu_41537_p1 = kernel_data_V_6_ret_reg_44051[13:0];

assign trunc_ln1118_26_fu_41564_p1 = kernel_data_V_6_ret_reg_44051[10:0];

assign trunc_ln1118_27_fu_41600_p1 = kernel_data_V_6_ret_reg_44051[11:0];

assign trunc_ln1118_28_fu_41688_p1 = kernel_data_V_6_ret_reg_44051[12:0];

assign trunc_ln1118_29_fu_41799_p1 = kernel_data_V_7_ret_reg_44222[12:0];

assign trunc_ln1118_2_fu_39850_p1 = kernel_data_V_0_ret_reg_44102[12:0];

assign trunc_ln1118_30_fu_41849_p1 = kernel_data_V_7_ret_reg_44222[13:0];

assign trunc_ln1118_31_fu_41876_p1 = kernel_data_V_7_ret_reg_44222[11:0];

assign trunc_ln1118_32_fu_41938_p1 = kernel_data_V_7_ret_reg_44222[10:0];

assign trunc_ln1118_33_fu_42019_p1 = kernel_data_V_8_ret_reg_44246[11:0];

assign trunc_ln1118_34_fu_42030_p1 = kernel_data_V_8_ret_reg_44246[13:0];

assign trunc_ln1118_35_fu_42057_p1 = kernel_data_V_8_ret_reg_44246[10:0];

assign trunc_ln1118_36_fu_42083_p1 = kernel_data_V_8_ret_reg_44246[12:0];

assign trunc_ln1118_37_fu_42129_p1 = kernel_data_V_8_ret_reg_44246[9:0];

assign trunc_ln1118_3_fu_39957_p1 = kernel_data_V_0_ret_reg_44102[13:0];

assign trunc_ln1118_4_fu_40161_p1 = kernel_data_V_1183_ret_reg_44130[13:0];

assign trunc_ln1118_5_fu_40188_p1 = kernel_data_V_1183_ret_reg_44130[11:0];

assign trunc_ln1118_6_fu_40221_p1 = kernel_data_V_1183_ret_reg_44130[12:0];

assign trunc_ln1118_7_fu_40272_p1 = kernel_data_V_1183_ret_reg_44130[10:0];

assign trunc_ln1118_8_fu_40398_p1 = kernel_data_V_1183_ret_reg_44130[9:0];

assign trunc_ln1118_9_fu_40569_p1 = kernel_data_V_2_ret_reg_44160[14:0];

assign trunc_ln1118_fu_39803_p1 = kernel_data_V_0_ret_reg_44102[11:0];

assign trunc_ln269_1_fu_39702_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_1[14:0];

assign trunc_ln269_2_fu_39710_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_0[14:0];

assign trunc_ln269_3_fu_39718_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_3[14:0];

assign trunc_ln269_4_fu_39742_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_5[14:0];

assign trunc_ln269_5_fu_39756_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_6[14:0];

assign trunc_ln269_6_fu_39770_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_7[14:0];

assign trunc_ln269_7_fu_39784_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_8[14:0];

assign trunc_ln269_fu_39694_p1 = call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_39383_ap_return_2[14:0];

assign trunc_ln3_fu_41268_p4 = {{sub_ln1118_65_fu_41263_p2[14:9]}};

assign trunc_ln708_116_fu_41292_p4 = {{sub_ln1118_66_fu_41287_p2[14:9]}};

assign trunc_ln708_117_fu_41307_p4 = {{add_ln1118_13_fu_41302_p2[14:9]}};

assign trunc_ln708_118_fu_41333_p4 = {{sub_ln1118_67_fu_41328_p2[14:9]}};

assign trunc_ln708_120_fu_41370_p4 = {{sub_ln1118_68_fu_41364_p2[14:9]}};

assign trunc_ln708_121_fu_41380_p4 = {{kernel_data_V_4_ret_reg_44173[12:7]}};

assign trunc_ln708_122_fu_41389_p4 = {{kernel_data_V_4_ret_reg_44173[14:9]}};

assign trunc_ln708_129_fu_41492_p4 = {{sub_ln1118_114_fu_41487_p2[14:9]}};

assign trunc_ln708_131_fu_42716_p4 = {{kernel_data_V_5_ret_reg_44198_pp0_iter2_reg[14:9]}};

assign trunc_ln708_132_fu_42741_p4 = {{add_ln1118_16_fu_42736_p2[14:9]}};

assign trunc_ln708_133_fu_42767_p4 = {{add_ln1118_17_fu_42762_p2[14:9]}};

assign trunc_ln708_134_fu_42782_p4 = {{sub_ln1118_115_fu_42777_p2[14:9]}};

assign trunc_ln708_135_fu_42797_p4 = {{sub_ln1118_116_fu_42792_p2[14:9]}};

assign trunc_ln708_136_fu_42812_p4 = {{sub_ln1118_73_fu_42807_p2[14:9]}};

assign trunc_ln708_137_fu_41517_p4 = {{mul_ln1118_154_fu_1087_p2[14:9]}};

assign trunc_ln708_138_fu_42822_p4 = {{kernel_data_V_5_ret_reg_44198_pp0_iter2_reg[12:7]}};

assign trunc_ln708_139_fu_42848_p4 = {{sub_ln1118_74_fu_42842_p2[14:9]}};

assign trunc_ln708_140_fu_42864_p4 = {{sub_ln1118_75_fu_42858_p2[14:9]}};

assign trunc_ln708_141_fu_42880_p4 = {{sub_ln1118_76_fu_42874_p2[14:9]}};

assign trunc_ln708_142_fu_42896_p4 = {{sub_ln1118_77_fu_42890_p2[14:9]}};

assign trunc_ln708_143_fu_42906_p4 = {{kernel_data_V_5_ret_reg_44198_pp0_iter2_reg[13:8]}};

assign trunc_ln708_145_fu_42915_p4 = {{kernel_data_V_5_ret_reg_44198_pp0_iter2_reg[11:6]}};

assign trunc_ln708_146_fu_42935_p4 = {{sub_ln1118_79_fu_42930_p2[14:9]}};

assign trunc_ln708_147_fu_41554_p4 = {{sub_ln1118_80_fu_41548_p2[14:9]}};

assign trunc_ln708_153_fu_41664_p4 = {{kernel_data_V_6_ret_reg_44051[13:8]}};

assign trunc_ln708_157_fu_41740_p4 = {{sub_ln1118_88_fu_41735_p2[14:9]}};

assign trunc_ln708_170_fu_41970_p4 = {{sub_ln1118_118_fu_41965_p2[14:9]}};

assign trunc_ln708_171_fu_41980_p4 = {{kernel_data_V_7_ret_reg_44222[12:7]}};

assign trunc_ln708_175_fu_42945_p4 = {{kernel_data_V_8_ret_reg_44246_pp0_iter2_reg[14:9]}};

assign trunc_ln708_179_fu_42954_p4 = {{kernel_data_V_8_ret_reg_44246_pp0_iter2_reg[10:5]}};

assign trunc_ln708_182_fu_42963_p4 = {{kernel_data_V_8_ret_reg_44246_pp0_iter2_reg[13:8]}};

assign trunc_ln708_186_fu_42192_p4 = {{sub_ln1118_102_fu_42187_p2[14:9]}};

assign trunc_ln708_187_fu_42207_p4 = {{sub_ln1118_120_fu_42202_p2[14:9]}};

assign trunc_ln708_s_fu_41278_p4 = {{kernel_data_V_4_ret_reg_44173[13:8]}};

assign xor_ln703_fu_42290_p2 = (mult_10_V_fu_39974_p4 ^ 6'd32);

endmodule //conv_2d_cl_array_array_ap_fixed_32u_config2_s
