{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562248450787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562248450788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  4 10:54:10 2019 " "Processing started: Thu Jul  4 10:54:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562248450788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248450788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oac2 -c oac2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248450789 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562248450872 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1562248450872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562248451122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562248451122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clo_intruction/Adder32Bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clo_intruction/Adder32Bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32Bits " "Found entity 1: Adder32Bits" {  } { { "clo_intruction/Adder32Bits.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/Adder32Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clo_intruction/CLO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clo_intruction/CLO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLO " "Found entity 1: CLO" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Xor_instruction/xor_instruction.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Xor_instruction/xor_instruction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor_instruction " "Found entity 1: xor_instruction" {  } { { "Xor_instruction/xor_instruction.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Xor_instruction/xor_instruction.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConstantControl/constcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ConstantControl/constcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 constcontrol " "Found entity 1: constcontrol" {  } { { "ConstantControl/constcontrol.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ConstantControl/constcontrol.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Um/um.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Um/um.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 um " "Found entity 1: um" {  } { { "Um/um.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Um/um.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux41_lpm/mux41_lpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux41_lpm/mux41_lpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_lpm-SYN " "Found design unit 1: mux41_lpm-SYN" {  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465702 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_lpm " "Found entity 1: mux41_lpm" {  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_1bit_lpm/mux21_1bit_lpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux21_1bit_lpm/mux21_1bit_lpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_1bit_lpm-SYN " "Found design unit 1: mux21_1bit_lpm-SYN" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465703 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_1bit_lpm " "Found entity 1: mux21_1bit_lpm" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Endereco_jump/Endereco_jump.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Endereco_jump/Endereco_jump.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Endereco_jump " "Found entity 1: Endereco_jump" {  } { { "Endereco_jump/Endereco_jump.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Endereco_jump/Endereco_jump.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_ula/control_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_ula/control_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_ula " "Found entity 1: control_ula" {  } { { "control_ula/control_ula.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/control_ula/control_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Forward_Unit/forwarding_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Forward_Unit/forwarding_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "Forward_Unit/forwarding_unit.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Forward_Unit/forwarding_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "campo_registradores/mux32x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file campo_registradores/mux32x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32x8-SYN " "Found design unit 1: mux32x8-SYN" {  } { { "campo_registradores/mux32x8.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/mux32x8.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465709 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32x8 " "Found entity 1: mux32x8" {  } { { "campo_registradores/mux32x8.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/mux32x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "campo_registradores/campo_registradores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file campo_registradores/campo_registradores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 campo_registradores " "Found entity 1: campo_registradores" {  } { { "campo_registradores/campo_registradores.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/campo_registradores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decotificador_reg/decotificador_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decotificador_reg/decotificador_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decotificador_reg " "Found entity 1: decotificador_reg" {  } { { "decotificador_reg/decotificador_reg.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/decotificador_reg/decotificador_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465711 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_InstructionMemory/inst_mem_ram_inst.v " "Can't analyze file -- file ram_InstructionMemory/inst_mem_ram_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465712 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_InstructionMemory/inst_mem_ram_bb.v " "Can't analyze file -- file ram_InstructionMemory/inst_mem_ram_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_InstructionMemory/inst_mem_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_InstructionMemory/inst_mem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem_ram " "Found entity 1: inst_mem_ram" {  } { { "ram_InstructionMemory/inst_mem_ram.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465714 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_DataMemory/data_mem_ram_inst.vhd " "Can't analyze file -- file ram_DataMemory/data_mem_ram_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_DataMemory/data_mem_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_DataMemory/data_mem_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem_ram-SYN " "Found design unit 1: data_mem_ram-SYN" {  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465716 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem_ram " "Found entity 1: data_mem_ram" {  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_ID_EX/reg_id_ex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg_ID_EX/reg_id_ex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_id_ex " "Found entity 1: reg_id_ex" {  } { { "Reg_ID_EX/reg_id_ex.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_ID_EX/reg_id_ex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_MEM-WB/reg_MEM-WB.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_MEM-WB/reg_MEM-WB.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_MEM-WB " "Found entity 1: reg_MEM-WB" {  } { { "reg_MEM-WB/reg_MEM-WB.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/reg_MEM-WB/reg_MEM-WB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_EX-MEM/reg_EX-MEM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg_EX-MEM/reg_EX-MEM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_EX-MEM " "Found entity 1: reg_EX-MEM" {  } { { "Reg_EX-MEM/reg_EX-MEM.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_EX-MEM/reg_EX-MEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg4/reg4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg4/reg4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4 " "Found entity 1: reg4" {  } { { "Reg4/reg4.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg4/reg4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg5/reg5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg5/reg5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg5 " "Found entity 1: reg5" {  } { { "Reg5/reg5.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg5/reg5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2_left/shift2_left.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift2_left/shift2_left.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift2_left " "Found entity 1: shift2_left" {  } { { "shift2_left/shift2_left.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/shift2_left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2_left/lpm_clshift_2_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2_left/lpm_clshift_2_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_2_left-SYN " "Found design unit 1: lpm_clshift_2_left-SYN" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465719 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_2_left " "Found entity 1: lpm_clshift_2_left" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465719 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clo_intruction/clo_instruction.bdf " "Can't analyze file -- file clo_intruction/clo_instruction.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465720 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lpm_mux/lpm_mux_alu_inst.vhd " "Can't analyze file -- file lpm_mux/lpm_mux_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux/lpm_mux_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux/lpm_mux_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_alu-SYN " "Found design unit 1: lpm_mux_alu-SYN" {  } { { "lpm_mux/lpm_mux_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mux/lpm_mux_alu.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465722 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_alu " "Found entity 1: lpm_mux_alu" {  } { { "lpm_mux/lpm_mux_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mux/lpm_mux_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465722 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lpm_mult/lpm_mult_alu_inst.vhd " "Can't analyze file -- file lpm_mult/lpm_mult_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult/lpm_mult_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult/lpm_mult_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult_alu-SYN " "Found design unit 1: lpm_mult_alu-SYN" {  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465723 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_alu " "Found entity 1: lpm_mult_alu" {  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465723 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_div/lpm_div_alu_inst.vhd " "Can't analyze file -- file lmp_div/lpm_div_alu_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_div/lpm_div_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_div/lpm_div_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_div_alu-SYN " "Found design unit 1: lpm_div_alu-SYN" {  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_div/lpm_div_alu.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465725 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_div_alu " "Found entity 1: lpm_div_alu" {  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_div/lpm_div_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465725 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift_arith/lpm_clshift_arith_inst.vhd " "Can't analyze file -- file lmp_clshift_arith/lpm_clshift_arith_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_clshift_arith/lpm_clshift_arith.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_clshift_arith/lpm_clshift_arith.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_arith-SYN " "Found design unit 1: lpm_clshift_arith-SYN" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465726 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_arith " "Found entity 1: lpm_clshift_arith" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465726 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift/lmp_clshift_ula_inst.vhd " "Can't analyze file -- file lmp_clshift/lmp_clshift_ula_inst.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_clshift/lmp_clshift_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lmp_clshift/lmp_clshift_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmp_clshift_ula-SYN " "Found design unit 1: lmp_clshift_ula-SYN" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465728 ""} { "Info" "ISGN_ENTITY_NAME" "1 lmp_clshift_ula " "Found entity 1: lmp_clshift_ula" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465728 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lmp_clshift/lmp_clshift_ula.v " "Can't analyze file -- file lmp_clshift/lmp_clshift_ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465729 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux21_3bits/mux21_3bits_bb.v " "Can't analyze file -- file Mux21_3bits/mux21_3bits_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_3bits/mux21_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux21_3bits/mux21_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_3bits " "Found entity 1: mux21_3bits" {  } { { "Mux21_3bits/mux21_3bits.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_3bits/mux21_3bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465730 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux21_2bits/mux21_2bits_bb.v " "Can't analyze file -- file Mux21_2bits/mux21_2bits_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_2bits/mux21_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux21_2bits/mux21_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_2bits " "Found entity 1: mux21_2bits" {  } { { "Mux21_2bits/mux21_2bits.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_2bits/mux21_2bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465732 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux21_1bit/mux21_1bit_inst.v " "Can't analyze file -- file mux21_1bit/mux21_1bit_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465733 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux21_1bit/mux21_1bit_bb.v " "Can't analyze file -- file mux21_1bit/mux21_1bit_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1562248465734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_1bit/mux21_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_1bit/mux21_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_1bit " "Found entity 1: mux21_1bit" {  } { { "mux21_1bit/mux21_1bit.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux21_1bit/mux21_1bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bitULA5funcoes/1bitALU5functionsOverflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1bitALU5functionsOverflow " "Found entity 1: 1bitALU5functionsOverflow" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bitULA5funcoes/1bitALU5functions.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1bitULA5funcoes/1bitALU5functions.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1bitALU5functions " "Found entity 1: 1bitALU5functions" {  } { { "1bitULA5funcoes/1bitALU5functions.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/1bitULA5funcoes/1bitALU5functions.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465736 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 Mux41/mux41.bdf " "Entity \"mux41\" obtained from \"Mux41/mux41.bdf\" instead of from Quartus Prime megafunction library" {  } { { "Mux41/mux41.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41/mux41.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1562248465736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux41/mux41.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mux41/mux41.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "Mux41/mux41.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41/mux41.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory/instructionmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory/instructionmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "InstructionMemory/instructionmemory.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/InstructionMemory/instructionmemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hazard_Unit/hazard_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Hazard_Unit/hazard_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fulladder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Fulladder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "Fulladder/fulladder.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlePipe/controlepipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ControlePipe/controlepipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlepipe " "Found entity 1: controlepipe" {  } { { "ControlePipe/controlepipe.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ControlePipe/controlepipe.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitULA6funcoes/32bitULA6funcoes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 32bitULA6funcoes/32bitULA6funcoes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32bitULA6funcoes " "Found entity 1: 32bitULA6funcoes" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_a_equals_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_a_equals_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_a_equals_b-SYN " "Found design unit 1: compare_a_equals_b-SYN" {  } { { "compare_a_equals_b.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/compare_a_equals_b.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465742 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_a_equals_b " "Found entity 1: compare_a_equals_b" {  } { { "compare_a_equals_b.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/compare_a_equals_b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Ext/sign_ext.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Ext/sign_ext.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "Sign_Ext/sign_ext.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext/sign_ext.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg32/reg32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg32/reg32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_IF_ID/reg_IF-ID.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg_IF_ID/reg_IF-ID.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IF-ID " "Found entity 1: reg_IF-ID" {  } { { "Reg_IF_ID/reg_IF-ID.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_IF_ID/reg_IF-ID.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quatro/quatro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Quatro/quatro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 quatro " "Found entity 1: quatro" {  } { { "Quatro/quatro.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Quatro/quatro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Program_Counter/program_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Program_Counter/program_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Program_Counter/program_counter.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Program_Counter/program_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oac2/oac2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file oac2/oac2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 oac2 " "Found entity 1: oac2" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21/mux21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mux21/mux21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "Mux21/mux21.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21/mux21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlePipe/controlepipe2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ControlePipe/controlepipe2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlepipe2 " "Found entity 1: controlepipe2" {  } { { "ControlePipe/controlepipe2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ControlePipe/controlepipe2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg1/reg1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg1/reg1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg6/reg6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg6/reg6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg6 " "Found entity 1: reg6" {  } { { "Reg6/reg6.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg6/reg6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory/datamemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory/datamemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "DataMemory/datamemory.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DataMemory/datamemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Ext_zero/sign_ext_zero.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Ext_zero/sign_ext_zero.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_zero " "Found entity 1: sign_ext_zero" {  } { { "Sign_Ext_zero/sign_ext_zero.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext_zero/sign_ext_zero.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Ext_zero/sign_ext_helper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Ext_zero/sign_ext_helper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_helper " "Found entity 1: sign_ext_helper" {  } { { "Sign_Ext_zero/sign_ext_helper.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext_zero/sign_ext_helper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Ext_zero/sign_ext_helper2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Ext_zero/sign_ext_helper2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_helper2 " "Found entity 1: sign_ext_helper2" {  } { { "Sign_Ext_zero/sign_ext_helper2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext_zero/sign_ext_helper2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux41_31bits/mux41_31bits.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux41_31bits/mux41_31bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux41_31bits " "Found entity 1: mux41_31bits" {  } { { "Mux41_31bits/mux41_31bits.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_31bits/mux41_31bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_31bits/mux21_31bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux21_31bits/mux21_31bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_31bits-SYN " "Found design unit 1: mux21_31bits-SYN" {  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465752 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_31bits " "Found entity 1: mux21_31bits" {  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_5bits/mux21_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux21_5bits/mux21_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_5bits-SYN " "Found design unit 1: mux21_5bits-SYN" {  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465752 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_5bits " "Found entity 1: mux21_5bits" {  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in2_output/in2_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file in2_output/in2_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 in2_output " "Found entity 1: in2_output" {  } { { "in2_output/in2_output.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/in2_output/in2_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shamtzero/shamtzero.v 1 1 " "Found 1 design units, including 1 entities, in source file shamtzero/shamtzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 shamtzero " "Found entity 1: shamtzero" {  } { { "shamtzero/shamtzero.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shamtzero/shamtzero.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift_lui/shift_lui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Shift_lui/shift_lui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_lui-SYN " "Found design unit 1: shift_lui-SYN" {  } { { "Shift_lui/shift_lui.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/shift_lui.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465755 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_lui " "Found entity 1: shift_lui" {  } { { "Shift_lui/shift_lui.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/shift_lui.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift_lui/lui_result.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Shift_lui/lui_result.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lui_result " "Found entity 1: lui_result" {  } { { "Shift_lui/lui_result.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/lui_result.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fulladder/fulladder_enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Fulladder/fulladder_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_enable " "Found entity 1: fulladder_enable" {  } { { "Fulladder/fulladder_enable.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Fulladder/fulladder_enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ra_reg_31/Ra_reg_31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ra_reg_31/Ra_reg_31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ra_reg_31-SYN " "Found design unit 1: ra_reg_31-SYN" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ra_reg_31 " "Found entity 1: Ra_reg_31" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clo_id/clo_id.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clo_id/clo_id.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clo_id " "Found entity 1: clo_id" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux21_17bits-Control/mux21_17bits_control.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux21_17bits-Control/mux21_17bits_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_17bits_control " "Found entity 1: mux21_17bits_control" {  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_foward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41_foward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_foward-SYN " "Found design unit 1: mux41_foward-SYN" {  } { { "mux41_foward.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux41_foward.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465759 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_foward " "Found entity 1: mux41_foward" {  } { { "mux41_foward.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux41_foward.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderIP/DecoderIP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderIP/DecoderIP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderip-SYN " "Found design unit 1: decoderip-SYN" {  } { { "DecoderIP/DecoderIP.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465759 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderIP " "Found entity 1: DecoderIP" {  } { { "DecoderIP/DecoderIP.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderIP/DecoderIP2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderIP/DecoderIP2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderip2-SYN " "Found design unit 1: decoderip2-SYN" {  } { { "DecoderIP/DecoderIP2.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP2.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465760 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderIP2 " "Found entity 1: DecoderIP2" {  } { { "DecoderIP/DecoderIP2.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-SYN " "Found design unit 1: comparador-SYN" {  } { { "Comparador/comparador.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Comparador/comparador.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465761 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "Comparador/comparador.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Comparador/comparador.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Xori_Function/Xori_func.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Xori_Function/Xori_func.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Xori_func " "Found entity 1: Xori_func" {  } { { "Xori_Function/Xori_func.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Xori_Function/Xori_func.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numeroexcessao/numeroexcessao.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numeroexcessao/numeroexcessao.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numeroexcessao " "Found entity 1: numeroexcessao" {  } { { "numeroexcessao/numeroexcessao.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/numeroexcessao/numeroexcessao.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248465762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248465762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "oac2 " "Elaborating entity \"oac2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562248465880 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "reg_IF-ID instjjjjjj " "Block or symbol \"reg_IF-ID\" of instance \"instjjjjjj\" overlaps another block or symbol" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -192 1104 1504 576 "instjjjjjj" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1562248465935 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "reg_id_ex inst19 " "Block or symbol \"reg_id_ex\" of instance \"inst19\" overlaps another block or symbol" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -248 2440 2784 736 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1562248465936 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst70 " "Block or symbol \"DFF\" of instance \"inst70\" overlaps another block or symbol" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -448 2592 2656 -368 "inst70" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1562248465936 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst10 " "Primitive \"VCC\" of instance \"inst10\" not used" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 648 2304 2336 664 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248465952 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst54 " "Primitive \"AND2\" of instance \"inst54\" not used" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 664 2384 2448 712 "inst54" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248465952 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst55 " "Primitive \"NOT\" of instance \"inst55\" not used" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 720 2304 2336 768 "inst55" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248465953 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst56 " "Primitive \"AND2\" of instance \"inst56\" not used" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 504 1048 1112 552 "inst56" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248465953 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst57 " "Primitive \"NOT\" of instance \"inst57\" not used" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 424 976 1008 472 "inst57" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248465953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:inst12 " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:inst12\"" {  } { { "oac2/oac2.bdf" "inst12" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -920 1496 1744 -728 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248465970 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst12 " "Block or symbol \"VCC\" of instance \"inst12\" overlaps another block or symbol" {  } { { "Hazard_Unit/hazard_unit.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 656 1208 1240 672 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1562248465971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_a_equals_b hazard_unit:inst12\|compare_a_equals_b:inst10 " "Elaborating entity \"compare_a_equals_b\" for hierarchy \"hazard_unit:inst12\|compare_a_equals_b:inst10\"" {  } { { "Hazard_Unit/hazard_unit.bdf" "inst10" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Hazard_Unit/hazard_unit.bdf" { { 472 560 688 568 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248465983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_a_equals_b.vhd" "LPM_COMPARE_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_a_equals_b.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466015 ""}  } { { "compare_a_equals_b.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/compare_a_equals_b.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248466015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_slg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_slg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_slg " "Found entity 1: cmpr_slg" {  } { { "db/cmpr_slg.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/cmpr_slg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248466060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248466060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_slg hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\|cmpr_slg:auto_generated " "Elaborating entity \"cmpr_slg\" for hierarchy \"hazard_unit:inst12\|compare_a_equals_b:inst10\|lpm_compare:LPM_COMPARE_component\|cmpr_slg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory instructionmemory:inst2 " "Elaborating entity \"instructionmemory\" for hierarchy \"instructionmemory:inst2\"" {  } { { "oac2/oac2.bdf" "inst2" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 152 568 968 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem_ram instructionmemory:inst2\|inst_mem_ram:inst " "Elaborating entity \"inst_mem_ram\" for hierarchy \"instructionmemory:inst2\|inst_mem_ram:inst\"" {  } { { "InstructionMemory/instructionmemory.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/InstructionMemory/instructionmemory.bdf" { { 312 832 1088 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_InstructionMemory/inst_mem_ram.v" "altsyncram_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_InstructionMemory/inst_mem_ram.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PipelineInst.mif " "Parameter \"init_file\" = \"PipelineInst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466194 ""}  } { { "ram_InstructionMemory/inst_mem_ram.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_InstructionMemory/inst_mem_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248466194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2u1 " "Found entity 1: altsyncram_t2u1" {  } { { "db/altsyncram_t2u1.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/altsyncram_t2u1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248466246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248466246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2u1 instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated " "Elaborating entity \"altsyncram_t2u1\" for hierarchy \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:ianst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:ianst\"" {  } { { "oac2/oac2.bdf" "ianst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 80 -24 192 176 "ianst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 program_counter:ianst\|reg32:inst " "Elaborating entity \"reg32\" for hierarchy \"program_counter:ianst\|reg32:inst\"" {  } { { "Program_Counter/program_counter.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Program_Counter/program_counter.bdf" { { 88 296 456 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_31bits mux21_31bits:inst53 " "Elaborating entity \"mux21_31bits\" for hierarchy \"mux21_31bits:inst53\"" {  } { { "oac2/oac2.bdf" "inst53" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 104 -232 -88 184 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux21_31bits:inst53\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux21_31bits:inst53\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_31bits/mux21_31bits.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux21_31bits:inst53\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux21_31bits:inst53\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux21_31bits:inst53\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux21_31bits:inst53\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466282 ""}  } { { "Mux21_31bits/mux21_31bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_31bits/mux21_31bits.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248466282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_69e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_69e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_69e " "Found entity 1: mux_69e" {  } { { "db/mux_69e.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_69e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248466328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248466328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_69e mux21_31bits:inst53\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated " "Elaborating entity \"mux_69e\" for hierarchy \"mux21_31bits:inst53\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:excep " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:excep\"" {  } { { "oac2/oac2.bdf" "excep" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1208 4360 4536 1352 "excep" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:excep " "Elaborated megafunction instantiation \"LPM_FF:excep\"" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1208 4360 4536 1352 "excep" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:excep " "Instantiated megafunction \"LPM_FF:excep\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466341 ""}  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1208 4360 4536 1352 "excep" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248466341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlepipe2 controlepipe2:inst1 " "Elaborating entity \"controlepipe2\" for hierarchy \"controlepipe2:inst1\"" {  } { { "oac2/oac2.bdf" "inst1" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -672 1624 1848 -320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466342 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst17 " "Block or symbol \"AND6\" of instance \"inst17\" overlaps another block or symbol" {  } { { "ControlePipe/controlepipe2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ControlePipe/controlepipe2.bdf" { { 3056 1624 1688 3168 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1562248466344 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND6 inst13 " "Primitive \"AND6\" of instance \"inst13\" not used" {  } { { "ControlePipe/controlepipe2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ControlePipe/controlepipe2.bdf" { { 1704 1624 1688 1816 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248466344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IF-ID reg_IF-ID:instjjjjjj " "Elaborating entity \"reg_IF-ID\" for hierarchy \"reg_IF-ID:instjjjjjj\"" {  } { { "oac2/oac2.bdf" "instjjjjjj" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -192 1104 1504 576 "instjjjjjj" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32bitULA6funcoes 32bitULA6funcoes:inst3 " "Elaborating entity \"32bitULA6funcoes\" for hierarchy \"32bitULA6funcoes:inst3\"" {  } { { "oac2/oac2.bdf" "inst3" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bitALU5functionsOverflow 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst " "Elaborating entity \"1bitALU5functionsOverflow\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 6776 544 744 6968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41_lpm 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3 " "Elaborating entity \"mux41_lpm\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\"" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "inst3" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { { 208 1056 1136 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux41_lpm/mux41_lpm.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466361 ""}  } { { "Mux41_lpm/mux41_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux41_lpm/mux41_lpm.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248466361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7e " "Found entity 1: mux_l7e" {  } { { "db/mux_l7e.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_l7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248466412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248466412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l7e 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\|mux_l7e:auto_generated " "Elaborating entity \"mux_l7e\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux41_lpm:inst3\|LPM_MUX:LPM_MUX_component\|mux_l7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|fulladder:add0 " "Elaborating entity \"fulladder\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|fulladder:add0\"" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "add0" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { { 192 776 928 288 "add0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_1bit_lpm 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4 " "Elaborating entity \"mux21_1bit_lpm\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\"" {  } { { "1bitULA5funcoes/1bitALU5functionsOverflow.bdf" "inst4" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/1bitULA5funcoes/1bitALU5functionsOverflow.bdf" { { 144 456 536 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248466426 ""}  } { { "Mux21_1bit_lpm/mux21_1bit_lpm.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_1bit_lpm/mux21_1bit_lpm.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248466426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7e " "Found entity 1: mux_i7e" {  } { { "db/mux_i7e.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_i7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248466467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248466467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i7e 32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated " "Elaborating entity \"mux_i7e\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functionsOverflow:inst\|mux21_1bit_lpm:inst4\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bitALU5functions 32bitULA6funcoes:inst3\|1bitALU5functions:inst2 " "Elaborating entity \"1bitALU5functions\" for hierarchy \"32bitULA6funcoes:inst3\|1bitALU5functions:inst2\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst2" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 6560 544 712 6752 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248466483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_alu 32bitULA6funcoes:inst3\|lpm_mux_alu:inst57 " "Elaborating entity \"lpm_mux_alu\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mux_alu:inst57\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst57" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7024 1024 1168 7104 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_div_alu 32bitULA6funcoes:inst3\|lpm_div_alu:inst56 " "Elaborating entity \"lpm_div_alu\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst56" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7136 560 736 7232 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lmp_div/lpm_div_alu.vhd" "LPM_DIVIDE_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_div/lpm_div_alu.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_div/lpm_div_alu.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467621 ""}  } { { "lmp_div/lpm_div_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_div/lpm_div_alu.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248467621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_03q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_03q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_03q " "Found entity 1: lpm_divide_03q" {  } { { "db/lpm_divide_03q.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_divide_03q.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248467663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248467663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_03q 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated " "Elaborating entity \"lpm_divide_03q\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248467669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248467669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_03q.tdf" "divider" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_divide_03q.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248467756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248467756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_6af 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider " "Elaborating entity \"alt_u_div_6af\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/sign_div_unsign_9nh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248467828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248467828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_0" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/alt_u_div_6af.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248467871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248467871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc 32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_div_alu:inst56\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_03q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_1" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/alt_u_div_6af.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult_alu 32bitULA6funcoes:inst3\|lpm_mult_alu:inst55 " "Elaborating entity \"lpm_mult_alu\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst55" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult 32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult/lpm_mult_alu.vhd" "lpm_mult_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248467911 ""}  } { { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248467911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pfn " "Found entity 1: mult_pfn" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248467955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248467955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_pfn 32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated " "Elaborating entity \"mult_pfn\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248467956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lmp_clshift_ula 32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40 " "Elaborating entity \"lmp_clshift_ula\" for hierarchy \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst40" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7392 560 736 7488 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift 32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "LPM_CLSHIFT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468049 ""}  } { { "lmp_clshift/lmp_clshift_ula.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift/lmp_clshift_ula.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248468049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_clshift_vjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248468054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248468054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc 32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"32bitULA6funcoes:inst3\|lmp_clshift_ula:inst40\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_arith 32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50 " "Elaborating entity \"lpm_clshift_arith\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst50" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7520 560 736 7600 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift 32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "LPM_CLSHIFT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468070 ""}  } { { "lmp_clshift_arith/lpm_clshift_arith.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lmp_clshift_arith/lpm_clshift_arith.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248468070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_euc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_euc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_euc " "Found entity 1: lpm_clshift_euc" {  } { { "db/lpm_clshift_euc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_clshift_euc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248468078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248468078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_euc 32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated " "Elaborating entity \"lpm_clshift_euc\" for hierarchy \"32bitULA6funcoes:inst3\|lpm_clshift_arith:inst50\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLO 32bitULA6funcoes:inst3\|CLO:inst8 " "Elaborating entity \"CLO\" for hierarchy \"32bitULA6funcoes:inst3\|CLO:inst8\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst8" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7624 560 728 7720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468084 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "S30\[31..0\] S3 " "Bus \"S30\[31..0\]\" found using same base name as \"S3\", which might lead to a name conflict." {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3488 512 559 3505 "S30\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1562248468092 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "S30\[31..0\] S3 " "Bus \"S30\[31..0\]\" found using same base name as \"S3\", which might lead to a name conflict." {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3624 336 383 3641 "S30\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1562248468092 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "S3 " "Converted elements in bus name \"S3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S3\[31..0\] S331..0 " "Converted element name(s) from \"S3\[31..0\]\" to \"S331..0\"" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 464 512 553 481 "S3\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468092 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S3\[31..0\] S331..0 " "Converted element name(s) from \"S3\[31..0\]\" to \"S331..0\"" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 592 336 377 609 "S3\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468092 ""}  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 464 512 553 481 "S3\[31..0\]" "" } { 592 336 377 609 "S3\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1562248468092 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "S30 " "Converted elements in bus name \"S30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S30\[31..0\] S3031..0 " "Converted element name(s) from \"S30\[31..0\]\" to \"S3031..0\"" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3488 512 559 3505 "S30\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468093 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S30\[31..0\] S3031..0 " "Converted element name(s) from \"S30\[31..0\]\" to \"S3031..0\"" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3624 336 383 3641 "S30\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468093 ""}  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3488 512 559 3505 "S30\[31..0\]" "" } { 3624 336 383 3641 "S30\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1562248468093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32Bits 32bitULA6funcoes:inst3\|CLO:inst8\|Adder32Bits:inst36 " "Elaborating entity \"Adder32Bits\" for hierarchy \"32bitULA6funcoes:inst3\|CLO:inst8\|Adder32Bits:inst36\"" {  } { { "clo_intruction/CLO.bdf" "inst36" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 3584 368 512 3680 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX 32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195 " "Elaborating entity \"BUSMUX\" for hierarchy \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\"" {  } { { "clo_intruction/CLO.bdf" "inst195" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 216 200 312 304 "inst195" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195 " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\"" {  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 216 200 312 304 "inst195" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195 " "Instantiated megafunction \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468674 ""}  } { { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 216 200 312 304 "inst195" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248468674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX 32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000 " "Elaborating entity \"LPM_MUX\" for hierarchy \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468676 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000 32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195 " "Elaborated megafunction instantiation \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000\", which is child of megafunction instantiation \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\"" {  } { { "busmux.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "clo_intruction/CLO.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/clo_intruction/CLO.bdf" { { 216 200 312 304 "inst195" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248468719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248468719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc 32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"32bitULA6funcoes:inst3\|CLO:inst8\|BUSMUX:inst195\|LPM_MUX:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_instruction 32bitULA6funcoes:inst3\|xor_instruction:inst13 " "Elaborating entity \"xor_instruction\" for hierarchy \"32bitULA6funcoes:inst3\|xor_instruction:inst13\"" {  } { { "32bitULA6funcoes/32bitULA6funcoes.bdf" "inst13" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7736 560 768 7832 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "um um:inst4 " "Elaborating entity \"um\" for hierarchy \"um:inst4\"" {  } { { "oac2/oac2.bdf" "inst4" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -88 168 280 8 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shamtzero shamtzero:inst47 " "Elaborating entity \"shamtzero\" for hierarchy \"shamtzero:inst47\"" {  } { { "oac2/oac2.bdf" "inst47" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 16 80 192 64 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "shamtzero/shamtzero.v" "LPM_CONSTANT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shamtzero/shamtzero.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "shamtzero/shamtzero.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shamtzero/shamtzero.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"shamtzero:inst47\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468898 ""}  } { { "shamtzero/shamtzero.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shamtzero/shamtzero.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248468898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_ula control_ula:inst37 " "Elaborating entity \"control_ula\" for hierarchy \"control_ula:inst37\"" {  } { { "oac2/oac2.bdf" "inst37" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 832 3016 3240 1024 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_id_ex reg_id_ex:inst19 " "Elaborating entity \"reg_id_ex\" for hierarchy \"reg_id_ex:inst19\"" {  } { { "oac2/oac2.bdf" "inst19" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -248 2440 2784 736 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 reg_id_ex:inst19\|reg1:inst " "Elaborating entity \"reg1\" for hierarchy \"reg_id_ex:inst19\|reg1:inst\"" {  } { { "Reg_ID_EX/reg_id_ex.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_ID_EX/reg_id_ex.bdf" { { -144 312 408 -48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg6 reg_id_ex:inst19\|reg6:1314214 " "Elaborating entity \"reg6\" for hierarchy \"reg_id_ex:inst19\|reg6:1314214\"" {  } { { "Reg_ID_EX/reg_id_ex.bdf" "1314214" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_ID_EX/reg_id_ex.bdf" { { 3568 280 432 3664 "1314214" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5 reg_id_ex:inst19\|reg5:1222 " "Elaborating entity \"reg5\" for hierarchy \"reg_id_ex:inst19\|reg5:1222\"" {  } { { "Reg_ID_EX/reg_id_ex.bdf" "1222" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg_ID_EX/reg_id_ex.bdf" { { 3320 280 432 3416 "1222" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_17bits_control mux21_17bits_control:213 " "Elaborating entity \"mux21_17bits_control\" for hierarchy \"mux21_17bits_control:213\"" {  } { { "oac2/oac2.bdf" "213" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -904 2072 2216 -824 "213" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468929 ""}  } { { "Mux21_17bits-Control/mux21_17bits_control.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_17bits-Control/mux21_17bits_control.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248468929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_usc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248468972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248468972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_usc mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\|mux_usc:auto_generated " "Elaborating entity \"mux_usc\" for hierarchy \"mux21_17bits_control:213\|LPM_MUX:LPM_MUX_component\|mux_usc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constcontrol constcontrol:da " "Elaborating entity \"constcontrol\" for hierarchy \"constcontrol:da\"" {  } { { "oac2/oac2.bdf" "da" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -776 1944 2056 -728 "da" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant constcontrol:da\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"constcontrol:da\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ConstantControl/constcontrol.v" "LPM_CONSTANT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ConstantControl/constcontrol.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "constcontrol:da\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"constcontrol:da\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ConstantControl/constcontrol.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ConstantControl/constcontrol.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "constcontrol:da\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"constcontrol:da\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248468980 ""}  } { { "ConstantControl/constcontrol.v" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ConstantControl/constcontrol.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248468980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in2_output in2_output:inst34 " "Elaborating entity \"in2_output\" for hierarchy \"in2_output:inst34\"" {  } { { "oac2/oac2.bdf" "inst34" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -672 2032 2176 -576 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "campo_registradores campo_registradores:inst24 " "Elaborating entity \"campo_registradores\" for hierarchy \"campo_registradores:inst24\"" {  } { { "oac2/oac2.bdf" "inst24" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -88 1944 2168 552 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248468983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderIP2 campo_registradores:inst24\|DecoderIP2:inst5 " "Elaborating entity \"DecoderIP2\" for hierarchy \"campo_registradores:inst24\|DecoderIP2:inst5\"" {  } { { "campo_registradores/campo_registradores.bdf" "inst5" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/campo_registradores.bdf" { { 112 600 728 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248469002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "DecoderIP/DecoderIP2.vhd" "LPM_DECODE_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP2.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248469015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "DecoderIP/DecoderIP2.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP2.vhd" 199 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248469016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248469016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248469016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248469016 ""}  } { { "DecoderIP/DecoderIP2.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DecoderIP/DecoderIP2.vhd" 199 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248469016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tcf " "Found entity 1: decode_tcf" {  } { { "db/decode_tcf.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/decode_tcf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248469063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248469063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tcf campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component\|decode_tcf:auto_generated " "Elaborating entity \"decode_tcf\" for hierarchy \"campo_registradores:inst24\|DecoderIP2:inst5\|lpm_decode:LPM_DECODE_component\|decode_tcf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248469064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32x8 campo_registradores:inst24\|mux32x8:inst1 " "Elaborating entity \"mux32x8\" for hierarchy \"campo_registradores:inst24\|mux32x8:inst1\"" {  } { { "campo_registradores/campo_registradores.bdf" "inst1" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/campo_registradores.bdf" { { 408 1624 1768 968 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248469101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "campo_registradores/mux32x8.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/mux32x8.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248469106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "campo_registradores/mux32x8.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/mux32x8.vhd" 1182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248469109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248469109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248469109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248469109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248469109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248469109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248469109 ""}  } { { "campo_registradores/mux32x8.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/campo_registradores/mux32x8.vhd" 1182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248469109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tae " "Found entity 1: mux_tae" {  } { { "db/mux_tae.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_tae.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248469205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248469205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tae campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\|mux_tae:auto_generated " "Elaborating entity \"mux_tae\" for hierarchy \"campo_registradores:inst24\|mux32x8:inst1\|LPM_MUX:LPM_MUX_component\|mux_tae:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248469205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MEM-WB reg_MEM-WB:inst22 " "Elaborating entity \"reg_MEM-WB\" for hierarchy \"reg_MEM-WB:inst22\"" {  } { { "oac2/oac2.bdf" "inst22" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -360 5640 5920 560 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248469250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_EX-MEM reg_EX-MEM:inst21 " "Elaborating entity \"reg_EX-MEM\" for hierarchy \"reg_EX-MEM:inst21\"" {  } { { "oac2/oac2.bdf" "inst21" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 4336 4664 672 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248469258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:inst45 " "Elaborating entity \"mux21\" for hierarchy \"mux21:inst45\"" {  } { { "oac2/oac2.bdf" "inst45" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -64 3888 4072 32 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248469271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clo_id clo_id:inst5 " "Elaborating entity \"clo_id\" for hierarchy \"clo_id:inst5\"" {  } { { "oac2/oac2.bdf" "inst5" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1056 2832 3000 1152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248471264 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { { 760 -64 -16 792 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248471265 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst11 " "Primitive \"NOT\" of instance \"inst11\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { { 800 -64 -16 832 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248471265 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { { 840 -64 -16 872 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248471265 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst70 " "Primitive \"NOT\" of instance \"inst70\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { { 464 -64 -16 496 "inst70" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248471265 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "Clo_id/clo_id.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Clo_id/clo_id.bdf" { { 664 -64 -16 696 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248471265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xori_func Xori_func:inst14 " "Elaborating entity \"Xori_func\" for hierarchy \"Xori_func:inst14\"" {  } { { "oac2/oac2.bdf" "inst14" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1176 2832 3000 1272 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248471266 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst11 " "Primitive \"NOT\" of instance \"inst11\" not used" {  } { { "Xori_Function/Xori_func.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Xori_Function/Xori_func.bdf" { { 528 552 600 560 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248471266 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "Xori_Function/Xori_func.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Xori_Function/Xori_func.bdf" { { 568 552 600 600 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248471266 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "Xori_Function/Xori_func.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Xori_Function/Xori_func.bdf" { { 608 552 600 640 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248471266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41_foward mux41_foward:inst11 " "Elaborating entity \"mux41_foward\" for hierarchy \"mux41_foward:inst11\"" {  } { { "oac2/oac2.bdf" "inst11" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 360 3144 3288 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248471275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux41_foward:inst11\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux41_foward:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux41_foward.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux41_foward.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248471278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux41_foward:inst11\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux41_foward:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux41_foward.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux41_foward.vhd" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248471279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux41_foward:inst11\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux41_foward:inst11\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248471279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248471279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248471279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248471279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248471279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248471279 ""}  } { { "mux41_foward.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/mux41_foward.vhd" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248471279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_99e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_99e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_99e " "Found entity 1: mux_99e" {  } { { "db/mux_99e.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_99e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248471326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248471326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_99e mux41_foward:inst11\|LPM_MUX:LPM_MUX_component\|mux_99e:auto_generated " "Elaborating entity \"mux_99e\" for hierarchy \"mux41_foward:inst11\|LPM_MUX:LPM_MUX_component\|mux_99e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248471326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:inst27 " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:inst27\"" {  } { { "oac2/oac2.bdf" "inst27" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 848 3696 3872 1008 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248471376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador forwarding_unit:inst27\|comparador:inst32 " "Elaborating entity \"comparador\" for hierarchy \"forwarding_unit:inst27\|comparador:inst32\"" {  } { { "Forward_Unit/forwarding_unit.bdf" "inst32" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Forward_Unit/forwarding_unit.bdf" { { 592 1064 1192 688 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248471386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Comparador/comparador.vhd" "LPM_COMPARE_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Comparador/comparador.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248471390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Comparador/comparador.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Comparador/comparador.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248471391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248471391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248471391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248471391 ""}  } { { "Comparador/comparador.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Comparador/comparador.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248471391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_peg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_peg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_peg " "Found entity 1: cmpr_peg" {  } { { "db/cmpr_peg.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/cmpr_peg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248471431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248471431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_peg forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component\|cmpr_peg:auto_generated " "Elaborating entity \"cmpr_peg\" for hierarchy \"forwarding_unit:inst27\|comparador:inst32\|lpm_compare:LPM_COMPARE_component\|cmpr_peg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248471432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2_left shift2_left:instahsgdags " "Elaborating entity \"shift2_left\" for hierarchy \"shift2_left:instahsgdags\"" {  } { { "oac2/oac2.bdf" "instahsgdags" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -8 3072 3280 88 "instahsgdags" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_2_left shift2_left:instahsgdags\|lpm_clshift_2_left:inst " "Elaborating entity \"lpm_clshift_2_left\" for hierarchy \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\"" {  } { { "shift2_left/shift2_left.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/shift2_left.bdf" { { 72 280 456 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "LPM_CLSHIFT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 2 " "Parameter \"lpm_widthdist\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473511 ""}  } { { "shift2_left/lpm_clshift_2_left.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/shift2_left/lpm_clshift_2_left.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248473511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_rkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_rkb " "Found entity 1: lpm_clshift_rkb" {  } { { "db/lpm_clshift_rkb.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_clshift_rkb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248473515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248473515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_rkb shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_rkb:auto_generated " "Elaborating entity \"lpm_clshift_rkb\" for hierarchy \"shift2_left:instahsgdags\|lpm_clshift_2_left:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_rkb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Endereco_jump Endereco_jump:inst40 " "Elaborating entity \"Endereco_jump\" for hierarchy \"Endereco_jump:inst40\"" {  } { { "oac2/oac2.bdf" "inst40" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -336 3048 3296 -240 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lui_result lui_result:inst43 " "Elaborating entity \"lui_result\" for hierarchy \"lui_result:inst43\"" {  } { { "oac2/oac2.bdf" "inst43" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 624 3584 3784 720 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_lui lui_result:inst43\|shift_lui:inst9 " "Elaborating entity \"shift_lui\" for hierarchy \"lui_result:inst43\|shift_lui:inst9\"" {  } { { "Shift_lui/lui_result.bdf" "inst9" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/lui_result.bdf" { { 88 328 504 168 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shift_lui/shift_lui.vhd" "LPM_CLSHIFT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/shift_lui.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "Shift_lui/shift_lui.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/shift_lui.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473553 ""}  } { { "Shift_lui/shift_lui.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Shift_lui/shift_lui.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248473553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_clshift_ukb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248473559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248473559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"lui_result:inst43\|shift_lui:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_5bits mux21_5bits:inst33 " "Elaborating entity \"mux21_5bits\" for hierarchy \"mux21_5bits:inst33\"" {  } { { "oac2/oac2.bdf" "inst33" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 688 2968 3112 768 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux21_5bits:inst33\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux21_5bits:inst33\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_5bits/mux21_5bits.vhd" "LPM_MUX_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux21_5bits:inst33\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux21_5bits:inst33\|LPM_MUX:LPM_MUX_component\"" {  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux21_5bits:inst33\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux21_5bits:inst33\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473577 ""}  } { { "Mux21_5bits/mux21_5bits.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Mux21_5bits/mux21_5bits.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248473577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m7e " "Found entity 1: mux_m7e" {  } { { "db/mux_m7e.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_m7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248473627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248473627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m7e mux21_5bits:inst33\|LPM_MUX:LPM_MUX_component\|mux_m7e:auto_generated " "Elaborating entity \"mux_m7e\" for hierarchy \"mux21_5bits:inst33\|LPM_MUX:LPM_MUX_component\|mux_m7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:inst25 " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:inst25\"" {  } { { "oac2/oac2.bdf" "inst25" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 136 5064 5336 296 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem_ram datamemory:inst25\|data_mem_ram:inst " "Elaborating entity \"data_mem_ram\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\"" {  } { { "DataMemory/datamemory.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/DataMemory/datamemory.bdf" { { 224 480 736 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_DataMemory/data_mem_ram.vhd" "altsyncram_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PipelineData.mif " "Parameter \"init_file\" = \"PipelineData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473660 ""}  } { { "ram_DataMemory/data_mem_ram.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/ram_DataMemory/data_mem_ram.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248473660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59s3 " "Found entity 1: altsyncram_59s3" {  } { { "db/altsyncram_59s3.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/altsyncram_59s3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248473730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248473730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59s3 datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated " "Elaborating entity \"altsyncram_59s3\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248473775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248473775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_59s3.tdf" "decode2" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/altsyncram_59s3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248473823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248473823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|mux_gob:mux3 " "Elaborating entity \"mux_gob\" for hierarchy \"datamemory:inst25\|data_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_59s3:auto_generated\|mux_gob:mux3\"" {  } { { "db/altsyncram_59s3.tdf" "mux3" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/altsyncram_59s3.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ra_reg_31 Ra_reg_31:instuuyd " "Elaborating entity \"Ra_reg_31\" for hierarchy \"Ra_reg_31:instuuyd\"" {  } { { "oac2/oac2.bdf" "instuuyd" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -160 1576 1688 -112 "instuuyd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "LPM_CONSTANT_component" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Ra_reg_31:instuuyd\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473862 ""}  } { { "Ra_reg_31/Ra_reg_31.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Ra_reg_31/Ra_reg_31.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248473862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:inst1ppoub " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:inst1ppoub\"" {  } { { "oac2/oac2.bdf" "inst1ppoub" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 656 1784 2056 752 "inst1ppoub" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_helper2 sign_ext:inst1ppoub\|sign_ext_helper2:inst2 " "Elaborating entity \"sign_ext_helper2\" for hierarchy \"sign_ext:inst1ppoub\|sign_ext_helper2:inst2\"" {  } { { "Sign_Ext/sign_ext.bdf" "inst2" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext/sign_ext.bdf" { { -272 608 808 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_helper sign_ext:inst1ppoub\|sign_ext_helper:inst " "Elaborating entity \"sign_ext_helper\" for hierarchy \"sign_ext:inst1ppoub\|sign_ext_helper:inst\"" {  } { { "Sign_Ext/sign_ext.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext/sign_ext.bdf" { { 0 264 464 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_zero sign_ext_zero:inst28 " "Elaborating entity \"sign_ext_zero\" for hierarchy \"sign_ext_zero:inst28\"" {  } { { "oac2/oac2.bdf" "inst28" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 760 1760 2096 856 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473866 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst17 " "Primitive \"GND\" of instance \"inst17\" not used" {  } { { "Sign_Ext_zero/sign_ext_zero.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Sign_Ext_zero/sign_ext_zero.bdf" { { 624 632 664 656 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1562248473866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numeroexcessao numeroexcessao:inst " "Elaborating entity \"numeroexcessao\" for hierarchy \"numeroexcessao:inst\"" {  } { { "oac2/oac2.bdf" "inst" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -32 -392 -280 64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant:inst8 " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant:inst8\"" {  } { { "oac2/oac2.bdf" "inst8" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 136 440 552 184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant:inst8 " "Elaborated megafunction instantiation \"lpm_constant:inst8\"" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 136 440 552 184 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant:inst8 " "Instantiated megafunction \"lpm_constant:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562248473908 ""}  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 136 440 552 184 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562248473908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_0j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0j4 " "Found entity 1: lpm_constant_0j4" {  } { { "db/lpm_constant_0j4.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/lpm_constant_0j4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562248473913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248473913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0j4 lpm_constant:inst8\|lpm_constant_0j4:ag " "Elaborating entity \"lpm_constant_0j4\" for hierarchy \"lpm_constant:inst8\|lpm_constant_0j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248473914 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\] " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8 " "Synthesized away node \"32bitULA6funcoes:instpoiiuyh\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -288 3432 3672 0 "instpoiiuyh" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:instpoiiuyh|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult1\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult3\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult5\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\] " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out4\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out6\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8 " "Synthesized away node \"32bitULA6funcoes:inst3\|lpm_mult_alu:inst55\|lpm_mult:lpm_mult_component\|mult_pfn:auto_generated\|mac_out8\"" {  } { { "db/mult_pfn.tdf" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/db/mult_pfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "lpm_mult/lpm_mult_alu.vhd" "" { Text "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/lpm_mult/lpm_mult_alu.vhd" 78 0 0 } } { "32bitULA6funcoes/32bitULA6funcoes.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/32bitULA6funcoes/32bitULA6funcoes.bdf" { { 7008 560 728 7104 "inst55" "" } } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -208 328 568 80 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562248477579 "|oac2|32bitULA6funcoes:inst3|lpm_mult_alu:inst55|lpm_mult:lpm_mult_component|mult_pfn:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562248477579 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562248477579 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1562248479887 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1562248479887 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALUcontrol_to_ULA\[3\] GND " "Pin \"ALUcontrol_to_ULA\[3\]\" is stuck at GND" {  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA\[3..0\]" "" } { 352 3552 3680 368 "ALUcontrol_to_ULA\[0\]" "" } { 368 3552 3680 384 "ALUcontrol_to_ULA\[1\]" "" } { 400 3552 3680 416 "ALUcontrol_to_ULA\[2\]" "" } { 384 3552 3680 400 "ALUcontrol_to_ULA\[3\]" "" } { 848 3240 3368 864 "ALUcontrol_to_ULA\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562248491587 "|oac2|ALUcontrol_to_ULA[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562248491587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562248491979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562248505976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562248510030 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562248510030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6532 " "Implemented 6532 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562248510604 ""} { "Info" "ICUT_CUT_TM_OPINS" "512 " "Implemented 512 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562248510604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5914 " "Implemented 5914 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562248510604 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1562248510604 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1562248510604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562248510604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1197 " "Peak virtual memory: 1197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562248510665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  4 10:55:10 2019 " "Processing ended: Thu Jul  4 10:55:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562248510665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562248510665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562248510665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562248510665 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562248511862 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1562248511862 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1562248511872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562248511872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  4 10:55:11 2019 " "Processing started: Thu Jul  4 10:55:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562248511872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562248511872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off oac2 -c oac2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562248511872 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1562248511936 ""}
{ "Info" "0" "" "Project  = oac2" {  } {  } 0 0 "Project  = oac2" 0 0 "Fitter" 0 0 1562248511937 ""}
{ "Info" "0" "" "Revision = oac2" {  } {  } 0 0 "Revision = oac2" 0 0 "Fitter" 0 0 1562248511937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1562248512116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1562248512116 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "oac2 EP4CE115F29C9L " "Automatically selected device EP4CE115F29C9L for design oac2" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1562248514549 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1562248514550 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1562248514628 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1562248514628 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated\|ram_block1a31 " "Atom \"instructionmemory:inst2\|inst_mem_ram:inst\|altsyncram:altsyncram_component\|altsyncram_t2u1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1562248514712 "|oac2|instructionmemory:inst2|inst_mem_ram:inst|altsyncram:altsyncram_component|altsyncram_t2u1:auto_generated|ram_block1a31"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1562248514712 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562248515164 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562248515171 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C9L " "Device EP4CE40F29C9L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562248515366 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C9L " "Device EP4CE30F29C9L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562248515366 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C9L " "Device EP4CE55F29C9L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562248515366 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C9L " "Device EP4CE75F29C9L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562248515366 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562248515366 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17891 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562248515383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17893 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562248515383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17895 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562248515383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17897 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562248515383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17899 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562248515383 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562248515383 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562248515393 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1562248516796 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "514 514 " "No exact pin location assignment(s) for 514 pins of 514 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1562248517842 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "oac2.sdc " "Synopsys Design Constraints File file not found: 'oac2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562248519656 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562248519657 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562248519762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1562248519763 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562248519766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node DataCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562248520848 ""}  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 368 4840 5008 384 "DataCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17888 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562248520848 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM-WB:inst22\|reg1:instt1\|b0 " "Destination node reg_MEM-WB:inst22\|reg1:instt1\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8491 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM-WB:inst22\|reg1:inst16\|b0 " "Destination node reg_MEM-WB:inst22\|reg1:inst16\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8489 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM-WB:inst22\|reg1:inst17\|b0 " "Destination node reg_MEM-WB:inst22\|reg1:inst17\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8488 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_EX-MEM:inst21\|reg1:instt1\|b0 " "Destination node reg_EX-MEM:inst21\|reg1:instt1\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_EX-MEM:inst21\|reg1:inst17\|b0 " "Destination node reg_EX-MEM:inst21\|reg1:inst17\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_EX-MEM:inst21\|reg1:inst16\|b0 " "Destination node reg_EX-MEM:inst21\|reg1:inst16\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM-WB:inst22\|reg1:inst15\|b0 " "Destination node reg_MEM-WB:inst22\|reg1:inst15\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_EX-MEM:inst21\|reg1:inst15\|b0 " "Destination node reg_EX-MEM:inst21\|reg1:inst15\|b0" {  } { { "Reg1/reg1.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg1/reg1.bdf" { { 400 832 896 480 "b0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 8251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562248520848 ""}  } { { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 736 584 752 752 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17887 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562248520848 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_ff:excep\|dffs\[0\]  " "Automatically promoted node lpm_ff:excep\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ff:excep\|dffs\[0\] " "Destination node lpm_ff:excep\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_ff.tdf" 63 7 0 } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5746 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b30 " "Destination node program_counter:ianst\|reg32:inst\|b30" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 3496 608 672 3576 "b30" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5773 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b29 " "Destination node program_counter:ianst\|reg32:inst\|b29" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 3384 600 664 3464 "b29" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b28 " "Destination node program_counter:ianst\|reg32:inst\|b28" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 3240 600 664 3320 "b28" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5771 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b27 " "Destination node program_counter:ianst\|reg32:inst\|b27" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 3112 608 672 3192 "b27" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5770 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b26 " "Destination node program_counter:ianst\|reg32:inst\|b26" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 2992 616 680 3072 "b26" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5769 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b25 " "Destination node program_counter:ianst\|reg32:inst\|b25" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 2872 600 664 2952 "b25" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5751 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b24 " "Destination node program_counter:ianst\|reg32:inst\|b24" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 2752 608 672 2832 "b24" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5768 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b23 " "Destination node program_counter:ianst\|reg32:inst\|b23" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 2600 600 664 2680 "b23" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5767 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:ianst\|reg32:inst\|b22 " "Destination node program_counter:ianst\|reg32:inst\|b22" {  } { { "Reg32/reg32.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/Reg32/reg32.bdf" { { 2472 608 672 2552 "b22" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5766 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562248520848 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1562248520848 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562248520848 ""}  } { { "lpm_ff.tdf" "" { Text "/home/guileb/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_ff.tdf" 63 7 0 } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5746 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562248520848 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562248522241 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562248522252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562248522253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562248522266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562248522285 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562248522304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562248522322 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1562248522331 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562248522331 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "512 unused 2.5V 0 512 0 " "Number of I/O pins in group: 512 (unused VREF, 2.5V VCCIO, 0 input, 512 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1562248522368 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1562248522368 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1562248522368 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248522371 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248522371 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248522371 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248522371 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248522371 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248522371 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248522371 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248522371 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1562248522371 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1562248522371 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 56 0 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 56 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 62 1 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 71 2 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 71 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 69 2 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 69 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 63 2 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 63 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 56 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 56 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 70 2 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 70 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 69 2 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 69 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562248541164 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1562248541164 ""}
{ "Error" "EFSAC_FSAC_NUM_NOT_PLACED_PINS" "514 3 " "Design has 514 pins, but Fitter can't place 3 pins" {  } {  } 0 176208 "Design has %1!d! pins, but Fitter can't place %2!d! pins" 0 0 "Fitter" 0 -1 1562248541164 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "DadosRS\[30\] 2.5 V Off off " "Can't place pin DadosRS\[30\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "62 2 61 " "Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[22\] " "Pin saidapc\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4909 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[23\] " "Pin saidapc\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4908 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[24\] " "Pin saidapc\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[25\] " "Pin saidapc\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4906 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[26\] " "Pin saidapc\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4905 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[27\] " "Pin saidapc\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4904 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[28\] " "Pin saidapc\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4903 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[29\] " "Pin saidapc\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4902 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[30\] " "Pin saidapc\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4901 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[31\] " "Pin saidapc\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4900 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[1\] " "Pin ID_control\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4947 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[27\] " "Pin result_end_pipe\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4957 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[28\] " "Pin result_end_pipe\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4956 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[29\] " "Pin result_end_pipe\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4955 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[30\] " "Pin result_end_pipe\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4954 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[31\] " "Pin result_end_pipe\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4953 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "direction_to_ULA " "Pin direction_to_ULA" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { direction_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 904 3464 3480 1083 "direction_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5412 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "xor_op_to_ULA " "Pin xor_op_to_ULA" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { xor_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1432 3280 3296 1608 "xor_op_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5411 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "clo_op_to_ULA " "Pin clo_op_to_ULA" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { clo_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1112 3064 3080 1288 "clo_op_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5410 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[0\] " "Pin ALUcontrol_to_ULA\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4952 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[1\] " "Pin ALUcontrol_to_ULA\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4951 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[2\] " "Pin ALUcontrol_to_ULA\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4950 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[3\] " "Pin ALUcontrol_to_ULA\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4949 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "EscreveReg_mem_to_fw " "Pin EscreveReg_mem_to_fw" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_mem_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1048 3544 3765 1064 "EscreveReg_mem_to_fw" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "EscreveReg_wb_to_fw " "Pin EscreveReg_wb_to_fw" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_wb_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1088 3584 3788 1104 "EscreveReg_wb_to_fw" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[0\] " "Pin ID_control\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[31\] " "Pin dados_low\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5021 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[2\] " "Pin ID_control\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4946 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[3\] " "Pin ID_control\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4945 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[4\] " "Pin ID_control\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4944 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[5\] " "Pin ID_control\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4943 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[6\] " "Pin ID_control\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4942 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[7\] " "Pin ID_control\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4941 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[8\] " "Pin ID_control\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4940 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[9\] " "Pin ID_control\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4939 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[10\] " "Pin ID_control\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4938 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[11\] " "Pin ID_control\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4937 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[12\] " "Pin ID_control\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4936 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[13\] " "Pin ID_control\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4935 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[14\] " "Pin ID_control\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4934 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[15\] " "Pin ID_control\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4933 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[16\] " "Pin ID_control\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4932 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[15\] " "Pin DadosRT\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[0\] " "Pin DadosRT\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5116 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[1\] " "Pin DadosRT\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[2\] " "Pin DadosRT\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[3\] " "Pin DadosRT\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[4\] " "Pin DadosRT\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[5\] " "Pin DadosRT\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[6\] " "Pin DadosRT\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[7\] " "Pin DadosRT\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[8\] " "Pin DadosRT\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[9\] " "Pin DadosRT\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[10\] " "Pin DadosRT\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[11\] " "Pin DadosRT\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[12\] " "Pin DadosRT\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[13\] " "Pin DadosRT\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[14\] " "Pin DadosRT\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[31\] " "Pin instrlidas\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[16\] " "Pin DadosRT\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[17\] " "Pin DadosRT\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5099 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4909 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4908 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4907 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4906 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4905 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4904 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4903 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4902 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4901 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4900 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4947 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4957 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4956 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4955 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4954 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4953 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5412 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5411 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5410 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4952 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4951 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4950 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4949 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5409 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4948 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5021 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4946 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4945 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4944 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4943 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4942 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4941 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4940 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4939 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4938 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4937 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4936 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4935 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4934 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4933 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4932 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5101 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5116 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5115 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5114 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5113 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5112 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5111 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5110 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5109 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5108 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5107 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5106 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5105 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5104 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5103 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5102 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5117 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5100 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5099 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { direction_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 904 3464 3480 1083 "direction_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { xor_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1432 3280 3296 1608 "xor_op_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { clo_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1112 3064 3080 1288 "clo_op_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_mem_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1048 3544 3765 1064 "EscreveReg_mem_to_fw" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_wb_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1088 3584 3788 1104 "EscreveReg_wb_to_fw" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[17] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541164 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "72 3 71 " "Too many output or bidirectional pins (72) are assigned in I/O bank 3. The I/O bank has only 71 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[15\] " "Pin t1\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[0\] " "Pin t1\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[1\] " "Pin t1\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5243 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[2\] " "Pin t1\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[3\] " "Pin t1\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5241 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[4\] " "Pin t1\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5240 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[5\] " "Pin t1\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[6\] " "Pin t1\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[7\] " "Pin t1\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[8\] " "Pin t1\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5236 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[9\] " "Pin t1\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[10\] " "Pin t1\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[11\] " "Pin t1\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[12\] " "Pin t1\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[13\] " "Pin t1\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[14\] " "Pin t1\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[31\] " "Pin t2\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[16\] " "Pin t1\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[17\] " "Pin t1\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[18\] " "Pin t1\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[19\] " "Pin t1\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5225 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[20\] " "Pin t1\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5224 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[21\] " "Pin t1\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[22\] " "Pin t1\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[23\] " "Pin t1\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5221 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[24\] " "Pin t1\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[25\] " "Pin t1\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5219 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[26\] " "Pin t1\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[27\] " "Pin t1\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5217 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[28\] " "Pin t1\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5216 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[29\] " "Pin t1\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5215 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[30\] " "Pin t1\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5214 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[15\] " "Pin t2\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5261 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[0\] " "Pin t2\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5276 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[1\] " "Pin t2\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5275 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[2\] " "Pin t2\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5274 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[3\] " "Pin t2\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5273 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[4\] " "Pin t2\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5272 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[5\] " "Pin t2\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5271 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[6\] " "Pin t2\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5270 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[7\] " "Pin t2\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[8\] " "Pin t2\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[9\] " "Pin t2\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5267 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[10\] " "Pin t2\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5266 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[11\] " "Pin t2\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5265 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[12\] " "Pin t2\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5264 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[13\] " "Pin t2\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[14\] " "Pin t2\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5262 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[31\] " "Pin t1\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[16\] " "Pin t2\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5260 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[17\] " "Pin t2\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5259 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[18\] " "Pin t2\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[19\] " "Pin t2\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[20\] " "Pin t2\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[21\] " "Pin t2\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[22\] " "Pin t2\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[23\] " "Pin t2\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[24\] " "Pin t2\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[25\] " "Pin t2\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[26\] " "Pin t2\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[27\] " "Pin t2\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[28\] " "Pin t2\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[29\] " "Pin t2\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[30\] " "Pin t2\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[15\] " "Pin resultALU\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5165 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[0\] " "Pin resultALU\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[1\] " "Pin resultALU\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[2\] " "Pin resultALU\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[3\] " "Pin resultALU\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[4\] " "Pin resultALU\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[5\] " "Pin resultALU\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5229 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5244 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5243 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5242 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5241 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5240 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5239 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5238 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5237 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5236 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5235 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5234 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5233 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5232 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5231 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5230 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5245 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5228 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5227 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5226 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5225 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5224 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5223 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5222 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5221 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5220 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5219 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5218 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5217 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5216 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5215 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5214 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5261 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5276 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5275 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5274 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5273 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5272 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5271 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5270 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5269 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5268 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5267 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5266 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5265 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5264 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5263 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5262 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5213 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5260 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5259 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5258 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5257 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5256 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5255 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5254 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5253 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5252 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5251 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5250 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5249 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5248 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5247 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5246 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5165 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5180 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5179 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5178 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5177 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5176 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5175 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[5] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541164 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "70 4 69 " "Too many output or bidirectional pins (70) are assigned in I/O bank 4. The I/O bank has only 69 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[12\] " "Pin t5\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[13\] " "Pin t5\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[14\] " "Pin t5\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5358 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[31\] " "Pin v0\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[16\] " "Pin t5\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[17\] " "Pin t5\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[18\] " "Pin t5\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5354 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[19\] " "Pin t5\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[20\] " "Pin t5\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[21\] " "Pin t5\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[22\] " "Pin t5\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[23\] " "Pin t5\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[24\] " "Pin t5\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[25\] " "Pin t5\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[26\] " "Pin t5\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[27\] " "Pin t5\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5345 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[28\] " "Pin t5\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[29\] " "Pin t5\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[30\] " "Pin t5\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5342 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[15\] " "Pin v0\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[0\] " "Pin v0\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5404 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[1\] " "Pin v0\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[2\] " "Pin v0\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5402 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[3\] " "Pin v0\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[4\] " "Pin v0\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5400 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[5\] " "Pin v0\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[6\] " "Pin v0\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5398 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[7\] " "Pin v0\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[8\] " "Pin v0\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[9\] " "Pin v0\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[10\] " "Pin v0\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[11\] " "Pin v0\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5393 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[12\] " "Pin v0\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5392 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[13\] " "Pin v0\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[14\] " "Pin v0\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[31\] " "Pin t5\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5341 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[16\] " "Pin v0\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[17\] " "Pin v0\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[18\] " "Pin v0\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5386 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[19\] " "Pin v0\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5385 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[20\] " "Pin v0\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5384 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[21\] " "Pin v0\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5383 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[22\] " "Pin v0\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[23\] " "Pin v0\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[24\] " "Pin v0\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[25\] " "Pin v0\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[26\] " "Pin v0\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[27\] " "Pin v0\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[28\] " "Pin v0\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[29\] " "Pin v0\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[30\] " "Pin v0\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[15\] " "Pin t3\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[0\] " "Pin t3\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5308 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[1\] " "Pin t3\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[2\] " "Pin t3\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[3\] " "Pin t3\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[4\] " "Pin t3\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[5\] " "Pin t3\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[6\] " "Pin t3\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5302 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[7\] " "Pin t3\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[8\] " "Pin t3\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[9\] " "Pin t3\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[10\] " "Pin t3\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[11\] " "Pin t3\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[12\] " "Pin t3\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[13\] " "Pin t3\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[14\] " "Pin t3\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[31\] " "Pin t4\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5309 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[16\] " "Pin t3\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5360 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5359 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5358 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5373 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5356 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5355 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5354 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5353 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5352 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5351 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5350 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5349 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5348 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5347 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5346 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5345 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5344 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5343 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5342 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5404 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5403 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5402 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5401 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5400 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5399 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5398 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5397 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5396 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5395 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5394 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5393 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5392 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5341 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5387 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5386 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5385 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5384 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5383 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5381 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5380 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5379 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5378 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5377 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5376 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5375 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5374 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5293 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5308 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5307 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5306 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5305 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5304 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5303 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5302 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5301 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5300 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5299 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5298 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5297 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5296 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5295 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5294 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5309 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5292 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[16] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541164 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "64 5 63 " "Too many output or bidirectional pins (64) are assigned in I/O bank 5. The I/O bank has only 63 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[17\] " "Pin result_end_pipe\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4967 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[18\] " "Pin result_end_pipe\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4966 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[19\] " "Pin result_end_pipe\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4965 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[20\] " "Pin result_end_pipe\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4964 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[21\] " "Pin result_end_pipe\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4963 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[22\] " "Pin result_end_pipe\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4962 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[23\] " "Pin result_end_pipe\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4961 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[24\] " "Pin result_end_pipe\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4960 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[25\] " "Pin result_end_pipe\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4959 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[15\] " "Pin dados_hi\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5005 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[0\] " "Pin dados_hi\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5020 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[1\] " "Pin dados_hi\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5019 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[2\] " "Pin dados_hi\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5018 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[3\] " "Pin dados_hi\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5017 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[4\] " "Pin dados_hi\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5016 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[5\] " "Pin dados_hi\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5015 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[6\] " "Pin dados_hi\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5014 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[7\] " "Pin dados_hi\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5013 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[8\] " "Pin dados_hi\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5012 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[9\] " "Pin dados_hi\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5011 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[10\] " "Pin dados_hi\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5010 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[11\] " "Pin dados_hi\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5009 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[12\] " "Pin dados_hi\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[13\] " "Pin dados_hi\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5007 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[14\] " "Pin dados_hi\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5006 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[26\] " "Pin result_end_pipe\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4958 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[16\] " "Pin dados_hi\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5004 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[17\] " "Pin dados_hi\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[18\] " "Pin dados_hi\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5002 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[19\] " "Pin dados_hi\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5001 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[20\] " "Pin dados_hi\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5000 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[21\] " "Pin dados_hi\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4999 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[22\] " "Pin dados_hi\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[23\] " "Pin dados_hi\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4997 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[24\] " "Pin dados_hi\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4996 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[25\] " "Pin dados_hi\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4995 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[26\] " "Pin dados_hi\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4994 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[27\] " "Pin dados_hi\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4993 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[28\] " "Pin dados_hi\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4992 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[29\] " "Pin dados_hi\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4991 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[30\] " "Pin dados_hi\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4990 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[16\] " "Pin saidapc\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4915 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[1\] " "Pin saidapc\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4930 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[2\] " "Pin saidapc\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4929 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[3\] " "Pin saidapc\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4928 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[4\] " "Pin saidapc\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[5\] " "Pin saidapc\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4926 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[6\] " "Pin saidapc\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4925 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[7\] " "Pin saidapc\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4924 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[8\] " "Pin saidapc\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4923 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[9\] " "Pin saidapc\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4922 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[10\] " "Pin saidapc\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4921 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[11\] " "Pin saidapc\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4920 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[12\] " "Pin saidapc\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[13\] " "Pin saidapc\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4918 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[14\] " "Pin saidapc\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4917 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[15\] " "Pin saidapc\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4916 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[0\] " "Pin saidapc\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4931 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[17\] " "Pin saidapc\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4914 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[18\] " "Pin saidapc\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4913 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[19\] " "Pin saidapc\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4912 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[20\] " "Pin saidapc\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4911 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[21\] " "Pin saidapc\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4910 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4967 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4966 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4965 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4964 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4963 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4962 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4961 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4960 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4959 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5005 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5020 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5019 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5018 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5017 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5016 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5015 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5014 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5013 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5012 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5011 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5010 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5009 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5008 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5007 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5006 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4958 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5004 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5003 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5002 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5001 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5000 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4999 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4998 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4997 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4996 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4995 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4994 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4993 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4992 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4991 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4990 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4915 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4930 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4929 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4928 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4927 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4926 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4925 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4924 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4923 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4922 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4921 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4920 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4919 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4918 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4917 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4916 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4931 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4914 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4913 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4912 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4911 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4910 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[21] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541164 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "57 6 56 " "Too many output or bidirectional pins (57) are assigned in I/O bank 6. The I/O bank has only 56 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17899 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[18\] " "Pin DadosRT\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5098 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[19\] " "Pin DadosRT\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5097 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[20\] " "Pin DadosRT\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5096 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[21\] " "Pin DadosRT\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5095 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[22\] " "Pin DadosRT\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5094 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[23\] " "Pin DadosRT\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5093 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[24\] " "Pin DadosRT\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5092 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[25\] " "Pin DadosRT\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5091 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[26\] " "Pin DadosRT\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5090 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[27\] " "Pin DadosRT\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5089 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[28\] " "Pin DadosRT\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5088 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[29\] " "Pin DadosRT\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5087 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[30\] " "Pin DadosRT\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5086 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[15\] " "Pin instrlidas\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5133 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[0\] " "Pin instrlidas\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[1\] " "Pin instrlidas\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5147 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[2\] " "Pin instrlidas\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[3\] " "Pin instrlidas\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[4\] " "Pin instrlidas\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[5\] " "Pin instrlidas\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5143 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[6\] " "Pin instrlidas\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[7\] " "Pin instrlidas\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5141 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[8\] " "Pin instrlidas\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5140 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[9\] " "Pin instrlidas\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5139 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[10\] " "Pin instrlidas\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5138 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[11\] " "Pin instrlidas\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[12\] " "Pin instrlidas\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5136 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[13\] " "Pin instrlidas\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5135 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[14\] " "Pin instrlidas\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5134 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[31\] " "Pin DadosRT\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5085 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[16\] " "Pin instrlidas\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5132 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[17\] " "Pin instrlidas\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5131 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[18\] " "Pin instrlidas\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5130 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[19\] " "Pin instrlidas\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5129 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[20\] " "Pin instrlidas\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5128 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[21\] " "Pin instrlidas\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5127 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[22\] " "Pin instrlidas\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5126 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[23\] " "Pin instrlidas\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5125 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[24\] " "Pin instrlidas\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5124 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[25\] " "Pin instrlidas\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5123 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[26\] " "Pin instrlidas\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5122 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[27\] " "Pin instrlidas\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5121 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[28\] " "Pin instrlidas\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5120 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[29\] " "Pin instrlidas\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[30\] " "Pin instrlidas\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[15\] " "Pin dados_low\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5037 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[0\] " "Pin dados_low\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5052 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[1\] " "Pin dados_low\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5051 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[2\] " "Pin dados_low\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5050 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[3\] " "Pin dados_low\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5049 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[4\] " "Pin dados_low\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5048 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[5\] " "Pin dados_low\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5047 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[6\] " "Pin dados_low\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5046 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[7\] " "Pin dados_low\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5045 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[8\] " "Pin dados_low\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5044 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17899 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5098 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5097 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5096 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5095 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5094 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5093 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5092 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5091 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5090 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5089 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5088 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5087 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5086 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5133 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5148 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5147 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5146 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5145 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5143 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5142 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5141 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5140 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5139 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5138 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5137 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5136 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5135 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5134 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5085 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5132 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5131 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5130 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5129 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5128 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5127 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5126 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5125 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5124 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5123 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5122 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5121 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5120 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5119 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5118 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5037 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5052 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5051 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5050 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5049 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5048 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5047 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5046 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5045 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5044 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[8] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541164 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "71 7 70 " "Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[6\] " "Pin resultALU\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[7\] " "Pin resultALU\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[8\] " "Pin resultALU\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[9\] " "Pin resultALU\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[10\] " "Pin resultALU\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[11\] " "Pin resultALU\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[12\] " "Pin resultALU\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5168 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[13\] " "Pin resultALU\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[14\] " "Pin resultALU\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[31\] " "Pin t0\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[16\] " "Pin resultALU\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[17\] " "Pin resultALU\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5163 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[18\] " "Pin resultALU\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5162 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[19\] " "Pin resultALU\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5161 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[20\] " "Pin resultALU\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[21\] " "Pin resultALU\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[22\] " "Pin resultALU\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[23\] " "Pin resultALU\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5157 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[24\] " "Pin resultALU\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[25\] " "Pin resultALU\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[26\] " "Pin resultALU\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[27\] " "Pin resultALU\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[28\] " "Pin resultALU\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[29\] " "Pin resultALU\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5151 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[30\] " "Pin resultALU\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5150 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[15\] " "Pin t0\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[0\] " "Pin t0\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[1\] " "Pin t0\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[2\] " "Pin t0\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[3\] " "Pin t0\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[4\] " "Pin t0\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5208 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[5\] " "Pin t0\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[6\] " "Pin t0\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[7\] " "Pin t0\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[8\] " "Pin t0\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[9\] " "Pin t0\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[10\] " "Pin t0\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[11\] " "Pin t0\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[12\] " "Pin t0\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[13\] " "Pin t0\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[14\] " "Pin t0\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[31\] " "Pin t3\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[16\] " "Pin t0\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[17\] " "Pin t0\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[18\] " "Pin t0\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[19\] " "Pin t0\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[20\] " "Pin t0\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[21\] " "Pin t0\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[22\] " "Pin t0\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[23\] " "Pin t0\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[24\] " "Pin t0\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[25\] " "Pin t0\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[26\] " "Pin t0\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[27\] " "Pin t0\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[28\] " "Pin t0\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[29\] " "Pin t0\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[30\] " "Pin t0\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[15\] " "Pin t5\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[0\] " "Pin t5\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[1\] " "Pin t5\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[2\] " "Pin t5\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[3\] " "Pin t5\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[4\] " "Pin t5\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[5\] " "Pin t5\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[6\] " "Pin t5\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5366 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[7\] " "Pin t5\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[8\] " "Pin t5\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5364 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[9\] " "Pin t5\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[10\] " "Pin t5\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5362 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[11\] " "Pin t5\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5174 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5173 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5172 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5171 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5170 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5169 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5168 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5167 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5166 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5181 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5164 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5163 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5162 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5161 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5160 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5159 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5158 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5157 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5156 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5155 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5154 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5153 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5152 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5151 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5150 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5197 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5212 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5211 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5210 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5209 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5208 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5207 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5206 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5205 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5204 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5203 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5202 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5201 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5200 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5199 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5198 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5277 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5196 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5195 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5194 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5193 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5192 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5191 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5190 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5189 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5188 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5187 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5186 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5185 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5184 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5183 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5182 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5357 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5372 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5371 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5370 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5369 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5368 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5367 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5366 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5365 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5364 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5363 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5362 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5361 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[11] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541164 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "70 8 69 " "Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[17\] " "Pin t3\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[18\] " "Pin t3\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[19\] " "Pin t3\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[20\] " "Pin t3\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5288 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[21\] " "Pin t3\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5287 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[22\] " "Pin t3\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5286 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[23\] " "Pin t3\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[24\] " "Pin t3\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[25\] " "Pin t3\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[26\] " "Pin t3\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[27\] " "Pin t3\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[28\] " "Pin t3\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5280 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[29\] " "Pin t3\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[30\] " "Pin t3\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5278 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[15\] " "Pin t4\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[0\] " "Pin t4\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5340 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[1\] " "Pin t4\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5339 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[2\] " "Pin t4\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5338 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[3\] " "Pin t4\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5337 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[4\] " "Pin t4\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[5\] " "Pin t4\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5335 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[6\] " "Pin t4\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5334 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[7\] " "Pin t4\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[8\] " "Pin t4\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[9\] " "Pin t4\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[10\] " "Pin t4\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5330 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[11\] " "Pin t4\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[12\] " "Pin t4\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[13\] " "Pin t4\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[14\] " "Pin t4\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5326 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[31\] " "Pin resultALU\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5149 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[16\] " "Pin t4\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[17\] " "Pin t4\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[18\] " "Pin t4\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[19\] " "Pin t4\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5321 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[20\] " "Pin t4\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5320 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[21\] " "Pin t4\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5319 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[22\] " "Pin t4\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5318 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[23\] " "Pin t4\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[24\] " "Pin t4\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[25\] " "Pin t4\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[26\] " "Pin t4\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[27\] " "Pin t4\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[28\] " "Pin t4\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[29\] " "Pin t4\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[30\] " "Pin t4\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5310 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[10\] " "Pin result_end_pipe\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4974 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "exceptGERAL " "Pin exceptGERAL" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { exceptGERAL } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1360 4744 4920 1376 "exceptGERAL" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_B_to_mux\[0\] " "Pin fw_B_to_mux\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 680 3328 3513 696 "fw_B_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_B_to_mux\[1\] " "Pin fw_B_to_mux\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 680 3328 3513 696 "fw_B_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4987 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_A_to_mux\[0\] " "Pin fw_A_to_mux\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 472 3320 3509 488 "fw_A_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4986 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_A_to_mux\[1\] " "Pin fw_A_to_mux\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 472 3320 3509 488 "fw_A_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4985 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[0\] " "Pin result_end_pipe\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4984 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[1\] " "Pin result_end_pipe\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4983 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[2\] " "Pin result_end_pipe\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4982 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[3\] " "Pin result_end_pipe\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4981 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[4\] " "Pin result_end_pipe\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4980 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[5\] " "Pin result_end_pipe\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4979 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[6\] " "Pin result_end_pipe\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4978 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[7\] " "Pin result_end_pipe\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4977 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[8\] " "Pin result_end_pipe\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4976 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[9\] " "Pin result_end_pipe\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4975 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[31\] " "Pin dados_hi\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4989 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[11\] " "Pin result_end_pipe\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4973 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[12\] " "Pin result_end_pipe\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4972 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[13\] " "Pin result_end_pipe\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4971 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[14\] " "Pin result_end_pipe\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4970 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[15\] " "Pin result_end_pipe\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4969 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[16\] " "Pin result_end_pipe\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4968 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541164 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5291 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5290 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5289 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5288 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5287 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5286 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5285 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5284 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5283 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5282 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5281 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5280 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5279 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5278 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5325 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5340 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5339 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5338 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5337 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5336 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5335 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5334 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5333 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5332 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5331 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5330 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5329 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5328 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5327 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5326 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5149 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5324 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5323 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5322 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5321 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5320 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5319 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5318 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5317 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5316 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5315 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5314 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5313 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5312 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5311 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5310 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4974 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5413 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4988 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4987 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4986 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4985 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4984 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4983 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4982 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4981 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4980 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4979 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4978 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4977 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4976 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4975 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4989 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4973 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4972 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4971 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4970 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4969 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4968 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { exceptGERAL } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1360 4744 4920 1376 "exceptGERAL" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 680 3328 3513 696 "fw_B_to_mux" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 472 3320 3509 488 "fw_A_to_mux" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[16] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541164 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1562248541164 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRS[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2240 2256 -128 "DadosRS" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5054 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1562248541164 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "DadosRS\[29\] 2.5 V Off off " "Can't place pin DadosRS\[29\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "62 2 61 " "Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[22\] " "Pin saidapc\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4909 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[23\] " "Pin saidapc\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4908 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[24\] " "Pin saidapc\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[25\] " "Pin saidapc\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4906 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[26\] " "Pin saidapc\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4905 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[27\] " "Pin saidapc\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4904 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[28\] " "Pin saidapc\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4903 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[29\] " "Pin saidapc\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4902 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[30\] " "Pin saidapc\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4901 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[31\] " "Pin saidapc\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4900 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[1\] " "Pin ID_control\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4947 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[27\] " "Pin result_end_pipe\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4957 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[28\] " "Pin result_end_pipe\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4956 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[29\] " "Pin result_end_pipe\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4955 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[30\] " "Pin result_end_pipe\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4954 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[31\] " "Pin result_end_pipe\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4953 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "direction_to_ULA " "Pin direction_to_ULA" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { direction_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 904 3464 3480 1083 "direction_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5412 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "xor_op_to_ULA " "Pin xor_op_to_ULA" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { xor_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1432 3280 3296 1608 "xor_op_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5411 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "clo_op_to_ULA " "Pin clo_op_to_ULA" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { clo_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1112 3064 3080 1288 "clo_op_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5410 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[0\] " "Pin ALUcontrol_to_ULA\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4952 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[1\] " "Pin ALUcontrol_to_ULA\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4951 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[2\] " "Pin ALUcontrol_to_ULA\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4950 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[3\] " "Pin ALUcontrol_to_ULA\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4949 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "EscreveReg_mem_to_fw " "Pin EscreveReg_mem_to_fw" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_mem_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1048 3544 3765 1064 "EscreveReg_mem_to_fw" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "EscreveReg_wb_to_fw " "Pin EscreveReg_wb_to_fw" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_wb_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1088 3584 3788 1104 "EscreveReg_wb_to_fw" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[0\] " "Pin ID_control\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[31\] " "Pin dados_low\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5021 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[2\] " "Pin ID_control\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4946 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[3\] " "Pin ID_control\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4945 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[4\] " "Pin ID_control\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4944 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[5\] " "Pin ID_control\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4943 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[6\] " "Pin ID_control\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4942 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[7\] " "Pin ID_control\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4941 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[8\] " "Pin ID_control\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4940 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[9\] " "Pin ID_control\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4939 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[10\] " "Pin ID_control\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4938 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[11\] " "Pin ID_control\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4937 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[12\] " "Pin ID_control\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4936 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[13\] " "Pin ID_control\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4935 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[14\] " "Pin ID_control\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4934 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[15\] " "Pin ID_control\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4933 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[16\] " "Pin ID_control\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4932 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[15\] " "Pin DadosRT\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[0\] " "Pin DadosRT\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5116 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[1\] " "Pin DadosRT\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[2\] " "Pin DadosRT\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[3\] " "Pin DadosRT\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[4\] " "Pin DadosRT\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[5\] " "Pin DadosRT\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[6\] " "Pin DadosRT\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[7\] " "Pin DadosRT\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[8\] " "Pin DadosRT\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[9\] " "Pin DadosRT\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[10\] " "Pin DadosRT\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[11\] " "Pin DadosRT\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[12\] " "Pin DadosRT\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[13\] " "Pin DadosRT\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[14\] " "Pin DadosRT\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[31\] " "Pin instrlidas\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[16\] " "Pin DadosRT\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[17\] " "Pin DadosRT\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5099 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4909 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4908 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4907 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4906 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4905 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4904 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4903 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4902 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4901 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4900 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4947 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4957 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4956 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4955 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4954 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4953 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5412 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5411 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5410 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4952 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4951 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4950 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4949 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5409 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4948 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5021 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4946 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4945 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4944 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4943 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4942 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4941 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4940 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4939 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4938 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4937 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4936 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4935 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4934 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4933 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4932 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5101 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5116 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5115 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5114 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5113 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5112 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5111 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5110 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5109 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5108 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5107 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5106 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5105 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5104 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5103 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5102 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5117 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5100 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5099 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { direction_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 904 3464 3480 1083 "direction_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { xor_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1432 3280 3296 1608 "xor_op_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { clo_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1112 3064 3080 1288 "clo_op_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_mem_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1048 3544 3765 1064 "EscreveReg_mem_to_fw" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_wb_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1088 3584 3788 1104 "EscreveReg_wb_to_fw" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[17] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541200 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "72 3 71 " "Too many output or bidirectional pins (72) are assigned in I/O bank 3. The I/O bank has only 71 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[15\] " "Pin t1\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[0\] " "Pin t1\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[1\] " "Pin t1\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5243 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[2\] " "Pin t1\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[3\] " "Pin t1\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5241 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[4\] " "Pin t1\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5240 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[5\] " "Pin t1\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[6\] " "Pin t1\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[7\] " "Pin t1\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[8\] " "Pin t1\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5236 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[9\] " "Pin t1\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[10\] " "Pin t1\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[11\] " "Pin t1\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[12\] " "Pin t1\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[13\] " "Pin t1\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[14\] " "Pin t1\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[31\] " "Pin t2\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[16\] " "Pin t1\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[17\] " "Pin t1\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[18\] " "Pin t1\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[19\] " "Pin t1\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5225 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[20\] " "Pin t1\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5224 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[21\] " "Pin t1\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[22\] " "Pin t1\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[23\] " "Pin t1\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5221 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[24\] " "Pin t1\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[25\] " "Pin t1\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5219 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[26\] " "Pin t1\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[27\] " "Pin t1\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5217 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[28\] " "Pin t1\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5216 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[29\] " "Pin t1\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5215 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[30\] " "Pin t1\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5214 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[15\] " "Pin t2\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5261 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[0\] " "Pin t2\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5276 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[1\] " "Pin t2\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5275 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[2\] " "Pin t2\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5274 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[3\] " "Pin t2\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5273 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[4\] " "Pin t2\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5272 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[5\] " "Pin t2\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5271 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[6\] " "Pin t2\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5270 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[7\] " "Pin t2\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[8\] " "Pin t2\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[9\] " "Pin t2\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5267 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[10\] " "Pin t2\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5266 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[11\] " "Pin t2\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5265 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[12\] " "Pin t2\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5264 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[13\] " "Pin t2\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[14\] " "Pin t2\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5262 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[31\] " "Pin t1\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[16\] " "Pin t2\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5260 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[17\] " "Pin t2\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5259 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[18\] " "Pin t2\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[19\] " "Pin t2\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[20\] " "Pin t2\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[21\] " "Pin t2\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[22\] " "Pin t2\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[23\] " "Pin t2\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[24\] " "Pin t2\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[25\] " "Pin t2\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[26\] " "Pin t2\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[27\] " "Pin t2\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[28\] " "Pin t2\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[29\] " "Pin t2\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[30\] " "Pin t2\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[15\] " "Pin resultALU\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5165 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[0\] " "Pin resultALU\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[1\] " "Pin resultALU\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[2\] " "Pin resultALU\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[3\] " "Pin resultALU\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[4\] " "Pin resultALU\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[5\] " "Pin resultALU\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5229 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5244 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5243 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5242 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5241 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5240 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5239 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5238 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5237 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5236 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5235 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5234 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5233 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5232 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5231 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5230 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5245 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5228 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5227 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5226 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5225 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5224 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5223 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5222 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5221 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5220 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5219 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5218 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5217 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5216 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5215 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5214 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5261 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5276 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5275 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5274 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5273 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5272 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5271 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5270 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5269 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5268 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5267 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5266 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5265 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5264 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5263 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5262 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5213 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5260 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5259 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5258 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5257 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5256 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5255 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5254 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5253 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5252 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5251 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5250 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5249 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5248 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5247 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5246 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5165 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5180 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5179 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5178 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5177 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5176 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5175 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[5] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541200 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "70 4 69 " "Too many output or bidirectional pins (70) are assigned in I/O bank 4. The I/O bank has only 69 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[12\] " "Pin t5\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[13\] " "Pin t5\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[14\] " "Pin t5\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5358 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[31\] " "Pin v0\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[16\] " "Pin t5\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[17\] " "Pin t5\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[18\] " "Pin t5\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5354 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[19\] " "Pin t5\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[20\] " "Pin t5\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[21\] " "Pin t5\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[22\] " "Pin t5\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[23\] " "Pin t5\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[24\] " "Pin t5\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[25\] " "Pin t5\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[26\] " "Pin t5\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[27\] " "Pin t5\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5345 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[28\] " "Pin t5\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[29\] " "Pin t5\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[30\] " "Pin t5\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5342 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[15\] " "Pin v0\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[0\] " "Pin v0\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5404 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[1\] " "Pin v0\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[2\] " "Pin v0\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5402 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[3\] " "Pin v0\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[4\] " "Pin v0\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5400 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[5\] " "Pin v0\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[6\] " "Pin v0\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5398 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[7\] " "Pin v0\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[8\] " "Pin v0\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[9\] " "Pin v0\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[10\] " "Pin v0\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[11\] " "Pin v0\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5393 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[12\] " "Pin v0\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5392 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[13\] " "Pin v0\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[14\] " "Pin v0\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[31\] " "Pin t5\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5341 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[16\] " "Pin v0\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[17\] " "Pin v0\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[18\] " "Pin v0\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5386 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[19\] " "Pin v0\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5385 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[20\] " "Pin v0\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5384 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[21\] " "Pin v0\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5383 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[22\] " "Pin v0\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[23\] " "Pin v0\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[24\] " "Pin v0\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[25\] " "Pin v0\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[26\] " "Pin v0\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[27\] " "Pin v0\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[28\] " "Pin v0\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[29\] " "Pin v0\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[30\] " "Pin v0\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[15\] " "Pin t3\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[0\] " "Pin t3\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5308 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[1\] " "Pin t3\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[2\] " "Pin t3\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[3\] " "Pin t3\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[4\] " "Pin t3\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[5\] " "Pin t3\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[6\] " "Pin t3\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5302 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[7\] " "Pin t3\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[8\] " "Pin t3\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[9\] " "Pin t3\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[10\] " "Pin t3\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[11\] " "Pin t3\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[12\] " "Pin t3\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[13\] " "Pin t3\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[14\] " "Pin t3\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[31\] " "Pin t4\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5309 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[16\] " "Pin t3\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5360 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5359 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5358 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5373 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5356 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5355 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5354 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5353 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5352 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5351 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5350 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5349 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5348 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5347 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5346 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5345 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5344 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5343 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5342 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5404 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5403 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5402 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5401 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5400 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5399 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5398 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5397 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5396 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5395 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5394 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5393 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5392 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5341 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5387 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5386 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5385 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5384 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5383 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5381 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5380 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5379 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5378 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5377 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5376 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5375 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5374 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5293 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5308 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5307 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5306 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5305 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5304 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5303 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5302 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5301 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5300 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5299 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5298 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5297 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5296 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5295 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5294 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5309 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5292 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[16] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541200 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "64 5 63 " "Too many output or bidirectional pins (64) are assigned in I/O bank 5. The I/O bank has only 63 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[17\] " "Pin result_end_pipe\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4967 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[18\] " "Pin result_end_pipe\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4966 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[19\] " "Pin result_end_pipe\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4965 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[20\] " "Pin result_end_pipe\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4964 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[21\] " "Pin result_end_pipe\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4963 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[22\] " "Pin result_end_pipe\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4962 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[23\] " "Pin result_end_pipe\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4961 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[24\] " "Pin result_end_pipe\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4960 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[25\] " "Pin result_end_pipe\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4959 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[15\] " "Pin dados_hi\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5005 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[0\] " "Pin dados_hi\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5020 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[1\] " "Pin dados_hi\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5019 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[2\] " "Pin dados_hi\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5018 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[3\] " "Pin dados_hi\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5017 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[4\] " "Pin dados_hi\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5016 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[5\] " "Pin dados_hi\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5015 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[6\] " "Pin dados_hi\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5014 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[7\] " "Pin dados_hi\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5013 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[8\] " "Pin dados_hi\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5012 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[9\] " "Pin dados_hi\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5011 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[10\] " "Pin dados_hi\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5010 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[11\] " "Pin dados_hi\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5009 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[12\] " "Pin dados_hi\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[13\] " "Pin dados_hi\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5007 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[14\] " "Pin dados_hi\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5006 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[26\] " "Pin result_end_pipe\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4958 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[16\] " "Pin dados_hi\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5004 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[17\] " "Pin dados_hi\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[18\] " "Pin dados_hi\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5002 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[19\] " "Pin dados_hi\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5001 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[20\] " "Pin dados_hi\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5000 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[21\] " "Pin dados_hi\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4999 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[22\] " "Pin dados_hi\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[23\] " "Pin dados_hi\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4997 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[24\] " "Pin dados_hi\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4996 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[25\] " "Pin dados_hi\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4995 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[26\] " "Pin dados_hi\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4994 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[27\] " "Pin dados_hi\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4993 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[28\] " "Pin dados_hi\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4992 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[29\] " "Pin dados_hi\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4991 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[30\] " "Pin dados_hi\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4990 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[16\] " "Pin saidapc\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4915 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[1\] " "Pin saidapc\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4930 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[2\] " "Pin saidapc\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4929 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[3\] " "Pin saidapc\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4928 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[4\] " "Pin saidapc\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[5\] " "Pin saidapc\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4926 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[6\] " "Pin saidapc\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4925 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[7\] " "Pin saidapc\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4924 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[8\] " "Pin saidapc\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4923 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[9\] " "Pin saidapc\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4922 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[10\] " "Pin saidapc\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4921 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[11\] " "Pin saidapc\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4920 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[12\] " "Pin saidapc\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[13\] " "Pin saidapc\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4918 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[14\] " "Pin saidapc\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4917 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[15\] " "Pin saidapc\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4916 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[0\] " "Pin saidapc\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4931 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[17\] " "Pin saidapc\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4914 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[18\] " "Pin saidapc\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4913 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[19\] " "Pin saidapc\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4912 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[20\] " "Pin saidapc\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4911 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[21\] " "Pin saidapc\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4910 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4967 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4966 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4965 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4964 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4963 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4962 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4961 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4960 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4959 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5005 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5020 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5019 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5018 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5017 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5016 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5015 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5014 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5013 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5012 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5011 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5010 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5009 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5008 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5007 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5006 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4958 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5004 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5003 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5002 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5001 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5000 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4999 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4998 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4997 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4996 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4995 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4994 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4993 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4992 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4991 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4990 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4915 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4930 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4929 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4928 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4927 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4926 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4925 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4924 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4923 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4922 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4921 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4920 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4919 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4918 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4917 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4916 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4931 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4914 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4913 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4912 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4911 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4910 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[21] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541200 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "57 6 56 " "Too many output or bidirectional pins (57) are assigned in I/O bank 6. The I/O bank has only 56 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17899 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[18\] " "Pin DadosRT\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5098 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[19\] " "Pin DadosRT\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5097 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[20\] " "Pin DadosRT\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5096 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[21\] " "Pin DadosRT\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5095 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[22\] " "Pin DadosRT\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5094 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[23\] " "Pin DadosRT\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5093 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[24\] " "Pin DadosRT\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5092 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[25\] " "Pin DadosRT\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5091 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[26\] " "Pin DadosRT\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5090 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[27\] " "Pin DadosRT\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5089 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[28\] " "Pin DadosRT\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5088 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[29\] " "Pin DadosRT\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5087 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[30\] " "Pin DadosRT\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5086 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[15\] " "Pin instrlidas\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5133 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[0\] " "Pin instrlidas\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[1\] " "Pin instrlidas\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5147 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[2\] " "Pin instrlidas\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[3\] " "Pin instrlidas\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[4\] " "Pin instrlidas\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[5\] " "Pin instrlidas\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5143 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[6\] " "Pin instrlidas\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[7\] " "Pin instrlidas\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5141 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[8\] " "Pin instrlidas\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5140 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[9\] " "Pin instrlidas\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5139 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[10\] " "Pin instrlidas\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5138 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[11\] " "Pin instrlidas\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[12\] " "Pin instrlidas\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5136 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[13\] " "Pin instrlidas\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5135 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[14\] " "Pin instrlidas\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5134 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[31\] " "Pin DadosRT\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5085 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[16\] " "Pin instrlidas\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5132 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[17\] " "Pin instrlidas\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5131 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[18\] " "Pin instrlidas\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5130 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[19\] " "Pin instrlidas\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5129 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[20\] " "Pin instrlidas\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5128 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[21\] " "Pin instrlidas\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5127 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[22\] " "Pin instrlidas\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5126 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[23\] " "Pin instrlidas\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5125 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[24\] " "Pin instrlidas\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5124 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[25\] " "Pin instrlidas\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5123 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[26\] " "Pin instrlidas\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5122 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[27\] " "Pin instrlidas\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5121 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[28\] " "Pin instrlidas\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5120 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[29\] " "Pin instrlidas\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[30\] " "Pin instrlidas\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[15\] " "Pin dados_low\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5037 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[0\] " "Pin dados_low\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5052 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[1\] " "Pin dados_low\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5051 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[2\] " "Pin dados_low\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5050 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[3\] " "Pin dados_low\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5049 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[4\] " "Pin dados_low\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5048 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[5\] " "Pin dados_low\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5047 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[6\] " "Pin dados_low\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5046 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[7\] " "Pin dados_low\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5045 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[8\] " "Pin dados_low\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5044 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17899 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5098 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5097 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5096 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5095 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5094 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5093 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5092 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5091 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5090 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5089 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5088 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5087 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5086 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5133 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5148 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5147 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5146 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5145 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5143 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5142 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5141 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5140 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5139 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5138 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5137 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5136 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5135 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5134 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5085 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5132 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5131 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5130 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5129 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5128 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5127 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5126 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5125 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5124 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5123 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5122 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5121 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5120 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5119 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5118 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5037 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5052 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5051 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5050 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5049 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5048 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5047 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5046 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5045 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5044 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[8] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541200 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "71 7 70 " "Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[6\] " "Pin resultALU\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[7\] " "Pin resultALU\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[8\] " "Pin resultALU\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[9\] " "Pin resultALU\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[10\] " "Pin resultALU\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[11\] " "Pin resultALU\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[12\] " "Pin resultALU\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5168 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[13\] " "Pin resultALU\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[14\] " "Pin resultALU\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[31\] " "Pin t0\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[16\] " "Pin resultALU\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[17\] " "Pin resultALU\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5163 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[18\] " "Pin resultALU\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5162 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[19\] " "Pin resultALU\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5161 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[20\] " "Pin resultALU\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[21\] " "Pin resultALU\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[22\] " "Pin resultALU\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[23\] " "Pin resultALU\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5157 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[24\] " "Pin resultALU\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[25\] " "Pin resultALU\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[26\] " "Pin resultALU\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[27\] " "Pin resultALU\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[28\] " "Pin resultALU\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[29\] " "Pin resultALU\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5151 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[30\] " "Pin resultALU\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5150 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[15\] " "Pin t0\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[0\] " "Pin t0\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[1\] " "Pin t0\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[2\] " "Pin t0\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[3\] " "Pin t0\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[4\] " "Pin t0\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5208 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[5\] " "Pin t0\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[6\] " "Pin t0\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[7\] " "Pin t0\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[8\] " "Pin t0\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[9\] " "Pin t0\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[10\] " "Pin t0\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[11\] " "Pin t0\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[12\] " "Pin t0\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[13\] " "Pin t0\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[14\] " "Pin t0\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[31\] " "Pin t3\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[16\] " "Pin t0\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[17\] " "Pin t0\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[18\] " "Pin t0\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[19\] " "Pin t0\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[20\] " "Pin t0\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[21\] " "Pin t0\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[22\] " "Pin t0\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[23\] " "Pin t0\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[24\] " "Pin t0\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[25\] " "Pin t0\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[26\] " "Pin t0\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[27\] " "Pin t0\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[28\] " "Pin t0\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[29\] " "Pin t0\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[30\] " "Pin t0\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[15\] " "Pin t5\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[0\] " "Pin t5\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[1\] " "Pin t5\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[2\] " "Pin t5\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[3\] " "Pin t5\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[4\] " "Pin t5\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[5\] " "Pin t5\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[6\] " "Pin t5\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5366 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[7\] " "Pin t5\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[8\] " "Pin t5\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5364 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[9\] " "Pin t5\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[10\] " "Pin t5\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5362 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[11\] " "Pin t5\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5174 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5173 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5172 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5171 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5170 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5169 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5168 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5167 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5166 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5181 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5164 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5163 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5162 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5161 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5160 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5159 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5158 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5157 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5156 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5155 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5154 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5153 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5152 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5151 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5150 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5197 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5212 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5211 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5210 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5209 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5208 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5207 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5206 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5205 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5204 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5203 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5202 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5201 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5200 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5199 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5198 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5277 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5196 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5195 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5194 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5193 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5192 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5191 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5190 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5189 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5188 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5187 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5186 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5185 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5184 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5183 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5182 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5357 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5372 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5371 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5370 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5369 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5368 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5367 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5366 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5365 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5364 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5363 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5362 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5361 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[11] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541200 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "70 8 69 " "Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[17\] " "Pin t3\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[18\] " "Pin t3\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[19\] " "Pin t3\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[20\] " "Pin t3\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5288 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[21\] " "Pin t3\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5287 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[22\] " "Pin t3\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5286 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[23\] " "Pin t3\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[24\] " "Pin t3\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[25\] " "Pin t3\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[26\] " "Pin t3\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[27\] " "Pin t3\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[28\] " "Pin t3\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5280 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[29\] " "Pin t3\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[30\] " "Pin t3\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5278 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[15\] " "Pin t4\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[0\] " "Pin t4\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5340 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[1\] " "Pin t4\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5339 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[2\] " "Pin t4\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5338 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[3\] " "Pin t4\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5337 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[4\] " "Pin t4\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[5\] " "Pin t4\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5335 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[6\] " "Pin t4\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5334 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[7\] " "Pin t4\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[8\] " "Pin t4\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[9\] " "Pin t4\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[10\] " "Pin t4\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5330 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[11\] " "Pin t4\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[12\] " "Pin t4\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[13\] " "Pin t4\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[14\] " "Pin t4\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5326 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[31\] " "Pin resultALU\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5149 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[16\] " "Pin t4\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[17\] " "Pin t4\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[18\] " "Pin t4\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[19\] " "Pin t4\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5321 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[20\] " "Pin t4\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5320 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[21\] " "Pin t4\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5319 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[22\] " "Pin t4\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5318 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[23\] " "Pin t4\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[24\] " "Pin t4\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[25\] " "Pin t4\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[26\] " "Pin t4\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[27\] " "Pin t4\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[28\] " "Pin t4\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[29\] " "Pin t4\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[30\] " "Pin t4\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5310 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[10\] " "Pin result_end_pipe\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4974 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "exceptGERAL " "Pin exceptGERAL" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { exceptGERAL } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1360 4744 4920 1376 "exceptGERAL" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_B_to_mux\[0\] " "Pin fw_B_to_mux\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 680 3328 3513 696 "fw_B_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_B_to_mux\[1\] " "Pin fw_B_to_mux\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 680 3328 3513 696 "fw_B_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4987 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_A_to_mux\[0\] " "Pin fw_A_to_mux\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 472 3320 3509 488 "fw_A_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4986 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_A_to_mux\[1\] " "Pin fw_A_to_mux\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 472 3320 3509 488 "fw_A_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4985 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[0\] " "Pin result_end_pipe\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4984 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[1\] " "Pin result_end_pipe\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4983 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[2\] " "Pin result_end_pipe\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4982 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[3\] " "Pin result_end_pipe\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4981 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[4\] " "Pin result_end_pipe\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4980 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[5\] " "Pin result_end_pipe\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4979 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[6\] " "Pin result_end_pipe\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4978 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[7\] " "Pin result_end_pipe\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4977 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[8\] " "Pin result_end_pipe\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4976 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[9\] " "Pin result_end_pipe\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4975 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[31\] " "Pin dados_hi\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4989 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[11\] " "Pin result_end_pipe\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4973 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[12\] " "Pin result_end_pipe\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4972 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[13\] " "Pin result_end_pipe\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4971 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[14\] " "Pin result_end_pipe\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4970 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[15\] " "Pin result_end_pipe\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4969 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[16\] " "Pin result_end_pipe\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4968 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541200 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5291 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5290 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5289 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5288 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5287 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5286 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5285 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5284 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5283 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5282 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5281 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5280 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5279 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5278 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5325 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5340 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5339 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5338 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5337 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5336 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5335 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5334 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5333 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5332 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5331 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5330 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5329 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5328 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5327 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5326 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5149 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5324 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5323 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5322 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5321 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5320 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5319 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5318 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5317 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5316 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5315 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5314 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5313 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5312 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5311 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5310 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4974 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5413 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4988 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4987 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4986 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4985 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4984 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4983 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4982 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4981 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4980 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4979 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4978 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4977 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4976 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4975 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4989 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4973 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4972 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4971 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4970 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4969 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4968 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { exceptGERAL } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1360 4744 4920 1376 "exceptGERAL" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 680 3328 3513 696 "fw_B_to_mux" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 472 3320 3509 488 "fw_A_to_mux" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[16] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541200 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1562248541200 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRS[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2240 2256 -128 "DadosRS" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5055 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1562248541200 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "DadosRS\[28\] 2.5 V Off off " "Can't place pin DadosRS\[28\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "62 2 61 " "Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[22\] " "Pin saidapc\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4909 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[23\] " "Pin saidapc\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4908 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[24\] " "Pin saidapc\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[25\] " "Pin saidapc\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4906 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[26\] " "Pin saidapc\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4905 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[27\] " "Pin saidapc\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4904 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[28\] " "Pin saidapc\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4903 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[29\] " "Pin saidapc\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4902 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[30\] " "Pin saidapc\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4901 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[31\] " "Pin saidapc\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4900 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[1\] " "Pin ID_control\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4947 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[27\] " "Pin result_end_pipe\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4957 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[28\] " "Pin result_end_pipe\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4956 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[29\] " "Pin result_end_pipe\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4955 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[30\] " "Pin result_end_pipe\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4954 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[31\] " "Pin result_end_pipe\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4953 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "direction_to_ULA " "Pin direction_to_ULA" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { direction_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 904 3464 3480 1083 "direction_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5412 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "xor_op_to_ULA " "Pin xor_op_to_ULA" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { xor_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1432 3280 3296 1608 "xor_op_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5411 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "clo_op_to_ULA " "Pin clo_op_to_ULA" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { clo_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1112 3064 3080 1288 "clo_op_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5410 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[0\] " "Pin ALUcontrol_to_ULA\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4952 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[1\] " "Pin ALUcontrol_to_ULA\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4951 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[2\] " "Pin ALUcontrol_to_ULA\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4950 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALUcontrol_to_ULA\[3\] " "Pin ALUcontrol_to_ULA\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4949 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "EscreveReg_mem_to_fw " "Pin EscreveReg_mem_to_fw" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_mem_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1048 3544 3765 1064 "EscreveReg_mem_to_fw" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "EscreveReg_wb_to_fw " "Pin EscreveReg_wb_to_fw" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_wb_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1088 3584 3788 1104 "EscreveReg_wb_to_fw" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[0\] " "Pin ID_control\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[31\] " "Pin dados_low\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5021 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[2\] " "Pin ID_control\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4946 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[3\] " "Pin ID_control\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4945 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[4\] " "Pin ID_control\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4944 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[5\] " "Pin ID_control\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4943 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[6\] " "Pin ID_control\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4942 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[7\] " "Pin ID_control\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4941 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[8\] " "Pin ID_control\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4940 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[9\] " "Pin ID_control\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4939 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[10\] " "Pin ID_control\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4938 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[11\] " "Pin ID_control\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4937 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[12\] " "Pin ID_control\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4936 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[13\] " "Pin ID_control\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4935 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[14\] " "Pin ID_control\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4934 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[15\] " "Pin ID_control\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4933 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ID_control\[16\] " "Pin ID_control\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4932 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[15\] " "Pin DadosRT\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[0\] " "Pin DadosRT\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5116 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[1\] " "Pin DadosRT\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[2\] " "Pin DadosRT\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[3\] " "Pin DadosRT\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[4\] " "Pin DadosRT\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[5\] " "Pin DadosRT\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[6\] " "Pin DadosRT\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[7\] " "Pin DadosRT\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[8\] " "Pin DadosRT\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[9\] " "Pin DadosRT\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[10\] " "Pin DadosRT\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[11\] " "Pin DadosRT\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[12\] " "Pin DadosRT\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[13\] " "Pin DadosRT\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[14\] " "Pin DadosRT\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[31\] " "Pin instrlidas\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[16\] " "Pin DadosRT\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[17\] " "Pin DadosRT\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5099 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4909 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4908 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4907 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4906 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4905 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4904 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4903 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4902 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4901 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4900 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4947 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4957 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4956 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4955 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4954 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4953 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5412 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5411 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5410 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4952 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4951 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4950 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4949 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5409 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4948 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5021 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4946 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4945 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4944 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4943 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4942 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4941 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4940 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4939 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4938 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4937 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4936 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4935 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4934 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4933 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4932 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5101 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5116 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5115 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5114 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5113 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5112 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5111 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5110 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5109 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5108 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5107 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5106 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5105 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5104 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5103 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5102 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5117 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5100 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5099 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -528 2080 2258 -512 "ID_control" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { direction_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 904 3464 3480 1083 "direction_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { xor_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1432 3280 3296 1608 "xor_op_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { clo_op_to_ULA } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1112 3064 3080 1288 "clo_op_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 792 3368 3586 808 "ALUcontrol_to_ULA" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ALUcontrol_to_ULA[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_mem_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1048 3544 3765 1064 "EscreveReg_mem_to_fw" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { EscreveReg_wb_to_fw } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1088 3584 3788 1104 "EscreveReg_wb_to_fw" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ID_control[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[17] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541234 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "72 3 71 " "Too many output or bidirectional pins (72) are assigned in I/O bank 3. The I/O bank has only 71 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[15\] " "Pin t1\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[0\] " "Pin t1\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[1\] " "Pin t1\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5243 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[2\] " "Pin t1\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[3\] " "Pin t1\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5241 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[4\] " "Pin t1\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5240 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[5\] " "Pin t1\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[6\] " "Pin t1\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[7\] " "Pin t1\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[8\] " "Pin t1\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5236 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[9\] " "Pin t1\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[10\] " "Pin t1\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[11\] " "Pin t1\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[12\] " "Pin t1\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[13\] " "Pin t1\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[14\] " "Pin t1\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[31\] " "Pin t2\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[16\] " "Pin t1\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[17\] " "Pin t1\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[18\] " "Pin t1\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[19\] " "Pin t1\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5225 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[20\] " "Pin t1\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5224 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[21\] " "Pin t1\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[22\] " "Pin t1\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[23\] " "Pin t1\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5221 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[24\] " "Pin t1\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[25\] " "Pin t1\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5219 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[26\] " "Pin t1\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[27\] " "Pin t1\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5217 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[28\] " "Pin t1\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5216 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[29\] " "Pin t1\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5215 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[30\] " "Pin t1\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5214 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[15\] " "Pin t2\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5261 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[0\] " "Pin t2\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5276 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[1\] " "Pin t2\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5275 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[2\] " "Pin t2\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5274 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[3\] " "Pin t2\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5273 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[4\] " "Pin t2\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5272 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[5\] " "Pin t2\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5271 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[6\] " "Pin t2\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5270 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[7\] " "Pin t2\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[8\] " "Pin t2\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[9\] " "Pin t2\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5267 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[10\] " "Pin t2\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5266 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[11\] " "Pin t2\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5265 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[12\] " "Pin t2\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5264 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[13\] " "Pin t2\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[14\] " "Pin t2\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5262 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t1\[31\] " "Pin t1\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[16\] " "Pin t2\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5260 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[17\] " "Pin t2\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5259 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[18\] " "Pin t2\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[19\] " "Pin t2\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[20\] " "Pin t2\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[21\] " "Pin t2\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[22\] " "Pin t2\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[23\] " "Pin t2\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[24\] " "Pin t2\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[25\] " "Pin t2\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[26\] " "Pin t2\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[27\] " "Pin t2\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[28\] " "Pin t2\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[29\] " "Pin t2\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t2\[30\] " "Pin t2\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[15\] " "Pin resultALU\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5165 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[0\] " "Pin resultALU\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[1\] " "Pin resultALU\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[2\] " "Pin resultALU\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[3\] " "Pin resultALU\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[4\] " "Pin resultALU\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[5\] " "Pin resultALU\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2224 2240 392 "t1" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5229 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5244 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5243 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5242 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5241 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5240 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5239 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5238 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5237 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5236 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5235 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5234 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5233 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5232 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5231 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5230 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5245 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5228 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5227 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5226 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5225 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5224 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5223 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5222 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5221 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5220 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5219 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5218 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5217 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5216 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5215 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5214 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5261 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5276 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5275 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5274 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5273 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5272 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5271 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5270 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5269 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5268 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5267 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5266 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5265 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5264 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5263 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5262 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5213 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5260 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5259 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5258 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5257 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5256 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5255 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5254 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5253 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5252 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5251 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5250 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5249 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5248 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5247 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5246 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5165 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5180 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5179 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5178 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5177 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5176 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5175 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2256 2272 392 "t2" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t1[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t2[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[5] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541234 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "70 4 69 " "Too many output or bidirectional pins (70) are assigned in I/O bank 4. The I/O bank has only 69 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[12\] " "Pin t5\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[13\] " "Pin t5\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[14\] " "Pin t5\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5358 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[31\] " "Pin v0\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[16\] " "Pin t5\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[17\] " "Pin t5\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[18\] " "Pin t5\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5354 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[19\] " "Pin t5\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[20\] " "Pin t5\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[21\] " "Pin t5\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[22\] " "Pin t5\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[23\] " "Pin t5\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[24\] " "Pin t5\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[25\] " "Pin t5\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[26\] " "Pin t5\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[27\] " "Pin t5\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5345 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[28\] " "Pin t5\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[29\] " "Pin t5\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[30\] " "Pin t5\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5342 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[15\] " "Pin v0\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[0\] " "Pin v0\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5404 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[1\] " "Pin v0\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[2\] " "Pin v0\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5402 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[3\] " "Pin v0\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[4\] " "Pin v0\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5400 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[5\] " "Pin v0\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[6\] " "Pin v0\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5398 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[7\] " "Pin v0\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[8\] " "Pin v0\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[9\] " "Pin v0\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[10\] " "Pin v0\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[11\] " "Pin v0\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5393 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[12\] " "Pin v0\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5392 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[13\] " "Pin v0\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[14\] " "Pin v0\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[31\] " "Pin t5\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5341 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[16\] " "Pin v0\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[17\] " "Pin v0\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[18\] " "Pin v0\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5386 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[19\] " "Pin v0\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5385 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[20\] " "Pin v0\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5384 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[21\] " "Pin v0\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5383 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[22\] " "Pin v0\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[23\] " "Pin v0\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[24\] " "Pin v0\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[25\] " "Pin v0\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[26\] " "Pin v0\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[27\] " "Pin v0\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[28\] " "Pin v0\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[29\] " "Pin v0\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "v0\[30\] " "Pin v0\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[15\] " "Pin t3\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[0\] " "Pin t3\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5308 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[1\] " "Pin t3\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[2\] " "Pin t3\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[3\] " "Pin t3\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[4\] " "Pin t3\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[5\] " "Pin t3\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[6\] " "Pin t3\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5302 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[7\] " "Pin t3\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[8\] " "Pin t3\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[9\] " "Pin t3\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[10\] " "Pin t3\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[11\] " "Pin t3\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[12\] " "Pin t3\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[13\] " "Pin t3\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[14\] " "Pin t3\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[31\] " "Pin t4\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5309 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[16\] " "Pin t3\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5360 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5359 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5358 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5373 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5356 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5355 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5354 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5353 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5352 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5351 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5350 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5349 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5348 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5347 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5346 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5345 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5344 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5343 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5342 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5404 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5403 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5402 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5401 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5400 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5399 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5398 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5397 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5396 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5395 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5394 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5393 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5392 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5341 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5387 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5386 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5385 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5384 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5383 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5381 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5380 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5379 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5378 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5377 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5376 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5375 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5374 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5293 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5308 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5307 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5306 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5305 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5304 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5303 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5302 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5301 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5300 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5299 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5298 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5297 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5296 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5295 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5294 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5309 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5292 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 32 2192 2368 48 "v0" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { v0[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[16] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541234 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "64 5 63 " "Too many output or bidirectional pins (64) are assigned in I/O bank 5. The I/O bank has only 63 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[17\] " "Pin result_end_pipe\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4967 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[18\] " "Pin result_end_pipe\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4966 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[19\] " "Pin result_end_pipe\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4965 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[20\] " "Pin result_end_pipe\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4964 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[21\] " "Pin result_end_pipe\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4963 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[22\] " "Pin result_end_pipe\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4962 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[23\] " "Pin result_end_pipe\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4961 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[24\] " "Pin result_end_pipe\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4960 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[25\] " "Pin result_end_pipe\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4959 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[15\] " "Pin dados_hi\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5005 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[0\] " "Pin dados_hi\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5020 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[1\] " "Pin dados_hi\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5019 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[2\] " "Pin dados_hi\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5018 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[3\] " "Pin dados_hi\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5017 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[4\] " "Pin dados_hi\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5016 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[5\] " "Pin dados_hi\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5015 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[6\] " "Pin dados_hi\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5014 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[7\] " "Pin dados_hi\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5013 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[8\] " "Pin dados_hi\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5012 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[9\] " "Pin dados_hi\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5011 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[10\] " "Pin dados_hi\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5010 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[11\] " "Pin dados_hi\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5009 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[12\] " "Pin dados_hi\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[13\] " "Pin dados_hi\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5007 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[14\] " "Pin dados_hi\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5006 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[26\] " "Pin result_end_pipe\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4958 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[16\] " "Pin dados_hi\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5004 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[17\] " "Pin dados_hi\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[18\] " "Pin dados_hi\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5002 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[19\] " "Pin dados_hi\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5001 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[20\] " "Pin dados_hi\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5000 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[21\] " "Pin dados_hi\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4999 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[22\] " "Pin dados_hi\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[23\] " "Pin dados_hi\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4997 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[24\] " "Pin dados_hi\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4996 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[25\] " "Pin dados_hi\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4995 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[26\] " "Pin dados_hi\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4994 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[27\] " "Pin dados_hi\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4993 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[28\] " "Pin dados_hi\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4992 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[29\] " "Pin dados_hi\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4991 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[30\] " "Pin dados_hi\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4990 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[16\] " "Pin saidapc\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4915 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[1\] " "Pin saidapc\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4930 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[2\] " "Pin saidapc\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4929 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[3\] " "Pin saidapc\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4928 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[4\] " "Pin saidapc\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[5\] " "Pin saidapc\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4926 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[6\] " "Pin saidapc\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4925 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[7\] " "Pin saidapc\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4924 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[8\] " "Pin saidapc\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4923 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[9\] " "Pin saidapc\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4922 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[10\] " "Pin saidapc\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4921 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[11\] " "Pin saidapc\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4920 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[12\] " "Pin saidapc\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[13\] " "Pin saidapc\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4918 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[14\] " "Pin saidapc\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4917 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[15\] " "Pin saidapc\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4916 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[0\] " "Pin saidapc\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4931 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[17\] " "Pin saidapc\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4914 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[18\] " "Pin saidapc\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4913 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[19\] " "Pin saidapc\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4912 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[20\] " "Pin saidapc\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4911 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "saidapc\[21\] " "Pin saidapc\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4910 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4967 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4966 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4965 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4964 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4963 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4962 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4961 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4960 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4959 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5005 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5020 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5019 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5018 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5017 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5016 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5015 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5014 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5013 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5012 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5011 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5010 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5009 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5008 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5007 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5006 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4958 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5004 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5003 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5002 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5001 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5000 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4999 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4998 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4997 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4996 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4995 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4994 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4993 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4992 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4991 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4990 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4915 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4930 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4929 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4928 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4927 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4926 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4925 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4924 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4923 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4922 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4921 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4920 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4919 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4918 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4917 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4916 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4931 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4914 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4913 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4912 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4911 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4910 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 176 224 400 192 "saidapc" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { saidapc[21] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541234 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "57 6 56 " "Too many output or bidirectional pins (57) are assigned in I/O bank 6. The I/O bank has only 56 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17899 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[18\] " "Pin DadosRT\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5098 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[19\] " "Pin DadosRT\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5097 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[20\] " "Pin DadosRT\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5096 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[21\] " "Pin DadosRT\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5095 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[22\] " "Pin DadosRT\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5094 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[23\] " "Pin DadosRT\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5093 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[24\] " "Pin DadosRT\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5092 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[25\] " "Pin DadosRT\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5091 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[26\] " "Pin DadosRT\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5090 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[27\] " "Pin DadosRT\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5089 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[28\] " "Pin DadosRT\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5088 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[29\] " "Pin DadosRT\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5087 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[30\] " "Pin DadosRT\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5086 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[15\] " "Pin instrlidas\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5133 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[0\] " "Pin instrlidas\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[1\] " "Pin instrlidas\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5147 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[2\] " "Pin instrlidas\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[3\] " "Pin instrlidas\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[4\] " "Pin instrlidas\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[5\] " "Pin instrlidas\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5143 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[6\] " "Pin instrlidas\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[7\] " "Pin instrlidas\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5141 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[8\] " "Pin instrlidas\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5140 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[9\] " "Pin instrlidas\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5139 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[10\] " "Pin instrlidas\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5138 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[11\] " "Pin instrlidas\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[12\] " "Pin instrlidas\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5136 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[13\] " "Pin instrlidas\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5135 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[14\] " "Pin instrlidas\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5134 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "DadosRT\[31\] " "Pin DadosRT\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5085 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[16\] " "Pin instrlidas\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5132 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[17\] " "Pin instrlidas\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5131 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[18\] " "Pin instrlidas\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5130 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[19\] " "Pin instrlidas\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5129 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[20\] " "Pin instrlidas\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5128 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[21\] " "Pin instrlidas\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5127 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[22\] " "Pin instrlidas\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5126 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[23\] " "Pin instrlidas\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5125 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[24\] " "Pin instrlidas\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5124 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[25\] " "Pin instrlidas\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5123 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[26\] " "Pin instrlidas\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5122 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[27\] " "Pin instrlidas\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5121 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[28\] " "Pin instrlidas\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5120 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[29\] " "Pin instrlidas\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "instrlidas\[30\] " "Pin instrlidas\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[15\] " "Pin dados_low\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5037 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[0\] " "Pin dados_low\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5052 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[1\] " "Pin dados_low\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5051 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[2\] " "Pin dados_low\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5050 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[3\] " "Pin dados_low\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5049 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[4\] " "Pin dados_low\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5048 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[5\] " "Pin dados_low\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5047 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[6\] " "Pin dados_low\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5046 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[7\] " "Pin dados_low\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5045 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_low\[8\] " "Pin dados_low\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5044 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 17899 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5098 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5097 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5096 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5095 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5094 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5093 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5092 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5091 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5090 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5089 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5088 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5087 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5086 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5133 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5148 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5147 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5146 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5145 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5144 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5143 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5142 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5141 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5140 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5139 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5138 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5137 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5136 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5135 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5134 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5085 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5132 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5131 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5130 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5129 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5128 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5127 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5126 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5125 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5124 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5123 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5122 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5121 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5120 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5119 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5118 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5037 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5052 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5051 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5050 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5049 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5048 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5047 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5046 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5045 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5044 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2200 2216 -128 "DadosRT" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 328 856 1032 344 "instrlidas" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRT[31] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { instrlidas[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2296 2312 -104 "dados_low" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_low[8] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541234 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "71 7 70 " "Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[6\] " "Pin resultALU\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[7\] " "Pin resultALU\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[8\] " "Pin resultALU\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[9\] " "Pin resultALU\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[10\] " "Pin resultALU\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[11\] " "Pin resultALU\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[12\] " "Pin resultALU\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5168 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[13\] " "Pin resultALU\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[14\] " "Pin resultALU\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[31\] " "Pin t0\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[16\] " "Pin resultALU\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[17\] " "Pin resultALU\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5163 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[18\] " "Pin resultALU\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5162 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[19\] " "Pin resultALU\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5161 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[20\] " "Pin resultALU\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[21\] " "Pin resultALU\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[22\] " "Pin resultALU\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[23\] " "Pin resultALU\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5157 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[24\] " "Pin resultALU\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[25\] " "Pin resultALU\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[26\] " "Pin resultALU\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[27\] " "Pin resultALU\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[28\] " "Pin resultALU\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[29\] " "Pin resultALU\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5151 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[30\] " "Pin resultALU\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5150 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[15\] " "Pin t0\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[0\] " "Pin t0\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[1\] " "Pin t0\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[2\] " "Pin t0\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[3\] " "Pin t0\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[4\] " "Pin t0\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5208 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[5\] " "Pin t0\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[6\] " "Pin t0\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[7\] " "Pin t0\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[8\] " "Pin t0\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[9\] " "Pin t0\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[10\] " "Pin t0\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[11\] " "Pin t0\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[12\] " "Pin t0\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[13\] " "Pin t0\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[14\] " "Pin t0\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[31\] " "Pin t3\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[16\] " "Pin t0\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[17\] " "Pin t0\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[18\] " "Pin t0\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[19\] " "Pin t0\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[20\] " "Pin t0\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[21\] " "Pin t0\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[22\] " "Pin t0\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[23\] " "Pin t0\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[24\] " "Pin t0\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[25\] " "Pin t0\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[26\] " "Pin t0\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[27\] " "Pin t0\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[28\] " "Pin t0\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[29\] " "Pin t0\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t0\[30\] " "Pin t0\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[15\] " "Pin t5\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[0\] " "Pin t5\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[1\] " "Pin t5\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[2\] " "Pin t5\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[3\] " "Pin t5\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[4\] " "Pin t5\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[5\] " "Pin t5\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[6\] " "Pin t5\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5366 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[7\] " "Pin t5\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[8\] " "Pin t5\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5364 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[9\] " "Pin t5\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[10\] " "Pin t5\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5362 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t5\[11\] " "Pin t5\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5174 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5173 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5172 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5171 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5170 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5169 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5168 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5167 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5166 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5181 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5164 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5163 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5162 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5161 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5160 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5159 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5158 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5157 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5156 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5155 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5154 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5153 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5152 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5151 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5150 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5197 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5212 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5211 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5210 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5209 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5208 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5207 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5206 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5205 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5204 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5203 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5202 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5201 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5200 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5199 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5198 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5277 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5196 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5195 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5194 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5193 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5192 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5191 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5190 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5189 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5188 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5187 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5186 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5185 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5184 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5183 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5182 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5357 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5372 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5371 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5370 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5369 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5368 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5367 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5366 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5365 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5364 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5363 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5362 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5361 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2192 2208 392 "t0" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t0[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2232 2248 616 "t5" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t5[11] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541234 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "70 8 69 " "Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[17\] " "Pin t3\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[18\] " "Pin t3\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[19\] " "Pin t3\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[20\] " "Pin t3\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5288 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[21\] " "Pin t3\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5287 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[22\] " "Pin t3\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5286 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[23\] " "Pin t3\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[24\] " "Pin t3\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[25\] " "Pin t3\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[26\] " "Pin t3\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[27\] " "Pin t3\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[28\] " "Pin t3\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5280 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[29\] " "Pin t3\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t3\[30\] " "Pin t3\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5278 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[15\] " "Pin t4\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[0\] " "Pin t4\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5340 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[1\] " "Pin t4\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5339 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[2\] " "Pin t4\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5338 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[3\] " "Pin t4\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5337 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[4\] " "Pin t4\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[5\] " "Pin t4\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5335 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[6\] " "Pin t4\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5334 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[7\] " "Pin t4\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[8\] " "Pin t4\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[9\] " "Pin t4\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[10\] " "Pin t4\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5330 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[11\] " "Pin t4\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[12\] " "Pin t4\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[13\] " "Pin t4\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[14\] " "Pin t4\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5326 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "resultALU\[31\] " "Pin resultALU\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5149 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[16\] " "Pin t4\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[17\] " "Pin t4\[17\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[18\] " "Pin t4\[18\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[18] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[19\] " "Pin t4\[19\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[19] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5321 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[20\] " "Pin t4\[20\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[20] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5320 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[21\] " "Pin t4\[21\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[21] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5319 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[22\] " "Pin t4\[22\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[22] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5318 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[23\] " "Pin t4\[23\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[23] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[24\] " "Pin t4\[24\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[24] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[25\] " "Pin t4\[25\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[25] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[26\] " "Pin t4\[26\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[26] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[27\] " "Pin t4\[27\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[27] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[28\] " "Pin t4\[28\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[29\] " "Pin t4\[29\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[29] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "t4\[30\] " "Pin t4\[30\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[30] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5310 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[10\] " "Pin result_end_pipe\[10\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4974 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "exceptGERAL " "Pin exceptGERAL" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { exceptGERAL } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1360 4744 4920 1376 "exceptGERAL" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_B_to_mux\[0\] " "Pin fw_B_to_mux\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 680 3328 3513 696 "fw_B_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_B_to_mux\[1\] " "Pin fw_B_to_mux\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 680 3328 3513 696 "fw_B_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4987 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_A_to_mux\[0\] " "Pin fw_A_to_mux\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 472 3320 3509 488 "fw_A_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4986 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "fw_A_to_mux\[1\] " "Pin fw_A_to_mux\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 472 3320 3509 488 "fw_A_to_mux" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4985 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[0\] " "Pin result_end_pipe\[0\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4984 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[1\] " "Pin result_end_pipe\[1\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[1] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4983 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[2\] " "Pin result_end_pipe\[2\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[2] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4982 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[3\] " "Pin result_end_pipe\[3\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[3] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4981 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[4\] " "Pin result_end_pipe\[4\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[4] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4980 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[5\] " "Pin result_end_pipe\[5\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[5] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4979 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[6\] " "Pin result_end_pipe\[6\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[6] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4978 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[7\] " "Pin result_end_pipe\[7\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[7] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4977 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[8\] " "Pin result_end_pipe\[8\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[8] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4976 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[9\] " "Pin result_end_pipe\[9\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[9] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4975 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "dados_hi\[31\] " "Pin dados_hi\[31\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4989 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[11\] " "Pin result_end_pipe\[11\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[11] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4973 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[12\] " "Pin result_end_pipe\[12\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[12] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4972 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[13\] " "Pin result_end_pipe\[13\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[13] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4971 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[14\] " "Pin result_end_pipe\[14\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[14] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4970 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[15\] " "Pin result_end_pipe\[15\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4969 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "result_end_pipe\[16\] " "Pin result_end_pipe\[16\]" {  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[16] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 4968 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1562248541234 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[17] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 216 2288 2304 392 "t3" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5291 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5290 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5289 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5288 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5287 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5286 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5285 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5284 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5283 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5282 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5281 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5280 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5279 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5278 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5325 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5340 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5339 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5338 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5337 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5336 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5335 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5334 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5333 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5332 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5331 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5330 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5329 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5328 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5327 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5326 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5149 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5324 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5323 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5322 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5321 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5320 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5319 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5318 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5317 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5316 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5315 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5314 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5313 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5312 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5311 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5310 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4974 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5413 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4988 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4987 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4986 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4985 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4984 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4983 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4982 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4981 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4980 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4979 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4978 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4977 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4976 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4975 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4989 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4973 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4972 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4971 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4970 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4969 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4968 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t3[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[15] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 440 2208 2224 616 "t4" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[10] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { resultALU[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 208 3936 4112 224 "resultALU" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[16] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[17] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[18] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[19] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[20] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[21] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[22] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[23] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[24] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[25] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[26] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[27] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[28] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[29] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { t4[30] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[10] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 0 7360 7564 16 "result_end_pipe" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { exceptGERAL } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 1360 4744 4920 1376 "exceptGERAL" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 680 3328 3513 696 "fw_B_to_mux" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_B_to_mux[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[0] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { 472 3320 3509 488 "fw_A_to_mux" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { fw_A_to_mux[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[0] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[1] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[2] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[3] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[4] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[5] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[6] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[7] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[8] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[9] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { dados_hi[31] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -280 2272 2288 -104 "dados_hi" "" } } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[11] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[12] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[13] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[14] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[15] } } } { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { result_end_pipe[16] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1562248541234 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1562248541234 ""}  } { { "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guileb/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { DadosRS[28] } } } { "oac2/oac2.bdf" "" { Schematic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/oac2/oac2.bdf" { { -304 2240 2256 -128 "DadosRS" "" } } } } { "temporary_test_loc" "" { Generic "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/" { { 0 { 0 ""} 0 5056 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1562248541234 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1562248541267 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562248541270 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1562248545143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/output_files/oac2.fit.smsg " "Generated suppressed messages file /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/output_files/oac2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562248545932 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 30 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 30 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1126 " "Peak virtual memory: 1126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562248546180 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul  4 10:55:46 2019 " "Processing ended: Thu Jul  4 10:55:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562248546180 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562248546180 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562248546180 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562248546180 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 32 s 72 s " "Quartus Prime Full Compilation was unsuccessful. 32 errors, 72 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562248546583 ""}
