Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May  4 20:16:33 2023
| Host         : hp05 running 64-bit CentOS release 6.10 (Final)
| Command      : report_control_sets -verbose -file vhdlparkinglotblockdesign_wrapper_control_sets_placed.rpt
| Design       : vhdlparkinglotblockdesign_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+---------------+------------------+------------------+----------------+
|                             Clock Signal                            | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+---------------+------------------+------------------+----------------+
|  clk_IBUF                                                           |               |                  |                1 |              4 |
|  vhdlparkinglotblockdesign_i/ParkingFSM_0/inst/count_reg[4]_i_2_n_0 |               |                  |                2 |              5 |
+---------------------------------------------------------------------+---------------+------------------+------------------+----------------+


