<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>SUMOPS</h2> 
  <p>Signed by unsigned integer sum of outer products and subtract</p> 
  <p>The 8-bit integer variant works with a 32-bit element ZA tile.</p> 
  <p>The 16-bit integer variant works with a 64-bit element ZA tile.</p> 
  <p>The signed by unsigned integer sum of outer products and subtract instructions multiply the sub-matrix in the first source vector by the sub-matrix in the second source vector. In case of the 8-bit integer variant, the first source holds SVL<sub>S</sub>×4 sub-matrix of signed 8-bit integer values, and the second source holds 4×SVL<sub>S</sub> sub-matrix of unsigned 8-bit integer values. In case of the 16-bit integer variant, the first source holds SVL<sub>D</sub>×4 sub-matrix of signed 16-bit integer values, and the second source holds 4×SVL<sub>D</sub> sub-matrix of unsigned 16-bit integer values.</p> 
  <p>Each source vector is independently predicated by a corresponding governing predicate. When an 8-bit source element in case of 8-bit integer variant or a 16-bit source element in case of 16-bit integer variant is Inactive, it is treated as having the value 0.</p> 
  <p>The resulting SVL<sub>S</sub>×SVL<sub>S</sub> widened 32-bit integer or SVL<sub>D</sub>×SVL<sub>D</sub> widened 64-bit integer sum of outer products is then destructively subtracted from the 32-bit integer or 64-bit integer destination tile, respectively for 8-bit integer and 16-bit integer instruction variants. This is equivalent to performing a 4-way dot product and subtract from each of the destination tile elements.</p> 
  <p>In case of the 8-bit integer variant, each 32-bit container of the first source vector holds 4 consecutive column elements of each row of a SVL<sub>S</sub>×4 sub-matrix, and each 32-bit container of the second source vector holds 4 consecutive row elements of each column of a 4×SVL<sub>S</sub> sub-matrix. In case of the 16-bit integer variant, each 64-bit container of the first source vector holds 4 consecutive column elements of each row of a SVL<sub>D</sub>×4 sub-matrix, and each 64-bit container of the second source vector holds 4 consecutive row elements of each column of a 4×SVL<sub>D</sub> sub-matrix.</p> 
  <p>ID_AA64SMFR0_EL1.I16I64 indicates whether the 16-bit integer variant is implemented.</p> 
  <p> It has encodings from 2 classes: <a class="document-topic">32-bit</a> and <a class="document-topic">64-bit</a> </p> 
  <h3><a id="iclass_per_word"></a>32-bit<span><br></br>(FEAT_SME) </span></h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td colspan="5">Zm</td> 
      <td colspan="3">Pm</td> 
      <td colspan="3">Pn</td> 
      <td colspan="5">Zn</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td colspan="2">ZAda</td> 
     </tr> 
     <tr> 
      <td colspan="2"></td> 
      <td colspan="5"></td> 
      <td>u0</td> 
      <td colspan="2"></td> 
      <td>u1</td> 
      <td colspan="5"></td> 
      <td colspan="3"></td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
      <td>S</td> 
      <td></td> 
      <td></td> 
      <td colspan="2"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="sumops_za_pp_zz_32"></a> 
   <p>SUMOPS <a title="ZA tile ZA0-ZA3 (field &quot;ZAda&quot;)" class="document-topic">&lt;ZAda&gt;</a>.S, <a title="First governing scalable predicate register P0-P7 (field &quot;Pn&quot;)" class="document-topic">&lt;Pn&gt;</a>/M, <a title="Second governing scalable predicate register P0-P7 (field &quot;Pm&quot;)" class="document-topic">&lt;Pm&gt;</a>/M, <a title="First source scalable vector register (field &quot;Zn&quot;)" class="document-topic">&lt;Zn&gt;</a>.B, <a title="Second source scalable vector register (field &quot;Zm&quot;)" class="document-topic">&lt;Zm&gt;</a>.B</p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSME()" class="document-topic">HaveSME</a>() then UNDEFINED;
constant integer esize = 32;
integer a = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pn);
integer b = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pm);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Zn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Zm);
integer da = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(ZAda);
boolean sub_op = TRUE;
boolean op1_unsigned = FALSE;
boolean op2_unsigned = TRUE;</pre> 
  <h3><a id="iclass_per_doubleword"></a>64-bit<span><br></br>(FEAT_SME_I16I64) </span></h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td colspan="5">Zm</td> 
      <td colspan="3">Pm</td> 
      <td colspan="3">Pn</td> 
      <td colspan="5">Zn</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="3">ZAda</td> 
     </tr> 
     <tr> 
      <td colspan="2"></td> 
      <td colspan="5"></td> 
      <td>u0</td> 
      <td colspan="2"></td> 
      <td>u1</td> 
      <td colspan="5"></td> 
      <td colspan="3"></td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
      <td>S</td> 
      <td></td> 
      <td colspan="3"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="sumops_za_pp_zz_64"></a> 
   <p>SUMOPS <a title="ZA tile ZA0-ZA7 (field &quot;ZAda&quot;)" class="document-topic">&lt;ZAda&gt;</a>.D, <a title="First governing scalable predicate register P0-P7 (field &quot;Pn&quot;)" class="document-topic">&lt;Pn&gt;</a>/M, <a title="Second governing scalable predicate register P0-P7 (field &quot;Pm&quot;)" class="document-topic">&lt;Pm&gt;</a>/M, <a title="First source scalable vector register (field &quot;Zn&quot;)" class="document-topic">&lt;Zn&gt;</a>.H, <a title="Second source scalable vector register (field &quot;Zm&quot;)" class="document-topic">&lt;Zm&gt;</a>.H</p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSMEI16I64()" class="document-topic">HaveSMEI16I64</a>() then UNDEFINED;
constant integer esize = 64;
integer a = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pn);
integer b = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pm);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Zn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Zm);
integer da = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(ZAda);
boolean sub_op = TRUE;
boolean op1_unsigned = FALSE;
boolean op2_unsigned = TRUE;</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;ZAda&gt;</td> 
      <td><a id="sa_zada"></a> <p>For the 32-bit variant: is the name of the ZA tile ZA0-ZA3, encoded in the "ZAda" field.</p> </td> 
     </tr> 
     <tr> 
      <td></td> 
      <td><a id="sa_zada_1"></a> <p>For the 64-bit variant: is the name of the ZA tile ZA0-ZA7, encoded in the "ZAda" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Pn&gt;</td> 
      <td><a id="sa_pn"></a> <p>Is the name of the first governing scalable predicate register P0-P7, encoded in the "Pn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Pm&gt;</td> 
      <td><a id="sa_pm"></a> <p>Is the name of the second governing scalable predicate register P0-P7, encoded in the "Pm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Zn&gt;</td> 
      <td><a id="sa_zn"></a> <p>Is the name of the first source scalable vector register, encoded in the "Zn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Zm&gt;</td> 
      <td><a id="sa_zm"></a> <p>Is the name of the second source scalable vector register, encoded in the "Zm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre><a title="function: CheckStreamingSVEAndZAEnabled()" class="document-topic">CheckStreamingSVEAndZAEnabled</a>();
constant integer VL = <a title="accessor: integer CurrentVL" class="document-topic">CurrentVL</a>;
constant integer PL = VL DIV 8;
constant integer dim = VL DIV esize;
bits(PL) mask1 = <a title="accessor: bits(width) P[integer n, integer width]" class="document-topic">P</a>[a, PL];
bits(PL) mask2 = <a title="accessor: bits(width) P[integer n, integer width]" class="document-topic">P</a>[b, PL];
bits(VL) operand1 = <a title="accessor: bits(width) Z[integer n, integer width]" class="document-topic">Z</a>[n, VL];
bits(VL) operand2 = <a title="accessor: bits(width) Z[integer n, integer width]" class="document-topic">Z</a>[m, VL];
bits(dim*dim*esize) operand3 = <a title="accessor: bits(width) ZAtile[integer tile, integer esize, integer width]" class="document-topic">ZAtile</a>[da, esize, dim*dim*esize];
bits(dim*dim*esize) result;
integer  prod;

for row = 0 to dim-1
    for col = 0 to dim-1
        bits(esize) sum = <a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand3, row*dim+col, esize];
        for k = 0 to 3
            if <a title="function: boolean ActivePredicateElement(bits(N) pred, integer e, integer esize)" class="document-topic">ActivePredicateElement</a>(mask1, 4*row + k, esize DIV 4) &amp;&amp;
                    <a title="function: boolean ActivePredicateElement(bits(N) pred, integer e, integer esize)" class="document-topic">ActivePredicateElement</a>(mask2, 4*col + k, esize DIV 4) then
                prod = (<a title="function: integer Int(bits(N) x, boolean unsigned)" class="document-topic">Int</a>(<a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand1, 4*row + k, esize DIV 4], op1_unsigned) *
                        <a title="function: integer Int(bits(N) x, boolean unsigned)" class="document-topic">Int</a>(<a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand2, 4*col + k, esize DIV 4], op2_unsigned));
                if sub_op then prod = -prod;
                sum = sum + prod;

        <a title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value" class="document-topic">Elem</a>[result, row*dim+col, esize] = sum;

<a title="accessor: ZAtile[integer tile, integer esize, integer width] = bits(width) value" class="document-topic">ZAtile</a>[da, esize, dim*dim*esize] = result;</pre> 
  </div> 
  <h3>Operational information</h3> 
  <p>If PSTATE.DIT is 1:</p> 
  <ul> 
   <li>The execution time of this instruction is independent of: 
    <ul> 
     <li>The values of the data supplied in any of its operand registers when its governing predicate registers contain the same value for each execution.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
   <li>The response of this instruction to asynchronous exceptions does not vary based on: 
    <ul> 
     <li>The values of the data supplied in any of its operand registers when its governing predicate registers contain the same value for each execution.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
  </ul>  
 </body>
</html>