$comment
	File created using the following command:
		vcd file lab2_2.msim.vcd -direction
$end
$date
	Wed Sep 18 16:03:14 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab2_2_vlg_vec_tst $end
$var reg 4 ! top_a [3:0] $end
$var reg 4 " top_b [3:0] $end
$var reg 4 # top_c [3:0] $end
$var reg 4 $ top_d [3:0] $end
$var wire 1 % maxres [3] $end
$var wire 1 & maxres [2] $end
$var wire 1 ' maxres [1] $end
$var wire 1 ( maxres [0] $end
$var wire 1 ) minres [3] $end
$var wire 1 * minres [2] $end
$var wire 1 + minres [1] $end
$var wire 1 , minres [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 top_a[2]~input_o $end
$var wire 1 4 top_a[3]~input_o $end
$var wire 1 5 top_b[2]~input_o $end
$var wire 1 6 top_b[3]~input_o $end
$var wire 1 7 top_c[2]~input_o $end
$var wire 1 8 top_c[3]~input_o $end
$var wire 1 9 top_d[2]~input_o $end
$var wire 1 : top_d[3]~input_o $end
$var wire 1 ; minres[0]~output_o $end
$var wire 1 < minres[1]~output_o $end
$var wire 1 = minres[2]~output_o $end
$var wire 1 > minres[3]~output_o $end
$var wire 1 ? maxres[0]~output_o $end
$var wire 1 @ maxres[1]~output_o $end
$var wire 1 A maxres[2]~output_o $end
$var wire 1 B maxres[3]~output_o $end
$var wire 1 C top_c[0]~input_o $end
$var wire 1 D top_d[0]~input_o $end
$var wire 1 E top_c[1]~input_o $end
$var wire 1 F top_d[1]~input_o $end
$var wire 1 G comb_3|out[0]~0_combout $end
$var wire 1 H top_a[1]~input_o $end
$var wire 1 I top_b[1]~input_o $end
$var wire 1 J comb_3|out[0]~1_combout $end
$var wire 1 K comb_3|out[0]~2_combout $end
$var wire 1 L top_b[0]~input_o $end
$var wire 1 M top_a[0]~input_o $end
$var wire 1 N comb_3|out[0]~3_combout $end
$var wire 1 O comb_3|out[0]~4_combout $end
$var wire 1 P comb_3|out[1]~5_combout $end
$var wire 1 Q comb_4|out[0]~0_combout $end
$var wire 1 R comb_4|out[0]~1_combout $end
$var wire 1 S comb_4|out[0]~2_combout $end
$var wire 1 T comb_4|out[0]~3_combout $end
$var wire 1 U comb_4|out[0]~4_combout $end
$var wire 1 V comb_4|out[1]~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
b0 "
b110 #
b1001 $
1(
1'
0&
0%
0,
0+
0*
0)
0-
1.
x/
10
11
12
13
14
05
06
17
08
09
1:
0;
0<
0=
0>
1?
1@
0A
0B
0C
1D
1E
0F
1G
1H
0I
0J
0K
0L
1M
1N
0O
0P
1Q
1R
1S
0T
1U
1V
$end
#1000000
