--
-- Definition of a single port ROM for KCPSM program defined by 2039_example_12.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2039_example_12.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2039_example_12.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2039_example_12.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "004000FF00380080003000580028004000200026001800140010000D00080005";
attribute INIT_01 of ram_256_x_16 : label is  "000D000E0E30608B606360E660B9C00100600022005800EF005000BC00480011";
attribute INIT_02 of ram_256_x_16 : label is  "5C250008582560936054542500446054401A610760B0504200495028004C501A";
attribute INIT_03 of ram_256_x_16 : label is  "0C0D5425000D60540C005825609702006054030060545425002060548D010D00";
attribute INIT_04 of ram_256_x_16 : label is  "000358256093605440320D0954250039504C003160545425004F6054401A6111";
attribute INIT_05 of ram_256_x_16 : label is  "50610002000040000F014057545B000400004000000E8E0140328D0A0D005C25";
attribute INIT_06 of ram_256_x_16 : label is  "50740F0850000F0D0F01605D6057547C0010000082100208013040002F20405D";
attribute INIT_07 of ram_256_x_16 : label is  "60B060F60F8060B0406360F3406660B660B3587A0130C10160B6546601108101";
attribute INIT_08 of ram_256_x_16 : label is  "60855000000D00010130400020DF5C00007B5800006140800F01500000040000";
attribute INIT_09 of ram_256_x_16 : label is  "001083068306830683060300580060A400184000C0F6580080C6408C81010001";
attribute INIT_0A of ram_256_x_16 : label is  "4000800A4000C0F6580080075CAEC0115800C0E9580080B940004018580060A4";
attribute INIT_0B of ram_256_x_16 : label is  "0F63605D0F69605D0F5060B060B04000605D0F084000605D0F204000605D0F0D";
attribute INIT_0C of ram_256_x_16 : label is  "605D0F5060B3605D0F65605D0F7A605D0F61605D0F6C605D0F42605D0F6F605D";
attribute INIT_0D of ram_256_x_16 : label is  "0F6F605D0F72605D0F74605D0F6E605D0F6F605D0F4360B3605D0F4D605D0F57";
attribute INIT_0E of ram_256_x_16 : label is  "0F4D605D0F53605D0F50605D0F43605D0F4B60B0400060B060B0605D0F6C605D";
attribute INIT_0F of ram_256_x_16 : label is  "605D0F66605D0F72605D0F65605D0F76605D0F4F4000605D0F3E605D0F33605D";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"004000FF00380080003000580028004000200026001800140010000D00080005",
               INIT_01 => X"000D000E0E30608B606360E660B9C00100600022005800EF005000BC00480011",
               INIT_02 => X"5C250008582560936054542500446054401A610760B0504200495028004C501A",
               INIT_03 => X"0C0D5425000D60540C005825609702006054030060545425002060548D010D00",
               INIT_04 => X"000358256093605440320D0954250039504C003160545425004F6054401A6111",
               INIT_05 => X"50610002000040000F014057545B000400004000000E8E0140328D0A0D005C25",
               INIT_06 => X"50740F0850000F0D0F01605D6057547C0010000082100208013040002F20405D",
               INIT_07 => X"60B060F60F8060B0406360F3406660B660B3587A0130C10160B6546601108101",
               INIT_08 => X"60855000000D00010130400020DF5C00007B5800006140800F01500000040000",
               INIT_09 => X"001083068306830683060300580060A400184000C0F6580080C6408C81010001",
               INIT_0A => X"4000800A4000C0F6580080075CAEC0115800C0E9580080B940004018580060A4",
               INIT_0B => X"0F63605D0F69605D0F5060B060B04000605D0F084000605D0F204000605D0F0D",
               INIT_0C => X"605D0F5060B3605D0F65605D0F7A605D0F61605D0F6C605D0F42605D0F6F605D",
               INIT_0D => X"0F6F605D0F72605D0F74605D0F6E605D0F6F605D0F4360B3605D0F4D605D0F57",
               INIT_0E => X"0F4D605D0F53605D0F50605D0F43605D0F4B60B0400060B060B0605D0F6C605D",
               INIT_0F => X"605D0F66605D0F72605D0F65605D0F76605D0F4F4000605D0F3E605D0F33605D",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2039_example_12.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

