// Seed: 2020909370
module module_0 ();
  always force id_1 = id_1 >= id_1;
  initial begin
    id_1 <= #1 id_1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output tri id_2,
    input supply1 id_3,
    output logic id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7
    , id_36,
    output tri0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    input tri0 id_13,
    output wor id_14,
    input uwire id_15,
    output wand id_16,
    input wor id_17,
    input tri1 id_18,
    input tri0 id_19,
    input wire id_20,
    output tri0 id_21,
    input wire id_22,
    input wor id_23,
    input wire id_24,
    output tri1 id_25,
    input supply0 id_26,
    output wand id_27,
    input wand id_28,
    output supply1 id_29,
    input tri0 id_30,
    input uwire id_31,
    input wand id_32,
    input wand id_33,
    input tri id_34
    , id_37
);
  if (id_13 - 'b0) always @(posedge 1 or posedge 1 != id_32) id_4 <= id_3 <= 1 + id_10;
  module_0();
  assign id_29 = id_33;
  rtran ("" == id_10, 1 == 1);
  and (
      id_0,
      id_10,
      id_11,
      id_12,
      id_13,
      id_15,
      id_17,
      id_18,
      id_19,
      id_20,
      id_22,
      id_23,
      id_24,
      id_26,
      id_28,
      id_3,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_36,
      id_37,
      id_5,
      id_6,
      id_7,
      id_9
  );
  final $display(id_37);
endmodule
