$date
	Tue Jun 17 17:08:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_d_flip_flop_async_reset $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#5
1"
#10
0"
#12
1#
0$
#15
1!
1"
#20
0"
#22
0#
#25
0!
1"
#30
0"
#32
1$
#35
1"
#37
1#
0$
#40
0"
#45
1!
1"
#47
