// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200t-sbg484-1,HLS_INPUT_CLOCK=15.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=12.730000,HLS_SYN_LAT=119,HLS_SYN_TPT=64,HLS_SYN_MEM=109,HLS_SYN_DSP=0,HLS_SYN_FF=27050,HLS_SYN_LUT=28633,HLS_VERSION=2023_2}" *)

module myproject (
        input_1,
        layer5_out_0,
        layer5_out_1,
        ap_clk,
        ap_rst,
        input_1_ap_vld,
        ap_start,
        layer5_out_0_ap_vld,
        layer5_out_1_ap_vld,
        ap_done,
        ap_ready,
        ap_idle
);


input  [1799:0] input_1;
output  [23:0] layer5_out_0;
output  [23:0] layer5_out_1;
input   ap_clk;
input   ap_rst;
input   input_1_ap_vld;
input   ap_start;
output   layer5_out_0_ap_vld;
output   layer5_out_1_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_start;
wire    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done;
wire    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue;
wire    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_idle;
wire    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_ready;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_0;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_1;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_2;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_3;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_4;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_5;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_6;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_7;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_8;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_9;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_10;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_11;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_12;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_13;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_14;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_15;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_16;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_17;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_18;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_19;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_20;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_21;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_22;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_23;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_24;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_25;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_26;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_27;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_28;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_29;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_30;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_31;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_32;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_33;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_34;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_35;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_36;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_37;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_38;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_39;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_40;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_41;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_42;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_43;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_44;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_45;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_46;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_47;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_48;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_49;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_50;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_51;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_52;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_53;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_54;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_55;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_56;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_57;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_58;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_59;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_60;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_61;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_62;
wire   [17:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_63;
wire    ap_channel_done_layer2_out_63;
wire    layer2_out_63_full_n;
reg    ap_sync_reg_channel_write_layer2_out_63;
wire    ap_sync_channel_write_layer2_out_63;
wire    ap_channel_done_layer2_out_62;
wire    layer2_out_62_full_n;
reg    ap_sync_reg_channel_write_layer2_out_62;
wire    ap_sync_channel_write_layer2_out_62;
wire    ap_channel_done_layer2_out_61;
wire    layer2_out_61_full_n;
reg    ap_sync_reg_channel_write_layer2_out_61;
wire    ap_sync_channel_write_layer2_out_61;
wire    ap_channel_done_layer2_out_60;
wire    layer2_out_60_full_n;
reg    ap_sync_reg_channel_write_layer2_out_60;
wire    ap_sync_channel_write_layer2_out_60;
wire    ap_channel_done_layer2_out_59;
wire    layer2_out_59_full_n;
reg    ap_sync_reg_channel_write_layer2_out_59;
wire    ap_sync_channel_write_layer2_out_59;
wire    ap_channel_done_layer2_out_58;
wire    layer2_out_58_full_n;
reg    ap_sync_reg_channel_write_layer2_out_58;
wire    ap_sync_channel_write_layer2_out_58;
wire    ap_channel_done_layer2_out_57;
wire    layer2_out_57_full_n;
reg    ap_sync_reg_channel_write_layer2_out_57;
wire    ap_sync_channel_write_layer2_out_57;
wire    ap_channel_done_layer2_out_56;
wire    layer2_out_56_full_n;
reg    ap_sync_reg_channel_write_layer2_out_56;
wire    ap_sync_channel_write_layer2_out_56;
wire    ap_channel_done_layer2_out_55;
wire    layer2_out_55_full_n;
reg    ap_sync_reg_channel_write_layer2_out_55;
wire    ap_sync_channel_write_layer2_out_55;
wire    ap_channel_done_layer2_out_54;
wire    layer2_out_54_full_n;
reg    ap_sync_reg_channel_write_layer2_out_54;
wire    ap_sync_channel_write_layer2_out_54;
wire    ap_channel_done_layer2_out_53;
wire    layer2_out_53_full_n;
reg    ap_sync_reg_channel_write_layer2_out_53;
wire    ap_sync_channel_write_layer2_out_53;
wire    ap_channel_done_layer2_out_52;
wire    layer2_out_52_full_n;
reg    ap_sync_reg_channel_write_layer2_out_52;
wire    ap_sync_channel_write_layer2_out_52;
wire    ap_channel_done_layer2_out_51;
wire    layer2_out_51_full_n;
reg    ap_sync_reg_channel_write_layer2_out_51;
wire    ap_sync_channel_write_layer2_out_51;
wire    ap_channel_done_layer2_out_50;
wire    layer2_out_50_full_n;
reg    ap_sync_reg_channel_write_layer2_out_50;
wire    ap_sync_channel_write_layer2_out_50;
wire    ap_channel_done_layer2_out_49;
wire    layer2_out_49_full_n;
reg    ap_sync_reg_channel_write_layer2_out_49;
wire    ap_sync_channel_write_layer2_out_49;
wire    ap_channel_done_layer2_out_48;
wire    layer2_out_48_full_n;
reg    ap_sync_reg_channel_write_layer2_out_48;
wire    ap_sync_channel_write_layer2_out_48;
wire    ap_channel_done_layer2_out_47;
wire    layer2_out_47_full_n;
reg    ap_sync_reg_channel_write_layer2_out_47;
wire    ap_sync_channel_write_layer2_out_47;
wire    ap_channel_done_layer2_out_46;
wire    layer2_out_46_full_n;
reg    ap_sync_reg_channel_write_layer2_out_46;
wire    ap_sync_channel_write_layer2_out_46;
wire    ap_channel_done_layer2_out_45;
wire    layer2_out_45_full_n;
reg    ap_sync_reg_channel_write_layer2_out_45;
wire    ap_sync_channel_write_layer2_out_45;
wire    ap_channel_done_layer2_out_44;
wire    layer2_out_44_full_n;
reg    ap_sync_reg_channel_write_layer2_out_44;
wire    ap_sync_channel_write_layer2_out_44;
wire    ap_channel_done_layer2_out_43;
wire    layer2_out_43_full_n;
reg    ap_sync_reg_channel_write_layer2_out_43;
wire    ap_sync_channel_write_layer2_out_43;
wire    ap_channel_done_layer2_out_42;
wire    layer2_out_42_full_n;
reg    ap_sync_reg_channel_write_layer2_out_42;
wire    ap_sync_channel_write_layer2_out_42;
wire    ap_channel_done_layer2_out_41;
wire    layer2_out_41_full_n;
reg    ap_sync_reg_channel_write_layer2_out_41;
wire    ap_sync_channel_write_layer2_out_41;
wire    ap_channel_done_layer2_out_40;
wire    layer2_out_40_full_n;
reg    ap_sync_reg_channel_write_layer2_out_40;
wire    ap_sync_channel_write_layer2_out_40;
wire    ap_channel_done_layer2_out_39;
wire    layer2_out_39_full_n;
reg    ap_sync_reg_channel_write_layer2_out_39;
wire    ap_sync_channel_write_layer2_out_39;
wire    ap_channel_done_layer2_out_38;
wire    layer2_out_38_full_n;
reg    ap_sync_reg_channel_write_layer2_out_38;
wire    ap_sync_channel_write_layer2_out_38;
wire    ap_channel_done_layer2_out_37;
wire    layer2_out_37_full_n;
reg    ap_sync_reg_channel_write_layer2_out_37;
wire    ap_sync_channel_write_layer2_out_37;
wire    ap_channel_done_layer2_out_36;
wire    layer2_out_36_full_n;
reg    ap_sync_reg_channel_write_layer2_out_36;
wire    ap_sync_channel_write_layer2_out_36;
wire    ap_channel_done_layer2_out_35;
wire    layer2_out_35_full_n;
reg    ap_sync_reg_channel_write_layer2_out_35;
wire    ap_sync_channel_write_layer2_out_35;
wire    ap_channel_done_layer2_out_34;
wire    layer2_out_34_full_n;
reg    ap_sync_reg_channel_write_layer2_out_34;
wire    ap_sync_channel_write_layer2_out_34;
wire    ap_channel_done_layer2_out_33;
wire    layer2_out_33_full_n;
reg    ap_sync_reg_channel_write_layer2_out_33;
wire    ap_sync_channel_write_layer2_out_33;
wire    ap_channel_done_layer2_out_32;
wire    layer2_out_32_full_n;
reg    ap_sync_reg_channel_write_layer2_out_32;
wire    ap_sync_channel_write_layer2_out_32;
wire    ap_channel_done_layer2_out_31;
wire    layer2_out_31_full_n;
reg    ap_sync_reg_channel_write_layer2_out_31;
wire    ap_sync_channel_write_layer2_out_31;
wire    ap_channel_done_layer2_out_30;
wire    layer2_out_30_full_n;
reg    ap_sync_reg_channel_write_layer2_out_30;
wire    ap_sync_channel_write_layer2_out_30;
wire    ap_channel_done_layer2_out_29;
wire    layer2_out_29_full_n;
reg    ap_sync_reg_channel_write_layer2_out_29;
wire    ap_sync_channel_write_layer2_out_29;
wire    ap_channel_done_layer2_out_28;
wire    layer2_out_28_full_n;
reg    ap_sync_reg_channel_write_layer2_out_28;
wire    ap_sync_channel_write_layer2_out_28;
wire    ap_channel_done_layer2_out_27;
wire    layer2_out_27_full_n;
reg    ap_sync_reg_channel_write_layer2_out_27;
wire    ap_sync_channel_write_layer2_out_27;
wire    ap_channel_done_layer2_out_26;
wire    layer2_out_26_full_n;
reg    ap_sync_reg_channel_write_layer2_out_26;
wire    ap_sync_channel_write_layer2_out_26;
wire    ap_channel_done_layer2_out_25;
wire    layer2_out_25_full_n;
reg    ap_sync_reg_channel_write_layer2_out_25;
wire    ap_sync_channel_write_layer2_out_25;
wire    ap_channel_done_layer2_out_24;
wire    layer2_out_24_full_n;
reg    ap_sync_reg_channel_write_layer2_out_24;
wire    ap_sync_channel_write_layer2_out_24;
wire    ap_channel_done_layer2_out_23;
wire    layer2_out_23_full_n;
reg    ap_sync_reg_channel_write_layer2_out_23;
wire    ap_sync_channel_write_layer2_out_23;
wire    ap_channel_done_layer2_out_22;
wire    layer2_out_22_full_n;
reg    ap_sync_reg_channel_write_layer2_out_22;
wire    ap_sync_channel_write_layer2_out_22;
wire    ap_channel_done_layer2_out_21;
wire    layer2_out_21_full_n;
reg    ap_sync_reg_channel_write_layer2_out_21;
wire    ap_sync_channel_write_layer2_out_21;
wire    ap_channel_done_layer2_out_20;
wire    layer2_out_20_full_n;
reg    ap_sync_reg_channel_write_layer2_out_20;
wire    ap_sync_channel_write_layer2_out_20;
wire    ap_channel_done_layer2_out_19;
wire    layer2_out_19_full_n;
reg    ap_sync_reg_channel_write_layer2_out_19;
wire    ap_sync_channel_write_layer2_out_19;
wire    ap_channel_done_layer2_out_18;
wire    layer2_out_18_full_n;
reg    ap_sync_reg_channel_write_layer2_out_18;
wire    ap_sync_channel_write_layer2_out_18;
wire    ap_channel_done_layer2_out_17;
wire    layer2_out_17_full_n;
reg    ap_sync_reg_channel_write_layer2_out_17;
wire    ap_sync_channel_write_layer2_out_17;
wire    ap_channel_done_layer2_out_16;
wire    layer2_out_16_full_n;
reg    ap_sync_reg_channel_write_layer2_out_16;
wire    ap_sync_channel_write_layer2_out_16;
wire    ap_channel_done_layer2_out_15;
wire    layer2_out_15_full_n;
reg    ap_sync_reg_channel_write_layer2_out_15;
wire    ap_sync_channel_write_layer2_out_15;
wire    ap_channel_done_layer2_out_14;
wire    layer2_out_14_full_n;
reg    ap_sync_reg_channel_write_layer2_out_14;
wire    ap_sync_channel_write_layer2_out_14;
wire    ap_channel_done_layer2_out_13;
wire    layer2_out_13_full_n;
reg    ap_sync_reg_channel_write_layer2_out_13;
wire    ap_sync_channel_write_layer2_out_13;
wire    ap_channel_done_layer2_out_12;
wire    layer2_out_12_full_n;
reg    ap_sync_reg_channel_write_layer2_out_12;
wire    ap_sync_channel_write_layer2_out_12;
wire    ap_channel_done_layer2_out_11;
wire    layer2_out_11_full_n;
reg    ap_sync_reg_channel_write_layer2_out_11;
wire    ap_sync_channel_write_layer2_out_11;
wire    ap_channel_done_layer2_out_10;
wire    layer2_out_10_full_n;
reg    ap_sync_reg_channel_write_layer2_out_10;
wire    ap_sync_channel_write_layer2_out_10;
wire    ap_channel_done_layer2_out_9;
wire    layer2_out_9_full_n;
reg    ap_sync_reg_channel_write_layer2_out_9;
wire    ap_sync_channel_write_layer2_out_9;
wire    ap_channel_done_layer2_out_8;
wire    layer2_out_8_full_n;
reg    ap_sync_reg_channel_write_layer2_out_8;
wire    ap_sync_channel_write_layer2_out_8;
wire    ap_channel_done_layer2_out_7;
wire    layer2_out_7_full_n;
reg    ap_sync_reg_channel_write_layer2_out_7;
wire    ap_sync_channel_write_layer2_out_7;
wire    ap_channel_done_layer2_out_6;
wire    layer2_out_6_full_n;
reg    ap_sync_reg_channel_write_layer2_out_6;
wire    ap_sync_channel_write_layer2_out_6;
wire    ap_channel_done_layer2_out_5;
wire    layer2_out_5_full_n;
reg    ap_sync_reg_channel_write_layer2_out_5;
wire    ap_sync_channel_write_layer2_out_5;
wire    ap_channel_done_layer2_out_4;
wire    layer2_out_4_full_n;
reg    ap_sync_reg_channel_write_layer2_out_4;
wire    ap_sync_channel_write_layer2_out_4;
wire    ap_channel_done_layer2_out_3;
wire    layer2_out_3_full_n;
reg    ap_sync_reg_channel_write_layer2_out_3;
wire    ap_sync_channel_write_layer2_out_3;
wire    ap_channel_done_layer2_out_2;
wire    layer2_out_2_full_n;
reg    ap_sync_reg_channel_write_layer2_out_2;
wire    ap_sync_channel_write_layer2_out_2;
wire    ap_channel_done_layer2_out_1;
wire    layer2_out_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_1;
wire    ap_sync_channel_write_layer2_out_1;
wire    ap_channel_done_layer2_out;
wire    layer2_out_full_n;
reg    ap_sync_reg_channel_write_layer2_out;
wire    ap_sync_channel_write_layer2_out;
wire    relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_start;
wire    relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done;
wire    relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue;
wire    relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_idle;
wire    relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_0;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_1;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_2;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_3;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_4;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_5;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_6;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_7;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_8;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_9;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_10;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_11;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_12;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_13;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_14;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_15;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_16;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_17;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_18;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_19;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_20;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_21;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_22;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_23;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_24;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_25;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_26;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_27;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_28;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_29;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_30;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_31;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_32;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_33;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_34;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_35;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_36;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_37;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_38;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_39;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_40;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_41;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_42;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_43;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_44;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_45;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_46;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_47;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_48;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_49;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_50;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_51;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_52;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_53;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_54;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_55;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_56;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_57;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_58;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_59;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_60;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_61;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_62;
wire   [23:0] relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_63;
wire    ap_channel_done_layer3_out_63;
wire    layer3_out_63_full_n;
reg    ap_sync_reg_channel_write_layer3_out_63;
wire    ap_sync_channel_write_layer3_out_63;
wire    ap_channel_done_layer3_out_62;
wire    layer3_out_62_full_n;
reg    ap_sync_reg_channel_write_layer3_out_62;
wire    ap_sync_channel_write_layer3_out_62;
wire    ap_channel_done_layer3_out_61;
wire    layer3_out_61_full_n;
reg    ap_sync_reg_channel_write_layer3_out_61;
wire    ap_sync_channel_write_layer3_out_61;
wire    ap_channel_done_layer3_out_60;
wire    layer3_out_60_full_n;
reg    ap_sync_reg_channel_write_layer3_out_60;
wire    ap_sync_channel_write_layer3_out_60;
wire    ap_channel_done_layer3_out_59;
wire    layer3_out_59_full_n;
reg    ap_sync_reg_channel_write_layer3_out_59;
wire    ap_sync_channel_write_layer3_out_59;
wire    ap_channel_done_layer3_out_58;
wire    layer3_out_58_full_n;
reg    ap_sync_reg_channel_write_layer3_out_58;
wire    ap_sync_channel_write_layer3_out_58;
wire    ap_channel_done_layer3_out_57;
wire    layer3_out_57_full_n;
reg    ap_sync_reg_channel_write_layer3_out_57;
wire    ap_sync_channel_write_layer3_out_57;
wire    ap_channel_done_layer3_out_56;
wire    layer3_out_56_full_n;
reg    ap_sync_reg_channel_write_layer3_out_56;
wire    ap_sync_channel_write_layer3_out_56;
wire    ap_channel_done_layer3_out_55;
wire    layer3_out_55_full_n;
reg    ap_sync_reg_channel_write_layer3_out_55;
wire    ap_sync_channel_write_layer3_out_55;
wire    ap_channel_done_layer3_out_54;
wire    layer3_out_54_full_n;
reg    ap_sync_reg_channel_write_layer3_out_54;
wire    ap_sync_channel_write_layer3_out_54;
wire    ap_channel_done_layer3_out_53;
wire    layer3_out_53_full_n;
reg    ap_sync_reg_channel_write_layer3_out_53;
wire    ap_sync_channel_write_layer3_out_53;
wire    ap_channel_done_layer3_out_52;
wire    layer3_out_52_full_n;
reg    ap_sync_reg_channel_write_layer3_out_52;
wire    ap_sync_channel_write_layer3_out_52;
wire    ap_channel_done_layer3_out_51;
wire    layer3_out_51_full_n;
reg    ap_sync_reg_channel_write_layer3_out_51;
wire    ap_sync_channel_write_layer3_out_51;
wire    ap_channel_done_layer3_out_50;
wire    layer3_out_50_full_n;
reg    ap_sync_reg_channel_write_layer3_out_50;
wire    ap_sync_channel_write_layer3_out_50;
wire    ap_channel_done_layer3_out_49;
wire    layer3_out_49_full_n;
reg    ap_sync_reg_channel_write_layer3_out_49;
wire    ap_sync_channel_write_layer3_out_49;
wire    ap_channel_done_layer3_out_48;
wire    layer3_out_48_full_n;
reg    ap_sync_reg_channel_write_layer3_out_48;
wire    ap_sync_channel_write_layer3_out_48;
wire    ap_channel_done_layer3_out_47;
wire    layer3_out_47_full_n;
reg    ap_sync_reg_channel_write_layer3_out_47;
wire    ap_sync_channel_write_layer3_out_47;
wire    ap_channel_done_layer3_out_46;
wire    layer3_out_46_full_n;
reg    ap_sync_reg_channel_write_layer3_out_46;
wire    ap_sync_channel_write_layer3_out_46;
wire    ap_channel_done_layer3_out_45;
wire    layer3_out_45_full_n;
reg    ap_sync_reg_channel_write_layer3_out_45;
wire    ap_sync_channel_write_layer3_out_45;
wire    ap_channel_done_layer3_out_44;
wire    layer3_out_44_full_n;
reg    ap_sync_reg_channel_write_layer3_out_44;
wire    ap_sync_channel_write_layer3_out_44;
wire    ap_channel_done_layer3_out_43;
wire    layer3_out_43_full_n;
reg    ap_sync_reg_channel_write_layer3_out_43;
wire    ap_sync_channel_write_layer3_out_43;
wire    ap_channel_done_layer3_out_42;
wire    layer3_out_42_full_n;
reg    ap_sync_reg_channel_write_layer3_out_42;
wire    ap_sync_channel_write_layer3_out_42;
wire    ap_channel_done_layer3_out_41;
wire    layer3_out_41_full_n;
reg    ap_sync_reg_channel_write_layer3_out_41;
wire    ap_sync_channel_write_layer3_out_41;
wire    ap_channel_done_layer3_out_40;
wire    layer3_out_40_full_n;
reg    ap_sync_reg_channel_write_layer3_out_40;
wire    ap_sync_channel_write_layer3_out_40;
wire    ap_channel_done_layer3_out_39;
wire    layer3_out_39_full_n;
reg    ap_sync_reg_channel_write_layer3_out_39;
wire    ap_sync_channel_write_layer3_out_39;
wire    ap_channel_done_layer3_out_38;
wire    layer3_out_38_full_n;
reg    ap_sync_reg_channel_write_layer3_out_38;
wire    ap_sync_channel_write_layer3_out_38;
wire    ap_channel_done_layer3_out_37;
wire    layer3_out_37_full_n;
reg    ap_sync_reg_channel_write_layer3_out_37;
wire    ap_sync_channel_write_layer3_out_37;
wire    ap_channel_done_layer3_out_36;
wire    layer3_out_36_full_n;
reg    ap_sync_reg_channel_write_layer3_out_36;
wire    ap_sync_channel_write_layer3_out_36;
wire    ap_channel_done_layer3_out_35;
wire    layer3_out_35_full_n;
reg    ap_sync_reg_channel_write_layer3_out_35;
wire    ap_sync_channel_write_layer3_out_35;
wire    ap_channel_done_layer3_out_34;
wire    layer3_out_34_full_n;
reg    ap_sync_reg_channel_write_layer3_out_34;
wire    ap_sync_channel_write_layer3_out_34;
wire    ap_channel_done_layer3_out_33;
wire    layer3_out_33_full_n;
reg    ap_sync_reg_channel_write_layer3_out_33;
wire    ap_sync_channel_write_layer3_out_33;
wire    ap_channel_done_layer3_out_32;
wire    layer3_out_32_full_n;
reg    ap_sync_reg_channel_write_layer3_out_32;
wire    ap_sync_channel_write_layer3_out_32;
wire    ap_channel_done_layer3_out_31;
wire    layer3_out_31_full_n;
reg    ap_sync_reg_channel_write_layer3_out_31;
wire    ap_sync_channel_write_layer3_out_31;
wire    ap_channel_done_layer3_out_30;
wire    layer3_out_30_full_n;
reg    ap_sync_reg_channel_write_layer3_out_30;
wire    ap_sync_channel_write_layer3_out_30;
wire    ap_channel_done_layer3_out_29;
wire    layer3_out_29_full_n;
reg    ap_sync_reg_channel_write_layer3_out_29;
wire    ap_sync_channel_write_layer3_out_29;
wire    ap_channel_done_layer3_out_28;
wire    layer3_out_28_full_n;
reg    ap_sync_reg_channel_write_layer3_out_28;
wire    ap_sync_channel_write_layer3_out_28;
wire    ap_channel_done_layer3_out_27;
wire    layer3_out_27_full_n;
reg    ap_sync_reg_channel_write_layer3_out_27;
wire    ap_sync_channel_write_layer3_out_27;
wire    ap_channel_done_layer3_out_26;
wire    layer3_out_26_full_n;
reg    ap_sync_reg_channel_write_layer3_out_26;
wire    ap_sync_channel_write_layer3_out_26;
wire    ap_channel_done_layer3_out_25;
wire    layer3_out_25_full_n;
reg    ap_sync_reg_channel_write_layer3_out_25;
wire    ap_sync_channel_write_layer3_out_25;
wire    ap_channel_done_layer3_out_24;
wire    layer3_out_24_full_n;
reg    ap_sync_reg_channel_write_layer3_out_24;
wire    ap_sync_channel_write_layer3_out_24;
wire    ap_channel_done_layer3_out_23;
wire    layer3_out_23_full_n;
reg    ap_sync_reg_channel_write_layer3_out_23;
wire    ap_sync_channel_write_layer3_out_23;
wire    ap_channel_done_layer3_out_22;
wire    layer3_out_22_full_n;
reg    ap_sync_reg_channel_write_layer3_out_22;
wire    ap_sync_channel_write_layer3_out_22;
wire    ap_channel_done_layer3_out_21;
wire    layer3_out_21_full_n;
reg    ap_sync_reg_channel_write_layer3_out_21;
wire    ap_sync_channel_write_layer3_out_21;
wire    ap_channel_done_layer3_out_20;
wire    layer3_out_20_full_n;
reg    ap_sync_reg_channel_write_layer3_out_20;
wire    ap_sync_channel_write_layer3_out_20;
wire    ap_channel_done_layer3_out_19;
wire    layer3_out_19_full_n;
reg    ap_sync_reg_channel_write_layer3_out_19;
wire    ap_sync_channel_write_layer3_out_19;
wire    ap_channel_done_layer3_out_18;
wire    layer3_out_18_full_n;
reg    ap_sync_reg_channel_write_layer3_out_18;
wire    ap_sync_channel_write_layer3_out_18;
wire    ap_channel_done_layer3_out_17;
wire    layer3_out_17_full_n;
reg    ap_sync_reg_channel_write_layer3_out_17;
wire    ap_sync_channel_write_layer3_out_17;
wire    ap_channel_done_layer3_out_16;
wire    layer3_out_16_full_n;
reg    ap_sync_reg_channel_write_layer3_out_16;
wire    ap_sync_channel_write_layer3_out_16;
wire    ap_channel_done_layer3_out_15;
wire    layer3_out_15_full_n;
reg    ap_sync_reg_channel_write_layer3_out_15;
wire    ap_sync_channel_write_layer3_out_15;
wire    ap_channel_done_layer3_out_14;
wire    layer3_out_14_full_n;
reg    ap_sync_reg_channel_write_layer3_out_14;
wire    ap_sync_channel_write_layer3_out_14;
wire    ap_channel_done_layer3_out_13;
wire    layer3_out_13_full_n;
reg    ap_sync_reg_channel_write_layer3_out_13;
wire    ap_sync_channel_write_layer3_out_13;
wire    ap_channel_done_layer3_out_12;
wire    layer3_out_12_full_n;
reg    ap_sync_reg_channel_write_layer3_out_12;
wire    ap_sync_channel_write_layer3_out_12;
wire    ap_channel_done_layer3_out_11;
wire    layer3_out_11_full_n;
reg    ap_sync_reg_channel_write_layer3_out_11;
wire    ap_sync_channel_write_layer3_out_11;
wire    ap_channel_done_layer3_out_10;
wire    layer3_out_10_full_n;
reg    ap_sync_reg_channel_write_layer3_out_10;
wire    ap_sync_channel_write_layer3_out_10;
wire    ap_channel_done_layer3_out_9;
wire    layer3_out_9_full_n;
reg    ap_sync_reg_channel_write_layer3_out_9;
wire    ap_sync_channel_write_layer3_out_9;
wire    ap_channel_done_layer3_out_8;
wire    layer3_out_8_full_n;
reg    ap_sync_reg_channel_write_layer3_out_8;
wire    ap_sync_channel_write_layer3_out_8;
wire    ap_channel_done_layer3_out_7;
wire    layer3_out_7_full_n;
reg    ap_sync_reg_channel_write_layer3_out_7;
wire    ap_sync_channel_write_layer3_out_7;
wire    ap_channel_done_layer3_out_6;
wire    layer3_out_6_full_n;
reg    ap_sync_reg_channel_write_layer3_out_6;
wire    ap_sync_channel_write_layer3_out_6;
wire    ap_channel_done_layer3_out_5;
wire    layer3_out_5_full_n;
reg    ap_sync_reg_channel_write_layer3_out_5;
wire    ap_sync_channel_write_layer3_out_5;
wire    ap_channel_done_layer3_out_4;
wire    layer3_out_4_full_n;
reg    ap_sync_reg_channel_write_layer3_out_4;
wire    ap_sync_channel_write_layer3_out_4;
wire    ap_channel_done_layer3_out_3;
wire    layer3_out_3_full_n;
reg    ap_sync_reg_channel_write_layer3_out_3;
wire    ap_sync_channel_write_layer3_out_3;
wire    ap_channel_done_layer3_out_2;
wire    layer3_out_2_full_n;
reg    ap_sync_reg_channel_write_layer3_out_2;
wire    ap_sync_channel_write_layer3_out_2;
wire    ap_channel_done_layer3_out_1;
wire    layer3_out_1_full_n;
reg    ap_sync_reg_channel_write_layer3_out_1;
wire    ap_sync_channel_write_layer3_out_1;
wire    ap_channel_done_layer3_out;
wire    layer3_out_full_n;
reg    ap_sync_reg_channel_write_layer3_out;
wire    ap_sync_channel_write_layer3_out;
wire    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_start;
wire    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_done;
wire    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_continue;
wire    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_idle;
wire    dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready;
wire   [15:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_return_0;
wire   [15:0] dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_return_1;
wire    ap_channel_done_layer4_out_1;
wire    layer4_out_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_1;
wire    ap_sync_channel_write_layer4_out_1;
wire    ap_channel_done_layer4_out;
wire    layer4_out_full_n;
reg    ap_sync_reg_channel_write_layer4_out;
wire    ap_sync_channel_write_layer4_out;
wire    linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_start;
wire    linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_done;
wire    linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_continue;
wire    linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_idle;
wire    linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_ready;
wire   [23:0] linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_0;
wire    linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_0_ap_vld;
wire   [23:0] linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_1;
wire    linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_1_ap_vld;
wire   [17:0] layer2_out_dout;
wire   [2:0] layer2_out_num_data_valid;
wire   [2:0] layer2_out_fifo_cap;
wire    layer2_out_empty_n;
wire   [17:0] layer2_out_1_dout;
wire   [2:0] layer2_out_1_num_data_valid;
wire   [2:0] layer2_out_1_fifo_cap;
wire    layer2_out_1_empty_n;
wire   [17:0] layer2_out_2_dout;
wire   [2:0] layer2_out_2_num_data_valid;
wire   [2:0] layer2_out_2_fifo_cap;
wire    layer2_out_2_empty_n;
wire   [17:0] layer2_out_3_dout;
wire   [2:0] layer2_out_3_num_data_valid;
wire   [2:0] layer2_out_3_fifo_cap;
wire    layer2_out_3_empty_n;
wire   [17:0] layer2_out_4_dout;
wire   [2:0] layer2_out_4_num_data_valid;
wire   [2:0] layer2_out_4_fifo_cap;
wire    layer2_out_4_empty_n;
wire   [17:0] layer2_out_5_dout;
wire   [2:0] layer2_out_5_num_data_valid;
wire   [2:0] layer2_out_5_fifo_cap;
wire    layer2_out_5_empty_n;
wire   [17:0] layer2_out_6_dout;
wire   [2:0] layer2_out_6_num_data_valid;
wire   [2:0] layer2_out_6_fifo_cap;
wire    layer2_out_6_empty_n;
wire   [17:0] layer2_out_7_dout;
wire   [2:0] layer2_out_7_num_data_valid;
wire   [2:0] layer2_out_7_fifo_cap;
wire    layer2_out_7_empty_n;
wire   [17:0] layer2_out_8_dout;
wire   [2:0] layer2_out_8_num_data_valid;
wire   [2:0] layer2_out_8_fifo_cap;
wire    layer2_out_8_empty_n;
wire   [17:0] layer2_out_9_dout;
wire   [2:0] layer2_out_9_num_data_valid;
wire   [2:0] layer2_out_9_fifo_cap;
wire    layer2_out_9_empty_n;
wire   [17:0] layer2_out_10_dout;
wire   [2:0] layer2_out_10_num_data_valid;
wire   [2:0] layer2_out_10_fifo_cap;
wire    layer2_out_10_empty_n;
wire   [17:0] layer2_out_11_dout;
wire   [2:0] layer2_out_11_num_data_valid;
wire   [2:0] layer2_out_11_fifo_cap;
wire    layer2_out_11_empty_n;
wire   [17:0] layer2_out_12_dout;
wire   [2:0] layer2_out_12_num_data_valid;
wire   [2:0] layer2_out_12_fifo_cap;
wire    layer2_out_12_empty_n;
wire   [17:0] layer2_out_13_dout;
wire   [2:0] layer2_out_13_num_data_valid;
wire   [2:0] layer2_out_13_fifo_cap;
wire    layer2_out_13_empty_n;
wire   [17:0] layer2_out_14_dout;
wire   [2:0] layer2_out_14_num_data_valid;
wire   [2:0] layer2_out_14_fifo_cap;
wire    layer2_out_14_empty_n;
wire   [17:0] layer2_out_15_dout;
wire   [2:0] layer2_out_15_num_data_valid;
wire   [2:0] layer2_out_15_fifo_cap;
wire    layer2_out_15_empty_n;
wire   [17:0] layer2_out_16_dout;
wire   [2:0] layer2_out_16_num_data_valid;
wire   [2:0] layer2_out_16_fifo_cap;
wire    layer2_out_16_empty_n;
wire   [17:0] layer2_out_17_dout;
wire   [2:0] layer2_out_17_num_data_valid;
wire   [2:0] layer2_out_17_fifo_cap;
wire    layer2_out_17_empty_n;
wire   [17:0] layer2_out_18_dout;
wire   [2:0] layer2_out_18_num_data_valid;
wire   [2:0] layer2_out_18_fifo_cap;
wire    layer2_out_18_empty_n;
wire   [17:0] layer2_out_19_dout;
wire   [2:0] layer2_out_19_num_data_valid;
wire   [2:0] layer2_out_19_fifo_cap;
wire    layer2_out_19_empty_n;
wire   [17:0] layer2_out_20_dout;
wire   [2:0] layer2_out_20_num_data_valid;
wire   [2:0] layer2_out_20_fifo_cap;
wire    layer2_out_20_empty_n;
wire   [17:0] layer2_out_21_dout;
wire   [2:0] layer2_out_21_num_data_valid;
wire   [2:0] layer2_out_21_fifo_cap;
wire    layer2_out_21_empty_n;
wire   [17:0] layer2_out_22_dout;
wire   [2:0] layer2_out_22_num_data_valid;
wire   [2:0] layer2_out_22_fifo_cap;
wire    layer2_out_22_empty_n;
wire   [17:0] layer2_out_23_dout;
wire   [2:0] layer2_out_23_num_data_valid;
wire   [2:0] layer2_out_23_fifo_cap;
wire    layer2_out_23_empty_n;
wire   [17:0] layer2_out_24_dout;
wire   [2:0] layer2_out_24_num_data_valid;
wire   [2:0] layer2_out_24_fifo_cap;
wire    layer2_out_24_empty_n;
wire   [17:0] layer2_out_25_dout;
wire   [2:0] layer2_out_25_num_data_valid;
wire   [2:0] layer2_out_25_fifo_cap;
wire    layer2_out_25_empty_n;
wire   [17:0] layer2_out_26_dout;
wire   [2:0] layer2_out_26_num_data_valid;
wire   [2:0] layer2_out_26_fifo_cap;
wire    layer2_out_26_empty_n;
wire   [17:0] layer2_out_27_dout;
wire   [2:0] layer2_out_27_num_data_valid;
wire   [2:0] layer2_out_27_fifo_cap;
wire    layer2_out_27_empty_n;
wire   [17:0] layer2_out_28_dout;
wire   [2:0] layer2_out_28_num_data_valid;
wire   [2:0] layer2_out_28_fifo_cap;
wire    layer2_out_28_empty_n;
wire   [17:0] layer2_out_29_dout;
wire   [2:0] layer2_out_29_num_data_valid;
wire   [2:0] layer2_out_29_fifo_cap;
wire    layer2_out_29_empty_n;
wire   [17:0] layer2_out_30_dout;
wire   [2:0] layer2_out_30_num_data_valid;
wire   [2:0] layer2_out_30_fifo_cap;
wire    layer2_out_30_empty_n;
wire   [17:0] layer2_out_31_dout;
wire   [2:0] layer2_out_31_num_data_valid;
wire   [2:0] layer2_out_31_fifo_cap;
wire    layer2_out_31_empty_n;
wire   [17:0] layer2_out_32_dout;
wire   [2:0] layer2_out_32_num_data_valid;
wire   [2:0] layer2_out_32_fifo_cap;
wire    layer2_out_32_empty_n;
wire   [17:0] layer2_out_33_dout;
wire   [2:0] layer2_out_33_num_data_valid;
wire   [2:0] layer2_out_33_fifo_cap;
wire    layer2_out_33_empty_n;
wire   [17:0] layer2_out_34_dout;
wire   [2:0] layer2_out_34_num_data_valid;
wire   [2:0] layer2_out_34_fifo_cap;
wire    layer2_out_34_empty_n;
wire   [17:0] layer2_out_35_dout;
wire   [2:0] layer2_out_35_num_data_valid;
wire   [2:0] layer2_out_35_fifo_cap;
wire    layer2_out_35_empty_n;
wire   [17:0] layer2_out_36_dout;
wire   [2:0] layer2_out_36_num_data_valid;
wire   [2:0] layer2_out_36_fifo_cap;
wire    layer2_out_36_empty_n;
wire   [17:0] layer2_out_37_dout;
wire   [2:0] layer2_out_37_num_data_valid;
wire   [2:0] layer2_out_37_fifo_cap;
wire    layer2_out_37_empty_n;
wire   [17:0] layer2_out_38_dout;
wire   [2:0] layer2_out_38_num_data_valid;
wire   [2:0] layer2_out_38_fifo_cap;
wire    layer2_out_38_empty_n;
wire   [17:0] layer2_out_39_dout;
wire   [2:0] layer2_out_39_num_data_valid;
wire   [2:0] layer2_out_39_fifo_cap;
wire    layer2_out_39_empty_n;
wire   [17:0] layer2_out_40_dout;
wire   [2:0] layer2_out_40_num_data_valid;
wire   [2:0] layer2_out_40_fifo_cap;
wire    layer2_out_40_empty_n;
wire   [17:0] layer2_out_41_dout;
wire   [2:0] layer2_out_41_num_data_valid;
wire   [2:0] layer2_out_41_fifo_cap;
wire    layer2_out_41_empty_n;
wire   [17:0] layer2_out_42_dout;
wire   [2:0] layer2_out_42_num_data_valid;
wire   [2:0] layer2_out_42_fifo_cap;
wire    layer2_out_42_empty_n;
wire   [17:0] layer2_out_43_dout;
wire   [2:0] layer2_out_43_num_data_valid;
wire   [2:0] layer2_out_43_fifo_cap;
wire    layer2_out_43_empty_n;
wire   [17:0] layer2_out_44_dout;
wire   [2:0] layer2_out_44_num_data_valid;
wire   [2:0] layer2_out_44_fifo_cap;
wire    layer2_out_44_empty_n;
wire   [17:0] layer2_out_45_dout;
wire   [2:0] layer2_out_45_num_data_valid;
wire   [2:0] layer2_out_45_fifo_cap;
wire    layer2_out_45_empty_n;
wire   [17:0] layer2_out_46_dout;
wire   [2:0] layer2_out_46_num_data_valid;
wire   [2:0] layer2_out_46_fifo_cap;
wire    layer2_out_46_empty_n;
wire   [17:0] layer2_out_47_dout;
wire   [2:0] layer2_out_47_num_data_valid;
wire   [2:0] layer2_out_47_fifo_cap;
wire    layer2_out_47_empty_n;
wire   [17:0] layer2_out_48_dout;
wire   [2:0] layer2_out_48_num_data_valid;
wire   [2:0] layer2_out_48_fifo_cap;
wire    layer2_out_48_empty_n;
wire   [17:0] layer2_out_49_dout;
wire   [2:0] layer2_out_49_num_data_valid;
wire   [2:0] layer2_out_49_fifo_cap;
wire    layer2_out_49_empty_n;
wire   [17:0] layer2_out_50_dout;
wire   [2:0] layer2_out_50_num_data_valid;
wire   [2:0] layer2_out_50_fifo_cap;
wire    layer2_out_50_empty_n;
wire   [17:0] layer2_out_51_dout;
wire   [2:0] layer2_out_51_num_data_valid;
wire   [2:0] layer2_out_51_fifo_cap;
wire    layer2_out_51_empty_n;
wire   [17:0] layer2_out_52_dout;
wire   [2:0] layer2_out_52_num_data_valid;
wire   [2:0] layer2_out_52_fifo_cap;
wire    layer2_out_52_empty_n;
wire   [17:0] layer2_out_53_dout;
wire   [2:0] layer2_out_53_num_data_valid;
wire   [2:0] layer2_out_53_fifo_cap;
wire    layer2_out_53_empty_n;
wire   [17:0] layer2_out_54_dout;
wire   [2:0] layer2_out_54_num_data_valid;
wire   [2:0] layer2_out_54_fifo_cap;
wire    layer2_out_54_empty_n;
wire   [17:0] layer2_out_55_dout;
wire   [2:0] layer2_out_55_num_data_valid;
wire   [2:0] layer2_out_55_fifo_cap;
wire    layer2_out_55_empty_n;
wire   [17:0] layer2_out_56_dout;
wire   [2:0] layer2_out_56_num_data_valid;
wire   [2:0] layer2_out_56_fifo_cap;
wire    layer2_out_56_empty_n;
wire   [17:0] layer2_out_57_dout;
wire   [2:0] layer2_out_57_num_data_valid;
wire   [2:0] layer2_out_57_fifo_cap;
wire    layer2_out_57_empty_n;
wire   [17:0] layer2_out_58_dout;
wire   [2:0] layer2_out_58_num_data_valid;
wire   [2:0] layer2_out_58_fifo_cap;
wire    layer2_out_58_empty_n;
wire   [17:0] layer2_out_59_dout;
wire   [2:0] layer2_out_59_num_data_valid;
wire   [2:0] layer2_out_59_fifo_cap;
wire    layer2_out_59_empty_n;
wire   [17:0] layer2_out_60_dout;
wire   [2:0] layer2_out_60_num_data_valid;
wire   [2:0] layer2_out_60_fifo_cap;
wire    layer2_out_60_empty_n;
wire   [17:0] layer2_out_61_dout;
wire   [2:0] layer2_out_61_num_data_valid;
wire   [2:0] layer2_out_61_fifo_cap;
wire    layer2_out_61_empty_n;
wire   [17:0] layer2_out_62_dout;
wire   [2:0] layer2_out_62_num_data_valid;
wire   [2:0] layer2_out_62_fifo_cap;
wire    layer2_out_62_empty_n;
wire   [17:0] layer2_out_63_dout;
wire   [2:0] layer2_out_63_num_data_valid;
wire   [2:0] layer2_out_63_fifo_cap;
wire    layer2_out_63_empty_n;
wire   [23:0] layer3_out_dout;
wire   [2:0] layer3_out_num_data_valid;
wire   [2:0] layer3_out_fifo_cap;
wire    layer3_out_empty_n;
wire   [23:0] layer3_out_1_dout;
wire   [2:0] layer3_out_1_num_data_valid;
wire   [2:0] layer3_out_1_fifo_cap;
wire    layer3_out_1_empty_n;
wire   [23:0] layer3_out_2_dout;
wire   [2:0] layer3_out_2_num_data_valid;
wire   [2:0] layer3_out_2_fifo_cap;
wire    layer3_out_2_empty_n;
wire   [23:0] layer3_out_3_dout;
wire   [2:0] layer3_out_3_num_data_valid;
wire   [2:0] layer3_out_3_fifo_cap;
wire    layer3_out_3_empty_n;
wire   [23:0] layer3_out_4_dout;
wire   [2:0] layer3_out_4_num_data_valid;
wire   [2:0] layer3_out_4_fifo_cap;
wire    layer3_out_4_empty_n;
wire   [23:0] layer3_out_5_dout;
wire   [2:0] layer3_out_5_num_data_valid;
wire   [2:0] layer3_out_5_fifo_cap;
wire    layer3_out_5_empty_n;
wire   [23:0] layer3_out_6_dout;
wire   [2:0] layer3_out_6_num_data_valid;
wire   [2:0] layer3_out_6_fifo_cap;
wire    layer3_out_6_empty_n;
wire   [23:0] layer3_out_7_dout;
wire   [2:0] layer3_out_7_num_data_valid;
wire   [2:0] layer3_out_7_fifo_cap;
wire    layer3_out_7_empty_n;
wire   [23:0] layer3_out_8_dout;
wire   [2:0] layer3_out_8_num_data_valid;
wire   [2:0] layer3_out_8_fifo_cap;
wire    layer3_out_8_empty_n;
wire   [23:0] layer3_out_9_dout;
wire   [2:0] layer3_out_9_num_data_valid;
wire   [2:0] layer3_out_9_fifo_cap;
wire    layer3_out_9_empty_n;
wire   [23:0] layer3_out_10_dout;
wire   [2:0] layer3_out_10_num_data_valid;
wire   [2:0] layer3_out_10_fifo_cap;
wire    layer3_out_10_empty_n;
wire   [23:0] layer3_out_11_dout;
wire   [2:0] layer3_out_11_num_data_valid;
wire   [2:0] layer3_out_11_fifo_cap;
wire    layer3_out_11_empty_n;
wire   [23:0] layer3_out_12_dout;
wire   [2:0] layer3_out_12_num_data_valid;
wire   [2:0] layer3_out_12_fifo_cap;
wire    layer3_out_12_empty_n;
wire   [23:0] layer3_out_13_dout;
wire   [2:0] layer3_out_13_num_data_valid;
wire   [2:0] layer3_out_13_fifo_cap;
wire    layer3_out_13_empty_n;
wire   [23:0] layer3_out_14_dout;
wire   [2:0] layer3_out_14_num_data_valid;
wire   [2:0] layer3_out_14_fifo_cap;
wire    layer3_out_14_empty_n;
wire   [23:0] layer3_out_15_dout;
wire   [2:0] layer3_out_15_num_data_valid;
wire   [2:0] layer3_out_15_fifo_cap;
wire    layer3_out_15_empty_n;
wire   [23:0] layer3_out_16_dout;
wire   [2:0] layer3_out_16_num_data_valid;
wire   [2:0] layer3_out_16_fifo_cap;
wire    layer3_out_16_empty_n;
wire   [23:0] layer3_out_17_dout;
wire   [2:0] layer3_out_17_num_data_valid;
wire   [2:0] layer3_out_17_fifo_cap;
wire    layer3_out_17_empty_n;
wire   [23:0] layer3_out_18_dout;
wire   [2:0] layer3_out_18_num_data_valid;
wire   [2:0] layer3_out_18_fifo_cap;
wire    layer3_out_18_empty_n;
wire   [23:0] layer3_out_19_dout;
wire   [2:0] layer3_out_19_num_data_valid;
wire   [2:0] layer3_out_19_fifo_cap;
wire    layer3_out_19_empty_n;
wire   [23:0] layer3_out_20_dout;
wire   [2:0] layer3_out_20_num_data_valid;
wire   [2:0] layer3_out_20_fifo_cap;
wire    layer3_out_20_empty_n;
wire   [23:0] layer3_out_21_dout;
wire   [2:0] layer3_out_21_num_data_valid;
wire   [2:0] layer3_out_21_fifo_cap;
wire    layer3_out_21_empty_n;
wire   [23:0] layer3_out_22_dout;
wire   [2:0] layer3_out_22_num_data_valid;
wire   [2:0] layer3_out_22_fifo_cap;
wire    layer3_out_22_empty_n;
wire   [23:0] layer3_out_23_dout;
wire   [2:0] layer3_out_23_num_data_valid;
wire   [2:0] layer3_out_23_fifo_cap;
wire    layer3_out_23_empty_n;
wire   [23:0] layer3_out_24_dout;
wire   [2:0] layer3_out_24_num_data_valid;
wire   [2:0] layer3_out_24_fifo_cap;
wire    layer3_out_24_empty_n;
wire   [23:0] layer3_out_25_dout;
wire   [2:0] layer3_out_25_num_data_valid;
wire   [2:0] layer3_out_25_fifo_cap;
wire    layer3_out_25_empty_n;
wire   [23:0] layer3_out_26_dout;
wire   [2:0] layer3_out_26_num_data_valid;
wire   [2:0] layer3_out_26_fifo_cap;
wire    layer3_out_26_empty_n;
wire   [23:0] layer3_out_27_dout;
wire   [2:0] layer3_out_27_num_data_valid;
wire   [2:0] layer3_out_27_fifo_cap;
wire    layer3_out_27_empty_n;
wire   [23:0] layer3_out_28_dout;
wire   [2:0] layer3_out_28_num_data_valid;
wire   [2:0] layer3_out_28_fifo_cap;
wire    layer3_out_28_empty_n;
wire   [23:0] layer3_out_29_dout;
wire   [2:0] layer3_out_29_num_data_valid;
wire   [2:0] layer3_out_29_fifo_cap;
wire    layer3_out_29_empty_n;
wire   [23:0] layer3_out_30_dout;
wire   [2:0] layer3_out_30_num_data_valid;
wire   [2:0] layer3_out_30_fifo_cap;
wire    layer3_out_30_empty_n;
wire   [23:0] layer3_out_31_dout;
wire   [2:0] layer3_out_31_num_data_valid;
wire   [2:0] layer3_out_31_fifo_cap;
wire    layer3_out_31_empty_n;
wire   [23:0] layer3_out_32_dout;
wire   [2:0] layer3_out_32_num_data_valid;
wire   [2:0] layer3_out_32_fifo_cap;
wire    layer3_out_32_empty_n;
wire   [23:0] layer3_out_33_dout;
wire   [2:0] layer3_out_33_num_data_valid;
wire   [2:0] layer3_out_33_fifo_cap;
wire    layer3_out_33_empty_n;
wire   [23:0] layer3_out_34_dout;
wire   [2:0] layer3_out_34_num_data_valid;
wire   [2:0] layer3_out_34_fifo_cap;
wire    layer3_out_34_empty_n;
wire   [23:0] layer3_out_35_dout;
wire   [2:0] layer3_out_35_num_data_valid;
wire   [2:0] layer3_out_35_fifo_cap;
wire    layer3_out_35_empty_n;
wire   [23:0] layer3_out_36_dout;
wire   [2:0] layer3_out_36_num_data_valid;
wire   [2:0] layer3_out_36_fifo_cap;
wire    layer3_out_36_empty_n;
wire   [23:0] layer3_out_37_dout;
wire   [2:0] layer3_out_37_num_data_valid;
wire   [2:0] layer3_out_37_fifo_cap;
wire    layer3_out_37_empty_n;
wire   [23:0] layer3_out_38_dout;
wire   [2:0] layer3_out_38_num_data_valid;
wire   [2:0] layer3_out_38_fifo_cap;
wire    layer3_out_38_empty_n;
wire   [23:0] layer3_out_39_dout;
wire   [2:0] layer3_out_39_num_data_valid;
wire   [2:0] layer3_out_39_fifo_cap;
wire    layer3_out_39_empty_n;
wire   [23:0] layer3_out_40_dout;
wire   [2:0] layer3_out_40_num_data_valid;
wire   [2:0] layer3_out_40_fifo_cap;
wire    layer3_out_40_empty_n;
wire   [23:0] layer3_out_41_dout;
wire   [2:0] layer3_out_41_num_data_valid;
wire   [2:0] layer3_out_41_fifo_cap;
wire    layer3_out_41_empty_n;
wire   [23:0] layer3_out_42_dout;
wire   [2:0] layer3_out_42_num_data_valid;
wire   [2:0] layer3_out_42_fifo_cap;
wire    layer3_out_42_empty_n;
wire   [23:0] layer3_out_43_dout;
wire   [2:0] layer3_out_43_num_data_valid;
wire   [2:0] layer3_out_43_fifo_cap;
wire    layer3_out_43_empty_n;
wire   [23:0] layer3_out_44_dout;
wire   [2:0] layer3_out_44_num_data_valid;
wire   [2:0] layer3_out_44_fifo_cap;
wire    layer3_out_44_empty_n;
wire   [23:0] layer3_out_45_dout;
wire   [2:0] layer3_out_45_num_data_valid;
wire   [2:0] layer3_out_45_fifo_cap;
wire    layer3_out_45_empty_n;
wire   [23:0] layer3_out_46_dout;
wire   [2:0] layer3_out_46_num_data_valid;
wire   [2:0] layer3_out_46_fifo_cap;
wire    layer3_out_46_empty_n;
wire   [23:0] layer3_out_47_dout;
wire   [2:0] layer3_out_47_num_data_valid;
wire   [2:0] layer3_out_47_fifo_cap;
wire    layer3_out_47_empty_n;
wire   [23:0] layer3_out_48_dout;
wire   [2:0] layer3_out_48_num_data_valid;
wire   [2:0] layer3_out_48_fifo_cap;
wire    layer3_out_48_empty_n;
wire   [23:0] layer3_out_49_dout;
wire   [2:0] layer3_out_49_num_data_valid;
wire   [2:0] layer3_out_49_fifo_cap;
wire    layer3_out_49_empty_n;
wire   [23:0] layer3_out_50_dout;
wire   [2:0] layer3_out_50_num_data_valid;
wire   [2:0] layer3_out_50_fifo_cap;
wire    layer3_out_50_empty_n;
wire   [23:0] layer3_out_51_dout;
wire   [2:0] layer3_out_51_num_data_valid;
wire   [2:0] layer3_out_51_fifo_cap;
wire    layer3_out_51_empty_n;
wire   [23:0] layer3_out_52_dout;
wire   [2:0] layer3_out_52_num_data_valid;
wire   [2:0] layer3_out_52_fifo_cap;
wire    layer3_out_52_empty_n;
wire   [23:0] layer3_out_53_dout;
wire   [2:0] layer3_out_53_num_data_valid;
wire   [2:0] layer3_out_53_fifo_cap;
wire    layer3_out_53_empty_n;
wire   [23:0] layer3_out_54_dout;
wire   [2:0] layer3_out_54_num_data_valid;
wire   [2:0] layer3_out_54_fifo_cap;
wire    layer3_out_54_empty_n;
wire   [23:0] layer3_out_55_dout;
wire   [2:0] layer3_out_55_num_data_valid;
wire   [2:0] layer3_out_55_fifo_cap;
wire    layer3_out_55_empty_n;
wire   [23:0] layer3_out_56_dout;
wire   [2:0] layer3_out_56_num_data_valid;
wire   [2:0] layer3_out_56_fifo_cap;
wire    layer3_out_56_empty_n;
wire   [23:0] layer3_out_57_dout;
wire   [2:0] layer3_out_57_num_data_valid;
wire   [2:0] layer3_out_57_fifo_cap;
wire    layer3_out_57_empty_n;
wire   [23:0] layer3_out_58_dout;
wire   [2:0] layer3_out_58_num_data_valid;
wire   [2:0] layer3_out_58_fifo_cap;
wire    layer3_out_58_empty_n;
wire   [23:0] layer3_out_59_dout;
wire   [2:0] layer3_out_59_num_data_valid;
wire   [2:0] layer3_out_59_fifo_cap;
wire    layer3_out_59_empty_n;
wire   [23:0] layer3_out_60_dout;
wire   [2:0] layer3_out_60_num_data_valid;
wire   [2:0] layer3_out_60_fifo_cap;
wire    layer3_out_60_empty_n;
wire   [23:0] layer3_out_61_dout;
wire   [2:0] layer3_out_61_num_data_valid;
wire   [2:0] layer3_out_61_fifo_cap;
wire    layer3_out_61_empty_n;
wire   [23:0] layer3_out_62_dout;
wire   [2:0] layer3_out_62_num_data_valid;
wire   [2:0] layer3_out_62_fifo_cap;
wire    layer3_out_62_empty_n;
wire   [23:0] layer3_out_63_dout;
wire   [2:0] layer3_out_63_num_data_valid;
wire   [2:0] layer3_out_63_fifo_cap;
wire    layer3_out_63_empty_n;
wire   [15:0] layer4_out_dout;
wire   [2:0] layer4_out_num_data_valid;
wire   [2:0] layer4_out_fifo_cap;
wire    layer4_out_empty_n;
wire   [15:0] layer4_out_1_dout;
wire   [2:0] layer4_out_1_num_data_valid;
wire   [2:0] layer4_out_1_fifo_cap;
wire    layer4_out_1_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_layer2_out_63 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_62 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_61 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_60 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_59 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_58 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_57 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_56 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_55 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_54 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_53 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_52 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_51 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_50 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_49 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_48 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_47 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_46 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_45 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_44 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_43 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_42 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_41 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_40 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_39 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_38 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_37 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_36 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_35 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_34 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_33 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_32 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_63 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_62 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_61 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_60 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_59 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_58 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_57 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_56 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_55 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_54 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_53 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_52 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_51 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_50 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_49 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_48 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_47 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_46 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_45 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_44 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_43 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_42 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_41 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_40 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_39 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_38 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_37 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_36 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_35 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_34 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_33 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_32 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_out = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out = 1'b0;
end

myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_s dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_ready),
    .input_1_ap_vld(input_1_ap_vld),
    .input_1(input_1),
    .ap_return_0(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_1),
    .ap_return_2(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_2),
    .ap_return_3(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_3),
    .ap_return_4(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_4),
    .ap_return_5(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_5),
    .ap_return_6(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_6),
    .ap_return_7(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_7),
    .ap_return_8(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_8),
    .ap_return_9(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_9),
    .ap_return_10(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_10),
    .ap_return_11(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_11),
    .ap_return_12(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_12),
    .ap_return_13(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_13),
    .ap_return_14(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_14),
    .ap_return_15(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_15),
    .ap_return_16(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_16),
    .ap_return_17(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_17),
    .ap_return_18(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_18),
    .ap_return_19(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_19),
    .ap_return_20(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_20),
    .ap_return_21(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_21),
    .ap_return_22(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_22),
    .ap_return_23(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_23),
    .ap_return_24(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_24),
    .ap_return_25(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_25),
    .ap_return_26(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_26),
    .ap_return_27(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_27),
    .ap_return_28(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_28),
    .ap_return_29(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_29),
    .ap_return_30(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_30),
    .ap_return_31(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_31),
    .ap_return_32(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_32),
    .ap_return_33(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_33),
    .ap_return_34(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_34),
    .ap_return_35(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_35),
    .ap_return_36(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_36),
    .ap_return_37(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_37),
    .ap_return_38(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_38),
    .ap_return_39(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_39),
    .ap_return_40(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_40),
    .ap_return_41(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_41),
    .ap_return_42(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_42),
    .ap_return_43(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_43),
    .ap_return_44(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_44),
    .ap_return_45(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_45),
    .ap_return_46(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_46),
    .ap_return_47(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_47),
    .ap_return_48(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_48),
    .ap_return_49(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_49),
    .ap_return_50(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_50),
    .ap_return_51(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_51),
    .ap_return_52(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_52),
    .ap_return_53(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_53),
    .ap_return_54(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_54),
    .ap_return_55(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_55),
    .ap_return_56(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_56),
    .ap_return_57(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_57),
    .ap_return_58(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_58),
    .ap_return_59(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_59),
    .ap_return_60(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_60),
    .ap_return_61(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_61),
    .ap_return_62(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_62),
    .ap_return_63(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_63)
);

myproject_relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_s relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_start),
    .ap_done(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done),
    .ap_continue(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue),
    .ap_ce(1'b1),
    .ap_idle(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_idle),
    .ap_ready(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready),
    .p_read(layer2_out_dout),
    .p_read1(layer2_out_1_dout),
    .p_read2(layer2_out_2_dout),
    .p_read3(layer2_out_3_dout),
    .p_read4(layer2_out_4_dout),
    .p_read5(layer2_out_5_dout),
    .p_read6(layer2_out_6_dout),
    .p_read7(layer2_out_7_dout),
    .p_read8(layer2_out_8_dout),
    .p_read9(layer2_out_9_dout),
    .p_read10(layer2_out_10_dout),
    .p_read11(layer2_out_11_dout),
    .p_read12(layer2_out_12_dout),
    .p_read13(layer2_out_13_dout),
    .p_read14(layer2_out_14_dout),
    .p_read15(layer2_out_15_dout),
    .p_read16(layer2_out_16_dout),
    .p_read17(layer2_out_17_dout),
    .p_read18(layer2_out_18_dout),
    .p_read19(layer2_out_19_dout),
    .p_read20(layer2_out_20_dout),
    .p_read21(layer2_out_21_dout),
    .p_read22(layer2_out_22_dout),
    .p_read23(layer2_out_23_dout),
    .p_read24(layer2_out_24_dout),
    .p_read25(layer2_out_25_dout),
    .p_read26(layer2_out_26_dout),
    .p_read27(layer2_out_27_dout),
    .p_read28(layer2_out_28_dout),
    .p_read29(layer2_out_29_dout),
    .p_read30(layer2_out_30_dout),
    .p_read31(layer2_out_31_dout),
    .p_read32(layer2_out_32_dout),
    .p_read33(layer2_out_33_dout),
    .p_read34(layer2_out_34_dout),
    .p_read35(layer2_out_35_dout),
    .p_read36(layer2_out_36_dout),
    .p_read37(layer2_out_37_dout),
    .p_read38(layer2_out_38_dout),
    .p_read39(layer2_out_39_dout),
    .p_read40(layer2_out_40_dout),
    .p_read41(layer2_out_41_dout),
    .p_read42(layer2_out_42_dout),
    .p_read43(layer2_out_43_dout),
    .p_read44(layer2_out_44_dout),
    .p_read45(layer2_out_45_dout),
    .p_read46(layer2_out_46_dout),
    .p_read47(layer2_out_47_dout),
    .p_read48(layer2_out_48_dout),
    .p_read49(layer2_out_49_dout),
    .p_read50(layer2_out_50_dout),
    .p_read51(layer2_out_51_dout),
    .p_read52(layer2_out_52_dout),
    .p_read53(layer2_out_53_dout),
    .p_read54(layer2_out_54_dout),
    .p_read55(layer2_out_55_dout),
    .p_read56(layer2_out_56_dout),
    .p_read57(layer2_out_57_dout),
    .p_read58(layer2_out_58_dout),
    .p_read59(layer2_out_59_dout),
    .p_read60(layer2_out_60_dout),
    .p_read61(layer2_out_61_dout),
    .p_read62(layer2_out_62_dout),
    .p_read63(layer2_out_63_dout),
    .ap_return_0(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_15),
    .ap_return_16(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_16),
    .ap_return_17(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_17),
    .ap_return_18(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_18),
    .ap_return_19(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_19),
    .ap_return_20(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_20),
    .ap_return_21(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_21),
    .ap_return_22(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_22),
    .ap_return_23(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_23),
    .ap_return_24(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_24),
    .ap_return_25(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_25),
    .ap_return_26(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_26),
    .ap_return_27(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_27),
    .ap_return_28(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_28),
    .ap_return_29(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_29),
    .ap_return_30(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_30),
    .ap_return_31(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_31),
    .ap_return_32(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_32),
    .ap_return_33(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_33),
    .ap_return_34(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_34),
    .ap_return_35(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_35),
    .ap_return_36(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_36),
    .ap_return_37(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_37),
    .ap_return_38(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_38),
    .ap_return_39(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_39),
    .ap_return_40(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_40),
    .ap_return_41(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_41),
    .ap_return_42(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_42),
    .ap_return_43(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_43),
    .ap_return_44(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_44),
    .ap_return_45(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_45),
    .ap_return_46(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_46),
    .ap_return_47(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_47),
    .ap_return_48(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_48),
    .ap_return_49(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_49),
    .ap_return_50(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_50),
    .ap_return_51(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_51),
    .ap_return_52(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_52),
    .ap_return_53(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_53),
    .ap_return_54(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_54),
    .ap_return_55(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_55),
    .ap_return_56(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_56),
    .ap_return_57(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_57),
    .ap_return_58(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_58),
    .ap_return_59(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_59),
    .ap_return_60(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_60),
    .ap_return_61(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_61),
    .ap_return_62(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_62),
    .ap_return_63(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_63)
);

myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_s dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready),
    .p_read(layer3_out_dout),
    .p_read1(layer3_out_1_dout),
    .p_read2(layer3_out_2_dout),
    .p_read3(layer3_out_3_dout),
    .p_read4(layer3_out_4_dout),
    .p_read5(layer3_out_5_dout),
    .p_read6(layer3_out_6_dout),
    .p_read7(layer3_out_7_dout),
    .p_read8(layer3_out_8_dout),
    .p_read9(layer3_out_9_dout),
    .p_read10(layer3_out_10_dout),
    .p_read11(layer3_out_11_dout),
    .p_read12(layer3_out_12_dout),
    .p_read13(layer3_out_13_dout),
    .p_read14(layer3_out_14_dout),
    .p_read15(layer3_out_15_dout),
    .p_read16(layer3_out_16_dout),
    .p_read17(layer3_out_17_dout),
    .p_read18(layer3_out_18_dout),
    .p_read19(layer3_out_19_dout),
    .p_read20(layer3_out_20_dout),
    .p_read21(layer3_out_21_dout),
    .p_read22(layer3_out_22_dout),
    .p_read23(layer3_out_23_dout),
    .p_read24(layer3_out_24_dout),
    .p_read25(layer3_out_25_dout),
    .p_read26(layer3_out_26_dout),
    .p_read27(layer3_out_27_dout),
    .p_read28(layer3_out_28_dout),
    .p_read29(layer3_out_29_dout),
    .p_read30(layer3_out_30_dout),
    .p_read31(layer3_out_31_dout),
    .p_read32(layer3_out_32_dout),
    .p_read33(layer3_out_33_dout),
    .p_read34(layer3_out_34_dout),
    .p_read35(layer3_out_35_dout),
    .p_read36(layer3_out_36_dout),
    .p_read37(layer3_out_37_dout),
    .p_read38(layer3_out_38_dout),
    .p_read39(layer3_out_39_dout),
    .p_read40(layer3_out_40_dout),
    .p_read41(layer3_out_41_dout),
    .p_read42(layer3_out_42_dout),
    .p_read43(layer3_out_43_dout),
    .p_read44(layer3_out_44_dout),
    .p_read45(layer3_out_45_dout),
    .p_read46(layer3_out_46_dout),
    .p_read47(layer3_out_47_dout),
    .p_read48(layer3_out_48_dout),
    .p_read49(layer3_out_49_dout),
    .p_read50(layer3_out_50_dout),
    .p_read51(layer3_out_51_dout),
    .p_read52(layer3_out_52_dout),
    .p_read53(layer3_out_53_dout),
    .p_read54(layer3_out_54_dout),
    .p_read55(layer3_out_55_dout),
    .p_read56(layer3_out_56_dout),
    .p_read57(layer3_out_57_dout),
    .p_read58(layer3_out_58_dout),
    .p_read59(layer3_out_59_dout),
    .p_read60(layer3_out_60_dout),
    .p_read61(layer3_out_61_dout),
    .p_read62(layer3_out_62_dout),
    .p_read63(layer3_out_63_dout),
    .ap_return_0(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_return_1)
);

myproject_linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_s linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_start),
    .ap_done(linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_done),
    .ap_continue(linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_continue),
    .ap_ce(1'b1),
    .ap_idle(linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_idle),
    .ap_ready(linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_ready),
    .p_read(layer4_out_dout),
    .p_read1(layer4_out_1_dout),
    .layer5_out_0(linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_0),
    .layer5_out_0_ap_vld(linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_0_ap_vld),
    .layer5_out_1(linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_1),
    .layer5_out_1_ap_vld(linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_1_ap_vld)
);

myproject_fifo_w18_d2_S layer2_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_0),
    .if_full_n(layer2_out_full_n),
    .if_write(ap_channel_done_layer2_out),
    .if_dout(layer2_out_dout),
    .if_num_data_valid(layer2_out_num_data_valid),
    .if_fifo_cap(layer2_out_fifo_cap),
    .if_empty_n(layer2_out_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_1),
    .if_full_n(layer2_out_1_full_n),
    .if_write(ap_channel_done_layer2_out_1),
    .if_dout(layer2_out_1_dout),
    .if_num_data_valid(layer2_out_1_num_data_valid),
    .if_fifo_cap(layer2_out_1_fifo_cap),
    .if_empty_n(layer2_out_1_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_2),
    .if_full_n(layer2_out_2_full_n),
    .if_write(ap_channel_done_layer2_out_2),
    .if_dout(layer2_out_2_dout),
    .if_num_data_valid(layer2_out_2_num_data_valid),
    .if_fifo_cap(layer2_out_2_fifo_cap),
    .if_empty_n(layer2_out_2_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_3),
    .if_full_n(layer2_out_3_full_n),
    .if_write(ap_channel_done_layer2_out_3),
    .if_dout(layer2_out_3_dout),
    .if_num_data_valid(layer2_out_3_num_data_valid),
    .if_fifo_cap(layer2_out_3_fifo_cap),
    .if_empty_n(layer2_out_3_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_4),
    .if_full_n(layer2_out_4_full_n),
    .if_write(ap_channel_done_layer2_out_4),
    .if_dout(layer2_out_4_dout),
    .if_num_data_valid(layer2_out_4_num_data_valid),
    .if_fifo_cap(layer2_out_4_fifo_cap),
    .if_empty_n(layer2_out_4_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_5),
    .if_full_n(layer2_out_5_full_n),
    .if_write(ap_channel_done_layer2_out_5),
    .if_dout(layer2_out_5_dout),
    .if_num_data_valid(layer2_out_5_num_data_valid),
    .if_fifo_cap(layer2_out_5_fifo_cap),
    .if_empty_n(layer2_out_5_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_6),
    .if_full_n(layer2_out_6_full_n),
    .if_write(ap_channel_done_layer2_out_6),
    .if_dout(layer2_out_6_dout),
    .if_num_data_valid(layer2_out_6_num_data_valid),
    .if_fifo_cap(layer2_out_6_fifo_cap),
    .if_empty_n(layer2_out_6_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_7),
    .if_full_n(layer2_out_7_full_n),
    .if_write(ap_channel_done_layer2_out_7),
    .if_dout(layer2_out_7_dout),
    .if_num_data_valid(layer2_out_7_num_data_valid),
    .if_fifo_cap(layer2_out_7_fifo_cap),
    .if_empty_n(layer2_out_7_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_8),
    .if_full_n(layer2_out_8_full_n),
    .if_write(ap_channel_done_layer2_out_8),
    .if_dout(layer2_out_8_dout),
    .if_num_data_valid(layer2_out_8_num_data_valid),
    .if_fifo_cap(layer2_out_8_fifo_cap),
    .if_empty_n(layer2_out_8_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_9),
    .if_full_n(layer2_out_9_full_n),
    .if_write(ap_channel_done_layer2_out_9),
    .if_dout(layer2_out_9_dout),
    .if_num_data_valid(layer2_out_9_num_data_valid),
    .if_fifo_cap(layer2_out_9_fifo_cap),
    .if_empty_n(layer2_out_9_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_10),
    .if_full_n(layer2_out_10_full_n),
    .if_write(ap_channel_done_layer2_out_10),
    .if_dout(layer2_out_10_dout),
    .if_num_data_valid(layer2_out_10_num_data_valid),
    .if_fifo_cap(layer2_out_10_fifo_cap),
    .if_empty_n(layer2_out_10_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_11),
    .if_full_n(layer2_out_11_full_n),
    .if_write(ap_channel_done_layer2_out_11),
    .if_dout(layer2_out_11_dout),
    .if_num_data_valid(layer2_out_11_num_data_valid),
    .if_fifo_cap(layer2_out_11_fifo_cap),
    .if_empty_n(layer2_out_11_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_12),
    .if_full_n(layer2_out_12_full_n),
    .if_write(ap_channel_done_layer2_out_12),
    .if_dout(layer2_out_12_dout),
    .if_num_data_valid(layer2_out_12_num_data_valid),
    .if_fifo_cap(layer2_out_12_fifo_cap),
    .if_empty_n(layer2_out_12_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_13),
    .if_full_n(layer2_out_13_full_n),
    .if_write(ap_channel_done_layer2_out_13),
    .if_dout(layer2_out_13_dout),
    .if_num_data_valid(layer2_out_13_num_data_valid),
    .if_fifo_cap(layer2_out_13_fifo_cap),
    .if_empty_n(layer2_out_13_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_14),
    .if_full_n(layer2_out_14_full_n),
    .if_write(ap_channel_done_layer2_out_14),
    .if_dout(layer2_out_14_dout),
    .if_num_data_valid(layer2_out_14_num_data_valid),
    .if_fifo_cap(layer2_out_14_fifo_cap),
    .if_empty_n(layer2_out_14_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_15),
    .if_full_n(layer2_out_15_full_n),
    .if_write(ap_channel_done_layer2_out_15),
    .if_dout(layer2_out_15_dout),
    .if_num_data_valid(layer2_out_15_num_data_valid),
    .if_fifo_cap(layer2_out_15_fifo_cap),
    .if_empty_n(layer2_out_15_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_16),
    .if_full_n(layer2_out_16_full_n),
    .if_write(ap_channel_done_layer2_out_16),
    .if_dout(layer2_out_16_dout),
    .if_num_data_valid(layer2_out_16_num_data_valid),
    .if_fifo_cap(layer2_out_16_fifo_cap),
    .if_empty_n(layer2_out_16_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_17),
    .if_full_n(layer2_out_17_full_n),
    .if_write(ap_channel_done_layer2_out_17),
    .if_dout(layer2_out_17_dout),
    .if_num_data_valid(layer2_out_17_num_data_valid),
    .if_fifo_cap(layer2_out_17_fifo_cap),
    .if_empty_n(layer2_out_17_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_18),
    .if_full_n(layer2_out_18_full_n),
    .if_write(ap_channel_done_layer2_out_18),
    .if_dout(layer2_out_18_dout),
    .if_num_data_valid(layer2_out_18_num_data_valid),
    .if_fifo_cap(layer2_out_18_fifo_cap),
    .if_empty_n(layer2_out_18_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_19),
    .if_full_n(layer2_out_19_full_n),
    .if_write(ap_channel_done_layer2_out_19),
    .if_dout(layer2_out_19_dout),
    .if_num_data_valid(layer2_out_19_num_data_valid),
    .if_fifo_cap(layer2_out_19_fifo_cap),
    .if_empty_n(layer2_out_19_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_20),
    .if_full_n(layer2_out_20_full_n),
    .if_write(ap_channel_done_layer2_out_20),
    .if_dout(layer2_out_20_dout),
    .if_num_data_valid(layer2_out_20_num_data_valid),
    .if_fifo_cap(layer2_out_20_fifo_cap),
    .if_empty_n(layer2_out_20_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_21),
    .if_full_n(layer2_out_21_full_n),
    .if_write(ap_channel_done_layer2_out_21),
    .if_dout(layer2_out_21_dout),
    .if_num_data_valid(layer2_out_21_num_data_valid),
    .if_fifo_cap(layer2_out_21_fifo_cap),
    .if_empty_n(layer2_out_21_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_22),
    .if_full_n(layer2_out_22_full_n),
    .if_write(ap_channel_done_layer2_out_22),
    .if_dout(layer2_out_22_dout),
    .if_num_data_valid(layer2_out_22_num_data_valid),
    .if_fifo_cap(layer2_out_22_fifo_cap),
    .if_empty_n(layer2_out_22_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_23),
    .if_full_n(layer2_out_23_full_n),
    .if_write(ap_channel_done_layer2_out_23),
    .if_dout(layer2_out_23_dout),
    .if_num_data_valid(layer2_out_23_num_data_valid),
    .if_fifo_cap(layer2_out_23_fifo_cap),
    .if_empty_n(layer2_out_23_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_24),
    .if_full_n(layer2_out_24_full_n),
    .if_write(ap_channel_done_layer2_out_24),
    .if_dout(layer2_out_24_dout),
    .if_num_data_valid(layer2_out_24_num_data_valid),
    .if_fifo_cap(layer2_out_24_fifo_cap),
    .if_empty_n(layer2_out_24_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_25),
    .if_full_n(layer2_out_25_full_n),
    .if_write(ap_channel_done_layer2_out_25),
    .if_dout(layer2_out_25_dout),
    .if_num_data_valid(layer2_out_25_num_data_valid),
    .if_fifo_cap(layer2_out_25_fifo_cap),
    .if_empty_n(layer2_out_25_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_26),
    .if_full_n(layer2_out_26_full_n),
    .if_write(ap_channel_done_layer2_out_26),
    .if_dout(layer2_out_26_dout),
    .if_num_data_valid(layer2_out_26_num_data_valid),
    .if_fifo_cap(layer2_out_26_fifo_cap),
    .if_empty_n(layer2_out_26_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_27),
    .if_full_n(layer2_out_27_full_n),
    .if_write(ap_channel_done_layer2_out_27),
    .if_dout(layer2_out_27_dout),
    .if_num_data_valid(layer2_out_27_num_data_valid),
    .if_fifo_cap(layer2_out_27_fifo_cap),
    .if_empty_n(layer2_out_27_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_28),
    .if_full_n(layer2_out_28_full_n),
    .if_write(ap_channel_done_layer2_out_28),
    .if_dout(layer2_out_28_dout),
    .if_num_data_valid(layer2_out_28_num_data_valid),
    .if_fifo_cap(layer2_out_28_fifo_cap),
    .if_empty_n(layer2_out_28_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_29),
    .if_full_n(layer2_out_29_full_n),
    .if_write(ap_channel_done_layer2_out_29),
    .if_dout(layer2_out_29_dout),
    .if_num_data_valid(layer2_out_29_num_data_valid),
    .if_fifo_cap(layer2_out_29_fifo_cap),
    .if_empty_n(layer2_out_29_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_30),
    .if_full_n(layer2_out_30_full_n),
    .if_write(ap_channel_done_layer2_out_30),
    .if_dout(layer2_out_30_dout),
    .if_num_data_valid(layer2_out_30_num_data_valid),
    .if_fifo_cap(layer2_out_30_fifo_cap),
    .if_empty_n(layer2_out_30_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_31),
    .if_full_n(layer2_out_31_full_n),
    .if_write(ap_channel_done_layer2_out_31),
    .if_dout(layer2_out_31_dout),
    .if_num_data_valid(layer2_out_31_num_data_valid),
    .if_fifo_cap(layer2_out_31_fifo_cap),
    .if_empty_n(layer2_out_31_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_32),
    .if_full_n(layer2_out_32_full_n),
    .if_write(ap_channel_done_layer2_out_32),
    .if_dout(layer2_out_32_dout),
    .if_num_data_valid(layer2_out_32_num_data_valid),
    .if_fifo_cap(layer2_out_32_fifo_cap),
    .if_empty_n(layer2_out_32_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_33),
    .if_full_n(layer2_out_33_full_n),
    .if_write(ap_channel_done_layer2_out_33),
    .if_dout(layer2_out_33_dout),
    .if_num_data_valid(layer2_out_33_num_data_valid),
    .if_fifo_cap(layer2_out_33_fifo_cap),
    .if_empty_n(layer2_out_33_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_34),
    .if_full_n(layer2_out_34_full_n),
    .if_write(ap_channel_done_layer2_out_34),
    .if_dout(layer2_out_34_dout),
    .if_num_data_valid(layer2_out_34_num_data_valid),
    .if_fifo_cap(layer2_out_34_fifo_cap),
    .if_empty_n(layer2_out_34_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_35),
    .if_full_n(layer2_out_35_full_n),
    .if_write(ap_channel_done_layer2_out_35),
    .if_dout(layer2_out_35_dout),
    .if_num_data_valid(layer2_out_35_num_data_valid),
    .if_fifo_cap(layer2_out_35_fifo_cap),
    .if_empty_n(layer2_out_35_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_36),
    .if_full_n(layer2_out_36_full_n),
    .if_write(ap_channel_done_layer2_out_36),
    .if_dout(layer2_out_36_dout),
    .if_num_data_valid(layer2_out_36_num_data_valid),
    .if_fifo_cap(layer2_out_36_fifo_cap),
    .if_empty_n(layer2_out_36_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_37),
    .if_full_n(layer2_out_37_full_n),
    .if_write(ap_channel_done_layer2_out_37),
    .if_dout(layer2_out_37_dout),
    .if_num_data_valid(layer2_out_37_num_data_valid),
    .if_fifo_cap(layer2_out_37_fifo_cap),
    .if_empty_n(layer2_out_37_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_38),
    .if_full_n(layer2_out_38_full_n),
    .if_write(ap_channel_done_layer2_out_38),
    .if_dout(layer2_out_38_dout),
    .if_num_data_valid(layer2_out_38_num_data_valid),
    .if_fifo_cap(layer2_out_38_fifo_cap),
    .if_empty_n(layer2_out_38_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_39),
    .if_full_n(layer2_out_39_full_n),
    .if_write(ap_channel_done_layer2_out_39),
    .if_dout(layer2_out_39_dout),
    .if_num_data_valid(layer2_out_39_num_data_valid),
    .if_fifo_cap(layer2_out_39_fifo_cap),
    .if_empty_n(layer2_out_39_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_40),
    .if_full_n(layer2_out_40_full_n),
    .if_write(ap_channel_done_layer2_out_40),
    .if_dout(layer2_out_40_dout),
    .if_num_data_valid(layer2_out_40_num_data_valid),
    .if_fifo_cap(layer2_out_40_fifo_cap),
    .if_empty_n(layer2_out_40_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_41),
    .if_full_n(layer2_out_41_full_n),
    .if_write(ap_channel_done_layer2_out_41),
    .if_dout(layer2_out_41_dout),
    .if_num_data_valid(layer2_out_41_num_data_valid),
    .if_fifo_cap(layer2_out_41_fifo_cap),
    .if_empty_n(layer2_out_41_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_42),
    .if_full_n(layer2_out_42_full_n),
    .if_write(ap_channel_done_layer2_out_42),
    .if_dout(layer2_out_42_dout),
    .if_num_data_valid(layer2_out_42_num_data_valid),
    .if_fifo_cap(layer2_out_42_fifo_cap),
    .if_empty_n(layer2_out_42_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_43),
    .if_full_n(layer2_out_43_full_n),
    .if_write(ap_channel_done_layer2_out_43),
    .if_dout(layer2_out_43_dout),
    .if_num_data_valid(layer2_out_43_num_data_valid),
    .if_fifo_cap(layer2_out_43_fifo_cap),
    .if_empty_n(layer2_out_43_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_44),
    .if_full_n(layer2_out_44_full_n),
    .if_write(ap_channel_done_layer2_out_44),
    .if_dout(layer2_out_44_dout),
    .if_num_data_valid(layer2_out_44_num_data_valid),
    .if_fifo_cap(layer2_out_44_fifo_cap),
    .if_empty_n(layer2_out_44_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_45),
    .if_full_n(layer2_out_45_full_n),
    .if_write(ap_channel_done_layer2_out_45),
    .if_dout(layer2_out_45_dout),
    .if_num_data_valid(layer2_out_45_num_data_valid),
    .if_fifo_cap(layer2_out_45_fifo_cap),
    .if_empty_n(layer2_out_45_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_46),
    .if_full_n(layer2_out_46_full_n),
    .if_write(ap_channel_done_layer2_out_46),
    .if_dout(layer2_out_46_dout),
    .if_num_data_valid(layer2_out_46_num_data_valid),
    .if_fifo_cap(layer2_out_46_fifo_cap),
    .if_empty_n(layer2_out_46_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_47),
    .if_full_n(layer2_out_47_full_n),
    .if_write(ap_channel_done_layer2_out_47),
    .if_dout(layer2_out_47_dout),
    .if_num_data_valid(layer2_out_47_num_data_valid),
    .if_fifo_cap(layer2_out_47_fifo_cap),
    .if_empty_n(layer2_out_47_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_48),
    .if_full_n(layer2_out_48_full_n),
    .if_write(ap_channel_done_layer2_out_48),
    .if_dout(layer2_out_48_dout),
    .if_num_data_valid(layer2_out_48_num_data_valid),
    .if_fifo_cap(layer2_out_48_fifo_cap),
    .if_empty_n(layer2_out_48_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_49),
    .if_full_n(layer2_out_49_full_n),
    .if_write(ap_channel_done_layer2_out_49),
    .if_dout(layer2_out_49_dout),
    .if_num_data_valid(layer2_out_49_num_data_valid),
    .if_fifo_cap(layer2_out_49_fifo_cap),
    .if_empty_n(layer2_out_49_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_50),
    .if_full_n(layer2_out_50_full_n),
    .if_write(ap_channel_done_layer2_out_50),
    .if_dout(layer2_out_50_dout),
    .if_num_data_valid(layer2_out_50_num_data_valid),
    .if_fifo_cap(layer2_out_50_fifo_cap),
    .if_empty_n(layer2_out_50_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_51),
    .if_full_n(layer2_out_51_full_n),
    .if_write(ap_channel_done_layer2_out_51),
    .if_dout(layer2_out_51_dout),
    .if_num_data_valid(layer2_out_51_num_data_valid),
    .if_fifo_cap(layer2_out_51_fifo_cap),
    .if_empty_n(layer2_out_51_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_52),
    .if_full_n(layer2_out_52_full_n),
    .if_write(ap_channel_done_layer2_out_52),
    .if_dout(layer2_out_52_dout),
    .if_num_data_valid(layer2_out_52_num_data_valid),
    .if_fifo_cap(layer2_out_52_fifo_cap),
    .if_empty_n(layer2_out_52_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_53),
    .if_full_n(layer2_out_53_full_n),
    .if_write(ap_channel_done_layer2_out_53),
    .if_dout(layer2_out_53_dout),
    .if_num_data_valid(layer2_out_53_num_data_valid),
    .if_fifo_cap(layer2_out_53_fifo_cap),
    .if_empty_n(layer2_out_53_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_54),
    .if_full_n(layer2_out_54_full_n),
    .if_write(ap_channel_done_layer2_out_54),
    .if_dout(layer2_out_54_dout),
    .if_num_data_valid(layer2_out_54_num_data_valid),
    .if_fifo_cap(layer2_out_54_fifo_cap),
    .if_empty_n(layer2_out_54_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_55),
    .if_full_n(layer2_out_55_full_n),
    .if_write(ap_channel_done_layer2_out_55),
    .if_dout(layer2_out_55_dout),
    .if_num_data_valid(layer2_out_55_num_data_valid),
    .if_fifo_cap(layer2_out_55_fifo_cap),
    .if_empty_n(layer2_out_55_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_56),
    .if_full_n(layer2_out_56_full_n),
    .if_write(ap_channel_done_layer2_out_56),
    .if_dout(layer2_out_56_dout),
    .if_num_data_valid(layer2_out_56_num_data_valid),
    .if_fifo_cap(layer2_out_56_fifo_cap),
    .if_empty_n(layer2_out_56_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_57),
    .if_full_n(layer2_out_57_full_n),
    .if_write(ap_channel_done_layer2_out_57),
    .if_dout(layer2_out_57_dout),
    .if_num_data_valid(layer2_out_57_num_data_valid),
    .if_fifo_cap(layer2_out_57_fifo_cap),
    .if_empty_n(layer2_out_57_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_58),
    .if_full_n(layer2_out_58_full_n),
    .if_write(ap_channel_done_layer2_out_58),
    .if_dout(layer2_out_58_dout),
    .if_num_data_valid(layer2_out_58_num_data_valid),
    .if_fifo_cap(layer2_out_58_fifo_cap),
    .if_empty_n(layer2_out_58_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_59),
    .if_full_n(layer2_out_59_full_n),
    .if_write(ap_channel_done_layer2_out_59),
    .if_dout(layer2_out_59_dout),
    .if_num_data_valid(layer2_out_59_num_data_valid),
    .if_fifo_cap(layer2_out_59_fifo_cap),
    .if_empty_n(layer2_out_59_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_60),
    .if_full_n(layer2_out_60_full_n),
    .if_write(ap_channel_done_layer2_out_60),
    .if_dout(layer2_out_60_dout),
    .if_num_data_valid(layer2_out_60_num_data_valid),
    .if_fifo_cap(layer2_out_60_fifo_cap),
    .if_empty_n(layer2_out_60_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_61),
    .if_full_n(layer2_out_61_full_n),
    .if_write(ap_channel_done_layer2_out_61),
    .if_dout(layer2_out_61_dout),
    .if_num_data_valid(layer2_out_61_num_data_valid),
    .if_fifo_cap(layer2_out_61_fifo_cap),
    .if_empty_n(layer2_out_61_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_62),
    .if_full_n(layer2_out_62_full_n),
    .if_write(ap_channel_done_layer2_out_62),
    .if_dout(layer2_out_62_dout),
    .if_num_data_valid(layer2_out_62_num_data_valid),
    .if_fifo_cap(layer2_out_62_fifo_cap),
    .if_empty_n(layer2_out_62_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w18_d2_S layer2_out_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_return_63),
    .if_full_n(layer2_out_63_full_n),
    .if_write(ap_channel_done_layer2_out_63),
    .if_dout(layer2_out_63_dout),
    .if_num_data_valid(layer2_out_63_num_data_valid),
    .if_fifo_cap(layer2_out_63_fifo_cap),
    .if_empty_n(layer2_out_63_empty_n),
    .if_read(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_0),
    .if_full_n(layer3_out_full_n),
    .if_write(ap_channel_done_layer3_out),
    .if_dout(layer3_out_dout),
    .if_num_data_valid(layer3_out_num_data_valid),
    .if_fifo_cap(layer3_out_fifo_cap),
    .if_empty_n(layer3_out_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_1),
    .if_full_n(layer3_out_1_full_n),
    .if_write(ap_channel_done_layer3_out_1),
    .if_dout(layer3_out_1_dout),
    .if_num_data_valid(layer3_out_1_num_data_valid),
    .if_fifo_cap(layer3_out_1_fifo_cap),
    .if_empty_n(layer3_out_1_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_2),
    .if_full_n(layer3_out_2_full_n),
    .if_write(ap_channel_done_layer3_out_2),
    .if_dout(layer3_out_2_dout),
    .if_num_data_valid(layer3_out_2_num_data_valid),
    .if_fifo_cap(layer3_out_2_fifo_cap),
    .if_empty_n(layer3_out_2_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_3),
    .if_full_n(layer3_out_3_full_n),
    .if_write(ap_channel_done_layer3_out_3),
    .if_dout(layer3_out_3_dout),
    .if_num_data_valid(layer3_out_3_num_data_valid),
    .if_fifo_cap(layer3_out_3_fifo_cap),
    .if_empty_n(layer3_out_3_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_4),
    .if_full_n(layer3_out_4_full_n),
    .if_write(ap_channel_done_layer3_out_4),
    .if_dout(layer3_out_4_dout),
    .if_num_data_valid(layer3_out_4_num_data_valid),
    .if_fifo_cap(layer3_out_4_fifo_cap),
    .if_empty_n(layer3_out_4_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_5),
    .if_full_n(layer3_out_5_full_n),
    .if_write(ap_channel_done_layer3_out_5),
    .if_dout(layer3_out_5_dout),
    .if_num_data_valid(layer3_out_5_num_data_valid),
    .if_fifo_cap(layer3_out_5_fifo_cap),
    .if_empty_n(layer3_out_5_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_6),
    .if_full_n(layer3_out_6_full_n),
    .if_write(ap_channel_done_layer3_out_6),
    .if_dout(layer3_out_6_dout),
    .if_num_data_valid(layer3_out_6_num_data_valid),
    .if_fifo_cap(layer3_out_6_fifo_cap),
    .if_empty_n(layer3_out_6_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_7),
    .if_full_n(layer3_out_7_full_n),
    .if_write(ap_channel_done_layer3_out_7),
    .if_dout(layer3_out_7_dout),
    .if_num_data_valid(layer3_out_7_num_data_valid),
    .if_fifo_cap(layer3_out_7_fifo_cap),
    .if_empty_n(layer3_out_7_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_8),
    .if_full_n(layer3_out_8_full_n),
    .if_write(ap_channel_done_layer3_out_8),
    .if_dout(layer3_out_8_dout),
    .if_num_data_valid(layer3_out_8_num_data_valid),
    .if_fifo_cap(layer3_out_8_fifo_cap),
    .if_empty_n(layer3_out_8_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_9),
    .if_full_n(layer3_out_9_full_n),
    .if_write(ap_channel_done_layer3_out_9),
    .if_dout(layer3_out_9_dout),
    .if_num_data_valid(layer3_out_9_num_data_valid),
    .if_fifo_cap(layer3_out_9_fifo_cap),
    .if_empty_n(layer3_out_9_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_10),
    .if_full_n(layer3_out_10_full_n),
    .if_write(ap_channel_done_layer3_out_10),
    .if_dout(layer3_out_10_dout),
    .if_num_data_valid(layer3_out_10_num_data_valid),
    .if_fifo_cap(layer3_out_10_fifo_cap),
    .if_empty_n(layer3_out_10_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_11),
    .if_full_n(layer3_out_11_full_n),
    .if_write(ap_channel_done_layer3_out_11),
    .if_dout(layer3_out_11_dout),
    .if_num_data_valid(layer3_out_11_num_data_valid),
    .if_fifo_cap(layer3_out_11_fifo_cap),
    .if_empty_n(layer3_out_11_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_12),
    .if_full_n(layer3_out_12_full_n),
    .if_write(ap_channel_done_layer3_out_12),
    .if_dout(layer3_out_12_dout),
    .if_num_data_valid(layer3_out_12_num_data_valid),
    .if_fifo_cap(layer3_out_12_fifo_cap),
    .if_empty_n(layer3_out_12_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_13),
    .if_full_n(layer3_out_13_full_n),
    .if_write(ap_channel_done_layer3_out_13),
    .if_dout(layer3_out_13_dout),
    .if_num_data_valid(layer3_out_13_num_data_valid),
    .if_fifo_cap(layer3_out_13_fifo_cap),
    .if_empty_n(layer3_out_13_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_14),
    .if_full_n(layer3_out_14_full_n),
    .if_write(ap_channel_done_layer3_out_14),
    .if_dout(layer3_out_14_dout),
    .if_num_data_valid(layer3_out_14_num_data_valid),
    .if_fifo_cap(layer3_out_14_fifo_cap),
    .if_empty_n(layer3_out_14_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_15),
    .if_full_n(layer3_out_15_full_n),
    .if_write(ap_channel_done_layer3_out_15),
    .if_dout(layer3_out_15_dout),
    .if_num_data_valid(layer3_out_15_num_data_valid),
    .if_fifo_cap(layer3_out_15_fifo_cap),
    .if_empty_n(layer3_out_15_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_16),
    .if_full_n(layer3_out_16_full_n),
    .if_write(ap_channel_done_layer3_out_16),
    .if_dout(layer3_out_16_dout),
    .if_num_data_valid(layer3_out_16_num_data_valid),
    .if_fifo_cap(layer3_out_16_fifo_cap),
    .if_empty_n(layer3_out_16_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_17),
    .if_full_n(layer3_out_17_full_n),
    .if_write(ap_channel_done_layer3_out_17),
    .if_dout(layer3_out_17_dout),
    .if_num_data_valid(layer3_out_17_num_data_valid),
    .if_fifo_cap(layer3_out_17_fifo_cap),
    .if_empty_n(layer3_out_17_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_18),
    .if_full_n(layer3_out_18_full_n),
    .if_write(ap_channel_done_layer3_out_18),
    .if_dout(layer3_out_18_dout),
    .if_num_data_valid(layer3_out_18_num_data_valid),
    .if_fifo_cap(layer3_out_18_fifo_cap),
    .if_empty_n(layer3_out_18_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_19),
    .if_full_n(layer3_out_19_full_n),
    .if_write(ap_channel_done_layer3_out_19),
    .if_dout(layer3_out_19_dout),
    .if_num_data_valid(layer3_out_19_num_data_valid),
    .if_fifo_cap(layer3_out_19_fifo_cap),
    .if_empty_n(layer3_out_19_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_20),
    .if_full_n(layer3_out_20_full_n),
    .if_write(ap_channel_done_layer3_out_20),
    .if_dout(layer3_out_20_dout),
    .if_num_data_valid(layer3_out_20_num_data_valid),
    .if_fifo_cap(layer3_out_20_fifo_cap),
    .if_empty_n(layer3_out_20_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_21),
    .if_full_n(layer3_out_21_full_n),
    .if_write(ap_channel_done_layer3_out_21),
    .if_dout(layer3_out_21_dout),
    .if_num_data_valid(layer3_out_21_num_data_valid),
    .if_fifo_cap(layer3_out_21_fifo_cap),
    .if_empty_n(layer3_out_21_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_22),
    .if_full_n(layer3_out_22_full_n),
    .if_write(ap_channel_done_layer3_out_22),
    .if_dout(layer3_out_22_dout),
    .if_num_data_valid(layer3_out_22_num_data_valid),
    .if_fifo_cap(layer3_out_22_fifo_cap),
    .if_empty_n(layer3_out_22_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_23),
    .if_full_n(layer3_out_23_full_n),
    .if_write(ap_channel_done_layer3_out_23),
    .if_dout(layer3_out_23_dout),
    .if_num_data_valid(layer3_out_23_num_data_valid),
    .if_fifo_cap(layer3_out_23_fifo_cap),
    .if_empty_n(layer3_out_23_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_24),
    .if_full_n(layer3_out_24_full_n),
    .if_write(ap_channel_done_layer3_out_24),
    .if_dout(layer3_out_24_dout),
    .if_num_data_valid(layer3_out_24_num_data_valid),
    .if_fifo_cap(layer3_out_24_fifo_cap),
    .if_empty_n(layer3_out_24_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_25),
    .if_full_n(layer3_out_25_full_n),
    .if_write(ap_channel_done_layer3_out_25),
    .if_dout(layer3_out_25_dout),
    .if_num_data_valid(layer3_out_25_num_data_valid),
    .if_fifo_cap(layer3_out_25_fifo_cap),
    .if_empty_n(layer3_out_25_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_26),
    .if_full_n(layer3_out_26_full_n),
    .if_write(ap_channel_done_layer3_out_26),
    .if_dout(layer3_out_26_dout),
    .if_num_data_valid(layer3_out_26_num_data_valid),
    .if_fifo_cap(layer3_out_26_fifo_cap),
    .if_empty_n(layer3_out_26_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_27),
    .if_full_n(layer3_out_27_full_n),
    .if_write(ap_channel_done_layer3_out_27),
    .if_dout(layer3_out_27_dout),
    .if_num_data_valid(layer3_out_27_num_data_valid),
    .if_fifo_cap(layer3_out_27_fifo_cap),
    .if_empty_n(layer3_out_27_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_28),
    .if_full_n(layer3_out_28_full_n),
    .if_write(ap_channel_done_layer3_out_28),
    .if_dout(layer3_out_28_dout),
    .if_num_data_valid(layer3_out_28_num_data_valid),
    .if_fifo_cap(layer3_out_28_fifo_cap),
    .if_empty_n(layer3_out_28_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_29),
    .if_full_n(layer3_out_29_full_n),
    .if_write(ap_channel_done_layer3_out_29),
    .if_dout(layer3_out_29_dout),
    .if_num_data_valid(layer3_out_29_num_data_valid),
    .if_fifo_cap(layer3_out_29_fifo_cap),
    .if_empty_n(layer3_out_29_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_30),
    .if_full_n(layer3_out_30_full_n),
    .if_write(ap_channel_done_layer3_out_30),
    .if_dout(layer3_out_30_dout),
    .if_num_data_valid(layer3_out_30_num_data_valid),
    .if_fifo_cap(layer3_out_30_fifo_cap),
    .if_empty_n(layer3_out_30_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_31),
    .if_full_n(layer3_out_31_full_n),
    .if_write(ap_channel_done_layer3_out_31),
    .if_dout(layer3_out_31_dout),
    .if_num_data_valid(layer3_out_31_num_data_valid),
    .if_fifo_cap(layer3_out_31_fifo_cap),
    .if_empty_n(layer3_out_31_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_32),
    .if_full_n(layer3_out_32_full_n),
    .if_write(ap_channel_done_layer3_out_32),
    .if_dout(layer3_out_32_dout),
    .if_num_data_valid(layer3_out_32_num_data_valid),
    .if_fifo_cap(layer3_out_32_fifo_cap),
    .if_empty_n(layer3_out_32_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_33),
    .if_full_n(layer3_out_33_full_n),
    .if_write(ap_channel_done_layer3_out_33),
    .if_dout(layer3_out_33_dout),
    .if_num_data_valid(layer3_out_33_num_data_valid),
    .if_fifo_cap(layer3_out_33_fifo_cap),
    .if_empty_n(layer3_out_33_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_34),
    .if_full_n(layer3_out_34_full_n),
    .if_write(ap_channel_done_layer3_out_34),
    .if_dout(layer3_out_34_dout),
    .if_num_data_valid(layer3_out_34_num_data_valid),
    .if_fifo_cap(layer3_out_34_fifo_cap),
    .if_empty_n(layer3_out_34_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_35),
    .if_full_n(layer3_out_35_full_n),
    .if_write(ap_channel_done_layer3_out_35),
    .if_dout(layer3_out_35_dout),
    .if_num_data_valid(layer3_out_35_num_data_valid),
    .if_fifo_cap(layer3_out_35_fifo_cap),
    .if_empty_n(layer3_out_35_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_36),
    .if_full_n(layer3_out_36_full_n),
    .if_write(ap_channel_done_layer3_out_36),
    .if_dout(layer3_out_36_dout),
    .if_num_data_valid(layer3_out_36_num_data_valid),
    .if_fifo_cap(layer3_out_36_fifo_cap),
    .if_empty_n(layer3_out_36_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_37),
    .if_full_n(layer3_out_37_full_n),
    .if_write(ap_channel_done_layer3_out_37),
    .if_dout(layer3_out_37_dout),
    .if_num_data_valid(layer3_out_37_num_data_valid),
    .if_fifo_cap(layer3_out_37_fifo_cap),
    .if_empty_n(layer3_out_37_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_38),
    .if_full_n(layer3_out_38_full_n),
    .if_write(ap_channel_done_layer3_out_38),
    .if_dout(layer3_out_38_dout),
    .if_num_data_valid(layer3_out_38_num_data_valid),
    .if_fifo_cap(layer3_out_38_fifo_cap),
    .if_empty_n(layer3_out_38_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_39),
    .if_full_n(layer3_out_39_full_n),
    .if_write(ap_channel_done_layer3_out_39),
    .if_dout(layer3_out_39_dout),
    .if_num_data_valid(layer3_out_39_num_data_valid),
    .if_fifo_cap(layer3_out_39_fifo_cap),
    .if_empty_n(layer3_out_39_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_40),
    .if_full_n(layer3_out_40_full_n),
    .if_write(ap_channel_done_layer3_out_40),
    .if_dout(layer3_out_40_dout),
    .if_num_data_valid(layer3_out_40_num_data_valid),
    .if_fifo_cap(layer3_out_40_fifo_cap),
    .if_empty_n(layer3_out_40_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_41),
    .if_full_n(layer3_out_41_full_n),
    .if_write(ap_channel_done_layer3_out_41),
    .if_dout(layer3_out_41_dout),
    .if_num_data_valid(layer3_out_41_num_data_valid),
    .if_fifo_cap(layer3_out_41_fifo_cap),
    .if_empty_n(layer3_out_41_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_42),
    .if_full_n(layer3_out_42_full_n),
    .if_write(ap_channel_done_layer3_out_42),
    .if_dout(layer3_out_42_dout),
    .if_num_data_valid(layer3_out_42_num_data_valid),
    .if_fifo_cap(layer3_out_42_fifo_cap),
    .if_empty_n(layer3_out_42_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_43),
    .if_full_n(layer3_out_43_full_n),
    .if_write(ap_channel_done_layer3_out_43),
    .if_dout(layer3_out_43_dout),
    .if_num_data_valid(layer3_out_43_num_data_valid),
    .if_fifo_cap(layer3_out_43_fifo_cap),
    .if_empty_n(layer3_out_43_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_44),
    .if_full_n(layer3_out_44_full_n),
    .if_write(ap_channel_done_layer3_out_44),
    .if_dout(layer3_out_44_dout),
    .if_num_data_valid(layer3_out_44_num_data_valid),
    .if_fifo_cap(layer3_out_44_fifo_cap),
    .if_empty_n(layer3_out_44_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_45),
    .if_full_n(layer3_out_45_full_n),
    .if_write(ap_channel_done_layer3_out_45),
    .if_dout(layer3_out_45_dout),
    .if_num_data_valid(layer3_out_45_num_data_valid),
    .if_fifo_cap(layer3_out_45_fifo_cap),
    .if_empty_n(layer3_out_45_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_46),
    .if_full_n(layer3_out_46_full_n),
    .if_write(ap_channel_done_layer3_out_46),
    .if_dout(layer3_out_46_dout),
    .if_num_data_valid(layer3_out_46_num_data_valid),
    .if_fifo_cap(layer3_out_46_fifo_cap),
    .if_empty_n(layer3_out_46_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_47),
    .if_full_n(layer3_out_47_full_n),
    .if_write(ap_channel_done_layer3_out_47),
    .if_dout(layer3_out_47_dout),
    .if_num_data_valid(layer3_out_47_num_data_valid),
    .if_fifo_cap(layer3_out_47_fifo_cap),
    .if_empty_n(layer3_out_47_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_48),
    .if_full_n(layer3_out_48_full_n),
    .if_write(ap_channel_done_layer3_out_48),
    .if_dout(layer3_out_48_dout),
    .if_num_data_valid(layer3_out_48_num_data_valid),
    .if_fifo_cap(layer3_out_48_fifo_cap),
    .if_empty_n(layer3_out_48_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_49),
    .if_full_n(layer3_out_49_full_n),
    .if_write(ap_channel_done_layer3_out_49),
    .if_dout(layer3_out_49_dout),
    .if_num_data_valid(layer3_out_49_num_data_valid),
    .if_fifo_cap(layer3_out_49_fifo_cap),
    .if_empty_n(layer3_out_49_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_50),
    .if_full_n(layer3_out_50_full_n),
    .if_write(ap_channel_done_layer3_out_50),
    .if_dout(layer3_out_50_dout),
    .if_num_data_valid(layer3_out_50_num_data_valid),
    .if_fifo_cap(layer3_out_50_fifo_cap),
    .if_empty_n(layer3_out_50_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_51),
    .if_full_n(layer3_out_51_full_n),
    .if_write(ap_channel_done_layer3_out_51),
    .if_dout(layer3_out_51_dout),
    .if_num_data_valid(layer3_out_51_num_data_valid),
    .if_fifo_cap(layer3_out_51_fifo_cap),
    .if_empty_n(layer3_out_51_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_52),
    .if_full_n(layer3_out_52_full_n),
    .if_write(ap_channel_done_layer3_out_52),
    .if_dout(layer3_out_52_dout),
    .if_num_data_valid(layer3_out_52_num_data_valid),
    .if_fifo_cap(layer3_out_52_fifo_cap),
    .if_empty_n(layer3_out_52_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_53),
    .if_full_n(layer3_out_53_full_n),
    .if_write(ap_channel_done_layer3_out_53),
    .if_dout(layer3_out_53_dout),
    .if_num_data_valid(layer3_out_53_num_data_valid),
    .if_fifo_cap(layer3_out_53_fifo_cap),
    .if_empty_n(layer3_out_53_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_54),
    .if_full_n(layer3_out_54_full_n),
    .if_write(ap_channel_done_layer3_out_54),
    .if_dout(layer3_out_54_dout),
    .if_num_data_valid(layer3_out_54_num_data_valid),
    .if_fifo_cap(layer3_out_54_fifo_cap),
    .if_empty_n(layer3_out_54_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_55),
    .if_full_n(layer3_out_55_full_n),
    .if_write(ap_channel_done_layer3_out_55),
    .if_dout(layer3_out_55_dout),
    .if_num_data_valid(layer3_out_55_num_data_valid),
    .if_fifo_cap(layer3_out_55_fifo_cap),
    .if_empty_n(layer3_out_55_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_56),
    .if_full_n(layer3_out_56_full_n),
    .if_write(ap_channel_done_layer3_out_56),
    .if_dout(layer3_out_56_dout),
    .if_num_data_valid(layer3_out_56_num_data_valid),
    .if_fifo_cap(layer3_out_56_fifo_cap),
    .if_empty_n(layer3_out_56_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_57),
    .if_full_n(layer3_out_57_full_n),
    .if_write(ap_channel_done_layer3_out_57),
    .if_dout(layer3_out_57_dout),
    .if_num_data_valid(layer3_out_57_num_data_valid),
    .if_fifo_cap(layer3_out_57_fifo_cap),
    .if_empty_n(layer3_out_57_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_58),
    .if_full_n(layer3_out_58_full_n),
    .if_write(ap_channel_done_layer3_out_58),
    .if_dout(layer3_out_58_dout),
    .if_num_data_valid(layer3_out_58_num_data_valid),
    .if_fifo_cap(layer3_out_58_fifo_cap),
    .if_empty_n(layer3_out_58_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_59),
    .if_full_n(layer3_out_59_full_n),
    .if_write(ap_channel_done_layer3_out_59),
    .if_dout(layer3_out_59_dout),
    .if_num_data_valid(layer3_out_59_num_data_valid),
    .if_fifo_cap(layer3_out_59_fifo_cap),
    .if_empty_n(layer3_out_59_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_60),
    .if_full_n(layer3_out_60_full_n),
    .if_write(ap_channel_done_layer3_out_60),
    .if_dout(layer3_out_60_dout),
    .if_num_data_valid(layer3_out_60_num_data_valid),
    .if_fifo_cap(layer3_out_60_fifo_cap),
    .if_empty_n(layer3_out_60_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_61),
    .if_full_n(layer3_out_61_full_n),
    .if_write(ap_channel_done_layer3_out_61),
    .if_dout(layer3_out_61_dout),
    .if_num_data_valid(layer3_out_61_num_data_valid),
    .if_fifo_cap(layer3_out_61_fifo_cap),
    .if_empty_n(layer3_out_61_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_62),
    .if_full_n(layer3_out_62_full_n),
    .if_write(ap_channel_done_layer3_out_62),
    .if_dout(layer3_out_62_dout),
    .if_num_data_valid(layer3_out_62_num_data_valid),
    .if_fifo_cap(layer3_out_62_fifo_cap),
    .if_empty_n(layer3_out_62_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w24_d2_S layer3_out_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_return_63),
    .if_full_n(layer3_out_63_full_n),
    .if_write(ap_channel_done_layer3_out_63),
    .if_dout(layer3_out_63_dout),
    .if_num_data_valid(layer3_out_63_num_data_valid),
    .if_fifo_cap(layer3_out_63_fifo_cap),
    .if_empty_n(layer3_out_63_empty_n),
    .if_read(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_return_0),
    .if_full_n(layer4_out_full_n),
    .if_write(ap_channel_done_layer4_out),
    .if_dout(layer4_out_dout),
    .if_num_data_valid(layer4_out_num_data_valid),
    .if_fifo_cap(layer4_out_fifo_cap),
    .if_empty_n(layer4_out_empty_n),
    .if_read(linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_ready)
);

myproject_fifo_w16_d2_S layer4_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_return_1),
    .if_full_n(layer4_out_1_full_n),
    .if_write(ap_channel_done_layer4_out_1),
    .if_dout(layer4_out_1_dout),
    .if_num_data_valid(layer4_out_1_num_data_valid),
    .if_fifo_cap(layer4_out_1_fifo_cap),
    .if_empty_n(layer4_out_1_empty_n),
    .if_read(linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out <= ap_sync_channel_write_layer2_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_1 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_1 <= ap_sync_channel_write_layer2_out_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_10 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_10 <= ap_sync_channel_write_layer2_out_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_11 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_11 <= ap_sync_channel_write_layer2_out_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_12 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_12 <= ap_sync_channel_write_layer2_out_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_13 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_13 <= ap_sync_channel_write_layer2_out_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_14 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_14 <= ap_sync_channel_write_layer2_out_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_15 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_15 <= ap_sync_channel_write_layer2_out_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_16 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_16 <= ap_sync_channel_write_layer2_out_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_17 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_17 <= ap_sync_channel_write_layer2_out_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_18 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_18 <= ap_sync_channel_write_layer2_out_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_19 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_19 <= ap_sync_channel_write_layer2_out_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_2 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_2 <= ap_sync_channel_write_layer2_out_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_20 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_20 <= ap_sync_channel_write_layer2_out_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_21 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_21 <= ap_sync_channel_write_layer2_out_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_22 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_22 <= ap_sync_channel_write_layer2_out_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_23 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_23 <= ap_sync_channel_write_layer2_out_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_24 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_24 <= ap_sync_channel_write_layer2_out_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_25 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_25 <= ap_sync_channel_write_layer2_out_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_26 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_26 <= ap_sync_channel_write_layer2_out_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_27 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_27 <= ap_sync_channel_write_layer2_out_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_28 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_28 <= ap_sync_channel_write_layer2_out_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_29 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_29 <= ap_sync_channel_write_layer2_out_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_3 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_3 <= ap_sync_channel_write_layer2_out_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_30 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_30 <= ap_sync_channel_write_layer2_out_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_31 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_31 <= ap_sync_channel_write_layer2_out_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_32 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_32 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_32 <= ap_sync_channel_write_layer2_out_32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_33 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_33 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_33 <= ap_sync_channel_write_layer2_out_33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_34 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_34 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_34 <= ap_sync_channel_write_layer2_out_34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_35 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_35 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_35 <= ap_sync_channel_write_layer2_out_35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_36 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_36 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_36 <= ap_sync_channel_write_layer2_out_36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_37 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_37 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_37 <= ap_sync_channel_write_layer2_out_37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_38 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_38 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_38 <= ap_sync_channel_write_layer2_out_38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_39 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_39 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_39 <= ap_sync_channel_write_layer2_out_39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_4 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_4 <= ap_sync_channel_write_layer2_out_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_40 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_40 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_40 <= ap_sync_channel_write_layer2_out_40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_41 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_41 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_41 <= ap_sync_channel_write_layer2_out_41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_42 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_42 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_42 <= ap_sync_channel_write_layer2_out_42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_43 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_43 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_43 <= ap_sync_channel_write_layer2_out_43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_44 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_44 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_44 <= ap_sync_channel_write_layer2_out_44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_45 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_45 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_45 <= ap_sync_channel_write_layer2_out_45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_46 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_46 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_46 <= ap_sync_channel_write_layer2_out_46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_47 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_47 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_47 <= ap_sync_channel_write_layer2_out_47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_48 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_48 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_48 <= ap_sync_channel_write_layer2_out_48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_49 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_49 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_49 <= ap_sync_channel_write_layer2_out_49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_5 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_5 <= ap_sync_channel_write_layer2_out_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_50 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_50 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_50 <= ap_sync_channel_write_layer2_out_50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_51 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_51 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_51 <= ap_sync_channel_write_layer2_out_51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_52 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_52 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_52 <= ap_sync_channel_write_layer2_out_52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_53 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_53 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_53 <= ap_sync_channel_write_layer2_out_53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_54 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_54 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_54 <= ap_sync_channel_write_layer2_out_54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_55 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_55 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_55 <= ap_sync_channel_write_layer2_out_55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_56 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_56 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_56 <= ap_sync_channel_write_layer2_out_56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_57 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_57 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_57 <= ap_sync_channel_write_layer2_out_57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_58 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_58 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_58 <= ap_sync_channel_write_layer2_out_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_59 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_59 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_59 <= ap_sync_channel_write_layer2_out_59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_6 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_6 <= ap_sync_channel_write_layer2_out_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_60 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_60 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_60 <= ap_sync_channel_write_layer2_out_60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_61 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_61 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_61 <= ap_sync_channel_write_layer2_out_61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_62 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_62 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_62 <= ap_sync_channel_write_layer2_out_62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_63 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_63 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_63 <= ap_sync_channel_write_layer2_out_63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_7 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_7 <= ap_sync_channel_write_layer2_out_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_8 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_8 <= ap_sync_channel_write_layer2_out_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_9 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_9 <= ap_sync_channel_write_layer2_out_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out <= ap_sync_channel_write_layer3_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_1 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_1 <= ap_sync_channel_write_layer3_out_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_10 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_10 <= ap_sync_channel_write_layer3_out_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_11 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_11 <= ap_sync_channel_write_layer3_out_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_12 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_12 <= ap_sync_channel_write_layer3_out_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_13 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_13 <= ap_sync_channel_write_layer3_out_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_14 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_14 <= ap_sync_channel_write_layer3_out_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_15 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_15 <= ap_sync_channel_write_layer3_out_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_16 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_16 <= ap_sync_channel_write_layer3_out_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_17 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_17 <= ap_sync_channel_write_layer3_out_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_18 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_18 <= ap_sync_channel_write_layer3_out_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_19 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_19 <= ap_sync_channel_write_layer3_out_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_2 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_2 <= ap_sync_channel_write_layer3_out_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_20 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_20 <= ap_sync_channel_write_layer3_out_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_21 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_21 <= ap_sync_channel_write_layer3_out_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_22 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_22 <= ap_sync_channel_write_layer3_out_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_23 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_23 <= ap_sync_channel_write_layer3_out_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_24 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_24 <= ap_sync_channel_write_layer3_out_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_25 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_25 <= ap_sync_channel_write_layer3_out_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_26 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_26 <= ap_sync_channel_write_layer3_out_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_27 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_27 <= ap_sync_channel_write_layer3_out_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_28 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_28 <= ap_sync_channel_write_layer3_out_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_29 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_29 <= ap_sync_channel_write_layer3_out_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_3 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_3 <= ap_sync_channel_write_layer3_out_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_30 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_30 <= ap_sync_channel_write_layer3_out_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_31 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_31 <= ap_sync_channel_write_layer3_out_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_32 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_32 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_32 <= ap_sync_channel_write_layer3_out_32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_33 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_33 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_33 <= ap_sync_channel_write_layer3_out_33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_34 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_34 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_34 <= ap_sync_channel_write_layer3_out_34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_35 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_35 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_35 <= ap_sync_channel_write_layer3_out_35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_36 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_36 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_36 <= ap_sync_channel_write_layer3_out_36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_37 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_37 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_37 <= ap_sync_channel_write_layer3_out_37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_38 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_38 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_38 <= ap_sync_channel_write_layer3_out_38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_39 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_39 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_39 <= ap_sync_channel_write_layer3_out_39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_4 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_4 <= ap_sync_channel_write_layer3_out_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_40 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_40 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_40 <= ap_sync_channel_write_layer3_out_40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_41 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_41 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_41 <= ap_sync_channel_write_layer3_out_41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_42 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_42 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_42 <= ap_sync_channel_write_layer3_out_42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_43 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_43 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_43 <= ap_sync_channel_write_layer3_out_43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_44 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_44 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_44 <= ap_sync_channel_write_layer3_out_44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_45 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_45 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_45 <= ap_sync_channel_write_layer3_out_45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_46 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_46 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_46 <= ap_sync_channel_write_layer3_out_46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_47 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_47 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_47 <= ap_sync_channel_write_layer3_out_47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_48 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_48 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_48 <= ap_sync_channel_write_layer3_out_48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_49 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_49 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_49 <= ap_sync_channel_write_layer3_out_49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_5 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_5 <= ap_sync_channel_write_layer3_out_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_50 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_50 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_50 <= ap_sync_channel_write_layer3_out_50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_51 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_51 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_51 <= ap_sync_channel_write_layer3_out_51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_52 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_52 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_52 <= ap_sync_channel_write_layer3_out_52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_53 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_53 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_53 <= ap_sync_channel_write_layer3_out_53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_54 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_54 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_54 <= ap_sync_channel_write_layer3_out_54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_55 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_55 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_55 <= ap_sync_channel_write_layer3_out_55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_56 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_56 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_56 <= ap_sync_channel_write_layer3_out_56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_57 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_57 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_57 <= ap_sync_channel_write_layer3_out_57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_58 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_58 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_58 <= ap_sync_channel_write_layer3_out_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_59 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_59 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_59 <= ap_sync_channel_write_layer3_out_59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_6 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_6 <= ap_sync_channel_write_layer3_out_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_60 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_60 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_60 <= ap_sync_channel_write_layer3_out_60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_61 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_61 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_61 <= ap_sync_channel_write_layer3_out_61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_62 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_62 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_62 <= ap_sync_channel_write_layer3_out_62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_63 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_63 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_63 <= ap_sync_channel_write_layer3_out_63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_7 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_7 <= ap_sync_channel_write_layer3_out_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_8 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_8 <= ap_sync_channel_write_layer3_out_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_out_9 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer3_out_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_out_9 <= ap_sync_channel_write_layer3_out_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out <= ap_sync_channel_write_layer4_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_1 <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_done & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_1 <= ap_sync_channel_write_layer4_out_1;
        end
    end
end

assign ap_channel_done_layer2_out = ((ap_sync_reg_channel_write_layer2_out ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_1 = ((ap_sync_reg_channel_write_layer2_out_1 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_10 = ((ap_sync_reg_channel_write_layer2_out_10 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_11 = ((ap_sync_reg_channel_write_layer2_out_11 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_12 = ((ap_sync_reg_channel_write_layer2_out_12 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_13 = ((ap_sync_reg_channel_write_layer2_out_13 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_14 = ((ap_sync_reg_channel_write_layer2_out_14 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_15 = ((ap_sync_reg_channel_write_layer2_out_15 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_16 = ((ap_sync_reg_channel_write_layer2_out_16 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_17 = ((ap_sync_reg_channel_write_layer2_out_17 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_18 = ((ap_sync_reg_channel_write_layer2_out_18 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_19 = ((ap_sync_reg_channel_write_layer2_out_19 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_2 = ((ap_sync_reg_channel_write_layer2_out_2 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_20 = ((ap_sync_reg_channel_write_layer2_out_20 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_21 = ((ap_sync_reg_channel_write_layer2_out_21 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_22 = ((ap_sync_reg_channel_write_layer2_out_22 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_23 = ((ap_sync_reg_channel_write_layer2_out_23 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_24 = ((ap_sync_reg_channel_write_layer2_out_24 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_25 = ((ap_sync_reg_channel_write_layer2_out_25 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_26 = ((ap_sync_reg_channel_write_layer2_out_26 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_27 = ((ap_sync_reg_channel_write_layer2_out_27 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_28 = ((ap_sync_reg_channel_write_layer2_out_28 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_29 = ((ap_sync_reg_channel_write_layer2_out_29 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_3 = ((ap_sync_reg_channel_write_layer2_out_3 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_30 = ((ap_sync_reg_channel_write_layer2_out_30 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_31 = ((ap_sync_reg_channel_write_layer2_out_31 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_32 = ((ap_sync_reg_channel_write_layer2_out_32 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_33 = ((ap_sync_reg_channel_write_layer2_out_33 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_34 = ((ap_sync_reg_channel_write_layer2_out_34 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_35 = ((ap_sync_reg_channel_write_layer2_out_35 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_36 = ((ap_sync_reg_channel_write_layer2_out_36 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_37 = ((ap_sync_reg_channel_write_layer2_out_37 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_38 = ((ap_sync_reg_channel_write_layer2_out_38 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_39 = ((ap_sync_reg_channel_write_layer2_out_39 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_4 = ((ap_sync_reg_channel_write_layer2_out_4 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_40 = ((ap_sync_reg_channel_write_layer2_out_40 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_41 = ((ap_sync_reg_channel_write_layer2_out_41 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_42 = ((ap_sync_reg_channel_write_layer2_out_42 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_43 = ((ap_sync_reg_channel_write_layer2_out_43 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_44 = ((ap_sync_reg_channel_write_layer2_out_44 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_45 = ((ap_sync_reg_channel_write_layer2_out_45 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_46 = ((ap_sync_reg_channel_write_layer2_out_46 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_47 = ((ap_sync_reg_channel_write_layer2_out_47 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_48 = ((ap_sync_reg_channel_write_layer2_out_48 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_49 = ((ap_sync_reg_channel_write_layer2_out_49 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_5 = ((ap_sync_reg_channel_write_layer2_out_5 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_50 = ((ap_sync_reg_channel_write_layer2_out_50 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_51 = ((ap_sync_reg_channel_write_layer2_out_51 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_52 = ((ap_sync_reg_channel_write_layer2_out_52 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_53 = ((ap_sync_reg_channel_write_layer2_out_53 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_54 = ((ap_sync_reg_channel_write_layer2_out_54 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_55 = ((ap_sync_reg_channel_write_layer2_out_55 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_56 = ((ap_sync_reg_channel_write_layer2_out_56 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_57 = ((ap_sync_reg_channel_write_layer2_out_57 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_58 = ((ap_sync_reg_channel_write_layer2_out_58 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_59 = ((ap_sync_reg_channel_write_layer2_out_59 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_6 = ((ap_sync_reg_channel_write_layer2_out_6 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_60 = ((ap_sync_reg_channel_write_layer2_out_60 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_61 = ((ap_sync_reg_channel_write_layer2_out_61 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_62 = ((ap_sync_reg_channel_write_layer2_out_62 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_63 = ((ap_sync_reg_channel_write_layer2_out_63 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_7 = ((ap_sync_reg_channel_write_layer2_out_7 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_8 = ((ap_sync_reg_channel_write_layer2_out_8 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_9 = ((ap_sync_reg_channel_write_layer2_out_9 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer3_out = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out ^ 1'b1));

assign ap_channel_done_layer3_out_1 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_1 ^ 1'b1));

assign ap_channel_done_layer3_out_10 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_10 ^ 1'b1));

assign ap_channel_done_layer3_out_11 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_11 ^ 1'b1));

assign ap_channel_done_layer3_out_12 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_12 ^ 1'b1));

assign ap_channel_done_layer3_out_13 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_13 ^ 1'b1));

assign ap_channel_done_layer3_out_14 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_14 ^ 1'b1));

assign ap_channel_done_layer3_out_15 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_15 ^ 1'b1));

assign ap_channel_done_layer3_out_16 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_16 ^ 1'b1));

assign ap_channel_done_layer3_out_17 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_17 ^ 1'b1));

assign ap_channel_done_layer3_out_18 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_18 ^ 1'b1));

assign ap_channel_done_layer3_out_19 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_19 ^ 1'b1));

assign ap_channel_done_layer3_out_2 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_2 ^ 1'b1));

assign ap_channel_done_layer3_out_20 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_20 ^ 1'b1));

assign ap_channel_done_layer3_out_21 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_21 ^ 1'b1));

assign ap_channel_done_layer3_out_22 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_22 ^ 1'b1));

assign ap_channel_done_layer3_out_23 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_23 ^ 1'b1));

assign ap_channel_done_layer3_out_24 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_24 ^ 1'b1));

assign ap_channel_done_layer3_out_25 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_25 ^ 1'b1));

assign ap_channel_done_layer3_out_26 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_26 ^ 1'b1));

assign ap_channel_done_layer3_out_27 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_27 ^ 1'b1));

assign ap_channel_done_layer3_out_28 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_28 ^ 1'b1));

assign ap_channel_done_layer3_out_29 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_29 ^ 1'b1));

assign ap_channel_done_layer3_out_3 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_3 ^ 1'b1));

assign ap_channel_done_layer3_out_30 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_30 ^ 1'b1));

assign ap_channel_done_layer3_out_31 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_31 ^ 1'b1));

assign ap_channel_done_layer3_out_32 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_32 ^ 1'b1));

assign ap_channel_done_layer3_out_33 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_33 ^ 1'b1));

assign ap_channel_done_layer3_out_34 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_34 ^ 1'b1));

assign ap_channel_done_layer3_out_35 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_35 ^ 1'b1));

assign ap_channel_done_layer3_out_36 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_36 ^ 1'b1));

assign ap_channel_done_layer3_out_37 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_37 ^ 1'b1));

assign ap_channel_done_layer3_out_38 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_38 ^ 1'b1));

assign ap_channel_done_layer3_out_39 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_39 ^ 1'b1));

assign ap_channel_done_layer3_out_4 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_4 ^ 1'b1));

assign ap_channel_done_layer3_out_40 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_40 ^ 1'b1));

assign ap_channel_done_layer3_out_41 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_41 ^ 1'b1));

assign ap_channel_done_layer3_out_42 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_42 ^ 1'b1));

assign ap_channel_done_layer3_out_43 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_43 ^ 1'b1));

assign ap_channel_done_layer3_out_44 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_44 ^ 1'b1));

assign ap_channel_done_layer3_out_45 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_45 ^ 1'b1));

assign ap_channel_done_layer3_out_46 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_46 ^ 1'b1));

assign ap_channel_done_layer3_out_47 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_47 ^ 1'b1));

assign ap_channel_done_layer3_out_48 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_48 ^ 1'b1));

assign ap_channel_done_layer3_out_49 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_49 ^ 1'b1));

assign ap_channel_done_layer3_out_5 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_5 ^ 1'b1));

assign ap_channel_done_layer3_out_50 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_50 ^ 1'b1));

assign ap_channel_done_layer3_out_51 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_51 ^ 1'b1));

assign ap_channel_done_layer3_out_52 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_52 ^ 1'b1));

assign ap_channel_done_layer3_out_53 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_53 ^ 1'b1));

assign ap_channel_done_layer3_out_54 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_54 ^ 1'b1));

assign ap_channel_done_layer3_out_55 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_55 ^ 1'b1));

assign ap_channel_done_layer3_out_56 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_56 ^ 1'b1));

assign ap_channel_done_layer3_out_57 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_57 ^ 1'b1));

assign ap_channel_done_layer3_out_58 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_58 ^ 1'b1));

assign ap_channel_done_layer3_out_59 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_59 ^ 1'b1));

assign ap_channel_done_layer3_out_6 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_6 ^ 1'b1));

assign ap_channel_done_layer3_out_60 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_60 ^ 1'b1));

assign ap_channel_done_layer3_out_61 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_61 ^ 1'b1));

assign ap_channel_done_layer3_out_62 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_62 ^ 1'b1));

assign ap_channel_done_layer3_out_63 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_63 ^ 1'b1));

assign ap_channel_done_layer3_out_7 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_7 ^ 1'b1));

assign ap_channel_done_layer3_out_8 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_8 ^ 1'b1));

assign ap_channel_done_layer3_out_9 = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_done & (ap_sync_reg_channel_write_layer3_out_9 ^ 1'b1));

assign ap_channel_done_layer4_out = ((ap_sync_reg_channel_write_layer4_out ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_done);

assign ap_channel_done_layer4_out_1 = ((ap_sync_reg_channel_write_layer4_out_1 ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_done);

assign ap_done = linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_done;

assign ap_idle = (relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_idle & linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_idle & (layer4_out_1_empty_n ^ 1'b1) & (layer4_out_empty_n ^ 1'b1) & (layer3_out_63_empty_n ^ 1'b1) & (layer3_out_62_empty_n ^ 1'b1) & (layer3_out_61_empty_n ^ 1'b1) & (layer3_out_60_empty_n ^ 1'b1) & (layer3_out_59_empty_n ^ 1'b1) & (layer3_out_58_empty_n ^ 1'b1) & (layer3_out_57_empty_n ^ 1'b1) & (layer3_out_56_empty_n ^ 1'b1) & (layer3_out_55_empty_n ^ 1'b1) & (layer3_out_54_empty_n ^ 1'b1) & (layer3_out_53_empty_n ^ 1'b1) & (layer3_out_52_empty_n ^ 1'b1) & (layer3_out_51_empty_n ^ 1'b1) & (layer3_out_50_empty_n ^ 1'b1) & (layer3_out_49_empty_n ^ 1'b1) & (layer3_out_48_empty_n ^ 1'b1) & (layer3_out_47_empty_n ^ 1'b1) & (layer3_out_46_empty_n ^ 1'b1) & (layer3_out_45_empty_n ^ 1'b1) & (layer3_out_44_empty_n ^ 1'b1) & (layer3_out_43_empty_n ^ 1'b1) & (layer3_out_42_empty_n ^ 1'b1) & (layer3_out_41_empty_n ^ 1'b1) & (layer3_out_40_empty_n ^ 1'b1) & (layer3_out_39_empty_n 
    ^ 1'b1) & (layer3_out_38_empty_n ^ 1'b1) & (layer3_out_37_empty_n ^ 1'b1) & (layer3_out_36_empty_n ^ 1'b1) & (layer3_out_35_empty_n ^ 1'b1) & (layer3_out_34_empty_n ^ 1'b1) & (layer3_out_33_empty_n ^ 1'b1) & (layer3_out_32_empty_n ^ 1'b1) & (layer3_out_31_empty_n ^ 1'b1) & (layer3_out_30_empty_n ^ 1'b1) & (layer3_out_29_empty_n ^ 1'b1) & (layer3_out_28_empty_n ^ 1'b1) & (layer3_out_27_empty_n ^ 1'b1) & (layer3_out_26_empty_n ^ 1'b1) & (layer3_out_25_empty_n ^ 1'b1) & (layer3_out_24_empty_n ^ 1'b1) & (layer3_out_23_empty_n ^ 1'b1) & (layer3_out_22_empty_n ^ 1'b1) & (layer3_out_21_empty_n ^ 1'b1) & (layer3_out_20_empty_n ^ 1'b1) & (layer3_out_19_empty_n ^ 1'b1) & (layer3_out_18_empty_n ^ 1'b1) & (layer3_out_17_empty_n ^ 1'b1) & (layer3_out_16_empty_n ^ 1'b1) & (layer3_out_15_empty_n ^ 1'b1) & (layer3_out_14_empty_n ^ 1'b1) & (layer3_out_13_empty_n ^ 1'b1) & (layer3_out_12_empty_n ^ 1'b1) & (layer3_out_11_empty_n ^ 1'b1) & (layer3_out_10_empty_n ^ 1'b1) & (layer3_out_9_empty_n ^ 1'b1) & (layer3_out_8_empty_n ^ 1'b1) 
    & (layer3_out_7_empty_n ^ 1'b1) & (layer3_out_6_empty_n ^ 1'b1) & (layer3_out_5_empty_n ^ 1'b1) & (layer3_out_4_empty_n ^ 1'b1) & (layer3_out_3_empty_n ^ 1'b1) & (layer3_out_2_empty_n ^ 1'b1) & (layer3_out_1_empty_n ^ 1'b1) & (layer3_out_empty_n ^ 1'b1) & (layer2_out_63_empty_n ^ 1'b1) & (layer2_out_62_empty_n ^ 1'b1) & (layer2_out_61_empty_n ^ 1'b1) & (layer2_out_60_empty_n ^ 1'b1) & (layer2_out_59_empty_n ^ 1'b1) & (layer2_out_58_empty_n ^ 1'b1) & (layer2_out_57_empty_n ^ 1'b1) & (layer2_out_56_empty_n ^ 1'b1) & (layer2_out_55_empty_n ^ 1'b1) & (layer2_out_54_empty_n ^ 1'b1) & (layer2_out_53_empty_n ^ 1'b1) & (layer2_out_52_empty_n ^ 1'b1) & (layer2_out_51_empty_n ^ 1'b1) & (layer2_out_50_empty_n ^ 1'b1) & (layer2_out_49_empty_n ^ 1'b1) & (layer2_out_48_empty_n ^ 1'b1) & (layer2_out_47_empty_n ^ 1'b1) & (layer2_out_46_empty_n ^ 1'b1) & (layer2_out_45_empty_n ^ 1'b1) & (layer2_out_44_empty_n ^ 1'b1) & (layer2_out_43_empty_n ^ 1'b1) & (layer2_out_42_empty_n ^ 1'b1) & (layer2_out_41_empty_n ^ 1'b1) & (layer2_out_40_empty_n 
    ^ 1'b1) & (layer2_out_39_empty_n ^ 1'b1) & (layer2_out_38_empty_n ^ 1'b1) & (layer2_out_37_empty_n ^ 1'b1) & (layer2_out_36_empty_n ^ 1'b1) & (layer2_out_35_empty_n ^ 1'b1) & (layer2_out_34_empty_n ^ 1'b1) & (layer2_out_33_empty_n ^ 1'b1) & (layer2_out_32_empty_n ^ 1'b1) & (layer2_out_31_empty_n ^ 1'b1) & (layer2_out_30_empty_n ^ 1'b1) & (layer2_out_29_empty_n ^ 1'b1) & (layer2_out_28_empty_n ^ 1'b1) & (layer2_out_27_empty_n ^ 1'b1) & (layer2_out_26_empty_n ^ 1'b1) & (layer2_out_25_empty_n ^ 1'b1) & (layer2_out_24_empty_n ^ 1'b1) & (layer2_out_23_empty_n ^ 1'b1) & (layer2_out_22_empty_n ^ 1'b1) & (layer2_out_21_empty_n ^ 1'b1) & (layer2_out_20_empty_n ^ 1'b1) & (layer2_out_19_empty_n ^ 1'b1) & (layer2_out_18_empty_n ^ 1'b1) & (layer2_out_17_empty_n ^ 1'b1) & (layer2_out_16_empty_n ^ 1'b1) & (layer2_out_15_empty_n ^ 1'b1) & (layer2_out_14_empty_n ^ 1'b1) & (layer2_out_13_empty_n ^ 1'b1) & (layer2_out_12_empty_n ^ 1'b1) & (layer2_out_11_empty_n ^ 1'b1) & (layer2_out_10_empty_n ^ 1'b1) & (layer2_out_9_empty_n ^ 1'b1) 
    & (layer2_out_8_empty_n ^ 1'b1) & (layer2_out_7_empty_n ^ 1'b1) & (layer2_out_6_empty_n ^ 1'b1) & (layer2_out_5_empty_n ^ 1'b1) & (layer2_out_4_empty_n ^ 1'b1) & (layer2_out_3_empty_n ^ 1'b1) & (layer2_out_2_empty_n ^ 1'b1) & (layer2_out_1_empty_n ^ 1'b1) & (layer2_out_empty_n ^ 1'b1) & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_idle & dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_idle);

assign ap_ready = dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_ready;

assign ap_sync_channel_write_layer2_out = ((layer2_out_full_n & ap_channel_done_layer2_out) | ap_sync_reg_channel_write_layer2_out);

assign ap_sync_channel_write_layer2_out_1 = ((layer2_out_1_full_n & ap_channel_done_layer2_out_1) | ap_sync_reg_channel_write_layer2_out_1);

assign ap_sync_channel_write_layer2_out_10 = ((layer2_out_10_full_n & ap_channel_done_layer2_out_10) | ap_sync_reg_channel_write_layer2_out_10);

assign ap_sync_channel_write_layer2_out_11 = ((layer2_out_11_full_n & ap_channel_done_layer2_out_11) | ap_sync_reg_channel_write_layer2_out_11);

assign ap_sync_channel_write_layer2_out_12 = ((layer2_out_12_full_n & ap_channel_done_layer2_out_12) | ap_sync_reg_channel_write_layer2_out_12);

assign ap_sync_channel_write_layer2_out_13 = ((layer2_out_13_full_n & ap_channel_done_layer2_out_13) | ap_sync_reg_channel_write_layer2_out_13);

assign ap_sync_channel_write_layer2_out_14 = ((layer2_out_14_full_n & ap_channel_done_layer2_out_14) | ap_sync_reg_channel_write_layer2_out_14);

assign ap_sync_channel_write_layer2_out_15 = ((layer2_out_15_full_n & ap_channel_done_layer2_out_15) | ap_sync_reg_channel_write_layer2_out_15);

assign ap_sync_channel_write_layer2_out_16 = ((layer2_out_16_full_n & ap_channel_done_layer2_out_16) | ap_sync_reg_channel_write_layer2_out_16);

assign ap_sync_channel_write_layer2_out_17 = ((layer2_out_17_full_n & ap_channel_done_layer2_out_17) | ap_sync_reg_channel_write_layer2_out_17);

assign ap_sync_channel_write_layer2_out_18 = ((layer2_out_18_full_n & ap_channel_done_layer2_out_18) | ap_sync_reg_channel_write_layer2_out_18);

assign ap_sync_channel_write_layer2_out_19 = ((layer2_out_19_full_n & ap_channel_done_layer2_out_19) | ap_sync_reg_channel_write_layer2_out_19);

assign ap_sync_channel_write_layer2_out_2 = ((layer2_out_2_full_n & ap_channel_done_layer2_out_2) | ap_sync_reg_channel_write_layer2_out_2);

assign ap_sync_channel_write_layer2_out_20 = ((layer2_out_20_full_n & ap_channel_done_layer2_out_20) | ap_sync_reg_channel_write_layer2_out_20);

assign ap_sync_channel_write_layer2_out_21 = ((layer2_out_21_full_n & ap_channel_done_layer2_out_21) | ap_sync_reg_channel_write_layer2_out_21);

assign ap_sync_channel_write_layer2_out_22 = ((layer2_out_22_full_n & ap_channel_done_layer2_out_22) | ap_sync_reg_channel_write_layer2_out_22);

assign ap_sync_channel_write_layer2_out_23 = ((layer2_out_23_full_n & ap_channel_done_layer2_out_23) | ap_sync_reg_channel_write_layer2_out_23);

assign ap_sync_channel_write_layer2_out_24 = ((layer2_out_24_full_n & ap_channel_done_layer2_out_24) | ap_sync_reg_channel_write_layer2_out_24);

assign ap_sync_channel_write_layer2_out_25 = ((layer2_out_25_full_n & ap_channel_done_layer2_out_25) | ap_sync_reg_channel_write_layer2_out_25);

assign ap_sync_channel_write_layer2_out_26 = ((layer2_out_26_full_n & ap_channel_done_layer2_out_26) | ap_sync_reg_channel_write_layer2_out_26);

assign ap_sync_channel_write_layer2_out_27 = ((layer2_out_27_full_n & ap_channel_done_layer2_out_27) | ap_sync_reg_channel_write_layer2_out_27);

assign ap_sync_channel_write_layer2_out_28 = ((layer2_out_28_full_n & ap_channel_done_layer2_out_28) | ap_sync_reg_channel_write_layer2_out_28);

assign ap_sync_channel_write_layer2_out_29 = ((layer2_out_29_full_n & ap_channel_done_layer2_out_29) | ap_sync_reg_channel_write_layer2_out_29);

assign ap_sync_channel_write_layer2_out_3 = ((layer2_out_3_full_n & ap_channel_done_layer2_out_3) | ap_sync_reg_channel_write_layer2_out_3);

assign ap_sync_channel_write_layer2_out_30 = ((layer2_out_30_full_n & ap_channel_done_layer2_out_30) | ap_sync_reg_channel_write_layer2_out_30);

assign ap_sync_channel_write_layer2_out_31 = ((layer2_out_31_full_n & ap_channel_done_layer2_out_31) | ap_sync_reg_channel_write_layer2_out_31);

assign ap_sync_channel_write_layer2_out_32 = ((layer2_out_32_full_n & ap_channel_done_layer2_out_32) | ap_sync_reg_channel_write_layer2_out_32);

assign ap_sync_channel_write_layer2_out_33 = ((layer2_out_33_full_n & ap_channel_done_layer2_out_33) | ap_sync_reg_channel_write_layer2_out_33);

assign ap_sync_channel_write_layer2_out_34 = ((layer2_out_34_full_n & ap_channel_done_layer2_out_34) | ap_sync_reg_channel_write_layer2_out_34);

assign ap_sync_channel_write_layer2_out_35 = ((layer2_out_35_full_n & ap_channel_done_layer2_out_35) | ap_sync_reg_channel_write_layer2_out_35);

assign ap_sync_channel_write_layer2_out_36 = ((layer2_out_36_full_n & ap_channel_done_layer2_out_36) | ap_sync_reg_channel_write_layer2_out_36);

assign ap_sync_channel_write_layer2_out_37 = ((layer2_out_37_full_n & ap_channel_done_layer2_out_37) | ap_sync_reg_channel_write_layer2_out_37);

assign ap_sync_channel_write_layer2_out_38 = ((layer2_out_38_full_n & ap_channel_done_layer2_out_38) | ap_sync_reg_channel_write_layer2_out_38);

assign ap_sync_channel_write_layer2_out_39 = ((layer2_out_39_full_n & ap_channel_done_layer2_out_39) | ap_sync_reg_channel_write_layer2_out_39);

assign ap_sync_channel_write_layer2_out_4 = ((layer2_out_4_full_n & ap_channel_done_layer2_out_4) | ap_sync_reg_channel_write_layer2_out_4);

assign ap_sync_channel_write_layer2_out_40 = ((layer2_out_40_full_n & ap_channel_done_layer2_out_40) | ap_sync_reg_channel_write_layer2_out_40);

assign ap_sync_channel_write_layer2_out_41 = ((layer2_out_41_full_n & ap_channel_done_layer2_out_41) | ap_sync_reg_channel_write_layer2_out_41);

assign ap_sync_channel_write_layer2_out_42 = ((layer2_out_42_full_n & ap_channel_done_layer2_out_42) | ap_sync_reg_channel_write_layer2_out_42);

assign ap_sync_channel_write_layer2_out_43 = ((layer2_out_43_full_n & ap_channel_done_layer2_out_43) | ap_sync_reg_channel_write_layer2_out_43);

assign ap_sync_channel_write_layer2_out_44 = ((layer2_out_44_full_n & ap_channel_done_layer2_out_44) | ap_sync_reg_channel_write_layer2_out_44);

assign ap_sync_channel_write_layer2_out_45 = ((layer2_out_45_full_n & ap_channel_done_layer2_out_45) | ap_sync_reg_channel_write_layer2_out_45);

assign ap_sync_channel_write_layer2_out_46 = ((layer2_out_46_full_n & ap_channel_done_layer2_out_46) | ap_sync_reg_channel_write_layer2_out_46);

assign ap_sync_channel_write_layer2_out_47 = ((layer2_out_47_full_n & ap_channel_done_layer2_out_47) | ap_sync_reg_channel_write_layer2_out_47);

assign ap_sync_channel_write_layer2_out_48 = ((layer2_out_48_full_n & ap_channel_done_layer2_out_48) | ap_sync_reg_channel_write_layer2_out_48);

assign ap_sync_channel_write_layer2_out_49 = ((layer2_out_49_full_n & ap_channel_done_layer2_out_49) | ap_sync_reg_channel_write_layer2_out_49);

assign ap_sync_channel_write_layer2_out_5 = ((layer2_out_5_full_n & ap_channel_done_layer2_out_5) | ap_sync_reg_channel_write_layer2_out_5);

assign ap_sync_channel_write_layer2_out_50 = ((layer2_out_50_full_n & ap_channel_done_layer2_out_50) | ap_sync_reg_channel_write_layer2_out_50);

assign ap_sync_channel_write_layer2_out_51 = ((layer2_out_51_full_n & ap_channel_done_layer2_out_51) | ap_sync_reg_channel_write_layer2_out_51);

assign ap_sync_channel_write_layer2_out_52 = ((layer2_out_52_full_n & ap_channel_done_layer2_out_52) | ap_sync_reg_channel_write_layer2_out_52);

assign ap_sync_channel_write_layer2_out_53 = ((layer2_out_53_full_n & ap_channel_done_layer2_out_53) | ap_sync_reg_channel_write_layer2_out_53);

assign ap_sync_channel_write_layer2_out_54 = ((layer2_out_54_full_n & ap_channel_done_layer2_out_54) | ap_sync_reg_channel_write_layer2_out_54);

assign ap_sync_channel_write_layer2_out_55 = ((layer2_out_55_full_n & ap_channel_done_layer2_out_55) | ap_sync_reg_channel_write_layer2_out_55);

assign ap_sync_channel_write_layer2_out_56 = ((layer2_out_56_full_n & ap_channel_done_layer2_out_56) | ap_sync_reg_channel_write_layer2_out_56);

assign ap_sync_channel_write_layer2_out_57 = ((layer2_out_57_full_n & ap_channel_done_layer2_out_57) | ap_sync_reg_channel_write_layer2_out_57);

assign ap_sync_channel_write_layer2_out_58 = ((layer2_out_58_full_n & ap_channel_done_layer2_out_58) | ap_sync_reg_channel_write_layer2_out_58);

assign ap_sync_channel_write_layer2_out_59 = ((layer2_out_59_full_n & ap_channel_done_layer2_out_59) | ap_sync_reg_channel_write_layer2_out_59);

assign ap_sync_channel_write_layer2_out_6 = ((layer2_out_6_full_n & ap_channel_done_layer2_out_6) | ap_sync_reg_channel_write_layer2_out_6);

assign ap_sync_channel_write_layer2_out_60 = ((layer2_out_60_full_n & ap_channel_done_layer2_out_60) | ap_sync_reg_channel_write_layer2_out_60);

assign ap_sync_channel_write_layer2_out_61 = ((layer2_out_61_full_n & ap_channel_done_layer2_out_61) | ap_sync_reg_channel_write_layer2_out_61);

assign ap_sync_channel_write_layer2_out_62 = ((layer2_out_62_full_n & ap_channel_done_layer2_out_62) | ap_sync_reg_channel_write_layer2_out_62);

assign ap_sync_channel_write_layer2_out_63 = ((layer2_out_63_full_n & ap_channel_done_layer2_out_63) | ap_sync_reg_channel_write_layer2_out_63);

assign ap_sync_channel_write_layer2_out_7 = ((layer2_out_7_full_n & ap_channel_done_layer2_out_7) | ap_sync_reg_channel_write_layer2_out_7);

assign ap_sync_channel_write_layer2_out_8 = ((layer2_out_8_full_n & ap_channel_done_layer2_out_8) | ap_sync_reg_channel_write_layer2_out_8);

assign ap_sync_channel_write_layer2_out_9 = ((layer2_out_9_full_n & ap_channel_done_layer2_out_9) | ap_sync_reg_channel_write_layer2_out_9);

assign ap_sync_channel_write_layer3_out = ((layer3_out_full_n & ap_channel_done_layer3_out) | ap_sync_reg_channel_write_layer3_out);

assign ap_sync_channel_write_layer3_out_1 = ((layer3_out_1_full_n & ap_channel_done_layer3_out_1) | ap_sync_reg_channel_write_layer3_out_1);

assign ap_sync_channel_write_layer3_out_10 = ((layer3_out_10_full_n & ap_channel_done_layer3_out_10) | ap_sync_reg_channel_write_layer3_out_10);

assign ap_sync_channel_write_layer3_out_11 = ((layer3_out_11_full_n & ap_channel_done_layer3_out_11) | ap_sync_reg_channel_write_layer3_out_11);

assign ap_sync_channel_write_layer3_out_12 = ((layer3_out_12_full_n & ap_channel_done_layer3_out_12) | ap_sync_reg_channel_write_layer3_out_12);

assign ap_sync_channel_write_layer3_out_13 = ((layer3_out_13_full_n & ap_channel_done_layer3_out_13) | ap_sync_reg_channel_write_layer3_out_13);

assign ap_sync_channel_write_layer3_out_14 = ((layer3_out_14_full_n & ap_channel_done_layer3_out_14) | ap_sync_reg_channel_write_layer3_out_14);

assign ap_sync_channel_write_layer3_out_15 = ((layer3_out_15_full_n & ap_channel_done_layer3_out_15) | ap_sync_reg_channel_write_layer3_out_15);

assign ap_sync_channel_write_layer3_out_16 = ((layer3_out_16_full_n & ap_channel_done_layer3_out_16) | ap_sync_reg_channel_write_layer3_out_16);

assign ap_sync_channel_write_layer3_out_17 = ((layer3_out_17_full_n & ap_channel_done_layer3_out_17) | ap_sync_reg_channel_write_layer3_out_17);

assign ap_sync_channel_write_layer3_out_18 = ((layer3_out_18_full_n & ap_channel_done_layer3_out_18) | ap_sync_reg_channel_write_layer3_out_18);

assign ap_sync_channel_write_layer3_out_19 = ((layer3_out_19_full_n & ap_channel_done_layer3_out_19) | ap_sync_reg_channel_write_layer3_out_19);

assign ap_sync_channel_write_layer3_out_2 = ((layer3_out_2_full_n & ap_channel_done_layer3_out_2) | ap_sync_reg_channel_write_layer3_out_2);

assign ap_sync_channel_write_layer3_out_20 = ((layer3_out_20_full_n & ap_channel_done_layer3_out_20) | ap_sync_reg_channel_write_layer3_out_20);

assign ap_sync_channel_write_layer3_out_21 = ((layer3_out_21_full_n & ap_channel_done_layer3_out_21) | ap_sync_reg_channel_write_layer3_out_21);

assign ap_sync_channel_write_layer3_out_22 = ((layer3_out_22_full_n & ap_channel_done_layer3_out_22) | ap_sync_reg_channel_write_layer3_out_22);

assign ap_sync_channel_write_layer3_out_23 = ((layer3_out_23_full_n & ap_channel_done_layer3_out_23) | ap_sync_reg_channel_write_layer3_out_23);

assign ap_sync_channel_write_layer3_out_24 = ((layer3_out_24_full_n & ap_channel_done_layer3_out_24) | ap_sync_reg_channel_write_layer3_out_24);

assign ap_sync_channel_write_layer3_out_25 = ((layer3_out_25_full_n & ap_channel_done_layer3_out_25) | ap_sync_reg_channel_write_layer3_out_25);

assign ap_sync_channel_write_layer3_out_26 = ((layer3_out_26_full_n & ap_channel_done_layer3_out_26) | ap_sync_reg_channel_write_layer3_out_26);

assign ap_sync_channel_write_layer3_out_27 = ((layer3_out_27_full_n & ap_channel_done_layer3_out_27) | ap_sync_reg_channel_write_layer3_out_27);

assign ap_sync_channel_write_layer3_out_28 = ((layer3_out_28_full_n & ap_channel_done_layer3_out_28) | ap_sync_reg_channel_write_layer3_out_28);

assign ap_sync_channel_write_layer3_out_29 = ((layer3_out_29_full_n & ap_channel_done_layer3_out_29) | ap_sync_reg_channel_write_layer3_out_29);

assign ap_sync_channel_write_layer3_out_3 = ((layer3_out_3_full_n & ap_channel_done_layer3_out_3) | ap_sync_reg_channel_write_layer3_out_3);

assign ap_sync_channel_write_layer3_out_30 = ((layer3_out_30_full_n & ap_channel_done_layer3_out_30) | ap_sync_reg_channel_write_layer3_out_30);

assign ap_sync_channel_write_layer3_out_31 = ((layer3_out_31_full_n & ap_channel_done_layer3_out_31) | ap_sync_reg_channel_write_layer3_out_31);

assign ap_sync_channel_write_layer3_out_32 = ((layer3_out_32_full_n & ap_channel_done_layer3_out_32) | ap_sync_reg_channel_write_layer3_out_32);

assign ap_sync_channel_write_layer3_out_33 = ((layer3_out_33_full_n & ap_channel_done_layer3_out_33) | ap_sync_reg_channel_write_layer3_out_33);

assign ap_sync_channel_write_layer3_out_34 = ((layer3_out_34_full_n & ap_channel_done_layer3_out_34) | ap_sync_reg_channel_write_layer3_out_34);

assign ap_sync_channel_write_layer3_out_35 = ((layer3_out_35_full_n & ap_channel_done_layer3_out_35) | ap_sync_reg_channel_write_layer3_out_35);

assign ap_sync_channel_write_layer3_out_36 = ((layer3_out_36_full_n & ap_channel_done_layer3_out_36) | ap_sync_reg_channel_write_layer3_out_36);

assign ap_sync_channel_write_layer3_out_37 = ((layer3_out_37_full_n & ap_channel_done_layer3_out_37) | ap_sync_reg_channel_write_layer3_out_37);

assign ap_sync_channel_write_layer3_out_38 = ((layer3_out_38_full_n & ap_channel_done_layer3_out_38) | ap_sync_reg_channel_write_layer3_out_38);

assign ap_sync_channel_write_layer3_out_39 = ((layer3_out_39_full_n & ap_channel_done_layer3_out_39) | ap_sync_reg_channel_write_layer3_out_39);

assign ap_sync_channel_write_layer3_out_4 = ((layer3_out_4_full_n & ap_channel_done_layer3_out_4) | ap_sync_reg_channel_write_layer3_out_4);

assign ap_sync_channel_write_layer3_out_40 = ((layer3_out_40_full_n & ap_channel_done_layer3_out_40) | ap_sync_reg_channel_write_layer3_out_40);

assign ap_sync_channel_write_layer3_out_41 = ((layer3_out_41_full_n & ap_channel_done_layer3_out_41) | ap_sync_reg_channel_write_layer3_out_41);

assign ap_sync_channel_write_layer3_out_42 = ((layer3_out_42_full_n & ap_channel_done_layer3_out_42) | ap_sync_reg_channel_write_layer3_out_42);

assign ap_sync_channel_write_layer3_out_43 = ((layer3_out_43_full_n & ap_channel_done_layer3_out_43) | ap_sync_reg_channel_write_layer3_out_43);

assign ap_sync_channel_write_layer3_out_44 = ((layer3_out_44_full_n & ap_channel_done_layer3_out_44) | ap_sync_reg_channel_write_layer3_out_44);

assign ap_sync_channel_write_layer3_out_45 = ((layer3_out_45_full_n & ap_channel_done_layer3_out_45) | ap_sync_reg_channel_write_layer3_out_45);

assign ap_sync_channel_write_layer3_out_46 = ((layer3_out_46_full_n & ap_channel_done_layer3_out_46) | ap_sync_reg_channel_write_layer3_out_46);

assign ap_sync_channel_write_layer3_out_47 = ((layer3_out_47_full_n & ap_channel_done_layer3_out_47) | ap_sync_reg_channel_write_layer3_out_47);

assign ap_sync_channel_write_layer3_out_48 = ((layer3_out_48_full_n & ap_channel_done_layer3_out_48) | ap_sync_reg_channel_write_layer3_out_48);

assign ap_sync_channel_write_layer3_out_49 = ((layer3_out_49_full_n & ap_channel_done_layer3_out_49) | ap_sync_reg_channel_write_layer3_out_49);

assign ap_sync_channel_write_layer3_out_5 = ((layer3_out_5_full_n & ap_channel_done_layer3_out_5) | ap_sync_reg_channel_write_layer3_out_5);

assign ap_sync_channel_write_layer3_out_50 = ((layer3_out_50_full_n & ap_channel_done_layer3_out_50) | ap_sync_reg_channel_write_layer3_out_50);

assign ap_sync_channel_write_layer3_out_51 = ((layer3_out_51_full_n & ap_channel_done_layer3_out_51) | ap_sync_reg_channel_write_layer3_out_51);

assign ap_sync_channel_write_layer3_out_52 = ((layer3_out_52_full_n & ap_channel_done_layer3_out_52) | ap_sync_reg_channel_write_layer3_out_52);

assign ap_sync_channel_write_layer3_out_53 = ((layer3_out_53_full_n & ap_channel_done_layer3_out_53) | ap_sync_reg_channel_write_layer3_out_53);

assign ap_sync_channel_write_layer3_out_54 = ((layer3_out_54_full_n & ap_channel_done_layer3_out_54) | ap_sync_reg_channel_write_layer3_out_54);

assign ap_sync_channel_write_layer3_out_55 = ((layer3_out_55_full_n & ap_channel_done_layer3_out_55) | ap_sync_reg_channel_write_layer3_out_55);

assign ap_sync_channel_write_layer3_out_56 = ((layer3_out_56_full_n & ap_channel_done_layer3_out_56) | ap_sync_reg_channel_write_layer3_out_56);

assign ap_sync_channel_write_layer3_out_57 = ((layer3_out_57_full_n & ap_channel_done_layer3_out_57) | ap_sync_reg_channel_write_layer3_out_57);

assign ap_sync_channel_write_layer3_out_58 = ((layer3_out_58_full_n & ap_channel_done_layer3_out_58) | ap_sync_reg_channel_write_layer3_out_58);

assign ap_sync_channel_write_layer3_out_59 = ((layer3_out_59_full_n & ap_channel_done_layer3_out_59) | ap_sync_reg_channel_write_layer3_out_59);

assign ap_sync_channel_write_layer3_out_6 = ((layer3_out_6_full_n & ap_channel_done_layer3_out_6) | ap_sync_reg_channel_write_layer3_out_6);

assign ap_sync_channel_write_layer3_out_60 = ((layer3_out_60_full_n & ap_channel_done_layer3_out_60) | ap_sync_reg_channel_write_layer3_out_60);

assign ap_sync_channel_write_layer3_out_61 = ((layer3_out_61_full_n & ap_channel_done_layer3_out_61) | ap_sync_reg_channel_write_layer3_out_61);

assign ap_sync_channel_write_layer3_out_62 = ((layer3_out_62_full_n & ap_channel_done_layer3_out_62) | ap_sync_reg_channel_write_layer3_out_62);

assign ap_sync_channel_write_layer3_out_63 = ((layer3_out_63_full_n & ap_channel_done_layer3_out_63) | ap_sync_reg_channel_write_layer3_out_63);

assign ap_sync_channel_write_layer3_out_7 = ((layer3_out_7_full_n & ap_channel_done_layer3_out_7) | ap_sync_reg_channel_write_layer3_out_7);

assign ap_sync_channel_write_layer3_out_8 = ((layer3_out_8_full_n & ap_channel_done_layer3_out_8) | ap_sync_reg_channel_write_layer3_out_8);

assign ap_sync_channel_write_layer3_out_9 = ((layer3_out_9_full_n & ap_channel_done_layer3_out_9) | ap_sync_reg_channel_write_layer3_out_9);

assign ap_sync_channel_write_layer4_out = ((layer4_out_full_n & ap_channel_done_layer4_out) | ap_sync_reg_channel_write_layer4_out);

assign ap_sync_channel_write_layer4_out_1 = ((layer4_out_1_full_n & ap_channel_done_layer4_out_1) | ap_sync_reg_channel_write_layer4_out_1);

assign dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_continue = (ap_sync_channel_write_layer2_out_9 & ap_sync_channel_write_layer2_out_8 & ap_sync_channel_write_layer2_out_7 & ap_sync_channel_write_layer2_out_63 & ap_sync_channel_write_layer2_out_62 & ap_sync_channel_write_layer2_out_61 & ap_sync_channel_write_layer2_out_60 & ap_sync_channel_write_layer2_out_6 & ap_sync_channel_write_layer2_out_59 & ap_sync_channel_write_layer2_out_58 & ap_sync_channel_write_layer2_out_57 & ap_sync_channel_write_layer2_out_56 & ap_sync_channel_write_layer2_out_55 & ap_sync_channel_write_layer2_out_54 & ap_sync_channel_write_layer2_out_53 & ap_sync_channel_write_layer2_out_52 & ap_sync_channel_write_layer2_out_51 & ap_sync_channel_write_layer2_out_50 & ap_sync_channel_write_layer2_out_5 & ap_sync_channel_write_layer2_out_49 & ap_sync_channel_write_layer2_out_48 & ap_sync_channel_write_layer2_out_47 & ap_sync_channel_write_layer2_out_46 & ap_sync_channel_write_layer2_out_45 & ap_sync_channel_write_layer2_out_44 & ap_sync_channel_write_layer2_out_43 & ap_sync_channel_write_layer2_out_42 & ap_sync_channel_write_layer2_out_41 
    & ap_sync_channel_write_layer2_out_40 & ap_sync_channel_write_layer2_out_4 & ap_sync_channel_write_layer2_out_39 & ap_sync_channel_write_layer2_out_38 & ap_sync_channel_write_layer2_out_37 & ap_sync_channel_write_layer2_out_36 & ap_sync_channel_write_layer2_out_35 & ap_sync_channel_write_layer2_out_34 & ap_sync_channel_write_layer2_out_33 & ap_sync_channel_write_layer2_out_32 & ap_sync_channel_write_layer2_out_31 & ap_sync_channel_write_layer2_out_30 & ap_sync_channel_write_layer2_out_3 & ap_sync_channel_write_layer2_out_29 & ap_sync_channel_write_layer2_out_28 & ap_sync_channel_write_layer2_out_27 & ap_sync_channel_write_layer2_out_26 & ap_sync_channel_write_layer2_out_25 & ap_sync_channel_write_layer2_out_24 & ap_sync_channel_write_layer2_out_23 & ap_sync_channel_write_layer2_out_22 & ap_sync_channel_write_layer2_out_21 & ap_sync_channel_write_layer2_out_20 & ap_sync_channel_write_layer2_out_2 & ap_sync_channel_write_layer2_out_19 & ap_sync_channel_write_layer2_out_18 & ap_sync_channel_write_layer2_out_17 & 
    ap_sync_channel_write_layer2_out_16 & ap_sync_channel_write_layer2_out_15 & ap_sync_channel_write_layer2_out_14 & ap_sync_channel_write_layer2_out_13 & ap_sync_channel_write_layer2_out_12 & ap_sync_channel_write_layer2_out_11 & ap_sync_channel_write_layer2_out_10 & ap_sync_channel_write_layer2_out_1 & ap_sync_channel_write_layer2_out);

assign dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config2_U0_ap_start = ap_start;

assign dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_continue = (ap_sync_channel_write_layer4_out_1 & ap_sync_channel_write_layer4_out);

assign dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_U0_ap_start = (layer3_out_empty_n & layer3_out_9_empty_n & layer3_out_8_empty_n & layer3_out_7_empty_n & layer3_out_6_empty_n & layer3_out_63_empty_n & layer3_out_62_empty_n & layer3_out_61_empty_n & layer3_out_60_empty_n & layer3_out_5_empty_n & layer3_out_59_empty_n & layer3_out_58_empty_n & layer3_out_57_empty_n & layer3_out_56_empty_n & layer3_out_55_empty_n & layer3_out_54_empty_n & layer3_out_53_empty_n & layer3_out_52_empty_n & layer3_out_51_empty_n & layer3_out_50_empty_n & layer3_out_4_empty_n & layer3_out_49_empty_n & layer3_out_48_empty_n & layer3_out_47_empty_n & layer3_out_46_empty_n & layer3_out_45_empty_n & layer3_out_44_empty_n & layer3_out_43_empty_n & layer3_out_42_empty_n & layer3_out_41_empty_n & layer3_out_40_empty_n & layer3_out_3_empty_n & layer3_out_39_empty_n & layer3_out_38_empty_n & layer3_out_37_empty_n & layer3_out_36_empty_n & layer3_out_35_empty_n & layer3_out_34_empty_n & layer3_out_33_empty_n & layer3_out_32_empty_n & layer3_out_31_empty_n & layer3_out_30_empty_n & layer3_out_2_empty_n & layer3_out_29_empty_n 
    & layer3_out_28_empty_n & layer3_out_27_empty_n & layer3_out_26_empty_n & layer3_out_25_empty_n & layer3_out_24_empty_n & layer3_out_23_empty_n & layer3_out_22_empty_n & layer3_out_21_empty_n & layer3_out_20_empty_n & layer3_out_1_empty_n & layer3_out_19_empty_n & layer3_out_18_empty_n & layer3_out_17_empty_n & layer3_out_16_empty_n & layer3_out_15_empty_n & layer3_out_14_empty_n & layer3_out_13_empty_n & layer3_out_12_empty_n & layer3_out_11_empty_n & layer3_out_10_empty_n);

assign layer5_out_0 = linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_0;

assign layer5_out_0_ap_vld = linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_0_ap_vld;

assign layer5_out_1 = linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_1;

assign layer5_out_1_ap_vld = linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_layer5_out_1_ap_vld;

assign linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_continue = 1'b1;

assign linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_U0_ap_start = (layer4_out_empty_n & layer4_out_1_empty_n);

assign relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_continue = (ap_sync_channel_write_layer3_out_9 & ap_sync_channel_write_layer3_out_8 & ap_sync_channel_write_layer3_out_7 & ap_sync_channel_write_layer3_out_63 & ap_sync_channel_write_layer3_out_62 & ap_sync_channel_write_layer3_out_61 & ap_sync_channel_write_layer3_out_60 & ap_sync_channel_write_layer3_out_6 & ap_sync_channel_write_layer3_out_59 & ap_sync_channel_write_layer3_out_58 & ap_sync_channel_write_layer3_out_57 & ap_sync_channel_write_layer3_out_56 & ap_sync_channel_write_layer3_out_55 & ap_sync_channel_write_layer3_out_54 & ap_sync_channel_write_layer3_out_53 & ap_sync_channel_write_layer3_out_52 & ap_sync_channel_write_layer3_out_51 & ap_sync_channel_write_layer3_out_50 & ap_sync_channel_write_layer3_out_5 & ap_sync_channel_write_layer3_out_49 & ap_sync_channel_write_layer3_out_48 & ap_sync_channel_write_layer3_out_47 & ap_sync_channel_write_layer3_out_46 & ap_sync_channel_write_layer3_out_45 & ap_sync_channel_write_layer3_out_44 & ap_sync_channel_write_layer3_out_43 & ap_sync_channel_write_layer3_out_42 & ap_sync_channel_write_layer3_out_41 
    & ap_sync_channel_write_layer3_out_40 & ap_sync_channel_write_layer3_out_4 & ap_sync_channel_write_layer3_out_39 & ap_sync_channel_write_layer3_out_38 & ap_sync_channel_write_layer3_out_37 & ap_sync_channel_write_layer3_out_36 & ap_sync_channel_write_layer3_out_35 & ap_sync_channel_write_layer3_out_34 & ap_sync_channel_write_layer3_out_33 & ap_sync_channel_write_layer3_out_32 & ap_sync_channel_write_layer3_out_31 & ap_sync_channel_write_layer3_out_30 & ap_sync_channel_write_layer3_out_3 & ap_sync_channel_write_layer3_out_29 & ap_sync_channel_write_layer3_out_28 & ap_sync_channel_write_layer3_out_27 & ap_sync_channel_write_layer3_out_26 & ap_sync_channel_write_layer3_out_25 & ap_sync_channel_write_layer3_out_24 & ap_sync_channel_write_layer3_out_23 & ap_sync_channel_write_layer3_out_22 & ap_sync_channel_write_layer3_out_21 & ap_sync_channel_write_layer3_out_20 & ap_sync_channel_write_layer3_out_2 & ap_sync_channel_write_layer3_out_19 & ap_sync_channel_write_layer3_out_18 & ap_sync_channel_write_layer3_out_17 & 
    ap_sync_channel_write_layer3_out_16 & ap_sync_channel_write_layer3_out_15 & ap_sync_channel_write_layer3_out_14 & ap_sync_channel_write_layer3_out_13 & ap_sync_channel_write_layer3_out_12 & ap_sync_channel_write_layer3_out_11 & ap_sync_channel_write_layer3_out_10 & ap_sync_channel_write_layer3_out_1 & ap_sync_channel_write_layer3_out);

assign relu_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_relu_config3_U0_ap_start = (layer2_out_empty_n & layer2_out_9_empty_n & layer2_out_8_empty_n & layer2_out_7_empty_n & layer2_out_6_empty_n & layer2_out_63_empty_n & layer2_out_62_empty_n & layer2_out_61_empty_n & layer2_out_60_empty_n & layer2_out_5_empty_n & layer2_out_59_empty_n & layer2_out_58_empty_n & layer2_out_57_empty_n & layer2_out_56_empty_n & layer2_out_55_empty_n & layer2_out_54_empty_n & layer2_out_53_empty_n & layer2_out_52_empty_n & layer2_out_51_empty_n & layer2_out_50_empty_n & layer2_out_4_empty_n & layer2_out_49_empty_n & layer2_out_48_empty_n & layer2_out_47_empty_n & layer2_out_46_empty_n & layer2_out_45_empty_n & layer2_out_44_empty_n & layer2_out_43_empty_n & layer2_out_42_empty_n & layer2_out_41_empty_n & layer2_out_40_empty_n & layer2_out_3_empty_n & layer2_out_39_empty_n & layer2_out_38_empty_n & layer2_out_37_empty_n & layer2_out_36_empty_n & layer2_out_35_empty_n & layer2_out_34_empty_n & layer2_out_33_empty_n & layer2_out_32_empty_n & layer2_out_31_empty_n & layer2_out_30_empty_n & layer2_out_2_empty_n & layer2_out_29_empty_n 
    & layer2_out_28_empty_n & layer2_out_27_empty_n & layer2_out_26_empty_n & layer2_out_25_empty_n & layer2_out_24_empty_n & layer2_out_23_empty_n & layer2_out_22_empty_n & layer2_out_21_empty_n & layer2_out_20_empty_n & layer2_out_1_empty_n & layer2_out_19_empty_n & layer2_out_18_empty_n & layer2_out_17_empty_n & layer2_out_16_empty_n & layer2_out_15_empty_n & layer2_out_14_empty_n & layer2_out_13_empty_n & layer2_out_12_empty_n & layer2_out_11_empty_n & layer2_out_10_empty_n);

endmodule //myproject
