INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arify/OneDrive/Belgeler/Xlinx_vhdl/project_11/project_11.srcs/sources_1/new/t13_dds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't13_dds'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arify/OneDrive/Belgeler/Xlinx_vhdl/project_11/project_11.srcs/sim_1/new/tb_t13_dds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t13_dds'
ERROR: [VRFC 10-3760] type 'std_logic_vector' does not match with the integer literal [C:/Users/arify/OneDrive/Belgeler/Xlinx_vhdl/project_11/project_11.srcs/sim_1/new/tb_t13_dds.vhd:69]
ERROR: [VRFC 10-724] found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*" [C:/Users/arify/OneDrive/Belgeler/Xlinx_vhdl/project_11/project_11.srcs/sim_1/new/tb_t13_dds.vhd:103]
ERROR: [VRFC 10-724] found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*" [C:/Users/arify/OneDrive/Belgeler/Xlinx_vhdl/project_11/project_11.srcs/sim_1/new/tb_t13_dds.vhd:105]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/arify/OneDrive/Belgeler/Xlinx_vhdl/project_11/project_11.srcs/sim_1/new/tb_t13_dds.vhd:44]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/arify/OneDrive/Belgeler/Xlinx_vhdl/project_11/project_11.srcs/sim_1/new/tb_t13_dds.vhd' is ignored due to errors
