onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -childformat {{{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[17]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[16]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[15]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[14]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[10]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[9]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[8]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[7]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[6]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[5]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[4]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[3]} -radix decimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[2]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[1]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[0]} -radix hexadecimal}} -expand -subitemconfig {{/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[17]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[16]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[15]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[14]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[10]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[9]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[8]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[7]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[6]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[5]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[4]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[3]} {-height 15 -radix decimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[2]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[1]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut6/reg_bit[0]} {-height 15 -radix hexadecimal}} /PIPELINED_CPU_testbench/dut1/dut6/reg_bit
add wave -noupdate -childformat {{{/PIPELINED_CPU_testbench/dut1/dut8/mem[15]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[14]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[13]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[12]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[11]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[10]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[9]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[8]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[7]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[6]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[5]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[4]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[3]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[2]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[1]} -radix hexadecimal} {{/PIPELINED_CPU_testbench/dut1/dut8/mem[0]} -radix hexadecimal}} -subitemconfig {{/PIPELINED_CPU_testbench/dut1/dut8/mem[15]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[14]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[13]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[12]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[11]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[10]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[9]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[8]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[7]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[6]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[5]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[4]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[3]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[2]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[1]} {-height 15 -radix hexadecimal} {/PIPELINED_CPU_testbench/dut1/dut8/mem[0]} {-height 15 -radix hexadecimal}} /PIPELINED_CPU_testbench/dut1/dut8/mem
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Ab
add wave -noupdate /PIPELINED_CPU_testbench/dut1/add_zero
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/alu_first_i
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/alu_first_i_e_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/ALU_first_i_sel
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/alu_first_i_temp
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/sec_i_ALU
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/sec_i_ALU_e_stage
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/sec_i_alu_temp
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/alu_out
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/alu_out_m_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/ALUOp
add wave -noupdate /PIPELINED_CPU_testbench/dut1/ALUOp_e_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/ALUSrc
add wave -noupdate /PIPELINED_CPU_testbench/dut1/ALUSrc_e_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/alusrc_hard0
add wave -noupdate /PIPELINED_CPU_testbench/dut1/alusrc_hard0_e_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/BrTaken
add wave -noupdate /PIPELINED_CPU_testbench/dut1/BrTaken_final
add wave -noupdate /PIPELINED_CPU_testbench/dut1/BrTaken_m_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/BrTaken_rdstage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/carry_out
add wave -noupdate /PIPELINED_CPU_testbench/dut1/carryf
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Cin
add wave -noupdate /PIPELINED_CPU_testbench/dut1/clock
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Cout
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Da
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Da_e_stage
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/Db
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/Db_e_stage
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/Db_m_stage
add wave -noupdate -radix binary /PIPELINED_CPU_testbench/dut1/Dout
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Dout8bit_m_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Dout_8bit
add wave -noupdate -radix hexadecimal /PIPELINED_CPU_testbench/dut1/Dout_m_stage
add wave -noupdate -radix hexadecimal /PIPELINED_CPU_testbench/dut1/Dw
add wave -noupdate -radix hexadecimal /PIPELINED_CPU_testbench/dut1/Dw_wbstage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/flag_check
add wave -noupdate /PIPELINED_CPU_testbench/dut1/flag_enable
add wave -noupdate /PIPELINED_CPU_testbench/dut1/flag_enable_estage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/flag_enable_mstage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/forward_a
add wave -noupdate /PIPELINED_CPU_testbench/dut1/forward_b
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm9
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm9_e_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm9_if_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm9_old
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/Imm12
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/Imm12_old
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm16
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm19
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm19_if_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm19_old
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm26
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm26_if_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm26_old
add wave -noupdate /PIPELINED_CPU_testbench/dut1/instruct_bits
add wave -noupdate /PIPELINED_CPU_testbench/dut1/instruct_bits_if_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/instruction_e
add wave -noupdate /PIPELINED_CPU_testbench/dut1/instruction_final
add wave -noupdate /PIPELINED_CPU_testbench/dut1/shamt
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Imm16_old
add wave -noupdate /PIPELINED_CPU_testbench/dut1/mask_movk
add wave -noupdate /PIPELINED_CPU_testbench/dut1/mask_movk_estage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/mask_movz
add wave -noupdate /PIPELINED_CPU_testbench/dut1/mask_movz_estage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/MemRead
add wave -noupdate /PIPELINED_CPU_testbench/dut1/MemRead_e_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/MemRead_m_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/MemtoReg
add wave -noupdate /PIPELINED_CPU_testbench/dut1/MemtoReg_e_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/memtoreg_hard0
add wave -noupdate /PIPELINED_CPU_testbench/dut1/memtoreg_hard0_e_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/MemtoReg_m_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/MemWrite
add wave -noupdate /PIPELINED_CPU_testbench/dut1/MemWrite_e_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/MemWrite_m_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/negative_f
add wave -noupdate /PIPELINED_CPU_testbench/dut1/negativef
add wave -noupdate /PIPELINED_CPU_testbench/dut1/negative_asadf
add wave -noupdate /PIPELINED_CPU_testbench/dut1/new_res
add wave -noupdate /PIPELINED_CPU_testbench/dut1/not_clock
add wave -noupdate /PIPELINED_CPU_testbench/dut1/overflow_f
add wave -noupdate /PIPELINED_CPU_testbench/dut1/overflowasdf
add wave -noupdate /PIPELINED_CPU_testbench/dut1/overflowf
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/PC_input
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/PC_out
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/PC_temp
add wave -noupdate -radix decimal /PIPELINED_CPU_testbench/dut1/PC_temp_f
add wave -noupdate /PIPELINED_CPU_testbench/dut1/previous_carryout
add wave -noupdate /PIPELINED_CPU_testbench/dut1/previous_negativef
add wave -noupdate /PIPELINED_CPU_testbench/dut1/previous_overflow
add wave -noupdate /PIPELINED_CPU_testbench/dut1/previous_zerof
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Rd
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Rd_estage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Rd_mstage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Rd_wbstage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Reg2Loc
add wave -noupdate /PIPELINED_CPU_testbench/dut1/RegWrite
add wave -noupdate /PIPELINED_CPU_testbench/dut1/RegWrite_estage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/RegWrite_mstage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/RegWrite_wbstage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Res
add wave -noupdate /PIPELINED_CPU_testbench/dut1/reset
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Rm
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Rn
add wave -noupdate /PIPELINED_CPU_testbench/dut1/Rn_estage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/shamt_rd_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/shift_imm_adder
add wave -noupdate /PIPELINED_CPU_testbench/dut1/shifter
add wave -noupdate /PIPELINED_CPU_testbench/dut1/shifter_final
add wave -noupdate /PIPELINED_CPU_testbench/dut1/shifter_temp
add wave -noupdate /PIPELINED_CPU_testbench/dut1/shifter_temp_f
add wave -noupdate /PIPELINED_CPU_testbench/dut1/UnCondBr
add wave -noupdate /PIPELINED_CPU_testbench/dut1/UnCondBr_if_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/xsize_loc
add wave -noupdate /PIPELINED_CPU_testbench/dut1/xsize_loc_e_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/xsize_loc_in
add wave -noupdate /PIPELINED_CPU_testbench/dut1/xsize_loc_m_stage
add wave -noupdate /PIPELINED_CPU_testbench/dut1/zero_asdfa
add wave -noupdate /PIPELINED_CPU_testbench/dut1/zero_f
add wave -noupdate /PIPELINED_CPU_testbench/dut1/zerof
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {2171823 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 175
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {2119488 ps} {2318566 ps}
