--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.686 ns
From           : receive
To             : connector:net|receiver:u0|cnt[6]
From Clock     : --
To Clock       : clkControl
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 35.114 ns
From           : VGA640480:u3|l_vgaX[3]
To             : vga_g[1]
From Clock     : CLK_100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.596 ns
From           : rst
To             : ClientLogic:U_LOGIC_1|lHp[4]
From Clock     : --
To Clock       : CLK_100MHz
Failed Paths   : 0

Type           : Clock Setup: 'CLK_100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 51.82 MHz ( period = 19.297 ns )
From           : ClientLogic:U_LOGIC_1|lX[1]
To             : ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_DOWN_BLOCK:1:U_DOWN_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg11
From Clock     : CLK_100MHz
To Clock       : CLK_100MHz
Failed Paths   : 0

Type           : Clock Setup: 'clkControl'
Slack          : N/A
Required Time  : None
Actual Time    : 109.48 MHz ( period = 9.134 ns )
From           : connector:net|receiver:u0|cnt[30]
To             : connector:net|receiver:u0|datatemp[87]
From Clock     : clkControl
To Clock       : clkControl
Failed Paths   : 0

Type           : Clock Hold: 'CLK_100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : ClientLogic:U_LOGIC_1|MapLogic:u0|maplogicrom:\GEN_RIGHT_BLOCK:0:U_RIGHT_BLOCK_I|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|out_address_reg_a[0]
To             : ClientLogic:U_LOGIC_1|state.move
From Clock     : CLK_100MHz
To Clock       : CLK_100MHz
Failed Paths   : 11

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 11

--------------------------------------------------------------------------------------

