

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sun Jul 14 15:02:34 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2857|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       51|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|     2908|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+----+---+----+-----+
    |            Instance            |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+---------------------------+---------+----+---+----+-----+
    |sitodp_64ns_64_2_no_dsp_1_U231  |sitodp_64ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                           |                           |        0|   0|  0|   0|    0|
    +--------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln23_2_fu_291_p2    |         +|   0|  0|   19|           8|           2|
    |add_ln23_fu_249_p2      |         +|   0|  0|   19|           8|           2|
    |add_ln510_3_fu_462_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln510_fu_338_p2     |         +|   0|  0|   19|          12|          11|
    |grp_fu_121_p0           |         -|   0|  0|   71|          64|          64|
    |sub_ln1311_6_fu_476_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1311_fu_352_p2    |         -|   0|  0|   18|          10|          11|
    |sub_ln23_6_fu_243_p2    |         -|   0|  0|   19|           8|           8|
    |sub_ln23_7_fu_201_p2    |         -|   0|  0|   15|           8|           8|
    |sub_ln23_8_fu_285_p2    |         -|   0|  0|   19|           8|           8|
    |sub_ln23_fu_160_p2      |         -|   0|  0|   15|           8|           8|
    |ap_return               |       and|   0|  0|    2|           1|           1|
    |icmp_ln23_2_fu_544_p2   |      icmp|   0|  0|   29|          64|           7|
    |icmp_ln23_fu_420_p2     |      icmp|   0|  0|   29|          64|           7|
    |r_V_20_fu_502_p2        |      lshr|   0|  0|  591|         169|         169|
    |r_V_fu_378_p2           |      lshr|   0|  0|  591|         169|         169|
    |or_ln23_4_fu_218_p2     |        or|   0|  0|    7|           7|           4|
    |or_ln23_5_fu_207_p2     |        or|   0|  0|    8|           8|           2|
    |or_ln23_6_fu_260_p2     |        or|   0|  0|    7|           7|           4|
    |or_ln23_fu_166_p2       |        or|   0|  0|    8|           8|           2|
    |ush_7_fu_486_p3         |    select|   0|  0|   12|           1|          12|
    |ush_fu_362_p3           |    select|   0|  0|   12|           1|          12|
    |val_7_fu_536_p3         |    select|   0|  0|   63|           1|          64|
    |val_fu_412_p3           |    select|   0|  0|   63|           1|          64|
    |r_V_19_fu_384_p2        |       shl|   0|  0|  591|         169|         169|
    |r_V_21_fu_508_p2        |       shl|   0|  0|  591|         169|         169|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 2857|         996|        1001|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |patches_superpoints_31_address0  |  14|          3|    8|         24|
    |patches_superpoints_31_address1  |  14|          3|    8|         24|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  51|         11|   18|         53|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |icmp_ln23_reg_585            |  1|   0|    1|          0|
    |tmp_reg_555                  |  3|   0|    7|          4|
    |tmp_s_reg_565                |  3|   0|    7|          4|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 11|   0|   19|          8|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_return                        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|patches_superpoints_31_address0  |  out|    8|   ap_memory|    patches_superpoints_31|         array|
|patches_superpoints_31_ce0       |  out|    1|   ap_memory|    patches_superpoints_31|         array|
|patches_superpoints_31_q0        |   in|   64|   ap_memory|    patches_superpoints_31|         array|
|patches_superpoints_31_address1  |  out|    8|   ap_memory|    patches_superpoints_31|         array|
|patches_superpoints_31_ce1       |  out|    1|   ap_memory|    patches_superpoints_31|         array|
|patches_superpoints_31_q1        |   in|   64|   ap_memory|    patches_superpoints_31|         array|
|wsp1                             |   in|    3|     ap_none|                      wsp1|        scalar|
|wsp2                             |   in|    3|     ap_none|                      wsp2|        scalar|
+---------------------------------+-----+-----+------------+--------------------------+--------------+

