// Seed: 483894474
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    output tri0  id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  wand  id_5,
    input  tri0  id_6,
    output tri1  id_7,
    output uwire id_8,
    input  tri0  id_9,
    input  wire  id_10,
    output uwire id_11
);
  wire id_13;
  tri0 id_14 = 1;
  wire id_15;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1
    , id_12,
    input wire id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    output tri0 id_10
);
  always @(posedge id_9) begin : LABEL_0
    {id_0, 1} <= id_0;
  end
  module_0 modCall_1 (
      id_5,
      id_4,
      id_10,
      id_10,
      id_6,
      id_5,
      id_5,
      id_10,
      id_10,
      id_8,
      id_9,
      id_10
  );
  assign modCall_1.id_11 = 0;
endmodule
