Command: vcs -full64 +vcs+lic+wait -simprofile -sverilog +v2k -debug_all -timescale=1ns/1ns \
-P /EDA/synopsys/VERDI/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab \
/EDA/synopsys/VERDI/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -l compile.log \
-f rtl.f
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Wed Jul 14 15:46:34 2021
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file './cnt_16.v'
Parsing design file './tb.v'
Top Level Modules:
       tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
make[1]: Entering directory `/home/ic/tang/ECNURVCORE/SIM/VCS_TEST/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/EDA/synopsys/VCS/vcs-mx/O-2018.09-SP2/linux64/lib \
-L/EDA/synopsys/VCS/vcs-mx/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o   _9914_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs /EDA/synopsys/VERDI/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-lvcsnew -lsimprofile -luclinative /EDA/synopsys/VCS/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /EDA/synopsys/VCS/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/ic/tang/ECNURVCORE/SIM/VCS_TEST/csrc'
CPU time: .205 seconds to compile + .276 seconds to elab + .183 seconds to link
