( ( nil
  version "2.1"
  mapType "incremental"
  repList "$default"
  stopList "spectre spice verilog verilogNetlist"
  hierDelim "."
 )
( net
( "RAckp<3>" "RAckp_3" )
( "Rack<1>" "Rack_1" )
( "R1<0>" "R1_0" )
( "R0p<3>" "R0p_3" )
( "~R1<3>" "\\~R1_3" )
( "B0<1>" "B0_1" )
( "nOr<2>" "nOr_2" )
( "nOr<4>" "nOr_4" )
( "Out1<2>" "Out1_2" )
( "R1p<0>" "R1p_0" )
( "B0<2>" "B0_2" )
( "Out0<1>" "Out0_1" )
( "Lack<1>" "Lack_1" )
( "RAckp<1>" "RAckp_1" )
( "B1p<3>" "B1p_3" )
( "nOr<1>" "nOr_1" )
( "R0<0>" "R0_0" )
( "~R0<1>" "\\~R0_1" )
( "R0<2>" "R0_2" )
( "BpAck<1>" "BpAck_1" )
( "WAck<0>" "WAck_0" )
( "~R1<0>" "\\~R1_0" )
( "R1_1of4<0>" "R1_1of4_0" )
( "W0<3>" "W0_3" )
( "Out1<3>" "Out1_3" )
( "nOr<3>" "nOr_3" )
( "R1p<1>" "R1p_1" )
( "Out0<0>" "Out0_0" )
( "W0<2>" "W0_2" )
( "~R0<3>" "\\~R0_3" )
( "R1_1of4<3>" "R1_1of4_3" )
( "Rack<2>" "Rack_2" )
( "R1<3>" "R1_3" )
( "BpAck<0>" "BpAck_0" )
( "B1<1>" "B1_1" )
( "W0<0>" "W0_0" )
( "B0p<1>" "B0p_1" )
( "RAck<0>" "RAck_0" )
( "RW<1>" "RW_1" )
( "W2_1of4<0>" "W2_1of4_0" )
( "W1<2>" "W1_2" )
( "B1<3>" "B1_3" )
( "R0<3>" "R0_3" )
( "W1_1of4<3>" "W1_1of4_3" )
( "R2_1of4<2>" "R2_1of4_2" )
( "RW<0>" "RW_0" )
( "Rack<3>" "Rack_3" )
( "B1p<2>" "B1p_2" )
( "W1_1of4<2>" "W1_1of4_2" )
( "W2_1of4<2>" "W2_1of4_2" )
( "R1p<3>" "R1p_3" )
( "nOr<5>" "nOr_5" )
( "~R0<0>" "\\~R0_0" )
( "W2_1of4<3>" "W2_1of4_3" )
( "R1_1of4<2>" "R1_1of4_2" )
( "W1<0>" "W1_0" )
( "B0p<2>" "B0p_2" )
( "R2_1of4<0>" "R2_1of4_0" )
( "Lack<0>" "Lack_0" )
( "wack<1>" "wack_1" )
( "W1_1of4<0>" "W1_1of4_0" )
( "B1<0>" "B1_0" )
( "B1p<1>" "B1p_1" )
( "B1<2>" "B1_2" )
( "wack<3>" "wack_3" )
( "R2_1of4<1>" "R2_1of4_1" )
( "wack<2>" "wack_2" )
( "R0p<1>" "R0p_1" )
( "nOr<7>" "nOr_7" )
( "wack<0>" "wack_0" )
( "R0p<0>" "R0p_0" )
( "RAckp<0>" "RAckp_0" )
( "R1<1>" "R1_1" )
( "BpAck<2>" "BpAck_2" )
( "Out1<1>" "Out1_1" )
( "~R1<1>" "\\~R1_1" )
( "W1_1of4<1>" "W1_1of4_1" )
( "R1<2>" "R1_2" )
( "B0<0>" "B0_0" )
( "B1p<0>" "B1p_0" )
( "B0p<0>" "B0p_0" )
( "R1p<2>" "R1p_2" )
( "R0p<2>" "R0p_2" )
( "~R1<2>" "\\~R1_2" )
( "W2_1of4<1>" "W2_1of4_1" )
( "nOr<6>" "nOr_6" )
( "Out1<0>" "Out1_0" )
( "R2_1of4<3>" "R2_1of4_3" )
( "Out0<3>" "Out0_3" )
( "R1_1of4<1>" "R1_1of4_1" )
( "Out0<2>" "Out0_2" )
( "W0<1>" "W0_1" )
( "B0<3>" "B0_3" )
( "nOr<0>" "nOr_0" )
( "RAckp<2>" "RAckp_2" )
( "R0<1>" "R0_1" )
( "Lack<2>" "Lack_2" )
( "Lack<3>" "Lack_3" )
( "WAck<1>" "WAck_1" )
( "W1<3>" "W1_3" )
( "B0p<3>" "B0p_3" )
( "Rack<0>" "Rack_0" )
( "BpAck<3>" "BpAck_3" )
( "RAck<1>" "RAck_1" )
( "~R0<2>" "\\~R0_2" )
( "vdd!" "vdd!" )
( "W1<1>" "W1_1" )
 )
( inst
( "M0<2>" "M0_2" )
( "I35<3>" "I35_3" )
( "M0<0>" "M0_0" )
( "I67<3>" "I67_3" )
( "I34<2>" "I34_2" )
( "I72<2>" "I72_2" )
( "I67<0>" "I67_0" )
( "I37<1>" "I37_1" )
( "I37<0>" "I37_0" )
( "I37<3>" "I37_3" )
( "I36<3>" "I36_3" )
( "I67<1>" "I67_1" )
( "I72<0>" "I72_0" )
( "M1<1>" "M1_1" )
( "I35<0>" "I35_0" )
( "I34<1>" "I34_1" )
( "M0<3>" "M0_3" )
( "I36<2>" "I36_2" )
( "I35<1>" "I35_1" )
( "M1<0>" "M1_0" )
( "I34<0>" "I34_0" )
( "I34<3>" "I34_3" )
( "M1<2>" "M1_2" )
( "I36<1>" "I36_1" )
( "I67<2>" "I67_2" )
( "I37<2>" "I37_2" )
( "M0<1>" "M0_1" )
( "M1<3>" "M1_3" )
( "I36<0>" "I36_0" )
( "I35<2>" "I35_2" )
( "I72<1>" "I72_1" )
( "I72<3>" "I72_3" )
 )
( model
( "6T_DATA" "_sub128" )
( "WCHB~" "_sub127" )
 )
( term
 )
( param
 )
 )
