vhdl xil_defaultlib  \
"../../../../1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \

nosort
