{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683423485625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683423485634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 02:38:05 2023 " "Processing started: Sun May 07 02:38:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683423485634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423485634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardwareAdder -c HardwareAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off HardwareAdder -c HardwareAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423485634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683423486052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683423486053 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(12) " "Verilog HDL Expression warning at HexTo7Segment.v(12): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(14) " "Verilog HDL Expression warning at HexTo7Segment.v(14): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(15) " "Verilog HDL Expression warning at HexTo7Segment.v(15): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(16) " "Verilog HDL Expression warning at HexTo7Segment.v(16): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(17) " "Verilog HDL Expression warning at HexTo7Segment.v(17): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(18) " "Verilog HDL Expression warning at HexTo7Segment.v(18): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(20) " "Verilog HDL Expression warning at HexTo7Segment.v(20): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(21) " "Verilog HDL Expression warning at HexTo7Segment.v(21): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(22) " "Verilog HDL Expression warning at HexTo7Segment.v(22): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(23) " "Verilog HDL Expression warning at HexTo7Segment.v(23): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(24) " "Verilog HDL Expression warning at HexTo7Segment.v(24): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(25) " "Verilog HDL Expression warning at HexTo7Segment.v(25): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(26) " "Verilog HDL Expression warning at HexTo7Segment.v(26): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(27) " "Verilog HDL Expression warning at HexTo7Segment.v(27): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493744 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(30) " "Verilog HDL Expression warning at HexTo7Segment.v(30): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(32) " "Verilog HDL Expression warning at HexTo7Segment.v(32): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(33) " "Verilog HDL Expression warning at HexTo7Segment.v(33): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(34) " "Verilog HDL Expression warning at HexTo7Segment.v(34): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(35) " "Verilog HDL Expression warning at HexTo7Segment.v(35): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(36) " "Verilog HDL Expression warning at HexTo7Segment.v(36): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(38) " "Verilog HDL Expression warning at HexTo7Segment.v(38): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(39) " "Verilog HDL Expression warning at HexTo7Segment.v(39): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(40) " "Verilog HDL Expression warning at HexTo7Segment.v(40): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(41) " "Verilog HDL Expression warning at HexTo7Segment.v(41): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(42) " "Verilog HDL Expression warning at HexTo7Segment.v(42): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(43) " "Verilog HDL Expression warning at HexTo7Segment.v(43): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(44) " "Verilog HDL Expression warning at HexTo7Segment.v(44): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 HexTo7Segment.v(45) " "Verilog HDL Expression warning at HexTo7Segment.v(45): truncated literal to match 4 bits" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683423493745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexTo7Segment " "Found entity 1: HexTo7Segment" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683423493746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423493746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Bit " "Found entity 1: Adder4Bit" {  } { { "Adder4Bit.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder4Bit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683423493748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423493748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1Bit " "Found entity 1: Adder1Bit" {  } { { "Adder1Bit.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder1Bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683423493749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423493749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwareadder.v 1 1 " "Found 1 design units, including 1 entities, in source file hardwareadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HardwareAdder " "Found entity 1: HardwareAdder" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683423493751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423493751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HardwareAdder " "Elaborating entity \"HardwareAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683423493779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Bit Adder4Bit:Adder4Bit0 " "Elaborating entity \"Adder4Bit\" for hierarchy \"Adder4Bit:Adder4Bit0\"" {  } { { "HardwareAdder.v" "Adder4Bit0" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683423493780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Bit Adder4Bit:Adder4Bit0\|Adder1Bit:bit0 " "Elaborating entity \"Adder1Bit\" for hierarchy \"Adder4Bit:Adder4Bit0\|Adder1Bit:bit0\"" {  } { { "Adder4Bit.v" "bit0" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder4Bit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683423493781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7Segment HexTo7Segment:a_hex_to_7seg " "Elaborating entity \"HexTo7Segment\" for hierarchy \"HexTo7Segment:a_hex_to_7seg\"" {  } { { "HardwareAdder.v" "a_hex_to_7seg" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683423493783 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "HexTo7Segment.v(15) " "Verilog HDL Case Statement warning at HexTo7Segment.v(15): case item expression covers a value already covered by a previous case item" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "HexTo7Segment.v(16) " "Verilog HDL Case Statement warning at HexTo7Segment.v(16): case item expression covers a value already covered by a previous case item" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "HexTo7Segment.v(18) " "Verilog HDL Case Statement warning at HexTo7Segment.v(18): case item expression covers a value already covered by a previous case item" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 18 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "HexTo7Segment.v(20) " "Verilog HDL Case Statement warning at HexTo7Segment.v(20): case item expression covers a value already covered by a previous case item" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 20 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "HexTo7Segment.v(21) " "Verilog HDL Case Statement warning at HexTo7Segment.v(21): case item expression covers a value already covered by a previous case item" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 21 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "HexTo7Segment.v(22) " "Verilog HDL Case Statement warning at HexTo7Segment.v(22): case item expression covers a value already covered by a previous case item" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "HexTo7Segment.v(26) " "Verilog HDL Case Statement warning at HexTo7Segment.v(26): case item expression covers a value already covered by a previous case item" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 26 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "HexTo7Segment.v(11) " "Verilog HDL Case Statement warning at HexTo7Segment.v(11): incomplete case statement has no default case item" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Seg HexTo7Segment.v(9) " "Verilog HDL Always Construct warning at HexTo7Segment.v(9): inferring latch(es) for variable \"Seg\", which holds its previous value in one or more paths through the always construct" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg\[0\] HexTo7Segment.v(9) " "Inferred latch for \"Seg\[0\]\" at HexTo7Segment.v(9)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg\[1\] HexTo7Segment.v(9) " "Inferred latch for \"Seg\[1\]\" at HexTo7Segment.v(9)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg\[2\] HexTo7Segment.v(9) " "Inferred latch for \"Seg\[2\]\" at HexTo7Segment.v(9)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg\[3\] HexTo7Segment.v(9) " "Inferred latch for \"Seg\[3\]\" at HexTo7Segment.v(9)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg\[4\] HexTo7Segment.v(9) " "Inferred latch for \"Seg\[4\]\" at HexTo7Segment.v(9)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg\[5\] HexTo7Segment.v(9) " "Inferred latch for \"Seg\[5\]\" at HexTo7Segment.v(9)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg\[6\] HexTo7Segment.v(9) " "Inferred latch for \"Seg\[6\]\" at HexTo7Segment.v(9)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423493784 "|HardwareAdder|HexTo7Segment:a_hex_to_7seg"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:sum_to_7seg\|Seg\[0\] " "Latch HexTo7Segment:sum_to_7seg\|Seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Adder4Bit:Adder4Bit0\|Adder1Bit:bit0\|sum " "Ports D and ENA on the latch are fed by the same signal Adder4Bit:Adder4Bit0\|Adder1Bit:bit0\|sum" {  } { { "Adder1Bit.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder1Bit.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:sum_to_7seg\|Seg\[1\] " "Latch HexTo7Segment:sum_to_7seg\|Seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Adder4Bit:Adder4Bit0\|Adder1Bit:bit1\|sum " "Ports D and ENA on the latch are fed by the same signal Adder4Bit:Adder4Bit0\|Adder1Bit:bit1\|sum" {  } { { "Adder1Bit.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder1Bit.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:sum_to_7seg\|Seg\[2\] " "Latch HexTo7Segment:sum_to_7seg\|Seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Adder4Bit:Adder4Bit0\|Adder1Bit:bit2\|sum " "Ports D and ENA on the latch are fed by the same signal Adder4Bit:Adder4Bit0\|Adder1Bit:bit2\|sum" {  } { { "Adder1Bit.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder1Bit.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:sum_to_7seg\|Seg\[3\] " "Latch HexTo7Segment:sum_to_7seg\|Seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Adder4Bit:Adder4Bit0\|Adder1Bit:bit3\|sum " "Ports D and ENA on the latch are fed by the same signal Adder4Bit:Adder4Bit0\|Adder1Bit:bit3\|sum" {  } { { "Adder1Bit.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder1Bit.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:sum_to_7seg\|Seg\[4\] " "Latch HexTo7Segment:sum_to_7seg\|Seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Adder4Bit:Adder4Bit0\|Adder1Bit:bit0\|sum " "Ports D and ENA on the latch are fed by the same signal Adder4Bit:Adder4Bit0\|Adder1Bit:bit0\|sum" {  } { { "Adder1Bit.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder1Bit.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:sum_to_7seg\|Seg\[5\] " "Latch HexTo7Segment:sum_to_7seg\|Seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Adder4Bit:Adder4Bit0\|Adder1Bit:bit0\|sum " "Ports D and ENA on the latch are fed by the same signal Adder4Bit:Adder4Bit0\|Adder1Bit:bit0\|sum" {  } { { "Adder1Bit.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder1Bit.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:sum_to_7seg\|Seg\[6\] " "Latch HexTo7Segment:sum_to_7seg\|Seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Adder4Bit:Adder4Bit0\|Adder1Bit:bit0\|sum " "Ports D and ENA on the latch are fed by the same signal Adder4Bit:Adder4Bit0\|Adder1Bit:bit0\|sum" {  } { { "Adder1Bit.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder1Bit.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:b_hex_to_7seg\|Seg\[0\] " "Latch HexTo7Segment:b_hex_to_7seg\|Seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:b_hex_to_7seg\|Seg\[1\] " "Latch HexTo7Segment:b_hex_to_7seg\|Seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:b_hex_to_7seg\|Seg\[2\] " "Latch HexTo7Segment:b_hex_to_7seg\|Seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:b_hex_to_7seg\|Seg\[3\] " "Latch HexTo7Segment:b_hex_to_7seg\|Seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:b_hex_to_7seg\|Seg\[4\] " "Latch HexTo7Segment:b_hex_to_7seg\|Seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:b_hex_to_7seg\|Seg\[5\] " "Latch HexTo7Segment:b_hex_to_7seg\|Seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:b_hex_to_7seg\|Seg\[6\] " "Latch HexTo7Segment:b_hex_to_7seg\|Seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494108 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:a_hex_to_7seg\|Seg\[0\] " "Latch HexTo7Segment:a_hex_to_7seg\|Seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[0\] " "Ports D and ENA on the latch are fed by the same signal a\[0\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494109 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:a_hex_to_7seg\|Seg\[1\] " "Latch HexTo7Segment:a_hex_to_7seg\|Seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[1\] " "Ports D and ENA on the latch are fed by the same signal a\[1\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494109 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:a_hex_to_7seg\|Seg\[2\] " "Latch HexTo7Segment:a_hex_to_7seg\|Seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[2\] " "Ports D and ENA on the latch are fed by the same signal a\[2\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494109 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:a_hex_to_7seg\|Seg\[3\] " "Latch HexTo7Segment:a_hex_to_7seg\|Seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[3\] " "Ports D and ENA on the latch are fed by the same signal a\[3\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494109 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:a_hex_to_7seg\|Seg\[4\] " "Latch HexTo7Segment:a_hex_to_7seg\|Seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[0\] " "Ports D and ENA on the latch are fed by the same signal a\[0\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494109 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:a_hex_to_7seg\|Seg\[5\] " "Latch HexTo7Segment:a_hex_to_7seg\|Seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[0\] " "Ports D and ENA on the latch are fed by the same signal a\[0\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494109 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:a_hex_to_7seg\|Seg\[6\] " "Latch HexTo7Segment:a_hex_to_7seg\|Seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[0\] " "Ports D and ENA on the latch are fed by the same signal a\[0\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683423494109 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683423494109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683423494174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683423494383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683423494383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683423494407 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683423494407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683423494407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683423494407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683423494418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 02:38:14 2023 " "Processing ended: Sun May 07 02:38:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683423494418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683423494418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683423494418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683423494418 ""}
