(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2021-05-13T04:57:17Z")
 (DESIGN "FP")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 CP3")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "FP")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT Blue\(0\).pad_out Blue\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_1k ClockBlock_1k__SYNC.in (11.347:11.347:11.347))
    (INTERCONNECT ClockBlock.clk_1k ClockBlock_1k__SYNC_1.in (9.652:9.652:9.652))
    (INTERCONNECT ClockBlock_1k__SYNC.out \\GameTimer\:TimerUDB\:rstSts\:stsreg\\.clk_en (2.630:2.630:2.630))
    (INTERCONNECT ClockBlock_1k__SYNC.out \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.clk_en (3.521:3.521:3.521))
    (INTERCONNECT ClockBlock_1k__SYNC.out \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.clk_en (3.364:3.364:3.364))
    (INTERCONNECT ClockBlock_1k__SYNC.out \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.clk_en (4.237:4.237:4.237))
    (INTERCONNECT ClockBlock_1k__SYNC.out \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.clk_en (4.394:4.394:4.394))
    (INTERCONNECT ClockBlock_1k__SYNC_1.out \\GameTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clk_en (2.937:2.937:2.937))
    (INTERCONNECT ClockBlock.clk_bus_glb ClockBlock_1k__SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ClockBlock_1k__SYNC_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq_1\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq_1\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GameTimer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GameTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_1\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq_1\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq_1\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq_1\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq_1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Line_Int.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DMA_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_2\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GameTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT Green\(0\).pad_out Green\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Net_1071.q Line_Int.interrupt (7.201:7.201:7.201))
    (INTERCONNECT Net_1071.q Net_1071.main_2 (3.406:3.406:3.406))
    (INTERCONNECT Net_1077.q Net_1071.main_1 (3.975:3.975:3.975))
    (INTERCONNECT Net_1077.q \\FreqDiv_2\:count_0\\.main_1 (3.229:3.229:3.229))
    (INTERCONNECT Net_1077.q \\FreqDiv_2\:count_1\\.main_1 (3.975:3.975:3.975))
    (INTERCONNECT Net_1077.q \\FreqDiv_2\:count_2\\.main_1 (4.137:4.137:4.137))
    (INTERCONNECT Net_1077.q \\FreqDiv_2\:count_3\\.main_1 (4.137:4.137:4.137))
    (INTERCONNECT Net_1077.q \\FreqDiv_2\:count_4\\.main_1 (4.137:4.137:4.137))
    (INTERCONNECT Net_1085.q Net_633_0.main_0 (4.097:4.097:4.097))
    (INTERCONNECT Net_1085.q Net_633_1.main_0 (4.890:4.890:4.890))
    (INTERCONNECT Net_1085.q Net_633_10.main_0 (8.643:8.643:8.643))
    (INTERCONNECT Net_1085.q Net_633_11.main_0 (8.823:8.823:8.823))
    (INTERCONNECT Net_1085.q Net_633_2.main_0 (8.633:8.633:8.633))
    (INTERCONNECT Net_1085.q Net_633_3.main_0 (8.633:8.633:8.633))
    (INTERCONNECT Net_1085.q Net_633_4.main_0 (3.639:3.639:3.639))
    (INTERCONNECT Net_1085.q Net_633_5.main_0 (8.643:8.643:8.643))
    (INTERCONNECT Net_1085.q Net_633_6.main_0 (3.639:3.639:3.639))
    (INTERCONNECT Net_1085.q Net_633_7.main_0 (4.890:4.890:4.890))
    (INTERCONNECT Net_1085.q Net_633_8.main_0 (4.890:4.890:4.890))
    (INTERCONNECT Net_1085.q Net_633_9.main_0 (3.639:3.639:3.639))
    (INTERCONNECT Net_1085.q Net_756_0.clk_en (7.755:7.755:7.755))
    (INTERCONNECT Net_1085.q Net_756_1.clk_en (7.755:7.755:7.755))
    (INTERCONNECT Net_1085.q Net_756_10.clk_en (7.755:7.755:7.755))
    (INTERCONNECT Net_1085.q Net_756_11.clk_en (7.755:7.755:7.755))
    (INTERCONNECT Net_1085.q Net_756_2.clk_en (9.778:9.778:9.778))
    (INTERCONNECT Net_1085.q Net_756_3.clk_en (9.778:9.778:9.778))
    (INTERCONNECT Net_1085.q Net_756_4.clk_en (8.850:8.850:8.850))
    (INTERCONNECT Net_1085.q Net_756_5.clk_en (8.850:8.850:8.850))
    (INTERCONNECT Net_1085.q Net_756_6.clk_en (9.778:9.778:9.778))
    (INTERCONNECT Net_1085.q Net_756_7.clk_en (8.850:8.850:8.850))
    (INTERCONNECT Net_1085.q Net_756_8.clk_en (8.850:8.850:8.850))
    (INTERCONNECT Net_1085.q Net_756_9.clk_en (7.755:7.755:7.755))
    (INTERCONNECT Net_1097.q Net_1097.main_1 (2.288:2.288:2.288))
    (INTERCONNECT Net_1097.q Net_987.main_1 (2.288:2.288:2.288))
    (INTERCONNECT Net_1117.q Net_1117.main_8 (5.983:5.983:5.983))
    (INTERCONNECT Net_1117.q Net_987.main_2 (5.386:5.386:5.386))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_0 Net_1117.main_9 (2.312:2.312:2.312))
    (INTERCONNECT Net_1175.q Green\(0\).pin_input (6.664:6.664:6.664))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_1 Net_1175.main_0 (2.310:2.310:2.310))
    (INTERCONNECT Net_1179.q Blue\(0\).pin_input (5.450:5.450:5.450))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_2 Net_1179.main_0 (2.941:2.941:2.941))
    (INTERCONNECT Net_1181.q Net_1175.main_1 (3.441:3.441:3.441))
    (INTERCONNECT Net_1181.q Net_1179.main_1 (5.077:5.077:5.077))
    (INTERCONNECT Net_1181.q Net_789.main_1 (3.740:3.740:3.740))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 Net_789.main_0 (2.308:2.308:2.308))
    (INTERCONNECT CLK_PIN\(0\).fb Net_1071.clock_0 (7.065:7.065:7.065))
    (INTERCONNECT CLK_PIN\(0\).fb Net_1097.clock_0 (12.939:12.939:12.939))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_0.clock_0 (12.939:12.939:12.939))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_1.clock_0 (12.896:12.896:12.896))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_10.clock_0 (10.048:10.048:10.048))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_11.clock_0 (6.142:6.142:6.142))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_2.clock_0 (10.048:10.048:10.048))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_3.clock_0 (10.048:10.048:10.048))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_4.clock_0 (12.896:12.896:12.896))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_5.clock_0 (10.048:10.048:10.048))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_6.clock_0 (12.896:12.896:12.896))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_7.clock_0 (12.896:12.896:12.896))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_8.clock_0 (12.896:12.896:12.896))
    (INTERCONNECT CLK_PIN\(0\).fb Net_633_9.clock_0 (12.896:12.896:12.896))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_0.clock_0 (7.014:7.014:7.014))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_1.clock_0 (7.014:7.014:7.014))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_10.clock_0 (7.014:7.014:7.014))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_11.clock_0 (7.014:7.014:7.014))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_2.clock_0 (7.034:7.034:7.034))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_3.clock_0 (7.034:7.034:7.034))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_4.clock_0 (6.107:6.107:6.107))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_5.clock_0 (6.107:6.107:6.107))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_6.clock_0 (7.034:7.034:7.034))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_7.clock_0 (6.107:6.107:6.107))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_8.clock_0 (6.107:6.107:6.107))
    (INTERCONNECT CLK_PIN\(0\).fb Net_756_9.clock_0 (7.014:7.014:7.014))
    (INTERCONNECT CLK_PIN\(0\).fb \\FreqDiv_1\:count_0\\.clock_0 (12.939:12.939:12.939))
    (INTERCONNECT CLK_PIN\(0\).fb \\FreqDiv_1\:count_1\\.clock_0 (12.022:12.022:12.022))
    (INTERCONNECT CLK_PIN\(0\).fb \\FreqDiv_1\:count_2\\.clock_0 (12.022:12.022:12.022))
    (INTERCONNECT CLK_PIN\(0\).fb \\FreqDiv_1\:not_last_reset\\.clock_0 (8.393:8.393:8.393))
    (INTERCONNECT CLK_PIN\(0\).fb \\FreqDiv_2\:count_0\\.clock_0 (6.142:6.142:6.142))
    (INTERCONNECT CLK_PIN\(0\).fb \\FreqDiv_2\:count_1\\.clock_0 (7.065:7.065:7.065))
    (INTERCONNECT CLK_PIN\(0\).fb \\FreqDiv_2\:count_2\\.clock_0 (7.065:7.065:7.065))
    (INTERCONNECT CLK_PIN\(0\).fb \\FreqDiv_2\:count_3\\.clock_0 (7.065:7.065:7.065))
    (INTERCONNECT CLK_PIN\(0\).fb \\FreqDiv_2\:count_4\\.clock_0 (7.065:7.065:7.065))
    (INTERCONNECT CLK_PIN\(0\).fb \\FreqDiv_2\:not_last_reset\\.clock_0 (7.050:7.050:7.050))
    (INTERCONNECT \\ADC_SAR_Seq_1\:SAR\:ADC_SAR\\.next \\ADC_SAR_Seq_1\:bSAR_SEQ\:cnt_enable\\.main_0 (7.368:7.368:7.368))
    (INTERCONNECT Net_420.q \\ADC_SAR_Seq_1\:IRQ\\.interrupt (7.771:7.771:7.771))
    (INTERCONNECT Net_420.q \\ADC_SAR_Seq_1\:bSAR_SEQ\:EOCSts\\.status_0 (7.274:7.274:7.274))
    (INTERCONNECT Net_420.q \\ADC_SAR_Seq_1\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (5.255:5.255:5.255))
    (INTERCONNECT Net_633_0.q Net_633_0.main_1 (2.623:2.623:2.623))
    (INTERCONNECT Net_633_0.q Net_633_1.main_2 (4.263:4.263:4.263))
    (INTERCONNECT Net_633_0.q Net_633_2.main_3 (7.896:7.896:7.896))
    (INTERCONNECT Net_633_0.q Net_633_3.main_4 (7.896:7.896:7.896))
    (INTERCONNECT Net_633_0.q Net_633_4.main_5 (4.994:4.994:4.994))
    (INTERCONNECT Net_633_0.q Net_633_5.main_6 (7.906:7.906:7.906))
    (INTERCONNECT Net_633_0.q Net_633_6.main_7 (4.994:4.994:4.994))
    (INTERCONNECT Net_633_0.q Net_633_7.main_8 (4.263:4.263:4.263))
    (INTERCONNECT Net_633_0.q \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_7 (4.994:4.994:4.994))
    (INTERCONNECT Net_633_0.q \\MODULE_10\:g1\:a0\:gx\:u0\:eq_7\\.main_7 (3.382:3.382:3.382))
    (INTERCONNECT Net_633_0.q \\MODULE_11\:g1\:a0\:gx\:u0\:eq_7\\.main_7 (3.382:3.382:3.382))
    (INTERCONNECT Net_633_0.q \\MODULE_16\:g1\:a0\:gx\:u0\:eq_7\\.main_7 (4.263:4.263:4.263))
    (INTERCONNECT Net_633_1.q Net_633_1.main_1 (3.485:3.485:3.485))
    (INTERCONNECT Net_633_1.q Net_633_2.main_2 (7.370:7.370:7.370))
    (INTERCONNECT Net_633_1.q Net_633_3.main_3 (7.370:7.370:7.370))
    (INTERCONNECT Net_633_1.q Net_633_4.main_4 (4.176:4.176:4.176))
    (INTERCONNECT Net_633_1.q Net_633_5.main_5 (7.416:7.416:7.416))
    (INTERCONNECT Net_633_1.q Net_633_6.main_6 (4.176:4.176:4.176))
    (INTERCONNECT Net_633_1.q Net_633_7.main_7 (3.485:3.485:3.485))
    (INTERCONNECT Net_633_1.q \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_6 (4.176:4.176:4.176))
    (INTERCONNECT Net_633_1.q \\MODULE_10\:g1\:a0\:gx\:u0\:eq_7\\.main_6 (4.402:4.402:4.402))
    (INTERCONNECT Net_633_1.q \\MODULE_11\:g1\:a0\:gx\:u0\:eq_7\\.main_6 (4.402:4.402:4.402))
    (INTERCONNECT Net_633_1.q \\MODULE_16\:g1\:a0\:gx\:u0\:eq_7\\.main_6 (3.485:3.485:3.485))
    (INTERCONNECT Net_633_1.q \\MODULE_8\:g1\:a0\:gx\:u0\:lt_2\\.main_1 (8.267:8.267:8.267))
    (INTERCONNECT Net_633_10.q Net_1085.main_1 (9.710:9.710:9.710))
    (INTERCONNECT Net_633_10.q Net_1117.main_5 (13.659:13.659:13.659))
    (INTERCONNECT Net_633_10.q Net_633_10.main_1 (6.187:6.187:6.187))
    (INTERCONNECT Net_633_10.q Net_633_11.main_2 (6.832:6.832:6.832))
    (INTERCONNECT Net_633_10.q Net_869.main_1 (13.054:13.054:13.054))
    (INTERCONNECT Net_633_10.q \\MODULE_8\:g1\:a0\:gx\:u0\:gt_11\\.main_1 (5.170:5.170:5.170))
    (INTERCONNECT Net_633_11.q Net_1085.main_0 (10.129:10.129:10.129))
    (INTERCONNECT Net_633_11.q Net_1117.main_4 (9.460:9.460:9.460))
    (INTERCONNECT Net_633_11.q Net_633_11.main_1 (6.937:6.937:6.937))
    (INTERCONNECT Net_633_11.q Net_869.main_0 (8.558:8.558:8.558))
    (INTERCONNECT Net_633_11.q \\MODULE_8\:g1\:a0\:gx\:u0\:gt_11\\.main_0 (8.445:8.445:8.445))
    (INTERCONNECT Net_633_2.q Net_633_2.main_1 (4.237:4.237:4.237))
    (INTERCONNECT Net_633_2.q Net_633_3.main_2 (4.237:4.237:4.237))
    (INTERCONNECT Net_633_2.q Net_633_4.main_3 (7.874:7.874:7.874))
    (INTERCONNECT Net_633_2.q Net_633_5.main_4 (5.701:5.701:5.701))
    (INTERCONNECT Net_633_2.q Net_633_6.main_5 (7.874:7.874:7.874))
    (INTERCONNECT Net_633_2.q Net_633_7.main_6 (7.866:7.866:7.866))
    (INTERCONNECT Net_633_2.q \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_5 (7.874:7.874:7.874))
    (INTERCONNECT Net_633_2.q \\MODULE_10\:g1\:a0\:gx\:u0\:eq_7\\.main_5 (8.721:8.721:8.721))
    (INTERCONNECT Net_633_2.q \\MODULE_11\:g1\:a0\:gx\:u0\:eq_7\\.main_5 (8.721:8.721:8.721))
    (INTERCONNECT Net_633_2.q \\MODULE_16\:g1\:a0\:gx\:u0\:eq_7\\.main_5 (7.866:7.866:7.866))
    (INTERCONNECT Net_633_2.q \\MODULE_8\:g1\:a0\:gx\:u0\:lt_2\\.main_0 (5.245:5.245:5.245))
    (INTERCONNECT Net_633_3.q Net_633_3.main_1 (3.708:3.708:3.708))
    (INTERCONNECT Net_633_3.q Net_633_4.main_2 (7.134:7.134:7.134))
    (INTERCONNECT Net_633_3.q Net_633_5.main_3 (3.695:3.695:3.695))
    (INTERCONNECT Net_633_3.q Net_633_6.main_4 (7.134:7.134:7.134))
    (INTERCONNECT Net_633_3.q Net_633_7.main_5 (7.133:7.133:7.133))
    (INTERCONNECT Net_633_3.q \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_4 (7.134:7.134:7.134))
    (INTERCONNECT Net_633_3.q \\MODULE_10\:g1\:a0\:gx\:u0\:eq_7\\.main_4 (8.917:8.917:8.917))
    (INTERCONNECT Net_633_3.q \\MODULE_10\:g1\:a0\:gx\:u0\:lt_5\\.main_2 (9.477:9.477:9.477))
    (INTERCONNECT Net_633_3.q \\MODULE_11\:g1\:a0\:gx\:u0\:eq_7\\.main_4 (8.917:8.917:8.917))
    (INTERCONNECT Net_633_3.q \\MODULE_16\:g1\:a0\:gx\:u0\:eq_7\\.main_4 (7.133:7.133:7.133))
    (INTERCONNECT Net_633_3.q \\MODULE_8\:g1\:a0\:gx\:u0\:gt_5\\.main_2 (5.572:5.572:5.572))
    (INTERCONNECT Net_633_3.q \\MODULE_9\:g1\:a0\:gx\:u0\:gt_5\\.main_2 (6.138:6.138:6.138))
    (INTERCONNECT Net_633_4.q Net_633_4.main_1 (4.420:4.420:4.420))
    (INTERCONNECT Net_633_4.q Net_633_5.main_2 (8.110:8.110:8.110))
    (INTERCONNECT Net_633_4.q Net_633_6.main_3 (4.420:4.420:4.420))
    (INTERCONNECT Net_633_4.q Net_633_7.main_4 (3.762:3.762:3.762))
    (INTERCONNECT Net_633_4.q \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_3 (4.420:4.420:4.420))
    (INTERCONNECT Net_633_4.q \\MODULE_10\:g1\:a0\:gx\:u0\:eq_7\\.main_3 (4.547:4.547:4.547))
    (INTERCONNECT Net_633_4.q \\MODULE_10\:g1\:a0\:gx\:u0\:lt_5\\.main_1 (4.680:4.680:4.680))
    (INTERCONNECT Net_633_4.q \\MODULE_11\:g1\:a0\:gx\:u0\:eq_7\\.main_3 (4.547:4.547:4.547))
    (INTERCONNECT Net_633_4.q \\MODULE_16\:g1\:a0\:gx\:u0\:eq_7\\.main_3 (3.762:3.762:3.762))
    (INTERCONNECT Net_633_4.q \\MODULE_8\:g1\:a0\:gx\:u0\:gt_5\\.main_1 (10.155:10.155:10.155))
    (INTERCONNECT Net_633_4.q \\MODULE_8\:g1\:a0\:gx\:u0\:lt_5\\.main_1 (10.155:10.155:10.155))
    (INTERCONNECT Net_633_4.q \\MODULE_9\:g1\:a0\:gx\:u0\:gt_5\\.main_1 (10.179:10.179:10.179))
    (INTERCONNECT Net_633_4.q \\MODULE_9\:g1\:a0\:gx\:u0\:lt_5\\.main_1 (8.500:8.500:8.500))
    (INTERCONNECT Net_633_5.q Net_633_5.main_1 (6.671:6.671:6.671))
    (INTERCONNECT Net_633_5.q Net_633_6.main_2 (9.032:9.032:9.032))
    (INTERCONNECT Net_633_5.q Net_633_7.main_3 (9.030:9.030:9.030))
    (INTERCONNECT Net_633_5.q \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_2 (9.032:9.032:9.032))
    (INTERCONNECT Net_633_5.q \\MODULE_10\:g1\:a0\:gx\:u0\:eq_7\\.main_2 (10.062:10.062:10.062))
    (INTERCONNECT Net_633_5.q \\MODULE_10\:g1\:a0\:gx\:u0\:lt_5\\.main_0 (10.070:10.070:10.070))
    (INTERCONNECT Net_633_5.q \\MODULE_11\:g1\:a0\:gx\:u0\:eq_7\\.main_2 (10.062:10.062:10.062))
    (INTERCONNECT Net_633_5.q \\MODULE_16\:g1\:a0\:gx\:u0\:eq_7\\.main_2 (9.030:9.030:9.030))
    (INTERCONNECT Net_633_5.q \\MODULE_8\:g1\:a0\:gx\:u0\:gt_5\\.main_0 (7.687:7.687:7.687))
    (INTERCONNECT Net_633_5.q \\MODULE_8\:g1\:a0\:gx\:u0\:lt_5\\.main_0 (7.687:7.687:7.687))
    (INTERCONNECT Net_633_5.q \\MODULE_9\:g1\:a0\:gx\:u0\:gt_5\\.main_0 (7.710:7.710:7.710))
    (INTERCONNECT Net_633_5.q \\MODULE_9\:g1\:a0\:gx\:u0\:lt_5\\.main_0 (6.665:6.665:6.665))
    (INTERCONNECT Net_633_6.q Net_633_6.main_1 (2.701:2.701:2.701))
    (INTERCONNECT Net_633_6.q Net_633_7.main_2 (2.688:2.688:2.688))
    (INTERCONNECT Net_633_6.q \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_1 (2.701:2.701:2.701))
    (INTERCONNECT Net_633_6.q \\MODULE_10\:g1\:a0\:gx\:u0\:eq_7\\.main_1 (4.522:4.522:4.522))
    (INTERCONNECT Net_633_6.q \\MODULE_11\:g1\:a0\:gx\:u0\:eq_7\\.main_1 (4.522:4.522:4.522))
    (INTERCONNECT Net_633_6.q \\MODULE_16\:g1\:a0\:gx\:u0\:eq_7\\.main_1 (2.688:2.688:2.688))
    (INTERCONNECT Net_633_6.q \\MODULE_8\:g1\:a0\:gx\:u0\:lt_8\\.main_2 (5.073:5.073:5.073))
    (INTERCONNECT Net_633_7.q Net_633_7.main_1 (2.554:2.554:2.554))
    (INTERCONNECT Net_633_7.q \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_0 (2.549:2.549:2.549))
    (INTERCONNECT Net_633_7.q \\MODULE_10\:g1\:a0\:gx\:u0\:eq_7\\.main_0 (3.633:3.633:3.633))
    (INTERCONNECT Net_633_7.q \\MODULE_11\:g1\:a0\:gx\:u0\:eq_7\\.main_0 (3.633:3.633:3.633))
    (INTERCONNECT Net_633_7.q \\MODULE_16\:g1\:a0\:gx\:u0\:eq_7\\.main_0 (2.554:2.554:2.554))
    (INTERCONNECT Net_633_7.q \\MODULE_8\:g1\:a0\:gx\:u0\:lt_8\\.main_1 (3.613:3.613:3.613))
    (INTERCONNECT Net_633_8.q Net_1085.main_3 (5.793:5.793:5.793))
    (INTERCONNECT Net_633_8.q Net_1117.main_7 (7.550:7.550:7.550))
    (INTERCONNECT Net_633_8.q Net_1181.main_0 (11.678:11.678:11.678))
    (INTERCONNECT Net_633_8.q Net_633_10.main_3 (6.631:6.631:6.631))
    (INTERCONNECT Net_633_8.q Net_633_11.main_4 (13.193:13.193:13.193))
    (INTERCONNECT Net_633_8.q Net_633_8.main_1 (3.752:3.752:3.752))
    (INTERCONNECT Net_633_8.q Net_633_9.main_2 (3.740:3.740:3.740))
    (INTERCONNECT Net_633_8.q Net_644.main_0 (14.360:14.360:14.360))
    (INTERCONNECT Net_633_8.q Net_869.main_3 (8.525:8.525:8.525))
    (INTERCONNECT Net_633_8.q Net_987.main_0 (5.777:5.777:5.777))
    (INTERCONNECT Net_633_8.q \\MODULE_8\:g1\:a0\:gx\:u0\:lt_8\\.main_0 (4.707:4.707:4.707))
    (INTERCONNECT Net_633_9.q Net_1085.main_2 (4.851:4.851:4.851))
    (INTERCONNECT Net_633_9.q Net_1117.main_6 (9.646:9.646:9.646))
    (INTERCONNECT Net_633_9.q Net_633_10.main_2 (6.788:6.788:6.788))
    (INTERCONNECT Net_633_9.q Net_633_11.main_3 (10.733:10.733:10.733))
    (INTERCONNECT Net_633_9.q Net_633_9.main_1 (3.986:3.986:3.986))
    (INTERCONNECT Net_633_9.q Net_869.main_2 (9.139:9.139:9.139))
    (INTERCONNECT Net_633_9.q \\MODULE_8\:g1\:a0\:gx\:u0\:gt_11\\.main_2 (9.067:9.067:9.067))
    (INTERCONNECT Net_644.q h_sync\(0\).pin_input (5.876:5.876:5.876))
    (INTERCONNECT Net_659.q v_sync\(0\).pin_input (6.525:6.525:6.525))
    (INTERCONNECT Net_674.q Net_756_0.main_0 (2.787:2.787:2.787))
    (INTERCONNECT Net_674.q Net_756_1.main_0 (2.787:2.787:2.787))
    (INTERCONNECT Net_674.q Net_756_10.main_0 (2.792:2.792:2.792))
    (INTERCONNECT Net_674.q Net_756_11.main_1 (2.792:2.792:2.792))
    (INTERCONNECT Net_674.q Net_756_2.main_0 (4.439:4.439:4.439))
    (INTERCONNECT Net_674.q Net_756_3.main_0 (4.439:4.439:4.439))
    (INTERCONNECT Net_674.q Net_756_4.main_0 (3.862:3.862:3.862))
    (INTERCONNECT Net_674.q Net_756_5.main_0 (3.862:3.862:3.862))
    (INTERCONNECT Net_674.q Net_756_6.main_0 (4.439:4.439:4.439))
    (INTERCONNECT Net_674.q Net_756_7.main_0 (3.846:3.846:3.846))
    (INTERCONNECT Net_674.q Net_756_8.main_0 (3.862:3.862:3.862))
    (INTERCONNECT Net_674.q Net_756_9.main_0 (2.792:2.792:2.792))
    (INTERCONNECT Net_756_0.q Net_756_0.main_1 (2.622:2.622:2.622))
    (INTERCONNECT Net_756_0.q Net_756_1.main_2 (2.622:2.622:2.622))
    (INTERCONNECT Net_756_0.q Net_756_2.main_3 (4.765:4.765:4.765))
    (INTERCONNECT Net_756_0.q Net_756_3.main_4 (4.765:4.765:4.765))
    (INTERCONNECT Net_756_0.q Net_756_4.main_5 (3.701:3.701:3.701))
    (INTERCONNECT Net_756_0.q Net_756_5.main_6 (3.701:3.701:3.701))
    (INTERCONNECT Net_756_0.q Net_756_6.main_7 (4.765:4.765:4.765))
    (INTERCONNECT Net_756_0.q Net_756_7.main_8 (3.681:3.681:3.681))
    (INTERCONNECT Net_756_0.q \\MODULE_12\:g1\:a0\:gx\:u0\:eq_7\\.main_7 (3.681:3.681:3.681))
    (INTERCONNECT Net_756_0.q \\MODULE_15\:g1\:a0\:gx\:u0\:eq_7\\.main_7 (3.681:3.681:3.681))
    (INTERCONNECT Net_756_0.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_2\\.main_2 (2.619:2.619:2.619))
    (INTERCONNECT Net_756_0.q \\MODULE_7\:g1\:a0\:gx\:u0\:lt_2\\.main_2 (4.757:4.757:4.757))
    (INTERCONNECT Net_756_0.q \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_7 (3.681:3.681:3.681))
    (INTERCONNECT Net_756_1.q Net_756_1.main_1 (2.613:2.613:2.613))
    (INTERCONNECT Net_756_1.q Net_756_2.main_2 (5.496:5.496:5.496))
    (INTERCONNECT Net_756_1.q Net_756_3.main_3 (5.496:5.496:5.496))
    (INTERCONNECT Net_756_1.q Net_756_4.main_4 (3.691:3.691:3.691))
    (INTERCONNECT Net_756_1.q Net_756_5.main_5 (3.691:3.691:3.691))
    (INTERCONNECT Net_756_1.q Net_756_6.main_6 (5.496:5.496:5.496))
    (INTERCONNECT Net_756_1.q Net_756_7.main_7 (3.678:3.678:3.678))
    (INTERCONNECT Net_756_1.q \\MODULE_12\:g1\:a0\:gx\:u0\:eq_7\\.main_6 (3.678:3.678:3.678))
    (INTERCONNECT Net_756_1.q \\MODULE_15\:g1\:a0\:gx\:u0\:eq_7\\.main_6 (3.678:3.678:3.678))
    (INTERCONNECT Net_756_1.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_2\\.main_1 (2.611:2.611:2.611))
    (INTERCONNECT Net_756_1.q \\MODULE_7\:g1\:a0\:gx\:u0\:lt_2\\.main_1 (6.041:6.041:6.041))
    (INTERCONNECT Net_756_1.q \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_6 (3.678:3.678:3.678))
    (INTERCONNECT Net_756_10.q Net_1117.main_1 (7.025:7.025:7.025))
    (INTERCONNECT Net_756_10.q Net_674.main_1 (3.801:3.801:3.801))
    (INTERCONNECT Net_756_10.q Net_756_10.main_1 (3.801:3.801:3.801))
    (INTERCONNECT Net_756_10.q Net_756_11.main_2 (3.801:3.801:3.801))
    (INTERCONNECT Net_756_10.q \\MODULE_6\:g1\:a0\:gx\:u0\:gt_11\\.main_1 (7.025:7.025:7.025))
    (INTERCONNECT Net_756_10.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_11\\.main_1 (7.053:7.053:7.053))
    (INTERCONNECT Net_756_11.q Net_1117.main_0 (7.023:7.023:7.023))
    (INTERCONNECT Net_756_11.q Net_674.main_0 (3.809:3.809:3.809))
    (INTERCONNECT Net_756_11.q Net_756_11.main_0 (3.809:3.809:3.809))
    (INTERCONNECT Net_756_11.q \\MODULE_6\:g1\:a0\:gx\:u0\:gt_11\\.main_0 (7.023:7.023:7.023))
    (INTERCONNECT Net_756_11.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_11\\.main_0 (7.017:7.017:7.017))
    (INTERCONNECT Net_756_2.q Net_756_2.main_1 (2.771:2.771:2.771))
    (INTERCONNECT Net_756_2.q Net_756_3.main_2 (2.771:2.771:2.771))
    (INTERCONNECT Net_756_2.q Net_756_4.main_3 (3.857:3.857:3.857))
    (INTERCONNECT Net_756_2.q Net_756_5.main_4 (3.857:3.857:3.857))
    (INTERCONNECT Net_756_2.q Net_756_6.main_5 (2.771:2.771:2.771))
    (INTERCONNECT Net_756_2.q Net_756_7.main_6 (3.871:3.871:3.871))
    (INTERCONNECT Net_756_2.q \\MODULE_12\:g1\:a0\:gx\:u0\:eq_7\\.main_5 (3.871:3.871:3.871))
    (INTERCONNECT Net_756_2.q \\MODULE_15\:g1\:a0\:gx\:u0\:eq_7\\.main_5 (3.871:3.871:3.871))
    (INTERCONNECT Net_756_2.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_2\\.main_0 (4.787:4.787:4.787))
    (INTERCONNECT Net_756_2.q \\MODULE_7\:g1\:a0\:gx\:u0\:lt_2\\.main_0 (2.788:2.788:2.788))
    (INTERCONNECT Net_756_2.q \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_5 (3.871:3.871:3.871))
    (INTERCONNECT Net_756_3.q Net_756_3.main_1 (2.607:2.607:2.607))
    (INTERCONNECT Net_756_3.q Net_756_4.main_2 (3.407:3.407:3.407))
    (INTERCONNECT Net_756_3.q Net_756_5.main_3 (3.407:3.407:3.407))
    (INTERCONNECT Net_756_3.q Net_756_6.main_4 (2.607:2.607:2.607))
    (INTERCONNECT Net_756_3.q Net_756_7.main_5 (3.535:3.535:3.535))
    (INTERCONNECT Net_756_3.q \\MODULE_12\:g1\:a0\:gx\:u0\:eq_7\\.main_4 (3.535:3.535:3.535))
    (INTERCONNECT Net_756_3.q \\MODULE_15\:g1\:a0\:gx\:u0\:eq_7\\.main_4 (3.535:3.535:3.535))
    (INTERCONNECT Net_756_3.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_5\\.main_2 (3.407:3.407:3.407))
    (INTERCONNECT Net_756_3.q \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_4 (3.535:3.535:3.535))
    (INTERCONNECT Net_756_4.q Net_756_4.main_1 (2.604:2.604:2.604))
    (INTERCONNECT Net_756_4.q Net_756_5.main_2 (2.604:2.604:2.604))
    (INTERCONNECT Net_756_4.q Net_756_6.main_3 (3.500:3.500:3.500))
    (INTERCONNECT Net_756_4.q Net_756_7.main_4 (2.602:2.602:2.602))
    (INTERCONNECT Net_756_4.q \\MODULE_12\:g1\:a0\:gx\:u0\:eq_7\\.main_3 (2.602:2.602:2.602))
    (INTERCONNECT Net_756_4.q \\MODULE_15\:g1\:a0\:gx\:u0\:eq_7\\.main_3 (2.602:2.602:2.602))
    (INTERCONNECT Net_756_4.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_5\\.main_1 (2.604:2.604:2.604))
    (INTERCONNECT Net_756_4.q \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_3 (2.602:2.602:2.602))
    (INTERCONNECT Net_756_5.q Net_659.main_0 (5.027:5.027:5.027))
    (INTERCONNECT Net_756_5.q Net_756_5.main_1 (2.607:2.607:2.607))
    (INTERCONNECT Net_756_5.q Net_756_6.main_2 (3.510:3.510:3.510))
    (INTERCONNECT Net_756_5.q Net_756_7.main_3 (2.605:2.605:2.605))
    (INTERCONNECT Net_756_5.q \\MODULE_12\:g1\:a0\:gx\:u0\:eq_7\\.main_2 (2.605:2.605:2.605))
    (INTERCONNECT Net_756_5.q \\MODULE_15\:g1\:a0\:gx\:u0\:eq_7\\.main_2 (2.605:2.605:2.605))
    (INTERCONNECT Net_756_5.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_5\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT Net_756_5.q \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_2 (2.605:2.605:2.605))
    (INTERCONNECT Net_756_6.q Net_756_6.main_1 (2.621:2.621:2.621))
    (INTERCONNECT Net_756_6.q Net_756_7.main_2 (3.547:3.547:3.547))
    (INTERCONNECT Net_756_6.q \\MODULE_12\:g1\:a0\:gx\:u0\:eq_7\\.main_1 (3.547:3.547:3.547))
    (INTERCONNECT Net_756_6.q \\MODULE_15\:g1\:a0\:gx\:u0\:eq_7\\.main_1 (3.547:3.547:3.547))
    (INTERCONNECT Net_756_6.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_8\\.main_2 (3.398:3.398:3.398))
    (INTERCONNECT Net_756_6.q \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_1 (3.547:3.547:3.547))
    (INTERCONNECT Net_756_7.q Net_756_7.main_1 (2.602:2.602:2.602))
    (INTERCONNECT Net_756_7.q \\MODULE_12\:g1\:a0\:gx\:u0\:eq_7\\.main_0 (2.602:2.602:2.602))
    (INTERCONNECT Net_756_7.q \\MODULE_15\:g1\:a0\:gx\:u0\:eq_7\\.main_0 (2.602:2.602:2.602))
    (INTERCONNECT Net_756_7.q \\MODULE_6\:g1\:a0\:gx\:u0\:gt_8\\.main_1 (2.602:2.602:2.602))
    (INTERCONNECT Net_756_7.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_8\\.main_1 (2.602:2.602:2.602))
    (INTERCONNECT Net_756_7.q \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.main_0 (2.602:2.602:2.602))
    (INTERCONNECT Net_756_8.q Net_1117.main_3 (10.393:10.393:10.393))
    (INTERCONNECT Net_756_8.q Net_674.main_3 (6.423:6.423:6.423))
    (INTERCONNECT Net_756_8.q Net_756_10.main_3 (6.423:6.423:6.423))
    (INTERCONNECT Net_756_8.q Net_756_11.main_4 (6.423:6.423:6.423))
    (INTERCONNECT Net_756_8.q Net_756_8.main_1 (4.213:4.213:4.213))
    (INTERCONNECT Net_756_8.q Net_756_9.main_2 (6.423:6.423:6.423))
    (INTERCONNECT Net_756_8.q \\MODULE_6\:g1\:a0\:gx\:u0\:gt_8\\.main_0 (3.650:3.650:3.650))
    (INTERCONNECT Net_756_8.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_8\\.main_0 (3.650:3.650:3.650))
    (INTERCONNECT Net_756_9.q Net_1117.main_2 (6.870:6.870:6.870))
    (INTERCONNECT Net_756_9.q Net_674.main_2 (3.814:3.814:3.814))
    (INTERCONNECT Net_756_9.q Net_756_10.main_2 (3.814:3.814:3.814))
    (INTERCONNECT Net_756_9.q Net_756_11.main_3 (3.814:3.814:3.814))
    (INTERCONNECT Net_756_9.q Net_756_9.main_1 (3.814:3.814:3.814))
    (INTERCONNECT Net_756_9.q \\MODULE_6\:g1\:a0\:gx\:u0\:lt_11\\.main_2 (6.847:6.847:6.847))
    (INTERCONNECT Net_789.q Red\(0\).pin_input (5.596:5.596:5.596))
    (INTERCONNECT Net_869.q Net_1071.clk_en (7.222:7.222:7.222))
    (INTERCONNECT Net_869.q \\FreqDiv_2\:count_0\\.clk_en (6.302:6.302:6.302))
    (INTERCONNECT Net_869.q \\FreqDiv_2\:count_1\\.clk_en (7.222:7.222:7.222))
    (INTERCONNECT Net_869.q \\FreqDiv_2\:count_2\\.clk_en (7.222:7.222:7.222))
    (INTERCONNECT Net_869.q \\FreqDiv_2\:count_3\\.clk_en (7.222:7.222:7.222))
    (INTERCONNECT Net_869.q \\FreqDiv_2\:count_4\\.clk_en (7.222:7.222:7.222))
    (INTERCONNECT Net_869.q \\FreqDiv_2\:not_last_reset\\.clk_en (7.209:7.209:7.209))
    (INTERCONNECT \\ADC_SAR_1\:ADC_SAR\\.eof_udb \\ADC_SAR_1\:IRQ\\.interrupt (9.850:9.850:9.850))
    (INTERCONNECT Net_987.q DMA_1.dmareq (7.001:7.001:7.001))
    (INTERCONNECT Red\(0\).pad_out Red\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC_SAR_1\:ADC_SAR\\.clk_udb (7.823:7.823:7.823))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (18.741:18.741:18.741))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (3.412:3.412:3.412))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (16.696:16.696:16.696))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (21.203:21.203:21.203))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (5.152:5.152:5.152))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (3.239:3.239:3.239))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (6.516:6.516:6.516))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (22.982:22.982:22.982))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (21.159:21.159:21.159))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (22.106:22.106:22.106))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (9.326:9.326:9.326))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (19.751:19.751:19.751))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (21.159:21.159:21.159))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (16.733:16.733:16.733))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (3.239:3.239:3.239))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (18.741:18.741:18.741))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (3.417:3.417:3.417))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (17.682:17.682:17.682))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (19.751:19.751:19.751))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (16.733:16.733:16.733))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (19.196:19.196:19.196))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (17.430:17.430:17.430))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (22.982:22.982:22.982))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (3.412:3.412:3.412))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (17.430:17.430:17.430))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (16.106:16.106:16.106))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (16.696:16.696:16.696))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (16.285:16.285:16.285))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (21.493:21.493:21.493))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (18.750:18.750:18.750))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (22.967:22.967:22.967))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (21.203:21.203:21.203))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (3.417:3.417:3.417))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (21.493:21.493:21.493))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (16.106:16.106:16.106))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (15.701:15.701:15.701))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (21.493:21.493:21.493))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (22.982:22.982:22.982))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (16.285:16.285:16.285))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (18.750:18.750:18.750))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (3.239:3.239:3.239))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (3.417:3.417:3.417))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (21.203:21.203:21.203))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (15.688:15.688:15.688))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (18.750:18.750:18.750))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (9.326:9.326:9.326))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (16.696:16.696:16.696))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (6.516:6.516:6.516))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (22.106:22.106:22.106))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (18.750:18.750:18.750))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (17.682:17.682:17.682))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (19.196:19.196:19.196))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (5.152:5.152:5.152))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (15.701:15.701:15.701))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (16.733:16.733:16.733))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (21.159:21.159:21.159))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (17.430:17.430:17.430))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (6.516:6.516:6.516))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (16.106:16.106:16.106))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (15.688:15.688:15.688))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (16.696:16.696:16.696))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (14.988:14.988:14.988))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (19.196:19.196:19.196))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (22.982:22.982:22.982))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.main_8 (2.291:2.291:2.291))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_10 (8.915:8.915:8.915))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (9.760:9.760:9.760))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (8.463:8.463:8.463))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (14.500:14.500:14.500))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (5.025:5.025:5.025))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (5.942:5.942:5.942))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (9.491:9.491:9.491))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (5.962:5.962:5.962))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (4.885:4.885:4.885))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (5.039:5.039:5.039))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (4.900:4.900:4.900))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (11.172:11.172:11.172))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (9.085:9.085:9.085))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (5.039:5.039:5.039))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (9.205:9.205:9.205))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (9.491:9.491:9.491))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (9.760:9.760:9.760))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (9.100:9.100:9.100))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (9.085:9.085:9.085))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (9.205:9.205:9.205))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (7.405:7.405:7.405))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (9.793:9.793:9.793))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (4.885:4.885:4.885))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (8.463:8.463:8.463))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (9.793:9.793:9.793))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (13.578:13.578:13.578))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (14.500:14.500:14.500))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (14.491:14.491:14.491))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (5.822:5.822:5.822))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (9.208:9.208:9.208))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (4.071:4.071:4.071))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (5.025:5.025:5.025))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (5.822:5.822:5.822))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (13.578:13.578:13.578))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (12.897:12.897:12.897))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (5.822:5.822:5.822))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (4.885:4.885:4.885))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (14.491:14.491:14.491))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (9.208:9.208:9.208))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (9.491:9.491:9.491))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (8.512:8.512:8.512))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (5.025:5.025:5.025))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (13.589:13.589:13.589))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (9.208:9.208:9.208))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (11.172:11.172:11.172))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (14.500:14.500:14.500))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (5.962:5.962:5.962))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (4.900:4.900:4.900))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (9.208:9.208:9.208))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (9.100:9.100:9.100))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (7.405:7.405:7.405))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (5.942:5.942:5.942))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (12.897:12.897:12.897))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (9.205:9.205:9.205))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (5.039:5.039:5.039))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (9.793:9.793:9.793))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (5.962:5.962:5.962))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (13.578:13.578:13.578))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (13.589:13.589:13.589))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (14.500:14.500:14.500))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (13.441:13.441:13.441))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (7.405:7.405:7.405))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (4.885:4.885:4.885))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_8 (7.622:7.622:7.622))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (9.945:9.945:9.945))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (8.176:8.176:8.176))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (12.481:12.481:12.481))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (5.437:5.437:5.437))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (9.102:9.102:9.102))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (8.171:8.171:8.171))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (3.866:3.866:3.866))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (2.949:2.949:2.949))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (7.301:7.301:7.301))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (3.090:3.090:3.090))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (9.617:9.617:9.617))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (9.870:9.870:9.870))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (7.301:7.301:7.301))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (9.058:9.058:9.058))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (8.171:8.171:8.171))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (9.945:9.945:9.945))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (6.807:6.807:6.807))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (9.295:9.295:9.295))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (9.870:9.870:9.870))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (9.058:9.058:9.058))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (8.898:8.898:8.898))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (9.078:9.078:9.078))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (2.949:2.949:2.949))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (8.176:8.176:8.176))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (9.078:9.078:9.078))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (11.410:11.410:11.410))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (12.481:12.481:12.481))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (12.473:12.473:12.473))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (7.317:7.317:7.317))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (9.956:9.956:9.956))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (3.091:3.091:3.091))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (5.437:5.437:5.437))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (6.807:6.807:6.807))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (7.317:7.317:7.317))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (11.410:11.410:11.410))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (13.052:13.052:13.052))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (7.317:7.317:7.317))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (2.949:2.949:2.949))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (12.473:12.473:12.473))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (9.956:9.956:9.956))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (8.171:8.171:8.171))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (6.807:6.807:6.807))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (5.437:5.437:5.437))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (11.421:11.421:11.421))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (9.956:9.956:9.956))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (9.617:9.617:9.617))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (12.481:12.481:12.481))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (3.866:3.866:3.866))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (3.090:3.090:3.090))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (9.956:9.956:9.956))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (9.295:9.295:9.295))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (8.898:8.898:8.898))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (9.102:9.102:9.102))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (13.052:13.052:13.052))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (9.058:9.058:9.058))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (7.301:7.301:7.301))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (9.078:9.078:9.078))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (3.866:3.866:3.866))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (11.410:11.410:11.410))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (11.421:11.421:11.421))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (12.481:12.481:12.481))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (13.061:13.061:13.061))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (8.898:8.898:8.898))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (2.949:2.949:2.949))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.main_6 (6.941:6.941:6.941))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_6 (6.246:6.246:6.246))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (12.090:12.090:12.090))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (6.941:6.941:6.941))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (13.270:13.270:13.270))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (6.174:6.174:6.174))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (3.096:3.096:3.096))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (6.941:6.941:6.941))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (3.081:3.081:3.081))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (3.859:3.859:3.859))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (7.795:7.795:7.795))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (8.705:8.705:8.705))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (8.542:8.542:8.542))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (11.155:11.155:11.155))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (7.795:7.795:7.795))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (9.744:9.744:9.744))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (6.941:6.941:6.941))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (12.090:12.090:12.090))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (5.682:5.682:5.682))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (11.162:11.162:11.162))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (11.155:11.155:11.155))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (9.744:9.744:9.744))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (10.606:10.606:10.606))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (9.753:9.753:9.753))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (3.859:3.859:3.859))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (6.941:6.941:6.941))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (9.753:9.753:9.753))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (11.795:11.795:11.795))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (13.270:13.270:13.270))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (13.261:13.261:13.261))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (4.926:4.926:4.926))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (11.557:11.557:11.557))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (4.009:4.009:4.009))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (6.174:6.174:6.174))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (5.682:5.682:5.682))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (4.926:4.926:4.926))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (11.795:11.795:11.795))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (11.513:11.513:11.513))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (4.926:4.926:4.926))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (3.859:3.859:3.859))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (13.261:13.261:13.261))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (11.557:11.557:11.557))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (6.941:6.941:6.941))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (5.682:5.682:5.682))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (6.174:6.174:6.174))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (11.531:11.531:11.531))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (11.557:11.557:11.557))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (8.542:8.542:8.542))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (13.270:13.270:13.270))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (3.081:3.081:3.081))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (8.705:8.705:8.705))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (11.557:11.557:11.557))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (11.162:11.162:11.162))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (10.606:10.606:10.606))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (3.096:3.096:3.096))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (11.513:11.513:11.513))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (9.744:9.744:9.744))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (7.795:7.795:7.795))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (9.753:9.753:9.753))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (3.081:3.081:3.081))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (11.795:11.795:11.795))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (11.531:11.531:11.531))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (13.270:13.270:13.270))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (11.535:11.535:11.535))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (10.606:10.606:10.606))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (3.859:3.859:3.859))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.main_4 (12.749:12.749:12.749))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_4 (12.021:12.021:12.021))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (7.898:7.898:7.898))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (11.379:11.379:11.379))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (10.502:10.502:10.502))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (7.699:7.699:7.699))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (8.819:8.819:8.819))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (12.749:12.749:12.749))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (9.830:9.830:9.830))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (10.918:10.918:10.918))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (6.346:6.346:6.346))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (7.262:7.262:7.262))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (14.306:14.306:14.306))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (6.838:6.838:6.838))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (6.346:6.346:6.346))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (10.272:10.272:10.272))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (12.749:12.749:12.749))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (7.898:7.898:7.898))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (12.736:12.736:12.736))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (4.069:4.069:4.069))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (6.838:6.838:6.838))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (10.272:10.272:10.272))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (5.133:5.133:5.133))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (10.283:10.283:10.283))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (10.918:10.918:10.918))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (11.379:11.379:11.379))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (10.283:10.283:10.283))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (9.435:9.435:9.435))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (10.502:10.502:10.502))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (10.495:10.495:10.495))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (6.364:6.364:6.364))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (7.905:7.905:7.905))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (10.928:10.928:10.928))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (7.699:7.699:7.699))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (12.736:12.736:12.736))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (6.364:6.364:6.364))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (9.435:9.435:9.435))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (9.428:9.428:9.428))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (6.364:6.364:6.364))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (10.918:10.918:10.918))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (10.495:10.495:10.495))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (7.905:7.905:7.905))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (12.749:12.749:12.749))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (12.736:12.736:12.736))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (7.699:7.699:7.699))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (9.441:9.441:9.441))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (7.905:7.905:7.905))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (14.306:14.306:14.306))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (10.502:10.502:10.502))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (9.830:9.830:9.830))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (7.262:7.262:7.262))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (7.905:7.905:7.905))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (4.069:4.069:4.069))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (5.133:5.133:5.133))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (8.819:8.819:8.819))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (9.428:9.428:9.428))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (10.272:10.272:10.272))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (6.346:6.346:6.346))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (10.283:10.283:10.283))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (9.830:9.830:9.830))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (9.435:9.435:9.435))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (9.441:9.441:9.441))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (10.502:10.502:10.502))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (9.444:9.444:9.444))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (5.133:5.133:5.133))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (10.918:10.918:10.918))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.main_2 (4.935:4.935:4.935))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_2 (4.257:4.257:4.257))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (19.224:19.224:19.224))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (4.384:4.384:4.384))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (15.839:15.839:15.839))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (21.873:21.873:21.873))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (5.183:5.183:5.183))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (4.935:4.935:4.935))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (5.869:5.869:5.869))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (8.875:8.875:8.875))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (22.535:22.535:22.535))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (7.376:7.376:7.376))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (7.704:7.704:7.704))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (19.969:19.969:19.969))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (22.535:22.535:22.535))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (11.430:11.430:11.430))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (4.935:4.935:4.935))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (19.224:19.224:19.224))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (4.384:4.384:4.384))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (20.095:20.095:20.095))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (19.969:19.969:19.969))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (11.430:11.430:11.430))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (19.967:19.967:19.967))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (12.036:12.036:12.036))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (8.875:8.875:8.875))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (4.384:4.384:4.384))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (12.036:12.036:12.036))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (14.235:14.235:14.235))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (15.839:15.839:15.839))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (15.934:15.934:15.934))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (23.679:23.679:23.679))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (19.234:19.234:19.234))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (24.992:24.992:24.992))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (21.873:21.873:21.873))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (4.384:4.384:4.384))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (23.679:23.679:23.679))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (14.235:14.235:14.235))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (14.519:14.519:14.519))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (23.679:23.679:23.679))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (8.875:8.875:8.875))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (15.934:15.934:15.934))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (19.234:19.234:19.234))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (4.935:4.935:4.935))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (4.384:4.384:4.384))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (21.873:21.873:21.873))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (14.253:14.253:14.253))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (19.234:19.234:19.234))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (7.704:7.704:7.704))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (15.839:15.839:15.839))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (5.869:5.869:5.869))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (7.376:7.376:7.376))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (19.234:19.234:19.234))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (20.095:20.095:20.095))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (19.967:19.967:19.967))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (5.183:5.183:5.183))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (14.519:14.519:14.519))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (11.430:11.430:11.430))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (22.535:22.535:22.535))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (12.036:12.036:12.036))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (5.869:5.869:5.869))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (14.235:14.235:14.235))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (14.253:14.253:14.253))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (15.839:15.839:15.839))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (14.261:14.261:14.261))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (19.967:19.967:19.967))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (8.875:8.875:8.875))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.main_0 (7.175:7.175:7.175))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_0 (6.621:6.621:6.621))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (18.306:18.306:18.306))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (6.175:6.175:6.175))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (14.391:14.391:14.391))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (13.897:13.897:13.897))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (4.362:4.362:4.362))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (7.175:7.175:7.175))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (4.370:4.370:4.370))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (5.452:5.452:5.452))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (13.877:13.877:13.877))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (5.465:5.465:5.465))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (8.131:8.131:8.131))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (17.225:17.225:17.225))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (13.877:13.877:13.877))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (11.253:11.253:11.253))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (7.175:7.175:7.175))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (18.306:18.306:18.306))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (6.203:6.203:6.203))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (17.217:17.217:17.217))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (17.225:17.225:17.225))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (11.253:11.253:11.253))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (17.254:17.254:17.254))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (10.700:10.700:10.700))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (5.452:5.452:5.452))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (6.175:6.175:6.175))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (10.700:10.700:10.700))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (14.933:14.933:14.933))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (14.391:14.391:14.391))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (15.285:15.285:15.285))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (13.759:13.759:13.759))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (18.317:18.317:18.317))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (4.357:4.357:4.357))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (13.897:13.897:13.897))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (6.203:6.203:6.203))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (13.759:13.759:13.759))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (14.933:14.933:14.933))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (14.933:14.933:14.933))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (13.759:13.759:13.759))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (5.452:5.452:5.452))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (15.285:15.285:15.285))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (18.317:18.317:18.317))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (7.175:7.175:7.175))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (6.203:6.203:6.203))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (13.897:13.897:13.897))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (12.866:12.866:12.866))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (18.317:18.317:18.317))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (8.131:8.131:8.131))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (14.391:14.391:14.391))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (4.370:4.370:4.370))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (5.465:5.465:5.465))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (18.317:18.317:18.317))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (17.217:17.217:17.217))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (17.254:17.254:17.254))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (4.362:4.362:4.362))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (14.933:14.933:14.933))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (11.253:11.253:11.253))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (13.877:13.877:13.877))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (10.700:10.700:10.700))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (4.370:4.370:4.370))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (14.933:14.933:14.933))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (12.866:12.866:12.866))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (14.391:14.391:14.391))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (14.943:14.943:14.943))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (17.254:17.254:17.254))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (5.452:5.452:5.452))
    (INTERCONNECT \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_0\\.q Joystick_Y\(0\).pin_input (6.240:6.240:6.240))
    (INTERCONNECT \\ADC_SAR_Seq_1\:TempBuf\\.termout \\ADC_SAR_Seq_1\:FinalBuf\\.dmareq (2.072:2.072:2.072))
    (INTERCONNECT \\ADC_SAR_Seq_1\:SAR\:ADC_SAR\\.eof_udb \\ADC_SAR_Seq_1\:TempBuf\\.dmareq (7.993:7.993:7.993))
    (INTERCONNECT \\ADC_SAR_Seq_1\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_SAR_Seq_1\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.942:2.942:2.942))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_420.main_0 (2.785:2.785:2.785))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR_Seq_1\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.801:2.801:2.801))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR_Seq_1\:bSAR_SEQ\:nrq_reg\\.main_0 (2.785:2.785:2.785))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:cnt_enable\\.q \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.enable (2.304:2.304:2.304))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:CtrlReg\\.control_0 Net_420.clk_en (2.295:2.295:2.295))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.clk_en (2.295:2.295:2.295))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq_1\:bSAR_SEQ\:EOCSts\\.clk_en (3.191:3.191:3.191))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq_1\:bSAR_SEQ\:nrq_reg\\.clk_en (2.295:2.295:2.295))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.load (4.268:4.268:4.268))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR_Seq_1\:bSAR_SEQ\:cnt_enable\\.main_1 (3.699:3.699:3.699))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:nrq_reg\\.q Net_420.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_11 (2.896:2.896:2.896))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.main_0 (2.925:2.925:2.925))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_9 (2.916:2.916:2.916))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.main_0 (2.951:2.951:2.951))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.main_7 (4.709:4.709:4.709))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_7 (4.157:4.157:4.157))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.main_0 (2.336:2.336:2.336))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.main_5 (3.049:3.049:3.049))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_5 (3.067:3.067:3.067))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.main_0 (4.427:4.427:4.427))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.main_3 (3.382:3.382:3.382))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_3 (3.228:3.228:3.228))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.main_0 (3.401:3.401:3.401))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active\\.main_1 (4.700:4.700:4.700))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_is_active_split\\.main_1 (4.135:4.135:4.135))
    (INTERCONNECT \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_420.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR_Seq_1\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_SAR_Seq_1\:SAR\:ADC_SAR\\.clk_udb (8.303:8.303:8.303))
    (INTERCONNECT \\ADC_SAR_Seq_1\:FinalBuf\\.termout \\ADC_SAR_Seq_1\:Sync\:genblk1\[0\]\:INST\\.in (4.623:4.623:4.623))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q Net_1097.main_4 (2.629:2.629:2.629))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:count_1\\.main_1 (3.420:3.420:3.420))
    (INTERCONNECT \\FreqDiv_1\:count_0\\.q \\FreqDiv_1\:count_2\\.main_2 (3.420:3.420:3.420))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q Net_1097.main_3 (3.366:3.366:3.366))
    (INTERCONNECT \\FreqDiv_1\:count_1\\.q \\FreqDiv_1\:count_2\\.main_1 (2.621:2.621:2.621))
    (INTERCONNECT \\FreqDiv_1\:count_2\\.q Net_1097.main_2 (2.897:2.897:2.897))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q Net_1097.main_0 (4.421:4.421:4.421))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_0\\.main_0 (4.421:4.421:4.421))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_1\\.main_0 (5.336:5.336:5.336))
    (INTERCONNECT \\FreqDiv_1\:not_last_reset\\.q \\FreqDiv_1\:count_2\\.main_0 (5.336:5.336:5.336))
    (INTERCONNECT \\FreqDiv_2\:count_0\\.q Net_1071.main_7 (4.367:4.367:4.367))
    (INTERCONNECT \\FreqDiv_2\:count_0\\.q \\FreqDiv_2\:count_0\\.main_2 (2.633:2.633:2.633))
    (INTERCONNECT \\FreqDiv_2\:count_0\\.q \\FreqDiv_2\:count_1\\.main_6 (4.367:4.367:4.367))
    (INTERCONNECT \\FreqDiv_2\:count_0\\.q \\FreqDiv_2\:count_2\\.main_6 (4.923:4.923:4.923))
    (INTERCONNECT \\FreqDiv_2\:count_0\\.q \\FreqDiv_2\:count_3\\.main_6 (4.923:4.923:4.923))
    (INTERCONNECT \\FreqDiv_2\:count_0\\.q \\FreqDiv_2\:count_4\\.main_6 (4.923:4.923:4.923))
    (INTERCONNECT \\FreqDiv_2\:count_1\\.q Net_1071.main_6 (2.589:2.589:2.589))
    (INTERCONNECT \\FreqDiv_2\:count_1\\.q \\FreqDiv_2\:count_1\\.main_5 (2.589:2.589:2.589))
    (INTERCONNECT \\FreqDiv_2\:count_1\\.q \\FreqDiv_2\:count_2\\.main_5 (2.585:2.585:2.585))
    (INTERCONNECT \\FreqDiv_2\:count_1\\.q \\FreqDiv_2\:count_3\\.main_5 (2.585:2.585:2.585))
    (INTERCONNECT \\FreqDiv_2\:count_1\\.q \\FreqDiv_2\:count_4\\.main_5 (2.585:2.585:2.585))
    (INTERCONNECT \\FreqDiv_2\:count_2\\.q Net_1071.main_5 (2.811:2.811:2.811))
    (INTERCONNECT \\FreqDiv_2\:count_2\\.q \\FreqDiv_2\:count_1\\.main_4 (2.811:2.811:2.811))
    (INTERCONNECT \\FreqDiv_2\:count_2\\.q \\FreqDiv_2\:count_2\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\FreqDiv_2\:count_2\\.q \\FreqDiv_2\:count_3\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\FreqDiv_2\:count_2\\.q \\FreqDiv_2\:count_4\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\FreqDiv_2\:count_3\\.q Net_1071.main_4 (2.771:2.771:2.771))
    (INTERCONNECT \\FreqDiv_2\:count_3\\.q \\FreqDiv_2\:count_1\\.main_3 (2.771:2.771:2.771))
    (INTERCONNECT \\FreqDiv_2\:count_3\\.q \\FreqDiv_2\:count_2\\.main_3 (2.789:2.789:2.789))
    (INTERCONNECT \\FreqDiv_2\:count_3\\.q \\FreqDiv_2\:count_3\\.main_3 (2.789:2.789:2.789))
    (INTERCONNECT \\FreqDiv_2\:count_3\\.q \\FreqDiv_2\:count_4\\.main_3 (2.789:2.789:2.789))
    (INTERCONNECT \\FreqDiv_2\:count_4\\.q Net_1071.main_3 (4.183:4.183:4.183))
    (INTERCONNECT \\FreqDiv_2\:count_4\\.q \\FreqDiv_2\:count_1\\.main_2 (4.183:4.183:4.183))
    (INTERCONNECT \\FreqDiv_2\:count_4\\.q \\FreqDiv_2\:count_2\\.main_2 (3.625:3.625:3.625))
    (INTERCONNECT \\FreqDiv_2\:count_4\\.q \\FreqDiv_2\:count_3\\.main_2 (3.625:3.625:3.625))
    (INTERCONNECT \\FreqDiv_2\:count_4\\.q \\FreqDiv_2\:count_4\\.main_2 (3.625:3.625:3.625))
    (INTERCONNECT \\FreqDiv_2\:not_last_reset\\.q Net_1071.main_0 (4.601:4.601:4.601))
    (INTERCONNECT \\FreqDiv_2\:not_last_reset\\.q \\FreqDiv_2\:count_0\\.main_0 (6.081:6.081:6.081))
    (INTERCONNECT \\FreqDiv_2\:not_last_reset\\.q \\FreqDiv_2\:count_1\\.main_0 (4.601:4.601:4.601))
    (INTERCONNECT \\FreqDiv_2\:not_last_reset\\.q \\FreqDiv_2\:count_2\\.main_0 (5.156:5.156:5.156))
    (INTERCONNECT \\FreqDiv_2\:not_last_reset\\.q \\FreqDiv_2\:count_3\\.main_0 (5.156:5.156:5.156))
    (INTERCONNECT \\FreqDiv_2\:not_last_reset\\.q \\FreqDiv_2\:count_4\\.main_0 (5.156:5.156:5.156))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (4.767:4.767:4.767))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (5.307:5.307:5.307))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (6.356:6.356:6.356))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (6.360:6.360:6.360))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\GameTimer\:TimerUDB\:status_tc\\.main_0 (2.937:2.937:2.937))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (4.514:4.514:4.514))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (5.069:5.069:5.069))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (2.672:2.672:2.672))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.666:2.666:2.666))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\GameTimer\:TimerUDB\:status_tc\\.main_1 (5.000:5.000:5.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\GameTimer\:TimerUDB\:rstSts\:stsreg\\.status_2 (3.611:3.611:3.611))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\GameTimer\:TimerUDB\:rstSts\:stsreg\\.status_3 (3.613:3.613:3.613))
    (INTERCONNECT \\GameTimer\:TimerUDB\:status_tc\\.q \\GameTimer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.q Net_633_10.main_4 (7.237:7.237:7.237))
    (INTERCONNECT \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.q Net_633_11.main_5 (10.221:10.221:10.221))
    (INTERCONNECT \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.q Net_633_8.main_2 (3.609:3.609:3.609))
    (INTERCONNECT \\HorizontalCounter\:MODULE_3\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.q Net_633_9.main_3 (3.628:3.628:3.628))
    (INTERCONNECT \\MODULE_10\:g1\:a0\:gx\:u0\:eq_7\\.q Net_869.main_4 (4.404:4.404:4.404))
    (INTERCONNECT \\MODULE_10\:g1\:a0\:gx\:u0\:lt_5\\.q Net_1181.main_8 (7.051:7.051:7.051))
    (INTERCONNECT \\MODULE_10\:g1\:a0\:gx\:u0\:lt_5\\.q Net_987.main_5 (3.552:3.552:3.552))
    (INTERCONNECT \\MODULE_11\:g1\:a0\:gx\:u0\:eq_7\\.q Net_1085.main_4 (2.913:2.913:2.913))
    (INTERCONNECT \\MODULE_12\:g1\:a0\:gx\:u0\:eq_7\\.q Net_674.main_4 (2.923:2.923:2.923))
    (INTERCONNECT \\MODULE_15\:g1\:a0\:gx\:u0\:eq_7\\.q Net_1117.main_10 (6.941:6.941:6.941))
    (INTERCONNECT \\MODULE_16\:g1\:a0\:gx\:u0\:eq_7\\.q Net_1117.main_11 (4.351:4.351:4.351))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:gt_11\\.q Net_1077.main_1 (6.727:6.727:6.727))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:gt_11\\.q Net_1181.main_2 (6.737:6.737:6.737))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:gt_11\\.q Net_659.main_2 (6.737:6.737:6.737))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:gt_11\\.q \\FreqDiv_2\:not_last_reset\\.main_1 (6.727:6.727:6.727))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:gt_8\\.q Net_1077.main_3 (3.851:3.851:3.851))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:gt_8\\.q Net_1181.main_4 (4.413:4.413:4.413))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:gt_8\\.q Net_659.main_4 (4.413:4.413:4.413))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:gt_8\\.q \\FreqDiv_2\:not_last_reset\\.main_3 (3.851:3.851:3.851))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_11\\.q Net_1077.main_0 (7.566:7.566:7.566))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_11\\.q Net_1181.main_1 (8.132:8.132:8.132))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_11\\.q Net_659.main_1 (8.132:8.132:8.132))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_11\\.q \\FreqDiv_2\:not_last_reset\\.main_0 (7.566:7.566:7.566))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_2\\.q Net_659.main_6 (2.290:2.290:2.290))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_5\\.q Net_1077.main_4 (4.132:4.132:4.132))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_5\\.q Net_1181.main_5 (5.606:5.606:5.606))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_5\\.q Net_659.main_5 (5.606:5.606:5.606))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_5\\.q \\FreqDiv_2\:not_last_reset\\.main_4 (4.132:4.132:4.132))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_8\\.q Net_1077.main_2 (3.865:3.865:3.865))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_8\\.q Net_1181.main_3 (4.424:4.424:4.424))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_8\\.q Net_659.main_3 (4.424:4.424:4.424))
    (INTERCONNECT \\MODULE_6\:g1\:a0\:gx\:u0\:lt_8\\.q \\FreqDiv_2\:not_last_reset\\.main_2 (3.865:3.865:3.865))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:lt_2\\.q Net_659.main_7 (3.681:3.681:3.681))
    (INTERCONNECT \\MODULE_8\:g1\:a0\:gx\:u0\:gt_11\\.q Net_1181.main_6 (4.026:4.026:4.026))
    (INTERCONNECT \\MODULE_8\:g1\:a0\:gx\:u0\:gt_11\\.q Net_644.main_1 (3.842:3.842:3.842))
    (INTERCONNECT \\MODULE_8\:g1\:a0\:gx\:u0\:gt_11\\.q Net_987.main_3 (6.801:6.801:6.801))
    (INTERCONNECT \\MODULE_8\:g1\:a0\:gx\:u0\:gt_5\\.q Net_644.main_4 (2.913:2.913:2.913))
    (INTERCONNECT \\MODULE_8\:g1\:a0\:gx\:u0\:lt_2\\.q Net_644.main_5 (2.917:2.917:2.917))
    (INTERCONNECT \\MODULE_8\:g1\:a0\:gx\:u0\:lt_5\\.q Net_644.main_3 (2.919:2.919:2.919))
    (INTERCONNECT \\MODULE_8\:g1\:a0\:gx\:u0\:lt_8\\.q Net_1181.main_7 (8.169:8.169:8.169))
    (INTERCONNECT \\MODULE_8\:g1\:a0\:gx\:u0\:lt_8\\.q Net_644.main_2 (7.305:7.305:7.305))
    (INTERCONNECT \\MODULE_8\:g1\:a0\:gx\:u0\:lt_8\\.q Net_987.main_4 (5.471:5.471:5.471))
    (INTERCONNECT \\MODULE_9\:g1\:a0\:gx\:u0\:gt_5\\.q Net_644.main_7 (2.925:2.925:2.925))
    (INTERCONNECT \\MODULE_9\:g1\:a0\:gx\:u0\:lt_5\\.q Net_644.main_6 (3.618:3.618:3.618))
    (INTERCONNECT \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.q Net_756_10.main_4 (4.520:4.520:4.520))
    (INTERCONNECT \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.q Net_756_11.main_5 (4.520:4.520:4.520))
    (INTERCONNECT \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.q Net_756_8.main_2 (3.178:3.178:3.178))
    (INTERCONNECT \\VerticalCounter\:MODULE_2\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_8\\.q Net_756_9.main_3 (4.520:4.520:4.520))
    (INTERCONNECT h_sync\(0\).pad_out h_sync\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT v_sync\(0\).pad_out v_sync\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\GameTimer\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\GameTimer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\GameTimer\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\GameTimer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT A\(0\)_PAD A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT B\(0\)_PAD B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT h_sync\(0\).pad_out h_sync\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT h_sync\(0\)_PAD h_sync\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT v_sync\(0\).pad_out v_sync\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT v_sync\(0\)_PAD v_sync\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CLK_PIN\(0\)_PAD CLK_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Green\(0\).pad_out Green\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Green\(0\)_PAD Green\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Red\(0\).pad_out Red\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Red\(0\)_PAD Red\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Blue\(0\).pad_out Blue\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Blue\(0\)_PAD Blue\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
