Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Nov 14 16:22:34 2022
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_control_sets -verbose -file numero8_block_wrapper_control_sets_placed.rpt
| Design       : numero8_block_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    80 |
|    Minimum number of control sets                        |    80 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   239 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    80 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     2 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             428 |          156 |
| No           | No                    | Yes                    |              38 |           21 |
| No           | Yes                   | No                     |             175 |           68 |
| Yes          | No                    | No                     |             374 |          102 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             210 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                                                             Enable Signal                                                                             |                                                                       Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                           |                1 |              1 |         1.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                              |                1 |              2 |         2.00 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                              |                1 |              2 |         2.00 |
|  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                       | numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                  |                1 |              2 |         2.00 |
|  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                       | reset_IBUF                                                                                                                                                   |                1 |              2 |         2.00 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                          |                1 |              2 |         2.00 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                            |                1 |              2 |         2.00 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                       | reset_IBUF                                                                                                                                                   |                1 |              2 |         2.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | numero8_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |              4 |         2.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | numero8_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |         4.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                       | numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                              |                1 |              4 |         4.00 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      | numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                      | numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                        |                1 |              4 |         4.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                       | numero8_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |         4.00 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      | numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                   | numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                        |                1 |              4 |         4.00 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      | numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[3]                                                                      |                                                                                                                                                              |                1 |              4 |         4.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                       | numero8_block_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                       | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                       | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                              | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                             |                1 |              5 |         5.00 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                               |                                                                                                                                                              |                3 |              5 |         1.67 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                          | numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                |                1 |              5 |         5.00 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                            |                                                                                                                                                              |                2 |              5 |         2.50 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                            |                                                                                                                                                              |                2 |              5 |         2.50 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                          | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                |                1 |              5 |         5.00 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                              | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                             |                2 |              5 |         2.50 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                          | numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                |                1 |              5 |         5.00 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                              | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                             |                1 |              5 |         5.00 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      | numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/sel                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                          |                1 |              5 |         5.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | numero8_block_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                 |                3 |              7 |         2.33 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                 |                3 |              7 |         2.33 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                 |                3 |              7 |         2.33 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      | numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                           |                                                                                                                                                              |                2 |              8 |         4.00 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_0[0]                                                                       |                3 |              8 |         2.67 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      | numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[2]                                                                      |                                                                                                                                                              |                3 |              8 |         2.67 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                     |                2 |              8 |         4.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |         2.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                        | numero8_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                3 |              9 |         3.00 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                         |                5 |              9 |         1.80 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                       | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |         1.67 |
|  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                       | numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                           |                4 |             10 |         2.50 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                     |                4 |             11 |         2.75 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                       | numero8_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                  |                3 |             11 |         3.67 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                               | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                      |                3 |             11 |         3.67 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                  | numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                      |                2 |             11 |         5.50 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                               | numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                      |                2 |             11 |         5.50 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                              |                5 |             12 |         2.40 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                              |                2 |             12 |         6.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                              |                4 |             12 |         3.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                              |                2 |             12 |         6.00 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                         |                8 |             12 |         1.50 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                              |                4 |             13 |         3.25 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                              |                3 |             14 |         4.67 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                              |                3 |             14 |         4.67 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                              |                3 |             16 |         5.33 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                       | numero8_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                6 |             16 |         2.67 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                       | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                             |                6 |             21 |         3.50 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                              |                8 |             21 |         2.62 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/sel                                                                                                             | numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                  |                6 |             24 |         4.00 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      | numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel                                                                                                             | numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                  |                6 |             24 |         4.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                              |               10 |             24 |         2.40 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      | numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel                                                                                                             | numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                  |                6 |             24 |         4.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                       | numero8_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                7 |             27 |         3.86 |
|  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                       | numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                               |               14 |             32 |         2.29 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                              |                8 |             32 |         4.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                              |                8 |             32 |         4.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                              |                8 |             32 |         4.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                              |                8 |             32 |         4.00 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                              |                9 |             32 |         3.56 |
|  numero8_block_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                       |                                                                                                                                                              |               19 |             36 |         1.89 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                              |               11 |             45 |         4.09 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          | numero8_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                              |                9 |             45 |         5.00 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                             |                                                                                                                                                              |                6 |             48 |         8.00 |
|  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                       |                                                                                                                                                              |               36 |            119 |         3.31 |
|  numero8_block_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                       |                                                                                                                                                              |               50 |            128 |         2.56 |
|  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                       |                                                                                                                                                              |               52 |            146 |         2.81 |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


