[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu0 cpu1 cpu2 cpu3 cpu_clk_domain cpu_voltage_domain datapaths dvfs_handler mem_ctrls0 mem_ctrls1 ruby sys_port_proxy voltage_domain
boot_osflags=a
cache_line_size=64
clk_domain=system.clk_domain
eventq_index=0
init_param=0
kernel=
kernel_addr_check=true
load_addr_mask=1099511627775
load_offset=0
mem_mode=timing
mem_ranges=0:1073741823
memories=system.mem_ctrls0 system.mem_ctrls1
mmap_using_noreserve=false
num_work_ids=16
readfile=
symbolfile=
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.sys_port_proxy.slave[0]

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu0]
type=DerivO3CPU
children=apic_clk_domain branchPred dtb fuPool interrupts isa itb tracer workload
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu0.branchPred
cachePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu0.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu0.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu0.interrupts
isa=system.cpu0.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu0.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu0.tracer
trapLatency=13
wbWidth=8
workload=system.cpu0.workload
dcache_port=system.ruby.l1_cntrl0.sequencer.slave[1]
icache_port=system.ruby.l1_cntrl0.sequencer.slave[0]

[system.cpu0.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu0.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.cpu0.dtb]
type=X86TLB
children=walker
eventq_index=0
size=16
walker=system.cpu0.dtb.walker

[system.cpu0.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
system=system
port=system.ruby.l1_cntrl0.sequencer.slave[4]

[system.cpu0.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu0.fuPool.FUList0 system.cpu0.fuPool.FUList1 system.cpu0.fuPool.FUList2 system.cpu0.fuPool.FUList3 system.cpu0.fuPool.FUList4 system.cpu0.fuPool.FUList5 system.cpu0.fuPool.FUList6 system.cpu0.fuPool.FUList7 system.cpu0.fuPool.FUList8
eventq_index=0

[system.cpu0.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu0.fuPool.FUList0.opList

[system.cpu0.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu0.fuPool.FUList1.opList0 system.cpu0.fuPool.FUList1.opList1

[system.cpu0.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu0.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu0.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu0.fuPool.FUList2.opList0 system.cpu0.fuPool.FUList2.opList1 system.cpu0.fuPool.FUList2.opList2

[system.cpu0.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu0.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu0.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu0.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
eventq_index=0
opList=system.cpu0.fuPool.FUList3.opList0 system.cpu0.fuPool.FUList3.opList1 system.cpu0.fuPool.FUList3.opList2

[system.cpu0.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu0.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu0.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu0.fuPool.FUList4]
type=FUDesc
children=opList
count=0
eventq_index=0
opList=system.cpu0.fuPool.FUList4.opList

[system.cpu0.fuPool.FUList4.opList]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu0.fuPool.FUList5.opList00 system.cpu0.fuPool.FUList5.opList01 system.cpu0.fuPool.FUList5.opList02 system.cpu0.fuPool.FUList5.opList03 system.cpu0.fuPool.FUList5.opList04 system.cpu0.fuPool.FUList5.opList05 system.cpu0.fuPool.FUList5.opList06 system.cpu0.fuPool.FUList5.opList07 system.cpu0.fuPool.FUList5.opList08 system.cpu0.fuPool.FUList5.opList09 system.cpu0.fuPool.FUList5.opList10 system.cpu0.fuPool.FUList5.opList11 system.cpu0.fuPool.FUList5.opList12 system.cpu0.fuPool.FUList5.opList13 system.cpu0.fuPool.FUList5.opList14 system.cpu0.fuPool.FUList5.opList15 system.cpu0.fuPool.FUList5.opList16 system.cpu0.fuPool.FUList5.opList17 system.cpu0.fuPool.FUList5.opList18 system.cpu0.fuPool.FUList5.opList19

[system.cpu0.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList6]
type=FUDesc
children=opList
count=0
eventq_index=0
opList=system.cpu0.fuPool.FUList6.opList

[system.cpu0.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
eventq_index=0
opList=system.cpu0.fuPool.FUList7.opList0 system.cpu0.fuPool.FUList7.opList1

[system.cpu0.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu0.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu0.fuPool.FUList8.opList

[system.cpu0.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu0.interrupts]
type=X86LocalApic
clk_domain=system.cpu0.apic_clk_domain
eventq_index=0
int_latency=1000
pio_addr=2305843009213693952
pio_latency=100000
system=system
int_master=system.ruby.l1_cntrl0.sequencer.slave[2]
int_slave=system.ruby.l1_cntrl0.sequencer.master[1]
pio=system.ruby.l1_cntrl0.sequencer.master[0]

[system.cpu0.isa]
type=X86ISA
eventq_index=0

[system.cpu0.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=system.cpu0.itb.walker

[system.cpu0.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
system=system
port=system.ruby.l1_cntrl0.sequencer.slave[3]

[system.cpu0.tracer]
type=ExeTracer
eventq_index=0

[system.cpu0.workload]
type=LiveProcess
cmd=/home/bachelor/andrew0325/gem5-aladdin/src/aladdin//TestSuite/stencil/stencil2d/stencil-stencil2d-gem5-accel
cwd=/home/bachelor/andrew0325/gem5-aladdin/src/aladdin/TestSuite/stencil/stencil2d
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=/home/bachelor/andrew0325/gem5-aladdin/src/aladdin//TestSuite/stencil/stencil2d/stencil-stencil2d-gem5-accel
gid=100
input=cin
kvmInSE=false
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu1]
type=DerivO3CPU
children=apic_clk_domain branchPred dtb fuPool interrupts isa itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu1.branchPred
cachePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu1.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu1.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu1.interrupts
isa=system.cpu1.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu1.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu1.tracer
trapLatency=13
wbWidth=8
workload=system.cpu0.workload
dcache_port=system.ruby.l1_cntrl1.sequencer.slave[1]
icache_port=system.ruby.l1_cntrl1.sequencer.slave[0]

[system.cpu1.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu1.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.cpu1.dtb]
type=X86TLB
children=walker
eventq_index=0
size=16
walker=system.cpu1.dtb.walker

[system.cpu1.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
system=system
port=system.ruby.l1_cntrl1.sequencer.slave[4]

[system.cpu1.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu1.fuPool.FUList0 system.cpu1.fuPool.FUList1 system.cpu1.fuPool.FUList2 system.cpu1.fuPool.FUList3 system.cpu1.fuPool.FUList4 system.cpu1.fuPool.FUList5 system.cpu1.fuPool.FUList6 system.cpu1.fuPool.FUList7 system.cpu1.fuPool.FUList8
eventq_index=0

[system.cpu1.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu1.fuPool.FUList0.opList

[system.cpu1.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu1.fuPool.FUList1.opList0 system.cpu1.fuPool.FUList1.opList1

[system.cpu1.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu1.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu1.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu1.fuPool.FUList2.opList0 system.cpu1.fuPool.FUList2.opList1 system.cpu1.fuPool.FUList2.opList2

[system.cpu1.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu1.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu1.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu1.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
eventq_index=0
opList=system.cpu1.fuPool.FUList3.opList0 system.cpu1.fuPool.FUList3.opList1 system.cpu1.fuPool.FUList3.opList2

[system.cpu1.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu1.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu1.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu1.fuPool.FUList4]
type=FUDesc
children=opList
count=0
eventq_index=0
opList=system.cpu1.fuPool.FUList4.opList

[system.cpu1.fuPool.FUList4.opList]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu1.fuPool.FUList5.opList00 system.cpu1.fuPool.FUList5.opList01 system.cpu1.fuPool.FUList5.opList02 system.cpu1.fuPool.FUList5.opList03 system.cpu1.fuPool.FUList5.opList04 system.cpu1.fuPool.FUList5.opList05 system.cpu1.fuPool.FUList5.opList06 system.cpu1.fuPool.FUList5.opList07 system.cpu1.fuPool.FUList5.opList08 system.cpu1.fuPool.FUList5.opList09 system.cpu1.fuPool.FUList5.opList10 system.cpu1.fuPool.FUList5.opList11 system.cpu1.fuPool.FUList5.opList12 system.cpu1.fuPool.FUList5.opList13 system.cpu1.fuPool.FUList5.opList14 system.cpu1.fuPool.FUList5.opList15 system.cpu1.fuPool.FUList5.opList16 system.cpu1.fuPool.FUList5.opList17 system.cpu1.fuPool.FUList5.opList18 system.cpu1.fuPool.FUList5.opList19

[system.cpu1.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList6]
type=FUDesc
children=opList
count=0
eventq_index=0
opList=system.cpu1.fuPool.FUList6.opList

[system.cpu1.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
eventq_index=0
opList=system.cpu1.fuPool.FUList7.opList0 system.cpu1.fuPool.FUList7.opList1

[system.cpu1.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu1.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu1.fuPool.FUList8.opList

[system.cpu1.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu1.interrupts]
type=X86LocalApic
clk_domain=system.cpu1.apic_clk_domain
eventq_index=0
int_latency=1000
pio_addr=2305843009213693952
pio_latency=100000
system=system
int_master=system.ruby.l1_cntrl1.sequencer.slave[2]
int_slave=system.ruby.l1_cntrl1.sequencer.master[1]
pio=system.ruby.l1_cntrl1.sequencer.master[0]

[system.cpu1.isa]
type=X86ISA
eventq_index=0

[system.cpu1.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=system.cpu1.itb.walker

[system.cpu1.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
system=system
port=system.ruby.l1_cntrl1.sequencer.slave[3]

[system.cpu1.tracer]
type=ExeTracer
eventq_index=0

[system.cpu2]
type=DerivO3CPU
children=apic_clk_domain branchPred dtb fuPool interrupts isa itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu2.branchPred
cachePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=2
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu2.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu2.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu2.interrupts
isa=system.cpu2.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu2.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu2.tracer
trapLatency=13
wbWidth=8
workload=system.cpu0.workload
dcache_port=system.ruby.l1_cntrl2.sequencer.slave[1]
icache_port=system.ruby.l1_cntrl2.sequencer.slave[0]

[system.cpu2.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu2.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.cpu2.dtb]
type=X86TLB
children=walker
eventq_index=0
size=16
walker=system.cpu2.dtb.walker

[system.cpu2.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
system=system
port=system.ruby.l1_cntrl2.sequencer.slave[4]

[system.cpu2.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu2.fuPool.FUList0 system.cpu2.fuPool.FUList1 system.cpu2.fuPool.FUList2 system.cpu2.fuPool.FUList3 system.cpu2.fuPool.FUList4 system.cpu2.fuPool.FUList5 system.cpu2.fuPool.FUList6 system.cpu2.fuPool.FUList7 system.cpu2.fuPool.FUList8
eventq_index=0

[system.cpu2.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu2.fuPool.FUList0.opList

[system.cpu2.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu2.fuPool.FUList1.opList0 system.cpu2.fuPool.FUList1.opList1

[system.cpu2.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu2.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu2.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu2.fuPool.FUList2.opList0 system.cpu2.fuPool.FUList2.opList1 system.cpu2.fuPool.FUList2.opList2

[system.cpu2.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu2.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu2.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu2.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
eventq_index=0
opList=system.cpu2.fuPool.FUList3.opList0 system.cpu2.fuPool.FUList3.opList1 system.cpu2.fuPool.FUList3.opList2

[system.cpu2.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu2.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu2.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu2.fuPool.FUList4]
type=FUDesc
children=opList
count=0
eventq_index=0
opList=system.cpu2.fuPool.FUList4.opList

[system.cpu2.fuPool.FUList4.opList]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu2.fuPool.FUList5.opList00 system.cpu2.fuPool.FUList5.opList01 system.cpu2.fuPool.FUList5.opList02 system.cpu2.fuPool.FUList5.opList03 system.cpu2.fuPool.FUList5.opList04 system.cpu2.fuPool.FUList5.opList05 system.cpu2.fuPool.FUList5.opList06 system.cpu2.fuPool.FUList5.opList07 system.cpu2.fuPool.FUList5.opList08 system.cpu2.fuPool.FUList5.opList09 system.cpu2.fuPool.FUList5.opList10 system.cpu2.fuPool.FUList5.opList11 system.cpu2.fuPool.FUList5.opList12 system.cpu2.fuPool.FUList5.opList13 system.cpu2.fuPool.FUList5.opList14 system.cpu2.fuPool.FUList5.opList15 system.cpu2.fuPool.FUList5.opList16 system.cpu2.fuPool.FUList5.opList17 system.cpu2.fuPool.FUList5.opList18 system.cpu2.fuPool.FUList5.opList19

[system.cpu2.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList6]
type=FUDesc
children=opList
count=0
eventq_index=0
opList=system.cpu2.fuPool.FUList6.opList

[system.cpu2.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
eventq_index=0
opList=system.cpu2.fuPool.FUList7.opList0 system.cpu2.fuPool.FUList7.opList1

[system.cpu2.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu2.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu2.fuPool.FUList8.opList

[system.cpu2.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu2.interrupts]
type=X86LocalApic
clk_domain=system.cpu2.apic_clk_domain
eventq_index=0
int_latency=1000
pio_addr=2305843009213693952
pio_latency=100000
system=system
int_master=system.ruby.l1_cntrl2.sequencer.slave[2]
int_slave=system.ruby.l1_cntrl2.sequencer.master[1]
pio=system.ruby.l1_cntrl2.sequencer.master[0]

[system.cpu2.isa]
type=X86ISA
eventq_index=0

[system.cpu2.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=system.cpu2.itb.walker

[system.cpu2.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
system=system
port=system.ruby.l1_cntrl2.sequencer.slave[3]

[system.cpu2.tracer]
type=ExeTracer
eventq_index=0

[system.cpu3]
type=DerivO3CPU
children=apic_clk_domain branchPred dtb fuPool interrupts isa itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu3.branchPred
cachePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=3
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu3.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu3.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu3.interrupts
isa=system.cpu3.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu3.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=system
tracer=system.cpu3.tracer
trapLatency=13
wbWidth=8
workload=system.cpu0.workload
dcache_port=system.ruby.l1_cntrl3.sequencer.slave[1]
icache_port=system.ruby.l1_cntrl3.sequencer.slave[0]

[system.cpu3.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu3.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.cpu3.dtb]
type=X86TLB
children=walker
eventq_index=0
size=16
walker=system.cpu3.dtb.walker

[system.cpu3.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
system=system
port=system.ruby.l1_cntrl3.sequencer.slave[4]

[system.cpu3.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu3.fuPool.FUList0 system.cpu3.fuPool.FUList1 system.cpu3.fuPool.FUList2 system.cpu3.fuPool.FUList3 system.cpu3.fuPool.FUList4 system.cpu3.fuPool.FUList5 system.cpu3.fuPool.FUList6 system.cpu3.fuPool.FUList7 system.cpu3.fuPool.FUList8
eventq_index=0

[system.cpu3.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu3.fuPool.FUList0.opList

[system.cpu3.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu3.fuPool.FUList1.opList0 system.cpu3.fuPool.FUList1.opList1

[system.cpu3.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu3.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu3.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu3.fuPool.FUList2.opList0 system.cpu3.fuPool.FUList2.opList1 system.cpu3.fuPool.FUList2.opList2

[system.cpu3.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu3.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu3.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu3.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
eventq_index=0
opList=system.cpu3.fuPool.FUList3.opList0 system.cpu3.fuPool.FUList3.opList1 system.cpu3.fuPool.FUList3.opList2

[system.cpu3.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu3.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu3.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu3.fuPool.FUList4]
type=FUDesc
children=opList
count=0
eventq_index=0
opList=system.cpu3.fuPool.FUList4.opList

[system.cpu3.fuPool.FUList4.opList]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu3.fuPool.FUList5.opList00 system.cpu3.fuPool.FUList5.opList01 system.cpu3.fuPool.FUList5.opList02 system.cpu3.fuPool.FUList5.opList03 system.cpu3.fuPool.FUList5.opList04 system.cpu3.fuPool.FUList5.opList05 system.cpu3.fuPool.FUList5.opList06 system.cpu3.fuPool.FUList5.opList07 system.cpu3.fuPool.FUList5.opList08 system.cpu3.fuPool.FUList5.opList09 system.cpu3.fuPool.FUList5.opList10 system.cpu3.fuPool.FUList5.opList11 system.cpu3.fuPool.FUList5.opList12 system.cpu3.fuPool.FUList5.opList13 system.cpu3.fuPool.FUList5.opList14 system.cpu3.fuPool.FUList5.opList15 system.cpu3.fuPool.FUList5.opList16 system.cpu3.fuPool.FUList5.opList17 system.cpu3.fuPool.FUList5.opList18 system.cpu3.fuPool.FUList5.opList19

[system.cpu3.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList6]
type=FUDesc
children=opList
count=0
eventq_index=0
opList=system.cpu3.fuPool.FUList6.opList

[system.cpu3.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
eventq_index=0
opList=system.cpu3.fuPool.FUList7.opList0 system.cpu3.fuPool.FUList7.opList1

[system.cpu3.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu3.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu3.fuPool.FUList8.opList

[system.cpu3.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu3.interrupts]
type=X86LocalApic
clk_domain=system.cpu3.apic_clk_domain
eventq_index=0
int_latency=1000
pio_addr=2305843009213693952
pio_latency=100000
system=system
int_master=system.ruby.l1_cntrl3.sequencer.slave[2]
int_slave=system.ruby.l1_cntrl3.sequencer.master[1]
pio=system.ruby.l1_cntrl3.sequencer.master[0]

[system.cpu3.isa]
type=X86ISA
eventq_index=0

[system.cpu3.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=system.cpu3.itb.walker

[system.cpu3.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
system=system
port=system.ruby.l1_cntrl3.sequencer.slave[3]

[system.cpu3.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.000000

[system.datapaths]
type=HybridDatapath
children=clk_domain
acceleratorId=272
acceleratorName=datapath272
benchName=./outputs/stencil-stencil2d-gem5-accel
cacheAssoc=1
cacheBandwidth=4
cacheHitLatency=1
cacheLineSize=64
cacheQueueSize=32
cacheSize=16kB
cactiCacheConfig=
cactiCacheQueueConfig=
clk_domain=system.datapaths.clk_domain
configFileName=./stencil-stencil2d.cfg
cycleTime=1
dmaChunkSize=64
dmaFetchFromDRAM=false
dmaSetupOverhead=0
enableStatsDump=false
eventq_index=0
executeStandalone=false
experimentName=NULL
hostPageWalk=false
ignoreCacheFlush=true
invalidateOnDmaStore=false
isPerfectTranslation=true
l2cacheSize=128kB
maxDmaRequests=16
multiChannelDMA=false
numOutStandingWalks=1
outputPrefix=./outputs/stencil-stencil2d-gem5-accel
pipelinedDma=false
recordMemoryTrace=false
spadPorts=1
system=system
tlbAccessLatency=2
tlbAssoc=0
tlbBandwidth=1
tlbCactiConfig=./../../common/test_cacti_tlb.cfg
tlbEntries=8
tlbHitLatency=2
tlbMissLatency=400
tlbPageBytes=4096
traceFileName=./dynamic_trace.gz
useDb=false
cache_port=system.ruby.accel_l1_cntrl4.sequencer.slave[0]
spad_port=system.ruby.dma_cntrl0.dma_sequencer.slave

[system.datapaths.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.mem_ctrls0]
type=DRAMCtrl
IDD0=0.008000
IDD02=0.060000
IDD2N=0.000800
IDD2N2=0.026000
IDD2P0=0.000000
IDD2P02=0.000000
IDD2P1=0.000000
IDD2P12=0.000000
IDD3N=0.002000
IDD3N2=0.034000
IDD3P0=0.000000
IDD3P02=0.000000
IDD3P1=0.000000
IDD3P12=0.000000
IDD4R=0.002000
IDD4R2=0.230000
IDD4W=0.002000
IDD4W2=0.190000
IDD5=0.028000
IDD52=0.150000
IDD6=0.000000
IDD62=0.000000
VDD=1.800000
VDD2=1.200000
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
burst_length=8
channels=2
clk_domain=system.clk_domain
conf_table_reported=true
device_bus_width=32
device_rowbuffer_size=4096
device_size=536870912
devices_per_rank=1
dll=false
eventq_index=0
in_addr_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
page_policy=open_adaptive
range=0:1073741823
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=5000
tCCD_L=0
tCK=1250
tCL=15000
tCS=2500
tRAS=42000
tRCD=18000
tREFI=3900000
tRFC=130000
tRP=18000
tRRD=10000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tXAW=50000
tXP=0
tXPDLL=0
tXS=0
tXSDLL=0
write_buffer_size=64
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.ruby.crossbars.master[0]

[system.mem_ctrls1]
type=DRAMCtrl
IDD0=0.008000
IDD02=0.060000
IDD2N=0.000800
IDD2N2=0.026000
IDD2P0=0.000000
IDD2P02=0.000000
IDD2P1=0.000000
IDD2P12=0.000000
IDD3N=0.002000
IDD3N2=0.034000
IDD3P0=0.000000
IDD3P02=0.000000
IDD3P1=0.000000
IDD3P12=0.000000
IDD4R=0.002000
IDD4R2=0.230000
IDD4W=0.002000
IDD4W2=0.190000
IDD5=0.028000
IDD52=0.150000
IDD6=0.000000
IDD62=0.000000
VDD=1.800000
VDD2=1.200000
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
burst_length=8
channels=2
clk_domain=system.clk_domain
conf_table_reported=true
device_bus_width=32
device_rowbuffer_size=4096
device_size=536870912
devices_per_rank=1
dll=false
eventq_index=0
in_addr_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
page_policy=open_adaptive
range=0:1073741823
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=5000
tCCD_L=0
tCK=1250
tCL=15000
tCS=2500
tRAS=42000
tRCD=18000
tREFI=3900000
tRFC=130000
tRP=18000
tRRD=10000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tXAW=50000
tXP=0
tXPDLL=0
tXS=0
tXSDLL=0
write_buffer_size=64
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.ruby.crossbars.master[1]

[system.ruby]
type=RubySystem
children=accel_l1_cntrl4 crossbars dir_cntrl0 dma_cntrl0 l1_cntrl0 l1_cntrl1 l1_cntrl2 l1_cntrl3 l2_cntrl0 memctrl_clk_domain network
access_backing_store=false
all_instructions=false
block_size_bytes=64
clk_domain=system.clk_domain
eventq_index=0
hot_lines=false
memory_size_bits=48
num_of_sequencers=4
phys_mem=Null
random_seed=1234
randomization=false

[system.ruby.accel_l1_cntrl4]
type=L1Cache_Controller
children=L1Dcache L1Icache sequencer
ClusterNum=0
L1Dcache=system.ruby.accel_l1_cntrl4.L1Dcache
L1Icache=system.ruby.accel_l1_cntrl4.L1Icache
buffer_size=0
clk_domain=system.datapaths.clk_domain
cluster_id=0
eventq_index=0
l2_select_num_bits=0
number_of_TBEs=64
recycle_latency=10
request_latency=2
ruby_system=system.ruby
send_evictions=true
sequencer=system.ruby.accel_l1_cntrl4.sequencer
system=system
transitions_per_cycle=4
use_timeout_latency=50
version=4
requestFromL1Cache=system.ruby.network.slave[8]
requestToL1Cache=system.ruby.network.master[8]
responseFromL1Cache=system.ruby.network.slave[9]
responseToL1Cache=system.ruby.network.master[9]

[system.ruby.accel_l1_cntrl4.L1Dcache]
type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=2
eventq_index=0
is_icache=false
latency=3
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=16384
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=2

[system.ruby.accel_l1_cntrl4.L1Icache]
type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=2
eventq_index=0
is_icache=true
latency=3
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=16384
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=2

[system.ruby.accel_l1_cntrl4.sequencer]
type=RubySequencer
clk_domain=system.datapaths.clk_domain
dcache=system.ruby.accel_l1_cntrl4.L1Dcache
deadlock_threshold=500000
eventq_index=0
icache=system.ruby.accel_l1_cntrl4.L1Icache
max_outstanding_requests=16
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_network_tester=false
using_ruby_tester=false
version=4
slave=system.datapaths.cache_port

[system.ruby.crossbars]
type=NoncoherentXBar
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
is_perfect_bus=false
response_latency=2
use_default_range=false
width=4096
master=system.mem_ctrls0.port system.mem_ctrls1.port
slave=system.ruby.dma_cntrl0.memory system.ruby.dir_cntrl0.memory

[system.ruby.dir_cntrl0]
type=Directory_Controller
children=directory probeFilter
buffer_size=0
clk_domain=system.clk_domain
cluster_id=0
directory=system.ruby.dir_cntrl0.directory
directory_latency=6
eventq_index=0
full_bit_dir_enabled=false
number_of_TBEs=32
probeFilter=system.ruby.dir_cntrl0.probeFilter
probe_filter_enabled=false
recycle_latency=10
ruby_system=system.ruby
system=system
to_memory_controller_latency=2
transitions_per_cycle=4
version=0
forwardFromDir=system.ruby.network.slave[14]
memory=system.ruby.crossbars.slave[1]
requestToDir=system.ruby.network.master[13]
responseFromDir=system.ruby.network.slave[13]
responseToDir=system.ruby.network.master[14]

[system.ruby.dir_cntrl0.directory]
type=RubyDirectoryMemory
eventq_index=0
numa_high_bit=5
size=1073741824
version=0

[system.ruby.dir_cntrl0.probeFilter]
type=RubyCache
assoc=8
dataAccessLatency=4
dataArrayBanks=4
eventq_index=0
is_icache=false
latency=1
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=1073741824
start_index_bit=6
tagAccessLatency=4
tagArrayBanks=4

[system.ruby.dma_cntrl0]
type=DMA_Controller
children=dma_sequencer
buffer_size=0
clk_domain=system.clk_domain
cluster_id=0
dma_sequencer=system.ruby.dma_cntrl0.dma_sequencer
eventq_index=0
number_of_TBEs=16
recycle_latency=10
request_latency=6
response_latency=1
ruby_system=system.ruby
system=system
to_memory_controller_latency=6
transitions_per_cycle=4
version=0
memory=system.ruby.crossbars.slave[0]
reqToDir=system.ruby.network.slave[15]
respToDir=system.ruby.network.slave[16]
responseFromDir=system.ruby.network.master[15]

[system.ruby.dma_cntrl0.dma_sequencer]
type=DMASequencer
clk_domain=system.clk_domain
eventq_index=0
max_outstanding_requests=16
ruby_system=system.ruby
system=system
using_ruby_tester=false
version=0
slave=system.datapaths.spad_port

[system.ruby.l1_cntrl0]
type=L1Cache_Controller
children=L1Dcache L1Icache sequencer
ClusterNum=0
L1Dcache=system.ruby.l1_cntrl0.L1Dcache
L1Icache=system.ruby.l1_cntrl0.L1Icache
buffer_size=0
clk_domain=system.cpu_clk_domain
cluster_id=0
eventq_index=0
l2_select_num_bits=0
number_of_TBEs=64
recycle_latency=10
request_latency=2
ruby_system=system.ruby
send_evictions=true
sequencer=system.ruby.l1_cntrl0.sequencer
system=system
transitions_per_cycle=4
use_timeout_latency=50
version=0
requestFromL1Cache=system.ruby.network.slave[0]
requestToL1Cache=system.ruby.network.master[0]
responseFromL1Cache=system.ruby.network.slave[1]
responseToL1Cache=system.ruby.network.master[1]

[system.ruby.l1_cntrl0.L1Dcache]
type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=2
eventq_index=0
is_icache=false
latency=3
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=65536
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=2

[system.ruby.l1_cntrl0.L1Icache]
type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=2
eventq_index=0
is_icache=true
latency=3
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=2

[system.ruby.l1_cntrl0.sequencer]
type=RubySequencer
clk_domain=system.cpu_clk_domain
dcache=system.ruby.l1_cntrl0.L1Dcache
deadlock_threshold=500000
eventq_index=0
icache=system.ruby.l1_cntrl0.L1Icache
max_outstanding_requests=16
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_network_tester=false
using_ruby_tester=false
version=0
master=system.cpu0.interrupts.pio system.cpu0.interrupts.int_slave
slave=system.cpu0.icache_port system.cpu0.dcache_port system.cpu0.interrupts.int_master system.cpu0.itb.walker.port system.cpu0.dtb.walker.port

[system.ruby.l1_cntrl1]
type=L1Cache_Controller
children=L1Dcache L1Icache sequencer
ClusterNum=0
L1Dcache=system.ruby.l1_cntrl1.L1Dcache
L1Icache=system.ruby.l1_cntrl1.L1Icache
buffer_size=0
clk_domain=system.cpu_clk_domain
cluster_id=0
eventq_index=0
l2_select_num_bits=0
number_of_TBEs=64
recycle_latency=10
request_latency=2
ruby_system=system.ruby
send_evictions=true
sequencer=system.ruby.l1_cntrl1.sequencer
system=system
transitions_per_cycle=4
use_timeout_latency=50
version=1
requestFromL1Cache=system.ruby.network.slave[2]
requestToL1Cache=system.ruby.network.master[2]
responseFromL1Cache=system.ruby.network.slave[3]
responseToL1Cache=system.ruby.network.master[3]

[system.ruby.l1_cntrl1.L1Dcache]
type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=2
eventq_index=0
is_icache=false
latency=3
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=65536
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=2

[system.ruby.l1_cntrl1.L1Icache]
type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=2
eventq_index=0
is_icache=true
latency=3
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=2

[system.ruby.l1_cntrl1.sequencer]
type=RubySequencer
clk_domain=system.cpu_clk_domain
dcache=system.ruby.l1_cntrl1.L1Dcache
deadlock_threshold=500000
eventq_index=0
icache=system.ruby.l1_cntrl1.L1Icache
max_outstanding_requests=16
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_network_tester=false
using_ruby_tester=false
version=1
master=system.cpu1.interrupts.pio system.cpu1.interrupts.int_slave
slave=system.cpu1.icache_port system.cpu1.dcache_port system.cpu1.interrupts.int_master system.cpu1.itb.walker.port system.cpu1.dtb.walker.port

[system.ruby.l1_cntrl2]
type=L1Cache_Controller
children=L1Dcache L1Icache sequencer
ClusterNum=0
L1Dcache=system.ruby.l1_cntrl2.L1Dcache
L1Icache=system.ruby.l1_cntrl2.L1Icache
buffer_size=0
clk_domain=system.cpu_clk_domain
cluster_id=0
eventq_index=0
l2_select_num_bits=0
number_of_TBEs=64
recycle_latency=10
request_latency=2
ruby_system=system.ruby
send_evictions=true
sequencer=system.ruby.l1_cntrl2.sequencer
system=system
transitions_per_cycle=4
use_timeout_latency=50
version=2
requestFromL1Cache=system.ruby.network.slave[4]
requestToL1Cache=system.ruby.network.master[4]
responseFromL1Cache=system.ruby.network.slave[5]
responseToL1Cache=system.ruby.network.master[5]

[system.ruby.l1_cntrl2.L1Dcache]
type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=2
eventq_index=0
is_icache=false
latency=3
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=65536
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=2

[system.ruby.l1_cntrl2.L1Icache]
type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=2
eventq_index=0
is_icache=true
latency=3
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=2

[system.ruby.l1_cntrl2.sequencer]
type=RubySequencer
clk_domain=system.cpu_clk_domain
dcache=system.ruby.l1_cntrl2.L1Dcache
deadlock_threshold=500000
eventq_index=0
icache=system.ruby.l1_cntrl2.L1Icache
max_outstanding_requests=16
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_network_tester=false
using_ruby_tester=false
version=2
master=system.cpu2.interrupts.pio system.cpu2.interrupts.int_slave
slave=system.cpu2.icache_port system.cpu2.dcache_port system.cpu2.interrupts.int_master system.cpu2.itb.walker.port system.cpu2.dtb.walker.port

[system.ruby.l1_cntrl3]
type=L1Cache_Controller
children=L1Dcache L1Icache sequencer
ClusterNum=0
L1Dcache=system.ruby.l1_cntrl3.L1Dcache
L1Icache=system.ruby.l1_cntrl3.L1Icache
buffer_size=0
clk_domain=system.cpu_clk_domain
cluster_id=0
eventq_index=0
l2_select_num_bits=0
number_of_TBEs=64
recycle_latency=10
request_latency=2
ruby_system=system.ruby
send_evictions=true
sequencer=system.ruby.l1_cntrl3.sequencer
system=system
transitions_per_cycle=4
use_timeout_latency=50
version=3
requestFromL1Cache=system.ruby.network.slave[6]
requestToL1Cache=system.ruby.network.master[6]
responseFromL1Cache=system.ruby.network.slave[7]
responseToL1Cache=system.ruby.network.master[7]

[system.ruby.l1_cntrl3.L1Dcache]
type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=2
eventq_index=0
is_icache=false
latency=3
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=65536
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=2

[system.ruby.l1_cntrl3.L1Icache]
type=RubyCache
assoc=2
dataAccessLatency=1
dataArrayBanks=2
eventq_index=0
is_icache=true
latency=3
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=2

[system.ruby.l1_cntrl3.sequencer]
type=RubySequencer
clk_domain=system.cpu_clk_domain
dcache=system.ruby.l1_cntrl3.L1Dcache
deadlock_threshold=500000
eventq_index=0
icache=system.ruby.l1_cntrl3.L1Icache
max_outstanding_requests=16
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_network_tester=false
using_ruby_tester=false
version=3
master=system.cpu3.interrupts.pio system.cpu3.interrupts.int_slave
slave=system.cpu3.icache_port system.cpu3.dcache_port system.cpu3.interrupts.int_master system.cpu3.itb.walker.port system.cpu3.dtb.walker.port

[system.ruby.l2_cntrl0]
type=L2Cache_Controller
children=L2cache
L2cache=system.ruby.l2_cntrl0.L2cache
buffer_size=0
clk_domain=system.clk_domain
cluster_id=0
eventq_index=0
number_of_TBEs=64
recycle_latency=10
request_latency=2
response_latency=2
ruby_system=system.ruby
system=system
transitions_per_cycle=4
version=0
GlobalRequestFromL2Cache=system.ruby.network.slave[10]
GlobalRequestToL2Cache=system.ruby.network.master[10]
L1RequestFromL2Cache=system.ruby.network.slave[11]
L1RequestToL2Cache=system.ruby.network.master[11]
responseFromL2Cache=system.ruby.network.slave[12]
responseToL2Cache=system.ruby.network.master[12]

[system.ruby.l2_cntrl0.L2cache]
type=RubyCache
assoc=8
dataAccessLatency=5
dataArrayBanks=8
eventq_index=0
is_icache=false
latency=15
replacement_policy=PSEUDO_LRU
resourceStalls=false
size=16777216
start_index_bit=6
tagAccessLatency=5
tagArrayBanks=8

[system.ruby.memctrl_clk_domain]
type=DerivedClockDomain
clk_divider=3
clk_domain=system.clk_domain
eventq_index=0

[system.ruby.network]
type=SimpleNetwork
children=ext_links0 ext_links1 ext_links2 ext_links3 ext_links4 ext_links5 ext_links6 ext_links7 int_links
adaptive_routing=false
buffer_size=0
clk_domain=system.clk_domain
control_msg_size=8
endpoint_bandwidth=1000
eventq_index=0
ext_links=system.ruby.network.ext_links0 system.ruby.network.ext_links1 system.ruby.network.ext_links2 system.ruby.network.ext_links3 system.ruby.network.ext_links4 system.ruby.network.ext_links5 system.ruby.network.ext_links6 system.ruby.network.ext_links7
int_links=system.ruby.network.int_links
netifs=
number_of_virtual_networks=10
routers=system.ruby.network.ext_links0.int_node system.ruby.network.ext_links3.int_node
ruby_system=system.ruby
topology=Cluster
master=system.ruby.l1_cntrl0.requestToL1Cache system.ruby.l1_cntrl0.responseToL1Cache system.ruby.l1_cntrl1.requestToL1Cache system.ruby.l1_cntrl1.responseToL1Cache system.ruby.l1_cntrl2.requestToL1Cache system.ruby.l1_cntrl2.responseToL1Cache system.ruby.l1_cntrl3.requestToL1Cache system.ruby.l1_cntrl3.responseToL1Cache system.ruby.accel_l1_cntrl4.requestToL1Cache system.ruby.accel_l1_cntrl4.responseToL1Cache system.ruby.l2_cntrl0.GlobalRequestToL2Cache system.ruby.l2_cntrl0.L1RequestToL2Cache system.ruby.l2_cntrl0.responseToL2Cache system.ruby.dir_cntrl0.requestToDir system.ruby.dir_cntrl0.responseToDir system.ruby.dma_cntrl0.responseFromDir
slave=system.ruby.l1_cntrl0.requestFromL1Cache system.ruby.l1_cntrl0.responseFromL1Cache system.ruby.l1_cntrl1.requestFromL1Cache system.ruby.l1_cntrl1.responseFromL1Cache system.ruby.l1_cntrl2.requestFromL1Cache system.ruby.l1_cntrl2.responseFromL1Cache system.ruby.l1_cntrl3.requestFromL1Cache system.ruby.l1_cntrl3.responseFromL1Cache system.ruby.accel_l1_cntrl4.requestFromL1Cache system.ruby.accel_l1_cntrl4.responseFromL1Cache system.ruby.l2_cntrl0.GlobalRequestFromL2Cache system.ruby.l2_cntrl0.L1RequestFromL2Cache system.ruby.l2_cntrl0.responseFromL2Cache system.ruby.dir_cntrl0.responseFromDir system.ruby.dir_cntrl0.forwardFromDir system.ruby.dma_cntrl0.reqToDir system.ruby.dma_cntrl0.respToDir

[system.ruby.network.ext_links0]
type=SimpleExtLink
children=int_node
bandwidth_factor=4096
eventq_index=0
ext_node=system.ruby.l2_cntrl0
int_node=system.ruby.network.ext_links0.int_node
latency=2
link_id=0
weight=1

[system.ruby.network.ext_links0.int_node]
type=Switch
clk_domain=system.clk_domain
eventq_index=0
router_id=0
virt_nets=10

[system.ruby.network.ext_links1]
type=SimpleExtLink
bandwidth_factor=4096
eventq_index=0
ext_node=system.ruby.dir_cntrl0
int_node=system.ruby.network.ext_links0.int_node
latency=6
link_id=1
weight=1

[system.ruby.network.ext_links2]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.dma_cntrl0
int_node=system.ruby.network.ext_links0.int_node
latency=6
link_id=2
weight=1

[system.ruby.network.ext_links3]
type=SimpleExtLink
children=int_node
bandwidth_factor=4096
eventq_index=0
ext_node=system.ruby.l1_cntrl0
int_node=system.ruby.network.ext_links3.int_node
latency=1
link_id=3
weight=1

[system.ruby.network.ext_links3.int_node]
type=Switch
clk_domain=system.clk_domain
eventq_index=0
router_id=1
virt_nets=10

[system.ruby.network.ext_links4]
type=SimpleExtLink
bandwidth_factor=4096
eventq_index=0
ext_node=system.ruby.l1_cntrl1
int_node=system.ruby.network.ext_links3.int_node
latency=1
link_id=4
weight=1

[system.ruby.network.ext_links5]
type=SimpleExtLink
bandwidth_factor=4096
eventq_index=0
ext_node=system.ruby.l1_cntrl2
int_node=system.ruby.network.ext_links3.int_node
latency=1
link_id=5
weight=1

[system.ruby.network.ext_links6]
type=SimpleExtLink
bandwidth_factor=4096
eventq_index=0
ext_node=system.ruby.l1_cntrl3
int_node=system.ruby.network.ext_links3.int_node
latency=1
link_id=6
weight=1

[system.ruby.network.ext_links7]
type=SimpleExtLink
bandwidth_factor=4096
eventq_index=0
ext_node=system.ruby.accel_l1_cntrl4
int_node=system.ruby.network.ext_links3.int_node
latency=1
link_id=7
weight=1

[system.ruby.network.int_links]
type=SimpleIntLink
bandwidth_factor=4096
eventq_index=0
latency=2
link_id=0
node_a=system.ruby.network.ext_links0.int_node
node_b=system.ruby.network.ext_links3.int_node
weight=1

[system.sys_port_proxy]
type=RubyPortProxy
clk_domain=system.clk_domain
eventq_index=0
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=0
slave=system.system_port

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.000000

