JDF B
// Created by Version 1.3 
PROJECT Untitled
DESIGN pull Normal
DEVKIT LC4256ZE-7TN100C
ENTRY Schematic/VHDL
MODULE vhdlpull.vhd
MODSTYLE pull Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE pull
