$date
	Sat Oct 22 21:29:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#315961
b10110 !
1"
#315962
b10110 &
b10110 %
1$
#315963
0"
#315966
b1011 &
b1011 %
#315970
b100010 &
b100010 %
#315974
b10001 &
b10001 %
#315978
b110100 &
b110100 %
#315982
b11010 &
b11010 %
#315986
b1101 &
b1101 %
#315990
b101000 &
b101000 %
#315994
b10100 &
b10100 %
#315998
b1010 &
b1010 %
#316002
b101 &
b101 %
#316006
b10000 &
b10000 %
#316010
b1000 &
b1000 %
#316014
b100 &
b100 %
#316018
b10 &
b10 %
#316022
b1 &
1#
b1 %
#316026
b0 &
b0 %
0#
0$
#1279371
b101 !
1"
#1279374
b101 &
b101 %
1$
#1279375
0"
#1279378
b10000 &
b10000 %
#1279382
b1000 &
b1000 %
#1279386
b100 &
b100 %
#1279390
b10 &
b10 %
#1279394
b1 &
b1 %
1#
#1279398
b0 &
0#
b0 %
0$
#2248478
b1101 &
b1101 %
1$
b1101 !
1"
#2248479
0"
#2248482
b101000 &
b101000 %
#2248486
b10100 &
b10100 %
#2248490
b1010 &
b1010 %
#2248494
b101 &
b101 %
#2248498
b10000 &
b10000 %
#2248502
b1000 &
b1000 %
#2248506
b100 &
b100 %
#2248510
b10 &
b10 %
#2248514
b1 &
b1 %
1#
#2248518
b0 &
0#
b0 %
0$
#4500012
