0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Bryce/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Bryce/Lab1/Lab1.srcs/sim_1/new/halfadder_test.sv,1547593466,systemVerilog,,,,halfadder_test,,,,,,,,
C:/Users/Bryce/Lab1/Lab1.srcs/sources_1/new/halfadder.sv,1547594689,systemVerilog,,C:/Users/Bryce/Lab1/Lab1.srcs/sim_1/new/halfadder_test.sv,,halfadder,,,,,,,,
