<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SchedulerRegistry.h source code [llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::RegisterScheduler "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='SchedulerRegistry.h.html'>SchedulerRegistry.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/SchedulerRegistry.h -------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the implementation for instruction scheduler function</i></td></tr>
<tr><th id="10">10</th><td><i>// pass registry (RegisterScheduler).</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_SCHEDULERREGISTRY_H">LLVM_CODEGEN_SCHEDULERREGISTRY_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_SCHEDULERREGISTRY_H" data-ref="_M/LLVM_CODEGEN_SCHEDULERREGISTRY_H">LLVM_CODEGEN_SCHEDULERREGISTRY_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MachinePassRegistry.h.html">"llvm/CodeGen/MachinePassRegistry.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="23">23</th><td><i>///</i></td></tr>
<tr><th id="24">24</th><td><i>/// RegisterScheduler class - Track the registration of instruction schedulers.</i></td></tr>
<tr><th id="25">25</th><td><i>///</i></td></tr>
<tr><th id="26">26</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>class</b> <dfn class="type" id="llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes" data-ref-filename="llvm..ScheduleDAGSDNodes">ScheduleDAGSDNodes</dfn>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <dfn class="type" id="llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel" data-ref-filename="llvm..SelectionDAGISel">SelectionDAGISel</dfn>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>class</b> <dfn class="type def" id="llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler" data-ref-filename="llvm..RegisterScheduler">RegisterScheduler</dfn></td></tr>
<tr><th id="32">32</th><td>    : <b>public</b> <a class="type" href="MachinePassRegistry.h.html#llvm::MachinePassRegistryNode" title='llvm::MachinePassRegistryNode' data-ref="llvm::MachinePassRegistryNode" data-ref-filename="llvm..MachinePassRegistryNode">MachinePassRegistryNode</a>&lt;</td></tr>
<tr><th id="33">33</th><td>          <a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes" data-ref-filename="llvm..ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *(*)(<a class="type" href="#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel" data-ref-filename="llvm..SelectionDAGISel">SelectionDAGISel</a> *, <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a>)&gt; {</td></tr>
<tr><th id="34">34</th><td><b>public</b>:</td></tr>
<tr><th id="35">35</th><td>  <b>using</b> <dfn class="typedef" id="llvm::RegisterScheduler::FunctionPassCtor" title='llvm::RegisterScheduler::FunctionPassCtor' data-type='llvm::ScheduleDAGSDNodes *(*)(llvm::SelectionDAGISel *, CodeGenOpt::Level)' data-ref="llvm::RegisterScheduler::FunctionPassCtor" data-ref-filename="llvm..RegisterScheduler..FunctionPassCtor">FunctionPassCtor</dfn> = <a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes" data-ref-filename="llvm..ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *(*)(<a class="type" href="#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel" data-ref-filename="llvm..SelectionDAGISel">SelectionDAGISel</a>*,</td></tr>
<tr><th id="36">36</th><td>                                                   <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a>);</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <em>static</em> <a class="type" href="MachinePassRegistry.h.html#llvm::MachinePassRegistry" title='llvm::MachinePassRegistry' data-ref="llvm::MachinePassRegistry" data-ref-filename="llvm..MachinePassRegistry">MachinePassRegistry</a>&lt;<a class="typedef" href="#llvm::RegisterScheduler::FunctionPassCtor" title='llvm::RegisterScheduler::FunctionPassCtor' data-type='llvm::ScheduleDAGSDNodes *(*)(llvm::SelectionDAGISel *, CodeGenOpt::Level)' data-ref="llvm::RegisterScheduler::FunctionPassCtor" data-ref-filename="llvm..RegisterScheduler..FunctionPassCtor">FunctionPassCtor</a>&gt; <dfn class="decl" id="llvm::RegisterScheduler::Registry" title='llvm::RegisterScheduler::Registry' data-ref="llvm::RegisterScheduler::Registry" data-ref-filename="llvm..RegisterScheduler..Registry">Registry</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <dfn class="decl def fn" id="_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE" title='llvm::RegisterScheduler::RegisterScheduler' data-ref="_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE" data-ref-filename="_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE">RegisterScheduler</dfn>(<em>const</em> <em>char</em> *<dfn class="local col4 decl" id="3404N" title='N' data-type='const char *' data-ref="3404N" data-ref-filename="3404N">N</dfn>, <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="3405D" title='D' data-type='const char *' data-ref="3405D" data-ref-filename="3405D">D</dfn>, <a class="typedef" href="#llvm::RegisterScheduler::FunctionPassCtor" title='llvm::RegisterScheduler::FunctionPassCtor' data-type='llvm::ScheduleDAGSDNodes *(*)(llvm::SelectionDAGISel *, CodeGenOpt::Level)' data-ref="llvm::RegisterScheduler::FunctionPassCtor" data-ref-filename="llvm..RegisterScheduler..FunctionPassCtor">FunctionPassCtor</a> <dfn class="local col6 decl" id="3406C" title='C' data-type='llvm::RegisterScheduler::FunctionPassCtor' data-ref="3406C" data-ref-filename="3406C">C</dfn>)</td></tr>
<tr><th id="41">41</th><td>      : <a class="type" href="MachinePassRegistry.h.html#llvm::MachinePassRegistryNode" title='llvm::MachinePassRegistryNode' data-ref="llvm::MachinePassRegistryNode" data-ref-filename="llvm..MachinePassRegistryNode">MachinePassRegistryNode</a><a class="ref fn" href="MachinePassRegistry.h.html#_ZN4llvm23MachinePassRegistryNodeC1EPKcS2_T_" title='llvm::MachinePassRegistryNode::MachinePassRegistryNode&lt;PassCtorTy&gt;' data-ref="_ZN4llvm23MachinePassRegistryNodeC1EPKcS2_T_" data-ref-filename="_ZN4llvm23MachinePassRegistryNodeC1EPKcS2_T_">(</a><a class="local col4 ref" href="#3404N" title='N' data-ref="3404N" data-ref-filename="3404N">N</a>, <a class="local col5 ref" href="#3405D" title='D' data-ref="3405D" data-ref-filename="3405D">D</a>, <a class="local col6 ref" href="#3406C" title='C' data-ref="3406C" data-ref-filename="3406C">C</a>) {</td></tr>
<tr><th id="42">42</th><td>    <a class="member" href="#llvm::RegisterScheduler::Registry" title='llvm::RegisterScheduler::Registry' data-ref="llvm::RegisterScheduler::Registry" data-ref-filename="llvm..RegisterScheduler..Registry">Registry</a>.<a class="ref fn" href="MachinePassRegistry.h.html#_ZN4llvm19MachinePassRegistry3AddEPNS_23MachinePassRegistryNodeIT_EE" title='llvm::MachinePassRegistry::Add' data-ref="_ZN4llvm19MachinePassRegistry3AddEPNS_23MachinePassRegistryNodeIT_EE" data-ref-filename="_ZN4llvm19MachinePassRegistry3AddEPNS_23MachinePassRegistryNodeIT_EE">Add</a>(<b>this</b>);</td></tr>
<tr><th id="43">43</th><td>  }</td></tr>
<tr><th id="44">44</th><td>  <dfn class="decl def fn" id="_ZN4llvm17RegisterSchedulerD1Ev" title='llvm::RegisterScheduler::~RegisterScheduler' data-ref="_ZN4llvm17RegisterSchedulerD1Ev" data-ref-filename="_ZN4llvm17RegisterSchedulerD1Ev">~RegisterScheduler</dfn>() { <a class="member" href="#llvm::RegisterScheduler::Registry" title='llvm::RegisterScheduler::Registry' data-ref="llvm::RegisterScheduler::Registry" data-ref-filename="llvm..RegisterScheduler..Registry">Registry</a>.<a class="ref fn" href="MachinePassRegistry.h.html#_ZN4llvm19MachinePassRegistry6RemoveEPNS_23MachinePassRegistryNodeIT_EE" title='llvm::MachinePassRegistry::Remove' data-ref="_ZN4llvm19MachinePassRegistry6RemoveEPNS_23MachinePassRegistryNodeIT_EE" data-ref-filename="_ZN4llvm19MachinePassRegistry6RemoveEPNS_23MachinePassRegistryNodeIT_EE">Remove</a>(<b>this</b>); }</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i>// Accessors.</i></td></tr>
<tr><th id="48">48</th><td>  <a class="type" href="#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler" data-ref-filename="llvm..RegisterScheduler">RegisterScheduler</a> *<dfn class="decl def fn" id="_ZNK4llvm17RegisterScheduler7getNextEv" title='llvm::RegisterScheduler::getNext' data-ref="_ZNK4llvm17RegisterScheduler7getNextEv" data-ref-filename="_ZNK4llvm17RegisterScheduler7getNextEv">getNext</dfn>() <em>const</em> {</td></tr>
<tr><th id="49">49</th><td>    <b>return</b> (<a class="type" href="#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler" data-ref-filename="llvm..RegisterScheduler">RegisterScheduler</a> *)<a class="type" href="MachinePassRegistry.h.html#llvm::MachinePassRegistryNode" title='llvm::MachinePassRegistryNode' data-ref="llvm::MachinePassRegistryNode" data-ref-filename="llvm..MachinePassRegistryNode">MachinePassRegistryNode</a>::<a class="member fn" href="MachinePassRegistry.h.html#_ZNK4llvm23MachinePassRegistryNode7getNextEv" title='llvm::MachinePassRegistryNode::getNext' data-ref="_ZNK4llvm23MachinePassRegistryNode7getNextEv" data-ref-filename="_ZNK4llvm23MachinePassRegistryNode7getNextEv">getNext</a>();</td></tr>
<tr><th id="50">50</th><td>  }</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>static</em> <a class="type" href="#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler" data-ref-filename="llvm..RegisterScheduler">RegisterScheduler</a> *<dfn class="decl def fn" id="_ZN4llvm17RegisterScheduler7getListEv" title='llvm::RegisterScheduler::getList' data-ref="_ZN4llvm17RegisterScheduler7getListEv" data-ref-filename="_ZN4llvm17RegisterScheduler7getListEv">getList</dfn>() {</td></tr>
<tr><th id="53">53</th><td>    <b>return</b> (<a class="type" href="#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler" data-ref-filename="llvm..RegisterScheduler">RegisterScheduler</a> *)<a class="member" href="#llvm::RegisterScheduler::Registry" title='llvm::RegisterScheduler::Registry' data-ref="llvm::RegisterScheduler::Registry" data-ref-filename="llvm..RegisterScheduler..Registry">Registry</a>.<a class="ref fn" href="MachinePassRegistry.h.html#_ZN4llvm19MachinePassRegistry7getListEv" title='llvm::MachinePassRegistry::getList' data-ref="_ZN4llvm19MachinePassRegistry7getListEv" data-ref-filename="_ZN4llvm19MachinePassRegistry7getListEv">getList</a>();</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>static</em> <em>void</em> <dfn class="decl def fn" id="_ZN4llvm17RegisterScheduler11setListenerEPNS_27MachinePassRegistryListenerIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEEEE" title='llvm::RegisterScheduler::setListener' data-ref="_ZN4llvm17RegisterScheduler11setListenerEPNS_27MachinePassRegistryListenerIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEEEE" data-ref-filename="_ZN4llvm17RegisterScheduler11setListenerEPNS_27MachinePassRegistryListenerIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEEEE">setListener</dfn>(<a class="type" href="MachinePassRegistry.h.html#llvm::MachinePassRegistryListener" title='llvm::MachinePassRegistryListener' data-ref="llvm::MachinePassRegistryListener" data-ref-filename="llvm..MachinePassRegistryListener">MachinePassRegistryListener</a>&lt;<a class="typedef" href="#llvm::RegisterScheduler::FunctionPassCtor" title='llvm::RegisterScheduler::FunctionPassCtor' data-type='llvm::ScheduleDAGSDNodes *(*)(llvm::SelectionDAGISel *, CodeGenOpt::Level)' data-ref="llvm::RegisterScheduler::FunctionPassCtor" data-ref-filename="llvm..RegisterScheduler..FunctionPassCtor">FunctionPassCtor</a>&gt; *<dfn class="local col7 decl" id="3407L" title='L' data-type='MachinePassRegistryListener&lt;llvm::RegisterScheduler::FunctionPassCtor&gt; *' data-ref="3407L" data-ref-filename="3407L">L</dfn>) {</td></tr>
<tr><th id="57">57</th><td>    <a class="member" href="#llvm::RegisterScheduler::Registry" title='llvm::RegisterScheduler::Registry' data-ref="llvm::RegisterScheduler::Registry" data-ref-filename="llvm..RegisterScheduler..Registry">Registry</a>.<a class="ref fn" href="MachinePassRegistry.h.html#_ZN4llvm19MachinePassRegistry11setListenerEPNS_27MachinePassRegistryListenerIT_EE" title='llvm::MachinePassRegistry::setListener' data-ref="_ZN4llvm19MachinePassRegistry11setListenerEPNS_27MachinePassRegistryListenerIT_EE" data-ref-filename="_ZN4llvm19MachinePassRegistry11setListenerEPNS_27MachinePassRegistryListenerIT_EE">setListener</a>(<a class="local col7 ref" href="#3407L" title='L' data-ref="3407L" data-ref-filename="3407L">L</a>);</td></tr>
<tr><th id="58">58</th><td>  }</td></tr>
<tr><th id="59">59</th><td>};</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i class="doc">/// createBURRListDAGScheduler - This creates a bottom up register usage</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">/// reduction list scheduler.</i></td></tr>
<tr><th id="63">63</th><td><a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes" data-ref-filename="llvm..ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *<dfn class="decl fn" id="_ZN4llvm26createBURRListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createBURRListDAGScheduler' data-ref="_ZN4llvm26createBURRListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" data-ref-filename="_ZN4llvm26createBURRListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createBURRListDAGScheduler</dfn>(<a class="type" href="#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel" data-ref-filename="llvm..SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col8 decl" id="3408IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="3408IS" data-ref-filename="3408IS">IS</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                               <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a> <dfn class="local col9 decl" id="3409OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="3409OptLevel" data-ref-filename="3409OptLevel">OptLevel</dfn>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i class="doc">/// createBURRListDAGScheduler - This creates a bottom up list scheduler that</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">/// schedules nodes in source code order when possible.</i></td></tr>
<tr><th id="68">68</th><td><a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes" data-ref-filename="llvm..ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *<dfn class="decl fn" id="_ZN4llvm28createSourceListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createSourceListDAGScheduler' data-ref="_ZN4llvm28createSourceListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" data-ref-filename="_ZN4llvm28createSourceListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createSourceListDAGScheduler</dfn>(<a class="type" href="#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel" data-ref-filename="llvm..SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col0 decl" id="3410IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="3410IS" data-ref-filename="3410IS">IS</dfn>,</td></tr>
<tr><th id="69">69</th><td>                                                 <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a> <dfn class="local col1 decl" id="3411OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="3411OptLevel" data-ref-filename="3411OptLevel">OptLevel</dfn>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i class="doc">/// createHybridListDAGScheduler - This creates a bottom up register pressure</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">/// aware list scheduler that make use of latency information to avoid stalls</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// for long latency instructions in low register pressure mode. In high</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">/// register pressure mode it schedules to reduce register pressure.</i></td></tr>
<tr><th id="75">75</th><td><a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes" data-ref-filename="llvm..ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *<dfn class="decl fn" id="_ZN4llvm28createHybridListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createHybridListDAGScheduler' data-ref="_ZN4llvm28createHybridListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" data-ref-filename="_ZN4llvm28createHybridListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createHybridListDAGScheduler</dfn>(<a class="type" href="#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel" data-ref-filename="llvm..SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col2 decl" id="3412IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="3412IS" data-ref-filename="3412IS">IS</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                                 <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a>);</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i class="doc">/// createILPListDAGScheduler - This creates a bottom up register pressure</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">/// aware list scheduler that tries to increase instruction level parallelism</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">/// in low register pressure mode. In high register pressure mode it schedules</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">/// to reduce register pressure.</i></td></tr>
<tr><th id="82">82</th><td><a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes" data-ref-filename="llvm..ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *<dfn class="decl fn" id="_ZN4llvm25createILPListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createILPListDAGScheduler' data-ref="_ZN4llvm25createILPListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" data-ref-filename="_ZN4llvm25createILPListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createILPListDAGScheduler</dfn>(<a class="type" href="#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel" data-ref-filename="llvm..SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col3 decl" id="3413IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="3413IS" data-ref-filename="3413IS">IS</dfn>,</td></tr>
<tr><th id="83">83</th><td>                                              <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a>);</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i class="doc">/// createFastDAGScheduler - This creates a "fast" scheduler.</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">///</i></td></tr>
<tr><th id="87">87</th><td><a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes" data-ref-filename="llvm..ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *<dfn class="decl fn" id="_ZN4llvm22createFastDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createFastDAGScheduler' data-ref="_ZN4llvm22createFastDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" data-ref-filename="_ZN4llvm22createFastDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createFastDAGScheduler</dfn>(<a class="type" href="#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel" data-ref-filename="llvm..SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col4 decl" id="3414IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="3414IS" data-ref-filename="3414IS">IS</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                           <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a> <dfn class="local col5 decl" id="3415OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="3415OptLevel" data-ref-filename="3415OptLevel">OptLevel</dfn>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i class="doc">/// createVLIWDAGScheduler - Scheduler for VLIW targets. This creates top down</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">/// DFA driven list scheduler with clustering heuristic to control</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">/// register pressure.</i></td></tr>
<tr><th id="93">93</th><td><a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes" data-ref-filename="llvm..ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *<dfn class="decl fn" id="_ZN4llvm22createVLIWDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createVLIWDAGScheduler' data-ref="_ZN4llvm22createVLIWDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" data-ref-filename="_ZN4llvm22createVLIWDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createVLIWDAGScheduler</dfn>(<a class="type" href="#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel" data-ref-filename="llvm..SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col6 decl" id="3416IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="3416IS" data-ref-filename="3416IS">IS</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                           <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a> <dfn class="local col7 decl" id="3417OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="3417OptLevel" data-ref-filename="3417OptLevel">OptLevel</dfn>);</td></tr>
<tr><th id="95">95</th><td><i class="doc">/// createDefaultScheduler - This creates an instruction scheduler appropriate</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">/// for the target.</i></td></tr>
<tr><th id="97">97</th><td><a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes" data-ref-filename="llvm..ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *<dfn class="decl fn" id="_ZN4llvm22createDefaultSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createDefaultScheduler' data-ref="_ZN4llvm22createDefaultSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" data-ref-filename="_ZN4llvm22createDefaultSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createDefaultScheduler</dfn>(<a class="type" href="#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel" data-ref-filename="llvm..SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col8 decl" id="3418IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="3418IS" data-ref-filename="3418IS">IS</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                           <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a> <dfn class="local col9 decl" id="3419OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="3419OptLevel" data-ref-filename="3419OptLevel">OptLevel</dfn>);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i class="doc">/// createDAGLinearizer - This creates a "no-scheduling" scheduler which</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">/// linearize the DAG using topological order.</i></td></tr>
<tr><th id="102">102</th><td><a class="type" href="#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes" data-ref-filename="llvm..ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *<dfn class="decl fn" id="_ZN4llvm19createDAGLinearizerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createDAGLinearizer' data-ref="_ZN4llvm19createDAGLinearizerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" data-ref-filename="_ZN4llvm19createDAGLinearizerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createDAGLinearizer</dfn>(<a class="type" href="#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel" data-ref-filename="llvm..SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col0 decl" id="3420IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="3420IS" data-ref-filename="3420IS">IS</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                        <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a> <dfn class="local col1 decl" id="3421OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="3421OptLevel" data-ref-filename="3421OptLevel">OptLevel</dfn>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_CODEGEN_SCHEDULERREGISTRY_H</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../clang/lib/CodeGen/BackendUtil.cpp.html'>llvm/clang/lib/CodeGen/BackendUtil.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>