K 10
svn:author
V 6
brlcad
K 8
svn:date
V 27
2010-01-02T14:23:03.919464Z
K 7
svn:log
V 141
invert the verbose logic test so we can reduce depth/complexity.  just return early.  remove some more register keywording while we're at it.
END
