
nn.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007844  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080079cc  080079cc  000179cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a14  08007a14  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08007a14  08007a14  00017a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a1c  08007a1c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a1c  08007a1c  00017a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a20  08007a20  00017a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08007a24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  2000000c  08007a30  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  08007a30  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013c8a  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002359  00000000  00000000  00033cc6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001348  00000000  00000000  00036020  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001230  00000000  00000000  00037368  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029213  00000000  00000000  00038598  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e003  00000000  00000000  000617ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00107901  00000000  00000000  0006f7ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001770af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005424  00000000  00000000  0017712c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080079b4 	.word	0x080079b4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080079b4 	.word	0x080079b4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2iz>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d215      	bcs.n	800099a <__aeabi_d2iz+0x36>
 800096e:	d511      	bpl.n	8000994 <__aeabi_d2iz+0x30>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d912      	bls.n	80009a0 <__aeabi_d2iz+0x3c>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800098a:	fa23 f002 	lsr.w	r0, r3, r2
 800098e:	bf18      	it	ne
 8000990:	4240      	negne	r0, r0
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d105      	bne.n	80009ac <__aeabi_d2iz+0x48>
 80009a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	bf08      	it	eq
 80009a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009aa:	4770      	bx	lr
 80009ac:	f04f 0000 	mov.w	r0, #0
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <__aeabi_uldivmod>:
 80009b4:	b953      	cbnz	r3, 80009cc <__aeabi_uldivmod+0x18>
 80009b6:	b94a      	cbnz	r2, 80009cc <__aeabi_uldivmod+0x18>
 80009b8:	2900      	cmp	r1, #0
 80009ba:	bf08      	it	eq
 80009bc:	2800      	cmpeq	r0, #0
 80009be:	bf1c      	itt	ne
 80009c0:	f04f 31ff 	movne.w	r1, #4294967295
 80009c4:	f04f 30ff 	movne.w	r0, #4294967295
 80009c8:	f000 b972 	b.w	8000cb0 <__aeabi_idiv0>
 80009cc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009d4:	f000 f806 	bl	80009e4 <__udivmoddi4>
 80009d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e0:	b004      	add	sp, #16
 80009e2:	4770      	bx	lr

080009e4 <__udivmoddi4>:
 80009e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e8:	9e08      	ldr	r6, [sp, #32]
 80009ea:	4604      	mov	r4, r0
 80009ec:	4688      	mov	r8, r1
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d14b      	bne.n	8000a8a <__udivmoddi4+0xa6>
 80009f2:	428a      	cmp	r2, r1
 80009f4:	4615      	mov	r5, r2
 80009f6:	d967      	bls.n	8000ac8 <__udivmoddi4+0xe4>
 80009f8:	fab2 f282 	clz	r2, r2
 80009fc:	b14a      	cbz	r2, 8000a12 <__udivmoddi4+0x2e>
 80009fe:	f1c2 0720 	rsb	r7, r2, #32
 8000a02:	fa01 f302 	lsl.w	r3, r1, r2
 8000a06:	fa20 f707 	lsr.w	r7, r0, r7
 8000a0a:	4095      	lsls	r5, r2
 8000a0c:	ea47 0803 	orr.w	r8, r7, r3
 8000a10:	4094      	lsls	r4, r2
 8000a12:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a16:	0c23      	lsrs	r3, r4, #16
 8000a18:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a1c:	fa1f fc85 	uxth.w	ip, r5
 8000a20:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a24:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a28:	fb07 f10c 	mul.w	r1, r7, ip
 8000a2c:	4299      	cmp	r1, r3
 8000a2e:	d909      	bls.n	8000a44 <__udivmoddi4+0x60>
 8000a30:	18eb      	adds	r3, r5, r3
 8000a32:	f107 30ff 	add.w	r0, r7, #4294967295
 8000a36:	f080 811b 	bcs.w	8000c70 <__udivmoddi4+0x28c>
 8000a3a:	4299      	cmp	r1, r3
 8000a3c:	f240 8118 	bls.w	8000c70 <__udivmoddi4+0x28c>
 8000a40:	3f02      	subs	r7, #2
 8000a42:	442b      	add	r3, r5
 8000a44:	1a5b      	subs	r3, r3, r1
 8000a46:	b2a4      	uxth	r4, r4
 8000a48:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a4c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a54:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a58:	45a4      	cmp	ip, r4
 8000a5a:	d909      	bls.n	8000a70 <__udivmoddi4+0x8c>
 8000a5c:	192c      	adds	r4, r5, r4
 8000a5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a62:	f080 8107 	bcs.w	8000c74 <__udivmoddi4+0x290>
 8000a66:	45a4      	cmp	ip, r4
 8000a68:	f240 8104 	bls.w	8000c74 <__udivmoddi4+0x290>
 8000a6c:	3802      	subs	r0, #2
 8000a6e:	442c      	add	r4, r5
 8000a70:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000a74:	eba4 040c 	sub.w	r4, r4, ip
 8000a78:	2700      	movs	r7, #0
 8000a7a:	b11e      	cbz	r6, 8000a84 <__udivmoddi4+0xa0>
 8000a7c:	40d4      	lsrs	r4, r2
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e9c6 4300 	strd	r4, r3, [r6]
 8000a84:	4639      	mov	r1, r7
 8000a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a8a:	428b      	cmp	r3, r1
 8000a8c:	d909      	bls.n	8000aa2 <__udivmoddi4+0xbe>
 8000a8e:	2e00      	cmp	r6, #0
 8000a90:	f000 80eb 	beq.w	8000c6a <__udivmoddi4+0x286>
 8000a94:	2700      	movs	r7, #0
 8000a96:	e9c6 0100 	strd	r0, r1, [r6]
 8000a9a:	4638      	mov	r0, r7
 8000a9c:	4639      	mov	r1, r7
 8000a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aa2:	fab3 f783 	clz	r7, r3
 8000aa6:	2f00      	cmp	r7, #0
 8000aa8:	d147      	bne.n	8000b3a <__udivmoddi4+0x156>
 8000aaa:	428b      	cmp	r3, r1
 8000aac:	d302      	bcc.n	8000ab4 <__udivmoddi4+0xd0>
 8000aae:	4282      	cmp	r2, r0
 8000ab0:	f200 80fa 	bhi.w	8000ca8 <__udivmoddi4+0x2c4>
 8000ab4:	1a84      	subs	r4, r0, r2
 8000ab6:	eb61 0303 	sbc.w	r3, r1, r3
 8000aba:	2001      	movs	r0, #1
 8000abc:	4698      	mov	r8, r3
 8000abe:	2e00      	cmp	r6, #0
 8000ac0:	d0e0      	beq.n	8000a84 <__udivmoddi4+0xa0>
 8000ac2:	e9c6 4800 	strd	r4, r8, [r6]
 8000ac6:	e7dd      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000ac8:	b902      	cbnz	r2, 8000acc <__udivmoddi4+0xe8>
 8000aca:	deff      	udf	#255	; 0xff
 8000acc:	fab2 f282 	clz	r2, r2
 8000ad0:	2a00      	cmp	r2, #0
 8000ad2:	f040 808f 	bne.w	8000bf4 <__udivmoddi4+0x210>
 8000ad6:	1b49      	subs	r1, r1, r5
 8000ad8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000adc:	fa1f f885 	uxth.w	r8, r5
 8000ae0:	2701      	movs	r7, #1
 8000ae2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000ae6:	0c23      	lsrs	r3, r4, #16
 8000ae8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000aec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000af0:	fb08 f10c 	mul.w	r1, r8, ip
 8000af4:	4299      	cmp	r1, r3
 8000af6:	d907      	bls.n	8000b08 <__udivmoddi4+0x124>
 8000af8:	18eb      	adds	r3, r5, r3
 8000afa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000afe:	d202      	bcs.n	8000b06 <__udivmoddi4+0x122>
 8000b00:	4299      	cmp	r1, r3
 8000b02:	f200 80cd 	bhi.w	8000ca0 <__udivmoddi4+0x2bc>
 8000b06:	4684      	mov	ip, r0
 8000b08:	1a59      	subs	r1, r3, r1
 8000b0a:	b2a3      	uxth	r3, r4
 8000b0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b10:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b14:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b18:	fb08 f800 	mul.w	r8, r8, r0
 8000b1c:	45a0      	cmp	r8, r4
 8000b1e:	d907      	bls.n	8000b30 <__udivmoddi4+0x14c>
 8000b20:	192c      	adds	r4, r5, r4
 8000b22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b26:	d202      	bcs.n	8000b2e <__udivmoddi4+0x14a>
 8000b28:	45a0      	cmp	r8, r4
 8000b2a:	f200 80b6 	bhi.w	8000c9a <__udivmoddi4+0x2b6>
 8000b2e:	4618      	mov	r0, r3
 8000b30:	eba4 0408 	sub.w	r4, r4, r8
 8000b34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b38:	e79f      	b.n	8000a7a <__udivmoddi4+0x96>
 8000b3a:	f1c7 0c20 	rsb	ip, r7, #32
 8000b3e:	40bb      	lsls	r3, r7
 8000b40:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000b44:	ea4e 0e03 	orr.w	lr, lr, r3
 8000b48:	fa01 f407 	lsl.w	r4, r1, r7
 8000b4c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000b50:	fa21 f30c 	lsr.w	r3, r1, ip
 8000b54:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000b58:	4325      	orrs	r5, r4
 8000b5a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000b5e:	0c2c      	lsrs	r4, r5, #16
 8000b60:	fb08 3319 	mls	r3, r8, r9, r3
 8000b64:	fa1f fa8e 	uxth.w	sl, lr
 8000b68:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000b6c:	fb09 f40a 	mul.w	r4, r9, sl
 8000b70:	429c      	cmp	r4, r3
 8000b72:	fa02 f207 	lsl.w	r2, r2, r7
 8000b76:	fa00 f107 	lsl.w	r1, r0, r7
 8000b7a:	d90b      	bls.n	8000b94 <__udivmoddi4+0x1b0>
 8000b7c:	eb1e 0303 	adds.w	r3, lr, r3
 8000b80:	f109 30ff 	add.w	r0, r9, #4294967295
 8000b84:	f080 8087 	bcs.w	8000c96 <__udivmoddi4+0x2b2>
 8000b88:	429c      	cmp	r4, r3
 8000b8a:	f240 8084 	bls.w	8000c96 <__udivmoddi4+0x2b2>
 8000b8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000b92:	4473      	add	r3, lr
 8000b94:	1b1b      	subs	r3, r3, r4
 8000b96:	b2ad      	uxth	r5, r5
 8000b98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000ba0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ba4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ba8:	45a2      	cmp	sl, r4
 8000baa:	d908      	bls.n	8000bbe <__udivmoddi4+0x1da>
 8000bac:	eb1e 0404 	adds.w	r4, lr, r4
 8000bb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb4:	d26b      	bcs.n	8000c8e <__udivmoddi4+0x2aa>
 8000bb6:	45a2      	cmp	sl, r4
 8000bb8:	d969      	bls.n	8000c8e <__udivmoddi4+0x2aa>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	4474      	add	r4, lr
 8000bbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000bc2:	fba0 8902 	umull	r8, r9, r0, r2
 8000bc6:	eba4 040a 	sub.w	r4, r4, sl
 8000bca:	454c      	cmp	r4, r9
 8000bcc:	46c2      	mov	sl, r8
 8000bce:	464b      	mov	r3, r9
 8000bd0:	d354      	bcc.n	8000c7c <__udivmoddi4+0x298>
 8000bd2:	d051      	beq.n	8000c78 <__udivmoddi4+0x294>
 8000bd4:	2e00      	cmp	r6, #0
 8000bd6:	d069      	beq.n	8000cac <__udivmoddi4+0x2c8>
 8000bd8:	ebb1 050a 	subs.w	r5, r1, sl
 8000bdc:	eb64 0403 	sbc.w	r4, r4, r3
 8000be0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000be4:	40fd      	lsrs	r5, r7
 8000be6:	40fc      	lsrs	r4, r7
 8000be8:	ea4c 0505 	orr.w	r5, ip, r5
 8000bec:	e9c6 5400 	strd	r5, r4, [r6]
 8000bf0:	2700      	movs	r7, #0
 8000bf2:	e747      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000bf4:	f1c2 0320 	rsb	r3, r2, #32
 8000bf8:	fa20 f703 	lsr.w	r7, r0, r3
 8000bfc:	4095      	lsls	r5, r2
 8000bfe:	fa01 f002 	lsl.w	r0, r1, r2
 8000c02:	fa21 f303 	lsr.w	r3, r1, r3
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	4338      	orrs	r0, r7
 8000c0c:	0c01      	lsrs	r1, r0, #16
 8000c0e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c12:	fa1f f885 	uxth.w	r8, r5
 8000c16:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c1e:	fb07 f308 	mul.w	r3, r7, r8
 8000c22:	428b      	cmp	r3, r1
 8000c24:	fa04 f402 	lsl.w	r4, r4, r2
 8000c28:	d907      	bls.n	8000c3a <__udivmoddi4+0x256>
 8000c2a:	1869      	adds	r1, r5, r1
 8000c2c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000c30:	d22f      	bcs.n	8000c92 <__udivmoddi4+0x2ae>
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d92d      	bls.n	8000c92 <__udivmoddi4+0x2ae>
 8000c36:	3f02      	subs	r7, #2
 8000c38:	4429      	add	r1, r5
 8000c3a:	1acb      	subs	r3, r1, r3
 8000c3c:	b281      	uxth	r1, r0
 8000c3e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c42:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c46:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c4a:	fb00 f308 	mul.w	r3, r0, r8
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d907      	bls.n	8000c62 <__udivmoddi4+0x27e>
 8000c52:	1869      	adds	r1, r5, r1
 8000c54:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c58:	d217      	bcs.n	8000c8a <__udivmoddi4+0x2a6>
 8000c5a:	428b      	cmp	r3, r1
 8000c5c:	d915      	bls.n	8000c8a <__udivmoddi4+0x2a6>
 8000c5e:	3802      	subs	r0, #2
 8000c60:	4429      	add	r1, r5
 8000c62:	1ac9      	subs	r1, r1, r3
 8000c64:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000c68:	e73b      	b.n	8000ae2 <__udivmoddi4+0xfe>
 8000c6a:	4637      	mov	r7, r6
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	e709      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000c70:	4607      	mov	r7, r0
 8000c72:	e6e7      	b.n	8000a44 <__udivmoddi4+0x60>
 8000c74:	4618      	mov	r0, r3
 8000c76:	e6fb      	b.n	8000a70 <__udivmoddi4+0x8c>
 8000c78:	4541      	cmp	r1, r8
 8000c7a:	d2ab      	bcs.n	8000bd4 <__udivmoddi4+0x1f0>
 8000c7c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000c80:	eb69 020e 	sbc.w	r2, r9, lr
 8000c84:	3801      	subs	r0, #1
 8000c86:	4613      	mov	r3, r2
 8000c88:	e7a4      	b.n	8000bd4 <__udivmoddi4+0x1f0>
 8000c8a:	4660      	mov	r0, ip
 8000c8c:	e7e9      	b.n	8000c62 <__udivmoddi4+0x27e>
 8000c8e:	4618      	mov	r0, r3
 8000c90:	e795      	b.n	8000bbe <__udivmoddi4+0x1da>
 8000c92:	4667      	mov	r7, ip
 8000c94:	e7d1      	b.n	8000c3a <__udivmoddi4+0x256>
 8000c96:	4681      	mov	r9, r0
 8000c98:	e77c      	b.n	8000b94 <__udivmoddi4+0x1b0>
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	442c      	add	r4, r5
 8000c9e:	e747      	b.n	8000b30 <__udivmoddi4+0x14c>
 8000ca0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ca4:	442b      	add	r3, r5
 8000ca6:	e72f      	b.n	8000b08 <__udivmoddi4+0x124>
 8000ca8:	4638      	mov	r0, r7
 8000caa:	e708      	b.n	8000abe <__udivmoddi4+0xda>
 8000cac:	4637      	mov	r7, r6
 8000cae:	e6e9      	b.n	8000a84 <__udivmoddi4+0xa0>

08000cb0 <__aeabi_idiv0>:
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop

08000cb4 <swap>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void swap(int* a, int* b)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	6039      	str	r1, [r7, #0]
	int t = *a;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	60fb      	str	r3, [r7, #12]
    *a = *b;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	601a      	str	r2, [r3, #0]
    *b = t;
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	68fa      	ldr	r2, [r7, #12]
 8000cd0:	601a      	str	r2, [r3, #0]
}
 8000cd2:	bf00      	nop
 8000cd4:	3714      	adds	r7, #20
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <partition>:

int partition (int arr[], int low, int high)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b088      	sub	sp, #32
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	60f8      	str	r0, [r7, #12]
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607a      	str	r2, [r7, #4]
	int pivot = arr[high];    // pivot
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	68fa      	ldr	r2, [r7, #12]
 8000cf0:	4413      	add	r3, r2
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	617b      	str	r3, [r7, #20]
	int i = (low - 1);  // Index of smaller element
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	3b01      	subs	r3, #1
 8000cfa:	61fb      	str	r3, [r7, #28]

    for (int j = low; j <= high- 1; j++)
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	61bb      	str	r3, [r7, #24]
 8000d00:	e018      	b.n	8000d34 <partition+0x56>
    {
        // If current element is smaller than the pivot
        if (arr[j] < pivot)
 8000d02:	69bb      	ldr	r3, [r7, #24]
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	68fa      	ldr	r2, [r7, #12]
 8000d08:	4413      	add	r3, r2
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	697a      	ldr	r2, [r7, #20]
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	dd0d      	ble.n	8000d2e <partition+0x50>
        {
            i++;    // increment index of smaller element
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	3301      	adds	r3, #1
 8000d16:	61fb      	str	r3, [r7, #28]
            swap(&arr[i], &arr[j]);
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	009b      	lsls	r3, r3, #2
 8000d1c:	68fa      	ldr	r2, [r7, #12]
 8000d1e:	18d0      	adds	r0, r2, r3
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	4413      	add	r3, r2
 8000d28:	4619      	mov	r1, r3
 8000d2a:	f7ff ffc3 	bl	8000cb4 <swap>
    for (int j = low; j <= high- 1; j++)
 8000d2e:	69bb      	ldr	r3, [r7, #24]
 8000d30:	3301      	adds	r3, #1
 8000d32:	61bb      	str	r3, [r7, #24]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	69ba      	ldr	r2, [r7, #24]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	dde1      	ble.n	8000d02 <partition+0x24>
        }
    }
    swap(&arr[i + 1], &arr[high]);
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	3301      	adds	r3, #1
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	68fa      	ldr	r2, [r7, #12]
 8000d46:	18d0      	adds	r0, r2, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	68fa      	ldr	r2, [r7, #12]
 8000d4e:	4413      	add	r3, r2
 8000d50:	4619      	mov	r1, r3
 8000d52:	f7ff ffaf 	bl	8000cb4 <swap>
    return (i + 1);
 8000d56:	69fb      	ldr	r3, [r7, #28]
 8000d58:	3301      	adds	r3, #1
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3720      	adds	r7, #32
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <quickSort>:

void quickSort(int arr[], int low, int high)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b086      	sub	sp, #24
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	60f8      	str	r0, [r7, #12]
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
    if (low < high)
 8000d6e:	68ba      	ldr	r2, [r7, #8]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	429a      	cmp	r2, r3
 8000d74:	da13      	bge.n	8000d9e <quickSort+0x3c>
    {
        /* pi is partitioning index, arr[p] is now
           at right place */
    	int pi = partition(arr, low, high);
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	68b9      	ldr	r1, [r7, #8]
 8000d7a:	68f8      	ldr	r0, [r7, #12]
 8000d7c:	f7ff ffaf 	bl	8000cde <partition>
 8000d80:	6178      	str	r0, [r7, #20]

        // Separately sort elements before
        // partition and after partition
        quickSort(arr, low, pi - 1);
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	3b01      	subs	r3, #1
 8000d86:	461a      	mov	r2, r3
 8000d88:	68b9      	ldr	r1, [r7, #8]
 8000d8a:	68f8      	ldr	r0, [r7, #12]
 8000d8c:	f7ff ffe9 	bl	8000d62 <quickSort>
        quickSort(arr, pi + 1, high);
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	3301      	adds	r3, #1
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	4619      	mov	r1, r3
 8000d98:	68f8      	ldr	r0, [r7, #12]
 8000d9a:	f7ff ffe2 	bl	8000d62 <quickSort>
    }
}
 8000d9e:	bf00      	nop
 8000da0:	3718      	adds	r7, #24
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <get_median>:

int get_median(int *values){
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b084      	sub	sp, #16
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
	int n = sizeof(values)/sizeof(values[0]);
 8000dae:	2301      	movs	r3, #1
 8000db0:	60fb      	str	r3, [r7, #12]
    quickSort(values, 0, n-1);
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	3b01      	subs	r3, #1
 8000db6:	461a      	mov	r2, r3
 8000db8:	2100      	movs	r1, #0
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f7ff ffd1 	bl	8000d62 <quickSort>
    return values[SIZE/2];
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	68db      	ldr	r3, [r3, #12]
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	0000      	movs	r0, r0
	...

08000dd0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dd0:	b5b0      	push	{r4, r5, r7, lr}
 8000dd2:	b0b8      	sub	sp, #224	; 0xe0
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10,GPIO_PIN_SET);
 8000dd8:	2201      	movs	r2, #1
 8000dda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000de2:	f003 fcb9 	bl	8004758 <HAL_GPIO_WritePin>
	if (htim->Instance == htim3.Instance)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	f040 868c 	bne.w	8001b0c <HAL_TIM_PeriodElapsedCallback+0xd3c>
    {
		if(iter < 10000){
 8000df4:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000df6:	881b      	ldrh	r3, [r3, #0]
 8000df8:	f242 720f 	movw	r2, #9999	; 0x270f
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d807      	bhi.n	8000e10 <HAL_TIM_PeriodElapsedCallback+0x40>
			iter++;
 8000e00:	4b06      	ldr	r3, [pc, #24]	; (8000e1c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e02:	881b      	ldrh	r3, [r3, #0]
 8000e04:	3301      	adds	r3, #1
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e0a:	801a      	strh	r2, [r3, #0]
 8000e0c:	f000 be7e 	b.w	8001b0c <HAL_TIM_PeriodElapsedCallback+0xd3c>
		}
		else{
			// State measurement
			int value0[SIZE];
			int value1[SIZE];
			for(uint8_t i = 0; i<SIZE; i++){
 8000e10:	2300      	movs	r3, #0
 8000e12:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8000e16:	e022      	b.n	8000e5e <HAL_TIM_PeriodElapsedCallback+0x8e>
 8000e18:	200000c4 	.word	0x200000c4
 8000e1c:	2000002c 	.word	0x2000002c
				value0[i] = (int)adc_buf0[i];
 8000e20:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8000e24:	4ac9      	ldr	r2, [pc, #804]	; (800114c <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8000e26:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e2a:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 8000e34:	440b      	add	r3, r1
 8000e36:	f843 2cb8 	str.w	r2, [r3, #-184]
				value1[i] = (int)adc_buf1[i];
 8000e3a:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8000e3e:	4ac4      	ldr	r2, [pc, #784]	; (8001150 <HAL_TIM_PeriodElapsedCallback+0x380>)
 8000e40:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e44:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 8000e4e:	440b      	add	r3, r1
 8000e50:	f843 2cd4 	str.w	r2, [r3, #-212]
			for(uint8_t i = 0; i<SIZE; i++){
 8000e54:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8000e58:	3301      	adds	r3, #1
 8000e5a:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8000e5e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8000e62:	2b06      	cmp	r3, #6
 8000e64:	d9dc      	bls.n	8000e20 <HAL_TIM_PeriodElapsedCallback+0x50>
			}
			y[0] = get_median(value0); y[0] *= 1075; y[0] /= 10000;
 8000e66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff ff9b 	bl	8000da6 <get_median>
 8000e70:	4602      	mov	r2, r0
 8000e72:	4bb8      	ldr	r3, [pc, #736]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	4bb7      	ldr	r3, [pc, #732]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f240 4233 	movw	r2, #1075	; 0x433
 8000e7e:	fb02 f303 	mul.w	r3, r2, r3
 8000e82:	4ab4      	ldr	r2, [pc, #720]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000e84:	6013      	str	r3, [r2, #0]
 8000e86:	4bb3      	ldr	r3, [pc, #716]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4ab3      	ldr	r2, [pc, #716]	; (8001158 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8000e8c:	fb82 1203 	smull	r1, r2, r2, r3
 8000e90:	1312      	asrs	r2, r2, #12
 8000e92:	17db      	asrs	r3, r3, #31
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	4aaf      	ldr	r2, [pc, #700]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000e98:	6013      	str	r3, [r2, #0]
			y[1] = get_median(value1);   y[1] *= 28900; y[1] /= 10000;
 8000e9a:	f107 030c 	add.w	r3, r7, #12
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff ff81 	bl	8000da6 <get_median>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	4bab      	ldr	r3, [pc, #684]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	4baa      	ldr	r3, [pc, #680]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f247 02e4 	movw	r2, #28900	; 0x70e4
 8000eb2:	fb02 f303 	mul.w	r3, r2, r3
 8000eb6:	4aa7      	ldr	r2, [pc, #668]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000eb8:	6053      	str	r3, [r2, #4]
 8000eba:	4ba6      	ldr	r3, [pc, #664]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	4aa6      	ldr	r2, [pc, #664]	; (8001158 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8000ec0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ec4:	1312      	asrs	r2, r2, #12
 8000ec6:	17db      	asrs	r3, r3, #31
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	4aa2      	ldr	r2, [pc, #648]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000ecc:	6053      	str	r3, [r2, #4]

			// State estimate
			int x0_prev = x[0];
 8000ece:	4ba3      	ldr	r3, [pc, #652]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
			int x1_prev = x[1];
 8000ed6:	4ba1      	ldr	r3, [pc, #644]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
			x_est[0] = 97136*x0_prev - 978*x1_prev + 14878*u;    x_est[0] /= 100000;
 8000ede:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000ee2:	4a9f      	ldr	r2, [pc, #636]	; (8001160 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8000ee4:	fb02 f203 	mul.w	r2, r2, r3
 8000ee8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8000eec:	499d      	ldr	r1, [pc, #628]	; (8001164 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8000eee:	fb01 f303 	mul.w	r3, r1, r3
 8000ef2:	441a      	add	r2, r3
 8000ef4:	4b9c      	ldr	r3, [pc, #624]	; (8001168 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f643 211e 	movw	r1, #14878	; 0x3a1e
 8000efc:	fb01 f303 	mul.w	r3, r1, r3
 8000f00:	4413      	add	r3, r2
 8000f02:	4a9a      	ldr	r2, [pc, #616]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f04:	6013      	str	r3, [r2, #0]
 8000f06:	4b99      	ldr	r3, [pc, #612]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a99      	ldr	r2, [pc, #612]	; (8001170 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8000f0c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f10:	1352      	asrs	r2, r2, #13
 8000f12:	17db      	asrs	r3, r3, #31
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	4a95      	ldr	r2, [pc, #596]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f18:	6013      	str	r3, [r2, #0]
			x_est[1] = 173187*x0_prev + 97046*x1_prev + 18083*u; x_est[1] /= 100000;
 8000f1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000f1e:	4a95      	ldr	r2, [pc, #596]	; (8001174 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8000f20:	fb02 f203 	mul.w	r2, r2, r3
 8000f24:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8000f28:	4993      	ldr	r1, [pc, #588]	; (8001178 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8000f2a:	fb01 f303 	mul.w	r3, r1, r3
 8000f2e:	441a      	add	r2, r3
 8000f30:	4b8d      	ldr	r3, [pc, #564]	; (8001168 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f244 61a3 	movw	r1, #18083	; 0x46a3
 8000f38:	fb01 f303 	mul.w	r3, r1, r3
 8000f3c:	4413      	add	r3, r2
 8000f3e:	4a8b      	ldr	r2, [pc, #556]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f40:	6053      	str	r3, [r2, #4]
 8000f42:	4b8a      	ldr	r3, [pc, #552]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	4a8a      	ldr	r2, [pc, #552]	; (8001170 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8000f48:	fb82 1203 	smull	r1, r2, r2, r3
 8000f4c:	1352      	asrs	r2, r2, #13
 8000f4e:	17db      	asrs	r3, r3, #31
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	4a86      	ldr	r2, [pc, #536]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f54:	6053      	str	r3, [r2, #4]

			// Combination
			x[0] = 400*y[0] + 600*x_est[0]; x[0] /= 1000;
 8000f56:	4b7f      	ldr	r3, [pc, #508]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000f5e:	fb02 f203 	mul.w	r2, r2, r3
 8000f62:	4b82      	ldr	r3, [pc, #520]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f44f 7116 	mov.w	r1, #600	; 0x258
 8000f6a:	fb01 f303 	mul.w	r3, r1, r3
 8000f6e:	4413      	add	r3, r2
 8000f70:	4a7a      	ldr	r2, [pc, #488]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000f72:	6013      	str	r3, [r2, #0]
 8000f74:	4b79      	ldr	r3, [pc, #484]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a80      	ldr	r2, [pc, #512]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8000f7a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f7e:	1192      	asrs	r2, r2, #6
 8000f80:	17db      	asrs	r3, r3, #31
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	4a75      	ldr	r2, [pc, #468]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000f86:	6013      	str	r3, [r2, #0]
			x[1] = 400*y[1] + 600*x_est[1]; x[1] /= 1000;
 8000f88:	4b72      	ldr	r3, [pc, #456]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000f90:	fb02 f203 	mul.w	r2, r2, r3
 8000f94:	4b75      	ldr	r3, [pc, #468]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f44f 7116 	mov.w	r1, #600	; 0x258
 8000f9c:	fb01 f303 	mul.w	r3, r1, r3
 8000fa0:	4413      	add	r3, r2
 8000fa2:	4a6e      	ldr	r2, [pc, #440]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000fa4:	6053      	str	r3, [r2, #4]
 8000fa6:	4b6d      	ldr	r3, [pc, #436]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	4a74      	ldr	r2, [pc, #464]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8000fac:	fb82 1203 	smull	r1, r2, r2, r3
 8000fb0:	1192      	asrs	r2, r2, #6
 8000fb2:	17db      	asrs	r3, r3, #31
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	4a69      	ldr	r2, [pc, #420]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000fb8:	6053      	str	r3, [r2, #4]

			//  Explicit MPC
			int dx0 = x[0] - xs0;
 8000fba:	4b68      	ldr	r3, [pc, #416]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2232      	movs	r2, #50	; 0x32
 8000fc0:	1a9b      	subs	r3, r3, r2
 8000fc2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
			int dx1 = x[1] - xs1;
 8000fc6:	4b65      	ldr	r3, [pc, #404]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fce:	1a9b      	subs	r3, r3, r2
 8000fd0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

			// Scaling the input
			dx0 -= X0_MIN;  dx0 *= 1000; dx0 /= DELTA_X0;
 8000fd4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000fd8:	3332      	adds	r3, #50	; 0x32
 8000fda:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8000fde:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000fe2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fe6:	fb02 f303 	mul.w	r3, r2, r3
 8000fea:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8000fee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8000ff2:	4a63      	ldr	r2, [pc, #396]	; (8001180 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8000ff4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ff8:	1192      	asrs	r2, r2, #6
 8000ffa:	17db      	asrs	r3, r3, #31
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
			dx1 -= X1_MIN;  dx1 *= 1000; dx1 /= DELTA_X1;
 8001002:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001006:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800100a:	3308      	adds	r3, #8
 800100c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001010:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001014:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001018:	fb02 f303 	mul.w	r3, r2, r3
 800101c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001020:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001024:	4a57      	ldr	r2, [pc, #348]	; (8001184 <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 8001026:	fb82 1203 	smull	r1, r2, r2, r3
 800102a:	1292      	asrs	r2, r2, #10
 800102c:	17db      	asrs	r3, r3, #31
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

			int n1,n2,n3;

			//Region 1
			int H11 = -84*dx0+996*dx1-357663;       H11 = H11<=0;
 8001034:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001038:	f06f 0253 	mvn.w	r2, #83	; 0x53
 800103c:	fb02 f203 	mul.w	r2, r2, r3
 8001040:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001044:	f44f 7179 	mov.w	r1, #996	; 0x3e4
 8001048:	fb01 f303 	mul.w	r3, r1, r3
 800104c:	4413      	add	r3, r2
 800104e:	f5a3 23ae 	sub.w	r3, r3, #356352	; 0x57000
 8001052:	f2a3 531f 	subw	r3, r3, #1311	; 0x51f
 8001056:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800105a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800105e:	2b00      	cmp	r3, #0
 8001060:	bfd4      	ite	le
 8001062:	2301      	movle	r3, #1
 8001064:	2300      	movgt	r3, #0
 8001066:	b2db      	uxtb	r3, r3
 8001068:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
			int H12 = 1000*dx0-1000000;             H12 = H12<=0;
 800106c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001070:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001074:	fb02 f303 	mul.w	r3, r2, r3
 8001078:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 800107c:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8001080:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001084:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001088:	2b00      	cmp	r3, #0
 800108a:	bfd4      	ite	le
 800108c:	2301      	movle	r3, #1
 800108e:	2300      	movgt	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
			int H13 = -1000*dx1;                    H13 = H13<=0;
 8001096:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800109a:	4a3b      	ldr	r2, [pc, #236]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 800109c:	fb02 f303 	mul.w	r3, r2, r3
 80010a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80010a4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	bfd4      	ite	le
 80010ac:	2301      	movle	r3, #1
 80010ae:	2300      	movgt	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			int H14 = -1000*dx0;                    H14 = H14<=0;
 80010b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80010ba:	4a33      	ldr	r2, [pc, #204]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 80010bc:	fb02 f303 	mul.w	r3, r2, r3
 80010c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80010c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	bfd4      	ite	le
 80010cc:	2301      	movle	r3, #1
 80010ce:	2300      	movgt	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			int H15 = 948*dx0-317*dx1-939649;       H15 = H15<=0;
 80010d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80010da:	f44f 726d 	mov.w	r2, #948	; 0x3b4
 80010de:	fb02 f203 	mul.w	r2, r2, r3
 80010e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80010e6:	f46f 719e 	mvn.w	r1, #316	; 0x13c
 80010ea:	fb01 f303 	mul.w	r3, r1, r3
 80010ee:	4413      	add	r3, r2
 80010f0:	f5a3 2365 	sub.w	r3, r3, #937984	; 0xe5000
 80010f4:	f2a3 6381 	subw	r3, r3, #1665	; 0x681
 80010f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80010fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001100:	2b00      	cmp	r3, #0
 8001102:	bfd4      	ite	le
 8001104:	2301      	movle	r3, #1
 8001106:	2300      	movgt	r3, #0
 8001108:	b2db      	uxtb	r3, r3
 800110a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

			if(H11 && H12 && H13 && H14 && H15){
 800110e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001112:	2b00      	cmp	r3, #0
 8001114:	f000 8093 	beq.w	800123e <HAL_TIM_PeriodElapsedCallback+0x46e>
 8001118:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800111c:	2b00      	cmp	r3, #0
 800111e:	f000 808e 	beq.w	800123e <HAL_TIM_PeriodElapsedCallback+0x46e>
 8001122:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001126:	2b00      	cmp	r3, #0
 8001128:	f000 8089 	beq.w	800123e <HAL_TIM_PeriodElapsedCallback+0x46e>
 800112c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001130:	2b00      	cmp	r3, #0
 8001132:	f000 8084 	beq.w	800123e <HAL_TIM_PeriodElapsedCallback+0x46e>
 8001136:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800113a:	2b00      	cmp	r3, #0
 800113c:	d07f      	beq.n	800123e <HAL_TIM_PeriodElapsedCallback+0x46e>
				n1 = -1*dx0-276*dx1+1048587;
 800113e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001142:	4a12      	ldr	r2, [pc, #72]	; (800118c <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8001144:	fb02 f203 	mul.w	r2, r2, r3
 8001148:	e022      	b.n	8001190 <HAL_TIM_PeriodElapsedCallback+0x3c0>
 800114a:	bf00      	nop
 800114c:	200002c8 	.word	0x200002c8
 8001150:	20000104 	.word	0x20000104
 8001154:	20000038 	.word	0x20000038
 8001158:	68db8bad 	.word	0x68db8bad
 800115c:	20000030 	.word	0x20000030
 8001160:	00017b70 	.word	0x00017b70
 8001164:	fffffc2e 	.word	0xfffffc2e
 8001168:	20000028 	.word	0x20000028
 800116c:	20000040 	.word	0x20000040
 8001170:	14f8b589 	.word	0x14f8b589
 8001174:	0002a483 	.word	0x0002a483
 8001178:	00017b16 	.word	0x00017b16
 800117c:	10624dd3 	.word	0x10624dd3
 8001180:	51eb851f 	.word	0x51eb851f
 8001184:	2572fb07 	.word	0x2572fb07
 8001188:	fffffc18 	.word	0xfffffc18
 800118c:	fffffeec 	.word	0xfffffeec
 8001190:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800119a:	330b      	adds	r3, #11
 800119c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				n2 = -1238*dx0+414*dx1+1226741;
 80011a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80011a4:	4ab8      	ldr	r2, [pc, #736]	; (8001488 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 80011a6:	fb02 f203 	mul.w	r2, r2, r3
 80011aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80011ae:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 80011b2:	fb01 f303 	mul.w	r3, r1, r3
 80011b6:	441a      	add	r2, r3
 80011b8:	4bb4      	ldr	r3, [pc, #720]	; (800148c <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 80011ba:	4413      	add	r3, r2
 80011bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
				int u_temp = -0.0959*n1+1.0614*n2+141619;
 80011c0:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 80011c4:	f7ff f952 	bl	800046c <__aeabi_i2d>
 80011c8:	a3a7      	add	r3, pc, #668	; (adr r3, 8001468 <HAL_TIM_PeriodElapsedCallback+0x698>)
 80011ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ce:	f7ff f9b7 	bl	8000540 <__aeabi_dmul>
 80011d2:	4603      	mov	r3, r0
 80011d4:	460c      	mov	r4, r1
 80011d6:	4625      	mov	r5, r4
 80011d8:	461c      	mov	r4, r3
 80011da:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 80011de:	f7ff f945 	bl	800046c <__aeabi_i2d>
 80011e2:	a3a3      	add	r3, pc, #652	; (adr r3, 8001470 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 80011e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e8:	f7ff f9aa 	bl	8000540 <__aeabi_dmul>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	4620      	mov	r0, r4
 80011f2:	4629      	mov	r1, r5
 80011f4:	f7fe ffee 	bl	80001d4 <__adddf3>
 80011f8:	4603      	mov	r3, r0
 80011fa:	460c      	mov	r4, r1
 80011fc:	4618      	mov	r0, r3
 80011fe:	4621      	mov	r1, r4
 8001200:	a39d      	add	r3, pc, #628	; (adr r3, 8001478 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8001202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001206:	f7fe ffe5 	bl	80001d4 <__adddf3>
 800120a:	4603      	mov	r3, r0
 800120c:	460c      	mov	r4, r1
 800120e:	4618      	mov	r0, r3
 8001210:	4621      	mov	r1, r4
 8001212:	f7ff fba7 	bl	8000964 <__aeabi_d2iz>
 8001216:	4603      	mov	r3, r0
 8001218:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				u = u_temp+U_MIN;
 800121c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001220:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 8001224:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 8001228:	4a99      	ldr	r2, [pc, #612]	; (8001490 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 800122a:	6013      	str	r3, [r2, #0]
				else{
					int error = 5000-y[1];
					integral += error;
					u += 40*integral;
				}*/
				HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0.5/3.3*4095);
 800122c:	f44f 731b 	mov.w	r3, #620	; 0x26c
 8001230:	2200      	movs	r2, #0
 8001232:	2100      	movs	r1, #0
 8001234:	4897      	ldr	r0, [pc, #604]	; (8001494 <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8001236:	f002 fdaf 	bl	8003d98 <HAL_DAC_SetValue>
			if(H11 && H12 && H13 && H14 && H15){
 800123a:	f000 bc2d 	b.w	8001a98 <HAL_TIM_PeriodElapsedCallback+0xcc8>
			}
			else{
				// Region 2
				int H21 = 1000*dx0-1000000;          H21 = H21<=0;
 800123e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001242:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001246:	fb02 f303 	mul.w	r3, r2, r3
 800124a:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 800124e:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8001252:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8001256:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800125a:	2b00      	cmp	r3, #0
 800125c:	bfd4      	ite	le
 800125e:	2301      	movle	r3, #1
 8001260:	2300      	movgt	r3, #0
 8001262:	b2db      	uxtb	r3, r3
 8001264:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				int H22 = -1000*dx0;                 H22 = H22<=0;
 8001268:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800126c:	4a8a      	ldr	r2, [pc, #552]	; (8001498 <HAL_TIM_PeriodElapsedCallback+0x6c8>)
 800126e:	fb02 f303 	mul.w	r3, r2, r3
 8001272:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001276:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800127a:	2b00      	cmp	r3, #0
 800127c:	bfd4      	ite	le
 800127e:	2301      	movle	r3, #1
 8001280:	2300      	movgt	r3, #0
 8001282:	b2db      	uxtb	r3, r3
 8001284:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				int H23 = -73*dx0+997*dx1-784222;    H23 = H23<=0;
 8001288:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800128c:	f06f 0248 	mvn.w	r2, #72	; 0x48
 8001290:	fb02 f203 	mul.w	r2, r2, r3
 8001294:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001298:	f240 31e5 	movw	r1, #997	; 0x3e5
 800129c:	fb01 f303 	mul.w	r3, r1, r3
 80012a0:	4413      	add	r3, r2
 80012a2:	f5a3 233f 	sub.w	r3, r3, #782336	; 0xbf000
 80012a6:	f2a3 735e 	subw	r3, r3, #1886	; 0x75e
 80012aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80012ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	bfd4      	ite	le
 80012b6:	2301      	movle	r3, #1
 80012b8:	2300      	movgt	r3, #0
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				int H24 = 674*dx0+738*dx1-1106412;   H24 = H24<=0;
 80012c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80012c4:	f240 22a2 	movw	r2, #674	; 0x2a2
 80012c8:	fb02 f203 	mul.w	r2, r2, r3
 80012cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80012d0:	f240 21e2 	movw	r1, #738	; 0x2e2
 80012d4:	fb01 f303 	mul.w	r3, r1, r3
 80012d8:	4413      	add	r3, r2
 80012da:	f5a3 1387 	sub.w	r3, r3, #1105920	; 0x10e000
 80012de:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80012e2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80012e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	bfd4      	ite	le
 80012ee:	2301      	movle	r3, #1
 80012f0:	2300      	movgt	r3, #0
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				int H25 = 84*dx0-996*dx1+357663;     H25 = H25<=0;
 80012f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80012fc:	2254      	movs	r2, #84	; 0x54
 80012fe:	fb02 f203 	mul.w	r2, r2, r3
 8001302:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001306:	4965      	ldr	r1, [pc, #404]	; (800149c <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8001308:	fb01 f303 	mul.w	r3, r1, r3
 800130c:	4413      	add	r3, r2
 800130e:	f503 23ae 	add.w	r3, r3, #356352	; 0x57000
 8001312:	f203 531f 	addw	r3, r3, #1311	; 0x51f
 8001316:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800131a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800131e:	2b00      	cmp	r3, #0
 8001320:	bfd4      	ite	le
 8001322:	2301      	movle	r3, #1
 8001324:	2300      	movgt	r3, #0
 8001326:	b2db      	uxtb	r3, r3
 8001328:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

				if(H21 && H22 && H23 && H24 && H25){
 800132c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001330:	2b00      	cmp	r3, #0
 8001332:	f000 80bd 	beq.w	80014b0 <HAL_TIM_PeriodElapsedCallback+0x6e0>
 8001336:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800133a:	2b00      	cmp	r3, #0
 800133c:	f000 80b8 	beq.w	80014b0 <HAL_TIM_PeriodElapsedCallback+0x6e0>
 8001340:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001344:	2b00      	cmp	r3, #0
 8001346:	f000 80b3 	beq.w	80014b0 <HAL_TIM_PeriodElapsedCallback+0x6e0>
 800134a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800134e:	2b00      	cmp	r3, #0
 8001350:	f000 80ae 	beq.w	80014b0 <HAL_TIM_PeriodElapsedCallback+0x6e0>
 8001354:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001358:	2b00      	cmp	r3, #0
 800135a:	f000 80a9 	beq.w	80014b0 <HAL_TIM_PeriodElapsedCallback+0x6e0>
					n1 = 163*dx0-2222*dx1+1747205;
 800135e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001362:	22a3      	movs	r2, #163	; 0xa3
 8001364:	fb02 f203 	mul.w	r2, r2, r3
 8001368:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800136c:	494c      	ldr	r1, [pc, #304]	; (80014a0 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 800136e:	fb01 f303 	mul.w	r3, r1, r3
 8001372:	4413      	add	r3, r2
 8001374:	f503 13d5 	add.w	r3, r3, #1744896	; 0x1aa000
 8001378:	f603 1305 	addw	r3, r3, #2309	; 0x905
 800137c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					n2 = -1102*dx0-1207*dx1+1808427;
 8001380:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001384:	4a47      	ldr	r2, [pc, #284]	; (80014a4 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8001386:	fb02 f203 	mul.w	r2, r2, r3
 800138a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800138e:	4946      	ldr	r1, [pc, #280]	; (80014a8 <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 8001390:	fb01 f303 	mul.w	r3, r1, r3
 8001394:	441a      	add	r2, r3
 8001396:	4b45      	ldr	r3, [pc, #276]	; (80014ac <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 8001398:	4413      	add	r3, r2
 800139a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
					n3 = -220*dx0+2620*dx1-940435;
 800139e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80013a2:	f06f 02db 	mvn.w	r2, #219	; 0xdb
 80013a6:	fb02 f203 	mul.w	r2, r2, r3
 80013aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80013ae:	f640 213c 	movw	r1, #2620	; 0xa3c
 80013b2:	fb01 f303 	mul.w	r3, r1, r3
 80013b6:	4413      	add	r3, r2
 80013b8:	f5a3 2365 	sub.w	r3, r3, #937984	; 0xe5000
 80013bc:	f6a3 1393 	subw	r3, r3, #2451	; 0x993
 80013c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
					int u_temp = -0.0959*n1+1.0614*n2-0.5676*n3+141619;
 80013c4:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 80013c8:	f7ff f850 	bl	800046c <__aeabi_i2d>
 80013cc:	a326      	add	r3, pc, #152	; (adr r3, 8001468 <HAL_TIM_PeriodElapsedCallback+0x698>)
 80013ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d2:	f7ff f8b5 	bl	8000540 <__aeabi_dmul>
 80013d6:	4603      	mov	r3, r0
 80013d8:	460c      	mov	r4, r1
 80013da:	4625      	mov	r5, r4
 80013dc:	461c      	mov	r4, r3
 80013de:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 80013e2:	f7ff f843 	bl	800046c <__aeabi_i2d>
 80013e6:	a322      	add	r3, pc, #136	; (adr r3, 8001470 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 80013e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ec:	f7ff f8a8 	bl	8000540 <__aeabi_dmul>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	4620      	mov	r0, r4
 80013f6:	4629      	mov	r1, r5
 80013f8:	f7fe feec 	bl	80001d4 <__adddf3>
 80013fc:	4603      	mov	r3, r0
 80013fe:	460c      	mov	r4, r1
 8001400:	4625      	mov	r5, r4
 8001402:	461c      	mov	r4, r3
 8001404:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001408:	f7ff f830 	bl	800046c <__aeabi_i2d>
 800140c:	a31c      	add	r3, pc, #112	; (adr r3, 8001480 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 800140e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001412:	f7ff f895 	bl	8000540 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4620      	mov	r0, r4
 800141c:	4629      	mov	r1, r5
 800141e:	f7fe fed7 	bl	80001d0 <__aeabi_dsub>
 8001422:	4603      	mov	r3, r0
 8001424:	460c      	mov	r4, r1
 8001426:	4618      	mov	r0, r3
 8001428:	4621      	mov	r1, r4
 800142a:	a313      	add	r3, pc, #76	; (adr r3, 8001478 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 800142c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001430:	f7fe fed0 	bl	80001d4 <__adddf3>
 8001434:	4603      	mov	r3, r0
 8001436:	460c      	mov	r4, r1
 8001438:	4618      	mov	r0, r3
 800143a:	4621      	mov	r1, r4
 800143c:	f7ff fa92 	bl	8000964 <__aeabi_d2iz>
 8001440:	4603      	mov	r3, r0
 8001442:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
					u = u_temp+U_MIN;
 8001446:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800144a:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 800144e:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 8001452:	4a0f      	ldr	r2, [pc, #60]	; (8001490 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8001454:	6013      	str	r3, [r2, #0]
					HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1/3.3*4095);
 8001456:	f44f 639b 	mov.w	r3, #1240	; 0x4d8
 800145a:	2200      	movs	r2, #0
 800145c:	2100      	movs	r1, #0
 800145e:	480d      	ldr	r0, [pc, #52]	; (8001494 <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8001460:	f002 fc9a 	bl	8003d98 <HAL_DAC_SetValue>
				if(H21 && H22 && H23 && H24 && H25){
 8001464:	e318      	b.n	8001a98 <HAL_TIM_PeriodElapsedCallback+0xcc8>
 8001466:	bf00      	nop
 8001468:	03afb7e9 	.word	0x03afb7e9
 800146c:	bfb88ce7 	.word	0xbfb88ce7
 8001470:	90ff9724 	.word	0x90ff9724
 8001474:	3ff0fb7e 	.word	0x3ff0fb7e
 8001478:	00000000 	.word	0x00000000
 800147c:	41014998 	.word	0x41014998
 8001480:	79a6b50b 	.word	0x79a6b50b
 8001484:	3fe229c7 	.word	0x3fe229c7
 8001488:	fffffb2a 	.word	0xfffffb2a
 800148c:	0012b7f5 	.word	0x0012b7f5
 8001490:	20000028 	.word	0x20000028
 8001494:	2000004c 	.word	0x2000004c
 8001498:	fffffc18 	.word	0xfffffc18
 800149c:	fffffc1c 	.word	0xfffffc1c
 80014a0:	fffff752 	.word	0xfffff752
 80014a4:	fffffbb2 	.word	0xfffffbb2
 80014a8:	fffffb49 	.word	0xfffffb49
 80014ac:	001b982b 	.word	0x001b982b
				}
				else{
					// Region 3
					int H31 = -948*dx0+317*dx1+939649;    H31 = H31<=0;
 80014b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80014b4:	4aac      	ldr	r2, [pc, #688]	; (8001768 <HAL_TIM_PeriodElapsedCallback+0x998>)
 80014b6:	fb02 f203 	mul.w	r2, r2, r3
 80014ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80014be:	f240 113d 	movw	r1, #317	; 0x13d
 80014c2:	fb01 f303 	mul.w	r3, r1, r3
 80014c6:	4413      	add	r3, r2
 80014c8:	f503 2365 	add.w	r3, r3, #937984	; 0xe5000
 80014cc:	f203 6381 	addw	r3, r3, #1665	; 0x681
 80014d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80014d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80014d8:	2b00      	cmp	r3, #0
 80014da:	bfd4      	ite	le
 80014dc:	2301      	movle	r3, #1
 80014de:	2300      	movgt	r3, #0
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					int H32 = 1000*dx0-1000000;           H32 = H32<=0;
 80014e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80014ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014ee:	fb02 f303 	mul.w	r3, r2, r3
 80014f2:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 80014f6:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 80014fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80014fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001502:	2b00      	cmp	r3, #0
 8001504:	bfd4      	ite	le
 8001506:	2301      	movle	r3, #1
 8001508:	2300      	movgt	r3, #0
 800150a:	b2db      	uxtb	r3, r3
 800150c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
					int H33 = -1000*dx1;                  H33 = H33<=0;
 8001510:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001514:	4a95      	ldr	r2, [pc, #596]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8001516:	fb02 f303 	mul.w	r3, r2, r3
 800151a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800151e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001522:	2b00      	cmp	r3, #0
 8001524:	bfd4      	ite	le
 8001526:	2301      	movle	r3, #1
 8001528:	2300      	movgt	r3, #0
 800152a:	b2db      	uxtb	r3, r3
 800152c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

					if(H31 && H32 && H33){
 8001530:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001534:	2b00      	cmp	r3, #0
 8001536:	d043      	beq.n	80015c0 <HAL_TIM_PeriodElapsedCallback+0x7f0>
 8001538:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800153c:	2b00      	cmp	r3, #0
 800153e:	d03f      	beq.n	80015c0 <HAL_TIM_PeriodElapsedCallback+0x7f0>
 8001540:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001544:	2b00      	cmp	r3, #0
 8001546:	d03b      	beq.n	80015c0 <HAL_TIM_PeriodElapsedCallback+0x7f0>
						n1 = 614*dx0-481*dx1+439588;
 8001548:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800154c:	f240 2266 	movw	r2, #614	; 0x266
 8001550:	fb02 f203 	mul.w	r2, r2, r3
 8001554:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001558:	f46f 71f0 	mvn.w	r1, #480	; 0x1e0
 800155c:	fb01 f303 	mul.w	r3, r1, r3
 8001560:	4413      	add	r3, r2
 8001562:	f503 23d6 	add.w	r3, r3, #438272	; 0x6b000
 8001566:	f203 5324 	addw	r3, r3, #1316	; 0x524
 800156a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
						int u_temp = -0.0959*n1+141619;
 800156e:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8001572:	f7fe ff7b 	bl	800046c <__aeabi_i2d>
 8001576:	a374      	add	r3, pc, #464	; (adr r3, 8001748 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8001578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157c:	f7fe ffe0 	bl	8000540 <__aeabi_dmul>
 8001580:	4603      	mov	r3, r0
 8001582:	460c      	mov	r4, r1
 8001584:	4618      	mov	r0, r3
 8001586:	4621      	mov	r1, r4
 8001588:	a371      	add	r3, pc, #452	; (adr r3, 8001750 <HAL_TIM_PeriodElapsedCallback+0x980>)
 800158a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158e:	f7fe fe21 	bl	80001d4 <__adddf3>
 8001592:	4603      	mov	r3, r0
 8001594:	460c      	mov	r4, r1
 8001596:	4618      	mov	r0, r3
 8001598:	4621      	mov	r1, r4
 800159a:	f7ff f9e3 	bl	8000964 <__aeabi_d2iz>
 800159e:	4603      	mov	r3, r0
 80015a0:	67fb      	str	r3, [r7, #124]	; 0x7c
						u = u_temp+U_MIN;
 80015a2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80015a4:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 80015a8:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 80015ac:	4a70      	ldr	r2, [pc, #448]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 80015ae:	6013      	str	r3, [r2, #0]
						HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1.5/3.3*4095);
 80015b0:	f240 7345 	movw	r3, #1861	; 0x745
 80015b4:	2200      	movs	r2, #0
 80015b6:	2100      	movs	r1, #0
 80015b8:	486e      	ldr	r0, [pc, #440]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 80015ba:	f002 fbed 	bl	8003d98 <HAL_DAC_SetValue>
					if(H31 && H32 && H33){
 80015be:	e26b      	b.n	8001a98 <HAL_TIM_PeriodElapsedCallback+0xcc8>
					}
					else{
						// Region 4
						int H41 = 73*dx0-997*dx1+784222;       H41 = H41<=0;
 80015c0:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80015c4:	4613      	mov	r3, r2
 80015c6:	00db      	lsls	r3, r3, #3
 80015c8:	4413      	add	r3, r2
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	441a      	add	r2, r3
 80015ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80015d2:	f46f 7179 	mvn.w	r1, #996	; 0x3e4
 80015d6:	fb01 f303 	mul.w	r3, r1, r3
 80015da:	4413      	add	r3, r2
 80015dc:	f503 233f 	add.w	r3, r3, #782336	; 0xbf000
 80015e0:	f203 735e 	addw	r3, r3, #1886	; 0x75e
 80015e4:	67bb      	str	r3, [r7, #120]	; 0x78
 80015e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	bfd4      	ite	le
 80015ec:	2301      	movle	r3, #1
 80015ee:	2300      	movgt	r3, #0
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	67bb      	str	r3, [r7, #120]	; 0x78
						int H42 = 1000*dx1-1000000;            H42 = H42<=0;
 80015f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80015f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015fc:	fb02 f303 	mul.w	r3, r2, r3
 8001600:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 8001604:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8001608:	677b      	str	r3, [r7, #116]	; 0x74
 800160a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800160c:	2b00      	cmp	r3, #0
 800160e:	bfd4      	ite	le
 8001610:	2301      	movle	r3, #1
 8001612:	2300      	movgt	r3, #0
 8001614:	b2db      	uxtb	r3, r3
 8001616:	677b      	str	r3, [r7, #116]	; 0x74
						int H43 = -1000*dx0;                   H43 = H43<=0;
 8001618:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800161c:	4a53      	ldr	r2, [pc, #332]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x99c>)
 800161e:	fb02 f303 	mul.w	r3, r2, r3
 8001622:	673b      	str	r3, [r7, #112]	; 0x70
 8001624:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001626:	2b00      	cmp	r3, #0
 8001628:	bfd4      	ite	le
 800162a:	2301      	movle	r3, #1
 800162c:	2300      	movgt	r3, #0
 800162e:	b2db      	uxtb	r3, r3
 8001630:	673b      	str	r3, [r7, #112]	; 0x70
						int H44 = 907*dx0-422*dx1-300125;      H44 = H44<=0;
 8001632:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001636:	f240 328b 	movw	r2, #907	; 0x38b
 800163a:	fb02 f203 	mul.w	r2, r2, r3
 800163e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001642:	494d      	ldr	r1, [pc, #308]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 8001644:	fb01 f303 	mul.w	r3, r1, r3
 8001648:	4413      	add	r3, r2
 800164a:	f5a3 2392 	sub.w	r3, r3, #299008	; 0x49000
 800164e:	f2a3 435d 	subw	r3, r3, #1117	; 0x45d
 8001652:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001654:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001656:	2b00      	cmp	r3, #0
 8001658:	bfd4      	ite	le
 800165a:	2301      	movle	r3, #1
 800165c:	2300      	movgt	r3, #0
 800165e:	b2db      	uxtb	r3, r3
 8001660:	66fb      	str	r3, [r7, #108]	; 0x6c

						if(H41 && H42 && H43 && H44){
 8001662:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001664:	2b00      	cmp	r3, #0
 8001666:	f000 8089 	beq.w	800177c <HAL_TIM_PeriodElapsedCallback+0x9ac>
 800166a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800166c:	2b00      	cmp	r3, #0
 800166e:	f000 8085 	beq.w	800177c <HAL_TIM_PeriodElapsedCallback+0x9ac>
 8001672:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001674:	2b00      	cmp	r3, #0
 8001676:	f000 8081 	beq.w	800177c <HAL_TIM_PeriodElapsedCallback+0x9ac>
 800167a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800167c:	2b00      	cmp	r3, #0
 800167e:	d07d      	beq.n	800177c <HAL_TIM_PeriodElapsedCallback+0x9ac>
							n2 = -1233*dx0+574*dx1+408098;
 8001680:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001684:	f46f 629a 	mvn.w	r2, #1232	; 0x4d0
 8001688:	fb02 f203 	mul.w	r2, r2, r3
 800168c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001690:	f240 213e 	movw	r1, #574	; 0x23e
 8001694:	fb01 f303 	mul.w	r3, r1, r3
 8001698:	4413      	add	r3, r2
 800169a:	f503 23c7 	add.w	r3, r3, #407552	; 0x63800
 800169e:	f203 2322 	addw	r3, r3, #546	; 0x222
 80016a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
							n3 = -124*dx0+1305*dx1+93435;
 80016a6:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80016aa:	4613      	mov	r3, r2
 80016ac:	0152      	lsls	r2, r2, #5
 80016ae:	1a9b      	subs	r3, r3, r2
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4619      	mov	r1, r3
 80016b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80016b8:	f240 5219 	movw	r2, #1305	; 0x519
 80016bc:	fb02 f303 	mul.w	r3, r2, r3
 80016c0:	440b      	add	r3, r1
 80016c2:	f503 33b6 	add.w	r3, r3, #93184	; 0x16c00
 80016c6:	33fb      	adds	r3, #251	; 0xfb
 80016c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
							int u_temp = 1.0614*n2-0.5676*n3+141619;
 80016cc:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 80016d0:	f7fe fecc 	bl	800046c <__aeabi_i2d>
 80016d4:	a320      	add	r3, pc, #128	; (adr r3, 8001758 <HAL_TIM_PeriodElapsedCallback+0x988>)
 80016d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016da:	f7fe ff31 	bl	8000540 <__aeabi_dmul>
 80016de:	4603      	mov	r3, r0
 80016e0:	460c      	mov	r4, r1
 80016e2:	4625      	mov	r5, r4
 80016e4:	461c      	mov	r4, r3
 80016e6:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 80016ea:	f7fe febf 	bl	800046c <__aeabi_i2d>
 80016ee:	a31c      	add	r3, pc, #112	; (adr r3, 8001760 <HAL_TIM_PeriodElapsedCallback+0x990>)
 80016f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f4:	f7fe ff24 	bl	8000540 <__aeabi_dmul>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	4620      	mov	r0, r4
 80016fe:	4629      	mov	r1, r5
 8001700:	f7fe fd66 	bl	80001d0 <__aeabi_dsub>
 8001704:	4603      	mov	r3, r0
 8001706:	460c      	mov	r4, r1
 8001708:	4618      	mov	r0, r3
 800170a:	4621      	mov	r1, r4
 800170c:	a310      	add	r3, pc, #64	; (adr r3, 8001750 <HAL_TIM_PeriodElapsedCallback+0x980>)
 800170e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001712:	f7fe fd5f 	bl	80001d4 <__adddf3>
 8001716:	4603      	mov	r3, r0
 8001718:	460c      	mov	r4, r1
 800171a:	4618      	mov	r0, r3
 800171c:	4621      	mov	r1, r4
 800171e:	f7ff f921 	bl	8000964 <__aeabi_d2iz>
 8001722:	4603      	mov	r3, r0
 8001724:	66bb      	str	r3, [r7, #104]	; 0x68
							u = u_temp+U_MIN;
 8001726:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001728:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 800172c:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 8001730:	4a0f      	ldr	r2, [pc, #60]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 8001732:	6013      	str	r3, [r2, #0]
							HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2/3.3*4095);
 8001734:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8001738:	2200      	movs	r2, #0
 800173a:	2100      	movs	r1, #0
 800173c:	480d      	ldr	r0, [pc, #52]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 800173e:	f002 fb2b 	bl	8003d98 <HAL_DAC_SetValue>
						if(H41 && H42 && H43 && H44){
 8001742:	e1a9      	b.n	8001a98 <HAL_TIM_PeriodElapsedCallback+0xcc8>
 8001744:	f3af 8000 	nop.w
 8001748:	03afb7e9 	.word	0x03afb7e9
 800174c:	bfb88ce7 	.word	0xbfb88ce7
 8001750:	00000000 	.word	0x00000000
 8001754:	41014998 	.word	0x41014998
 8001758:	90ff9724 	.word	0x90ff9724
 800175c:	3ff0fb7e 	.word	0x3ff0fb7e
 8001760:	79a6b50b 	.word	0x79a6b50b
 8001764:	3fe229c7 	.word	0x3fe229c7
 8001768:	fffffc4c 	.word	0xfffffc4c
 800176c:	fffffc18 	.word	0xfffffc18
 8001770:	20000028 	.word	0x20000028
 8001774:	2000004c 	.word	0x2000004c
 8001778:	fffffe5a 	.word	0xfffffe5a
						}
						else{
							// Region 5
							int H51 = -674*dx0-738*dx1+1106412;     H51 = H51<=0;
 800177c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001780:	4aab      	ldr	r2, [pc, #684]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0xc60>)
 8001782:	fb02 f203 	mul.w	r2, r2, r3
 8001786:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800178a:	49aa      	ldr	r1, [pc, #680]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0xc64>)
 800178c:	fb01 f303 	mul.w	r3, r1, r3
 8001790:	4413      	add	r3, r2
 8001792:	f503 1387 	add.w	r3, r3, #1105920	; 0x10e000
 8001796:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800179a:	667b      	str	r3, [r7, #100]	; 0x64
 800179c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800179e:	2b00      	cmp	r3, #0
 80017a0:	bfd4      	ite	le
 80017a2:	2301      	movle	r3, #1
 80017a4:	2300      	movgt	r3, #0
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	667b      	str	r3, [r7, #100]	; 0x64
							int H52 = 1000*dx0-1000000;             H52 = H52<=0;
 80017aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80017ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017b2:	fb02 f303 	mul.w	r3, r2, r3
 80017b6:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 80017ba:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 80017be:	663b      	str	r3, [r7, #96]	; 0x60
 80017c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	bfd4      	ite	le
 80017c6:	2301      	movle	r3, #1
 80017c8:	2300      	movgt	r3, #0
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	663b      	str	r3, [r7, #96]	; 0x60
							int H53 = 1000*dx1-1000000;             H53 = H53<=0;
 80017ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80017d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017d6:	fb02 f303 	mul.w	r3, r2, r3
 80017da:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 80017de:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 80017e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	bfd4      	ite	le
 80017ea:	2301      	movle	r3, #1
 80017ec:	2300      	movgt	r3, #0
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	65fb      	str	r3, [r7, #92]	; 0x5c
							int H54 = -544*dx0+839*dx1-311384;      H54 = H54<=0;
 80017f2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80017f6:	4613      	mov	r3, r2
 80017f8:	05db      	lsls	r3, r3, #23
 80017fa:	1a9b      	subs	r3, r3, r2
 80017fc:	011b      	lsls	r3, r3, #4
 80017fe:	1a9b      	subs	r3, r3, r2
 8001800:	015b      	lsls	r3, r3, #5
 8001802:	4619      	mov	r1, r3
 8001804:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001808:	f240 3247 	movw	r2, #839	; 0x347
 800180c:	fb02 f303 	mul.w	r3, r2, r3
 8001810:	440b      	add	r3, r1
 8001812:	f5a3 2398 	sub.w	r3, r3, #311296	; 0x4c000
 8001816:	3b58      	subs	r3, #88	; 0x58
 8001818:	65bb      	str	r3, [r7, #88]	; 0x58
 800181a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800181c:	2b00      	cmp	r3, #0
 800181e:	bfd4      	ite	le
 8001820:	2301      	movle	r3, #1
 8001822:	2300      	movgt	r3, #0
 8001824:	b2db      	uxtb	r3, r3
 8001826:	65bb      	str	r3, [r7, #88]	; 0x58

							if(H51 && H52 && H53 && H54){
 8001828:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800182a:	2b00      	cmp	r3, #0
 800182c:	d067      	beq.n	80018fe <HAL_TIM_PeriodElapsedCallback+0xb2e>
 800182e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001830:	2b00      	cmp	r3, #0
 8001832:	d064      	beq.n	80018fe <HAL_TIM_PeriodElapsedCallback+0xb2e>
 8001834:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001836:	2b00      	cmp	r3, #0
 8001838:	d061      	beq.n	80018fe <HAL_TIM_PeriodElapsedCallback+0xb2e>
 800183a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800183c:	2b00      	cmp	r3, #0
 800183e:	d05e      	beq.n	80018fe <HAL_TIM_PeriodElapsedCallback+0xb2e>
								n1 = 910*dx0-1404*dx1+520906;
 8001840:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001844:	f240 328e 	movw	r2, #910	; 0x38e
 8001848:	fb02 f203 	mul.w	r2, r2, r3
 800184c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001850:	4979      	ldr	r1, [pc, #484]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0xc68>)
 8001852:	fb01 f303 	mul.w	r3, r1, r3
 8001856:	4413      	add	r3, r2
 8001858:	f503 23fe 	add.w	r3, r3, #520192	; 0x7f000
 800185c:	f203 23ca 	addw	r3, r3, #714	; 0x2ca
 8001860:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
								n3 = -679*dx0+2117*dx1-186592;
 8001864:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001868:	4a74      	ldr	r2, [pc, #464]	; (8001a3c <HAL_TIM_PeriodElapsedCallback+0xc6c>)
 800186a:	fb02 f203 	mul.w	r2, r2, r3
 800186e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001872:	f640 0145 	movw	r1, #2117	; 0x845
 8001876:	fb01 f303 	mul.w	r3, r1, r3
 800187a:	4413      	add	r3, r2
 800187c:	f5a3 3336 	sub.w	r3, r3, #186368	; 0x2d800
 8001880:	3be0      	subs	r3, #224	; 0xe0
 8001882:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
								int u_temp = -0.0959*n1-0.5676*n3+141619;
 8001886:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 800188a:	f7fe fdef 	bl	800046c <__aeabi_i2d>
 800188e:	a360      	add	r3, pc, #384	; (adr r3, 8001a10 <HAL_TIM_PeriodElapsedCallback+0xc40>)
 8001890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001894:	f7fe fe54 	bl	8000540 <__aeabi_dmul>
 8001898:	4603      	mov	r3, r0
 800189a:	460c      	mov	r4, r1
 800189c:	4625      	mov	r5, r4
 800189e:	461c      	mov	r4, r3
 80018a0:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 80018a4:	f7fe fde2 	bl	800046c <__aeabi_i2d>
 80018a8:	a35b      	add	r3, pc, #364	; (adr r3, 8001a18 <HAL_TIM_PeriodElapsedCallback+0xc48>)
 80018aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ae:	f7fe fe47 	bl	8000540 <__aeabi_dmul>
 80018b2:	4602      	mov	r2, r0
 80018b4:	460b      	mov	r3, r1
 80018b6:	4620      	mov	r0, r4
 80018b8:	4629      	mov	r1, r5
 80018ba:	f7fe fc89 	bl	80001d0 <__aeabi_dsub>
 80018be:	4603      	mov	r3, r0
 80018c0:	460c      	mov	r4, r1
 80018c2:	4618      	mov	r0, r3
 80018c4:	4621      	mov	r1, r4
 80018c6:	a356      	add	r3, pc, #344	; (adr r3, 8001a20 <HAL_TIM_PeriodElapsedCallback+0xc50>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	f7fe fc82 	bl	80001d4 <__adddf3>
 80018d0:	4603      	mov	r3, r0
 80018d2:	460c      	mov	r4, r1
 80018d4:	4618      	mov	r0, r3
 80018d6:	4621      	mov	r1, r4
 80018d8:	f7ff f844 	bl	8000964 <__aeabi_d2iz>
 80018dc:	4603      	mov	r3, r0
 80018de:	657b      	str	r3, [r7, #84]	; 0x54
								u = u_temp+U_MIN;
 80018e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018e2:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 80018e6:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 80018ea:	4a55      	ldr	r2, [pc, #340]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 80018ec:	6013      	str	r3, [r2, #0]
								HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2.5/3.3*4095);
 80018ee:	f640 431e 	movw	r3, #3102	; 0xc1e
 80018f2:	2200      	movs	r2, #0
 80018f4:	2100      	movs	r1, #0
 80018f6:	4853      	ldr	r0, [pc, #332]	; (8001a44 <HAL_TIM_PeriodElapsedCallback+0xc74>)
 80018f8:	f002 fa4e 	bl	8003d98 <HAL_DAC_SetValue>
							if(H51 && H52 && H53 && H54){
 80018fc:	e0cc      	b.n	8001a98 <HAL_TIM_PeriodElapsedCallback+0xcc8>
							}
							else{
								// Region 6
								int H61 = 544*dx0-839*dx1+311384;     H61 = H61<=0;
 80018fe:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001902:	4613      	mov	r3, r2
 8001904:	011b      	lsls	r3, r3, #4
 8001906:	4413      	add	r3, r2
 8001908:	015b      	lsls	r3, r3, #5
 800190a:	4619      	mov	r1, r3
 800190c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001910:	4a4d      	ldr	r2, [pc, #308]	; (8001a48 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 8001912:	fb02 f303 	mul.w	r3, r2, r3
 8001916:	440b      	add	r3, r1
 8001918:	f503 2398 	add.w	r3, r3, #311296	; 0x4c000
 800191c:	3358      	adds	r3, #88	; 0x58
 800191e:	653b      	str	r3, [r7, #80]	; 0x50
 8001920:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001922:	2b00      	cmp	r3, #0
 8001924:	bfd4      	ite	le
 8001926:	2301      	movle	r3, #1
 8001928:	2300      	movgt	r3, #0
 800192a:	b2db      	uxtb	r3, r3
 800192c:	653b      	str	r3, [r7, #80]	; 0x50
								int H62 = -907*dx0+422*dx1+300125;    H62 = H62<=0;
 800192e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001932:	4a46      	ldr	r2, [pc, #280]	; (8001a4c <HAL_TIM_PeriodElapsedCallback+0xc7c>)
 8001934:	fb02 f203 	mul.w	r2, r2, r3
 8001938:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800193c:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 8001940:	fb01 f303 	mul.w	r3, r1, r3
 8001944:	4413      	add	r3, r2
 8001946:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 800194a:	f203 435d 	addw	r3, r3, #1117	; 0x45d
 800194e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001952:	2b00      	cmp	r3, #0
 8001954:	bfd4      	ite	le
 8001956:	2301      	movle	r3, #1
 8001958:	2300      	movgt	r3, #0
 800195a:	b2db      	uxtb	r3, r3
 800195c:	64fb      	str	r3, [r7, #76]	; 0x4c
								int H63 = 1000*dx1-1000000;           H63 = H63<=0;
 800195e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001962:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001966:	fb02 f303 	mul.w	r3, r2, r3
 800196a:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 800196e:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8001972:	64bb      	str	r3, [r7, #72]	; 0x48
 8001974:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001976:	2b00      	cmp	r3, #0
 8001978:	bfd4      	ite	le
 800197a:	2301      	movle	r3, #1
 800197c:	2300      	movgt	r3, #0
 800197e:	b2db      	uxtb	r3, r3
 8001980:	64bb      	str	r3, [r7, #72]	; 0x48

								if(H61 && H62 && H63){
 8001982:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001984:	2b00      	cmp	r3, #0
 8001986:	d063      	beq.n	8001a50 <HAL_TIM_PeriodElapsedCallback+0xc80>
 8001988:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800198a:	2b00      	cmp	r3, #0
 800198c:	d060      	beq.n	8001a50 <HAL_TIM_PeriodElapsedCallback+0xc80>
 800198e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001990:	2b00      	cmp	r3, #0
 8001992:	d05d      	beq.n	8001a50 <HAL_TIM_PeriodElapsedCallback+0xc80>
									n3 = -166*dx0+1325*dx1+107379;
 8001994:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001998:	f06f 02a5 	mvn.w	r2, #165	; 0xa5
 800199c:	fb02 f203 	mul.w	r2, r2, r3
 80019a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80019a4:	f240 512d 	movw	r1, #1325	; 0x52d
 80019a8:	fb01 f303 	mul.w	r3, r1, r3
 80019ac:	4413      	add	r3, r2
 80019ae:	f503 33d1 	add.w	r3, r3, #107008	; 0x1a200
 80019b2:	f203 1373 	addw	r3, r3, #371	; 0x173
 80019b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
									int u_temp = -0.5676*n3+141619;
 80019ba:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 80019be:	f7fe fd55 	bl	800046c <__aeabi_i2d>
 80019c2:	a319      	add	r3, pc, #100	; (adr r3, 8001a28 <HAL_TIM_PeriodElapsedCallback+0xc58>)
 80019c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c8:	f7fe fdba 	bl	8000540 <__aeabi_dmul>
 80019cc:	4603      	mov	r3, r0
 80019ce:	460c      	mov	r4, r1
 80019d0:	4618      	mov	r0, r3
 80019d2:	4621      	mov	r1, r4
 80019d4:	a312      	add	r3, pc, #72	; (adr r3, 8001a20 <HAL_TIM_PeriodElapsedCallback+0xc50>)
 80019d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019da:	f7fe fbfb 	bl	80001d4 <__adddf3>
 80019de:	4603      	mov	r3, r0
 80019e0:	460c      	mov	r4, r1
 80019e2:	4618      	mov	r0, r3
 80019e4:	4621      	mov	r1, r4
 80019e6:	f7fe ffbd 	bl	8000964 <__aeabi_d2iz>
 80019ea:	4603      	mov	r3, r0
 80019ec:	647b      	str	r3, [r7, #68]	; 0x44
									u = u_temp+U_MIN;
 80019ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019f0:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 80019f4:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 80019f8:	4a11      	ldr	r2, [pc, #68]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 80019fa:	6013      	str	r3, [r2, #0]
									HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3/3.3*4095);
 80019fc:	f640 638a 	movw	r3, #3722	; 0xe8a
 8001a00:	2200      	movs	r2, #0
 8001a02:	2100      	movs	r1, #0
 8001a04:	480f      	ldr	r0, [pc, #60]	; (8001a44 <HAL_TIM_PeriodElapsedCallback+0xc74>)
 8001a06:	f002 f9c7 	bl	8003d98 <HAL_DAC_SetValue>
								if(H61 && H62 && H63){
 8001a0a:	e045      	b.n	8001a98 <HAL_TIM_PeriodElapsedCallback+0xcc8>
 8001a0c:	f3af 8000 	nop.w
 8001a10:	03afb7e9 	.word	0x03afb7e9
 8001a14:	bfb88ce7 	.word	0xbfb88ce7
 8001a18:	79a6b50b 	.word	0x79a6b50b
 8001a1c:	3fe229c7 	.word	0x3fe229c7
 8001a20:	00000000 	.word	0x00000000
 8001a24:	41014998 	.word	0x41014998
 8001a28:	79a6b50b 	.word	0x79a6b50b
 8001a2c:	bfe229c7 	.word	0xbfe229c7
 8001a30:	fffffd5e 	.word	0xfffffd5e
 8001a34:	fffffd1e 	.word	0xfffffd1e
 8001a38:	fffffa84 	.word	0xfffffa84
 8001a3c:	fffffd59 	.word	0xfffffd59
 8001a40:	20000028 	.word	0x20000028
 8001a44:	2000004c 	.word	0x2000004c
 8001a48:	fffffcb9 	.word	0xfffffcb9
 8001a4c:	fffffc75 	.word	0xfffffc75
								}
								else{
									// No region found => slow LQR
									dx0 = x[0] - xs0;
 8001a50:	4b34      	ldr	r3, [pc, #208]	; (8001b24 <HAL_TIM_PeriodElapsedCallback+0xd54>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2232      	movs	r2, #50	; 0x32
 8001a56:	1a9b      	subs	r3, r3, r2
 8001a58:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
									dx1 = x[1] - xs1;
 8001a5c:	4b31      	ldr	r3, [pc, #196]	; (8001b24 <HAL_TIM_PeriodElapsedCallback+0xd54>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a64:	1a9b      	subs	r3, r3, r2
 8001a66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
									u = -4854*dx0; u += 53*dx1;
 8001a6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001a6e:	4a2e      	ldr	r2, [pc, #184]	; (8001b28 <HAL_TIM_PeriodElapsedCallback+0xd58>)
 8001a70:	fb02 f303 	mul.w	r3, r2, r3
 8001a74:	4a2d      	ldr	r2, [pc, #180]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0xd5c>)
 8001a76:	6013      	str	r3, [r2, #0]
 8001a78:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001a7c:	2235      	movs	r2, #53	; 0x35
 8001a7e:	fb02 f203 	mul.w	r2, r2, r3
 8001a82:	4b2a      	ldr	r3, [pc, #168]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0xd5c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4413      	add	r3, r2
 8001a88:	4a28      	ldr	r2, [pc, #160]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0xd5c>)
 8001a8a:	6013      	str	r3, [r2, #0]
									HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2100      	movs	r1, #0
 8001a92:	4827      	ldr	r0, [pc, #156]	; (8001b30 <HAL_TIM_PeriodElapsedCallback+0xd60>)
 8001a94:	f002 f980 	bl	8003d98 <HAL_DAC_SetValue>
						}
					}
				}
			}

			int input = u*1599/1000000; input += 500;
 8001a98:	4b24      	ldr	r3, [pc, #144]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0xd5c>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f240 623f 	movw	r2, #1599	; 0x63f
 8001aa0:	fb02 f303 	mul.w	r3, r2, r3
 8001aa4:	4a23      	ldr	r2, [pc, #140]	; (8001b34 <HAL_TIM_PeriodElapsedCallback+0xd64>)
 8001aa6:	fb82 1203 	smull	r1, r2, r2, r3
 8001aaa:	1492      	asrs	r2, r2, #18
 8001aac:	17db      	asrs	r3, r3, #31
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001ab4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001ab8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001abc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
			if(input < 0) input = 0;
 8001ac0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	da02      	bge.n	8001ace <HAL_TIM_PeriodElapsedCallback+0xcfe>
 8001ac8:	2300      	movs	r3, #0
 8001aca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
			if(input > 1599) input = 1599;
 8001ace:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001ad2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001ad6:	db03      	blt.n	8001ae0 <HAL_TIM_PeriodElapsedCallback+0xd10>
 8001ad8:	f240 633f 	movw	r3, #1599	; 0x63f
 8001adc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
			htim2.Instance->CCR2 = input;
 8001ae0:	4b15      	ldr	r3, [pc, #84]	; (8001b38 <HAL_TIM_PeriodElapsedCallback+0xd68>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8001ae8:	639a      	str	r2, [r3, #56]	; 0x38
			u /= 1000;
 8001aea:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0xd5c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a13      	ldr	r2, [pc, #76]	; (8001b3c <HAL_TIM_PeriodElapsedCallback+0xd6c>)
 8001af0:	fb82 1203 	smull	r1, r2, r2, r3
 8001af4:	1192      	asrs	r2, r2, #6
 8001af6:	17db      	asrs	r3, r3, #31
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	4a0c      	ldr	r2, [pc, #48]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0xd5c>)
 8001afc:	6013      	str	r3, [r2, #0]
			u += us;
 8001afe:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0xd5c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f240 1257 	movw	r2, #343	; 0x157
 8001b06:	4413      	add	r3, r2
 8001b08:	4a08      	ldr	r2, [pc, #32]	; (8001b2c <HAL_TIM_PeriodElapsedCallback+0xd5c>)
 8001b0a:	6013      	str	r3, [r2, #0]
		}
	}
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10,GPIO_PIN_RESET);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b16:	f002 fe1f 	bl	8004758 <HAL_GPIO_WritePin>
}
 8001b1a:	bf00      	nop
 8001b1c:	37e0      	adds	r7, #224	; 0xe0
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bdb0      	pop	{r4, r5, r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000030 	.word	0x20000030
 8001b28:	ffffed0a 	.word	0xffffed0a
 8001b2c:	20000028 	.word	0x20000028
 8001b30:	2000004c 	.word	0x2000004c
 8001b34:	431bde83 	.word	0x431bde83
 8001b38:	200001c0 	.word	0x200001c0
 8001b3c:	10624dd3 	.word	0x10624dd3

08001b40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b44:	f000 fdfc 	bl	8002740 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b48:	f000 f83c 	bl	8001bc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b4c:	f000 fade 	bl	800210c <MX_GPIO_Init>
  MX_DMA_Init();
 8001b50:	f000 fab6 	bl	80020c0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001b54:	f000 fa84 	bl	8002060 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001b58:	f000 f8bc 	bl	8001cd4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001b5c:	f000 f934 	bl	8001dc8 <MX_ADC2_Init>
  MX_DAC1_Init();
 8001b60:	f000 f998 	bl	8001e94 <MX_DAC1_Init>
  MX_TIM2_Init();
 8001b64:	f000 f9d4 	bl	8001f10 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b68:	f000 fa2c 	bl	8001fc4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	480e      	ldr	r0, [pc, #56]	; (8001ba8 <main+0x68>)
 8001b70:	f002 f8c5 	bl	8003cfe <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8001b74:	2110      	movs	r1, #16
 8001b76:	480c      	ldr	r0, [pc, #48]	; (8001ba8 <main+0x68>)
 8001b78:	f002 f8c1 	bl	8003cfe <HAL_DAC_Start>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_buf0, SIZE);
 8001b7c:	2207      	movs	r2, #7
 8001b7e:	490b      	ldr	r1, [pc, #44]	; (8001bac <main+0x6c>)
 8001b80:	480b      	ldr	r0, [pc, #44]	; (8001bb0 <main+0x70>)
 8001b82:	f001 f993 	bl	8002eac <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf1, SIZE);
 8001b86:	2207      	movs	r2, #7
 8001b88:	490a      	ldr	r1, [pc, #40]	; (8001bb4 <main+0x74>)
 8001b8a:	480b      	ldr	r0, [pc, #44]	; (8001bb8 <main+0x78>)
 8001b8c:	f001 f98e 	bl	8002eac <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim3);
 8001b90:	480a      	ldr	r0, [pc, #40]	; (8001bbc <main+0x7c>)
 8001b92:	f004 f923 	bl	8005ddc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001b96:	2104      	movs	r1, #4
 8001b98:	4809      	ldr	r0, [pc, #36]	; (8001bc0 <main+0x80>)
 8001b9a:	f004 f975 	bl	8005e88 <HAL_TIM_PWM_Start>
  htim2.Instance->CCR2 = 0;
 8001b9e:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <main+0x80>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ba6:	e7fe      	b.n	8001ba6 <main+0x66>
 8001ba8:	2000004c 	.word	0x2000004c
 8001bac:	200002c8 	.word	0x200002c8
 8001bb0:	20000060 	.word	0x20000060
 8001bb4:	20000104 	.word	0x20000104
 8001bb8:	20000114 	.word	0x20000114
 8001bbc:	200000c4 	.word	0x200000c4
 8001bc0:	200001c0 	.word	0x200001c0

08001bc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b0b8      	sub	sp, #224	; 0xe0
 8001bc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001bce:	2244      	movs	r2, #68	; 0x44
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f005 fee6 	bl	80079a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bd8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001be8:	463b      	mov	r3, r7
 8001bea:	2288      	movs	r2, #136	; 0x88
 8001bec:	2100      	movs	r1, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f005 fed8 	bl	80079a4 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bfa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bfe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c02:	2310      	movs	r3, #16
 8001c04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001c14:	2301      	movs	r3, #1
 8001c16:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001c1a:	230a      	movs	r3, #10
 8001c1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001c20:	2307      	movs	r3, #7
 8001c22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001c26:	2302      	movs	r3, #2
 8001c28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c32:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c36:	4618      	mov	r0, r3
 8001c38:	f002 fe0a 	bl	8004850 <HAL_RCC_OscConfig>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001c42:	f000 facd 	bl	80021e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c46:	230f      	movs	r3, #15
 8001c48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c52:	2300      	movs	r3, #0
 8001c54:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c64:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001c68:	2104      	movs	r1, #4
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f003 f9d6 	bl	800501c <HAL_RCC_ClockConfig>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001c76:	f000 fab3 	bl	80021e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 8001c7a:	f244 0302 	movw	r3, #16386	; 0x4002
 8001c7e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c80:	2300      	movs	r3, #0
 8001c82:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001c84:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001c88:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001c92:	2308      	movs	r3, #8
 8001c94:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001c96:	2307      	movs	r3, #7
 8001c98:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001ca2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ca6:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ca8:	463b      	mov	r3, r7
 8001caa:	4618      	mov	r0, r3
 8001cac:	f003 fbba 	bl	8005424 <HAL_RCCEx_PeriphCLKConfig>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8001cb6:	f000 fa93 	bl	80021e0 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001cba:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001cbe:	f002 fd71 	bl	80047a4 <HAL_PWREx_ControlVoltageScaling>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <SystemClock_Config+0x108>
  {
    Error_Handler();
 8001cc8:	f000 fa8a 	bl	80021e0 <Error_Handler>
  }
}
 8001ccc:	bf00      	nop
 8001cce:	37e0      	adds	r7, #224	; 0xe0
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08a      	sub	sp, #40	; 0x28
 8001cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001cda:	f107 031c 	add.w	r3, r7, #28
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]
 8001ce4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001ce6:	1d3b      	adds	r3, r7, #4
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	605a      	str	r2, [r3, #4]
 8001cee:	609a      	str	r2, [r3, #8]
 8001cf0:	60da      	str	r2, [r3, #12]
 8001cf2:	611a      	str	r2, [r3, #16]
 8001cf4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001cf6:	4b31      	ldr	r3, [pc, #196]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001cf8:	4a31      	ldr	r2, [pc, #196]	; (8001dc0 <MX_ADC1_Init+0xec>)
 8001cfa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001cfc:	4b2f      	ldr	r3, [pc, #188]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d02:	4b2e      	ldr	r3, [pc, #184]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d08:	4b2c      	ldr	r3, [pc, #176]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001d0e:	4b2b      	ldr	r3, [pc, #172]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d14:	4b29      	ldr	r3, [pc, #164]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d16:	2204      	movs	r2, #4
 8001d18:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001d1a:	4b28      	ldr	r3, [pc, #160]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001d20:	4b26      	ldr	r3, [pc, #152]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001d26:	4b25      	ldr	r3, [pc, #148]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d2c:	4b23      	ldr	r3, [pc, #140]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8001d34:	4b21      	ldr	r3, [pc, #132]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d36:	2201      	movs	r2, #1
 8001d38:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d3a:	4b20      	ldr	r3, [pc, #128]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d40:	4b1e      	ldr	r3, [pc, #120]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001d46:	4b1d      	ldr	r3, [pc, #116]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001d4e:	4b1b      	ldr	r3, [pc, #108]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001d54:	4b19      	ldr	r3, [pc, #100]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d5c:	4817      	ldr	r0, [pc, #92]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d5e:	f000 ff51 	bl	8002c04 <HAL_ADC_Init>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001d68:	f000 fa3a 	bl	80021e0 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001d70:	f107 031c 	add.w	r3, r7, #28
 8001d74:	4619      	mov	r1, r3
 8001d76:	4811      	ldr	r0, [pc, #68]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001d78:	f001 fde2 	bl	8003940 <HAL_ADCEx_MultiModeConfigChannel>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001d82:	f000 fa2d 	bl	80021e0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001d86:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <MX_ADC1_Init+0xf0>)
 8001d88:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d8a:	2306      	movs	r3, #6
 8001d8c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001d8e:	2305      	movs	r3, #5
 8001d90:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001d92:	237f      	movs	r3, #127	; 0x7f
 8001d94:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d96:	2304      	movs	r3, #4
 8001d98:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d9e:	1d3b      	adds	r3, r7, #4
 8001da0:	4619      	mov	r1, r3
 8001da2:	4806      	ldr	r0, [pc, #24]	; (8001dbc <MX_ADC1_Init+0xe8>)
 8001da4:	f001 f954 	bl	8003050 <HAL_ADC_ConfigChannel>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001dae:	f000 fa17 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001db2:	bf00      	nop
 8001db4:	3728      	adds	r7, #40	; 0x28
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000114 	.word	0x20000114
 8001dc0:	50040000 	.word	0x50040000
 8001dc4:	14f00020 	.word	0x14f00020

08001dc8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001dce:	463b      	mov	r3, r7
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
 8001dda:	611a      	str	r2, [r3, #16]
 8001ddc:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config 
  */
  hadc2.Instance = ADC2;
 8001dde:	4b2a      	ldr	r3, [pc, #168]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001de0:	4a2a      	ldr	r2, [pc, #168]	; (8001e8c <MX_ADC2_Init+0xc4>)
 8001de2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001de4:	4b28      	ldr	r3, [pc, #160]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001dea:	4b27      	ldr	r3, [pc, #156]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001df0:	4b25      	ldr	r3, [pc, #148]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001df6:	4b24      	ldr	r3, [pc, #144]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001dfc:	4b22      	ldr	r3, [pc, #136]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001dfe:	2204      	movs	r2, #4
 8001e00:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001e02:	4b21      	ldr	r3, [pc, #132]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001e08:	4b1f      	ldr	r3, [pc, #124]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8001e0e:	4b1e      	ldr	r3, [pc, #120]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e10:	2201      	movs	r2, #1
 8001e12:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001e14:	4b1c      	ldr	r3, [pc, #112]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.NbrOfDiscConversion = 1;
 8001e1c:	4b1a      	ldr	r3, [pc, #104]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e22:	4b19      	ldr	r3, [pc, #100]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e28:	4b17      	ldr	r3, [pc, #92]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001e2e:	4b16      	ldr	r3, [pc, #88]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001e36:	4b14      	ldr	r3, [pc, #80]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001e3c:	4b12      	ldr	r3, [pc, #72]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001e44:	4810      	ldr	r0, [pc, #64]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e46:	f000 fedd 	bl	8002c04 <HAL_ADC_Init>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8001e50:	f000 f9c6 	bl	80021e0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001e54:	4b0e      	ldr	r3, [pc, #56]	; (8001e90 <MX_ADC2_Init+0xc8>)
 8001e56:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e58:	2306      	movs	r3, #6
 8001e5a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001e5c:	2305      	movs	r3, #5
 8001e5e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e60:	237f      	movs	r3, #127	; 0x7f
 8001e62:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e64:	2304      	movs	r3, #4
 8001e66:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001e6c:	463b      	mov	r3, r7
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4805      	ldr	r0, [pc, #20]	; (8001e88 <MX_ADC2_Init+0xc0>)
 8001e72:	f001 f8ed 	bl	8003050 <HAL_ADC_ConfigChannel>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 8001e7c:	f000 f9b0 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001e80:	bf00      	nop
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000060 	.word	0x20000060
 8001e8c:	50040100 	.word	0x50040100
 8001e90:	19200040 	.word	0x19200040

08001e94 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08a      	sub	sp, #40	; 0x28
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001e9a:	1d3b      	adds	r3, r7, #4
 8001e9c:	2224      	movs	r2, #36	; 0x24
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f005 fd7f 	bl	80079a4 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8001ea6:	4b18      	ldr	r3, [pc, #96]	; (8001f08 <MX_DAC1_Init+0x74>)
 8001ea8:	4a18      	ldr	r2, [pc, #96]	; (8001f0c <MX_DAC1_Init+0x78>)
 8001eaa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001eac:	4816      	ldr	r0, [pc, #88]	; (8001f08 <MX_DAC1_Init+0x74>)
 8001eae:	f001 ff04 	bl	8003cba <HAL_DAC_Init>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001eb8:	f000 f992 	bl	80021e0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001ed0:	1d3b      	adds	r3, r7, #4
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	480c      	ldr	r0, [pc, #48]	; (8001f08 <MX_DAC1_Init+0x74>)
 8001ed8:	f001 ff83 	bl	8003de2 <HAL_DAC_ConfigChannel>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001ee2:	f000 f97d 	bl	80021e0 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	613b      	str	r3, [r7, #16]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001eea:	1d3b      	adds	r3, r7, #4
 8001eec:	2210      	movs	r2, #16
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4805      	ldr	r0, [pc, #20]	; (8001f08 <MX_DAC1_Init+0x74>)
 8001ef2:	f001 ff76 	bl	8003de2 <HAL_DAC_ConfigChannel>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <MX_DAC1_Init+0x6c>
  {
    Error_Handler();
 8001efc:	f000 f970 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001f00:	bf00      	nop
 8001f02:	3728      	adds	r7, #40	; 0x28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	2000004c 	.word	0x2000004c
 8001f0c:	40007400 	.word	0x40007400

08001f10 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08a      	sub	sp, #40	; 0x28
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f16:	f107 031c 	add.w	r3, r7, #28
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	605a      	str	r2, [r3, #4]
 8001f20:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f22:	463b      	mov	r3, r7
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
 8001f2c:	60da      	str	r2, [r3, #12]
 8001f2e:	611a      	str	r2, [r3, #16]
 8001f30:	615a      	str	r2, [r3, #20]
 8001f32:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f34:	4b22      	ldr	r3, [pc, #136]	; (8001fc0 <MX_TIM2_Init+0xb0>)
 8001f36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f3c:	4b20      	ldr	r3, [pc, #128]	; (8001fc0 <MX_TIM2_Init+0xb0>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f42:	4b1f      	ldr	r3, [pc, #124]	; (8001fc0 <MX_TIM2_Init+0xb0>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1600-1;
 8001f48:	4b1d      	ldr	r3, [pc, #116]	; (8001fc0 <MX_TIM2_Init+0xb0>)
 8001f4a:	f240 623f 	movw	r2, #1599	; 0x63f
 8001f4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f50:	4b1b      	ldr	r3, [pc, #108]	; (8001fc0 <MX_TIM2_Init+0xb0>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f56:	4b1a      	ldr	r3, [pc, #104]	; (8001fc0 <MX_TIM2_Init+0xb0>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f5c:	4818      	ldr	r0, [pc, #96]	; (8001fc0 <MX_TIM2_Init+0xb0>)
 8001f5e:	f003 ff67 	bl	8005e30 <HAL_TIM_PWM_Init>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001f68:	f000 f93a 	bl	80021e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f70:	2300      	movs	r3, #0
 8001f72:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f74:	f107 031c 	add.w	r3, r7, #28
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4811      	ldr	r0, [pc, #68]	; (8001fc0 <MX_TIM2_Init+0xb0>)
 8001f7c:	f004 ff26 	bl	8006dcc <HAL_TIMEx_MasterConfigSynchronization>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001f86:	f000 f92b 	bl	80021e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f8a:	2360      	movs	r3, #96	; 0x60
 8001f8c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f92:	2300      	movs	r3, #0
 8001f94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f96:	2300      	movs	r3, #0
 8001f98:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f9a:	463b      	mov	r3, r7
 8001f9c:	2204      	movs	r2, #4
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	4807      	ldr	r0, [pc, #28]	; (8001fc0 <MX_TIM2_Init+0xb0>)
 8001fa2:	f004 f8e9 	bl	8006178 <HAL_TIM_PWM_ConfigChannel>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001fac:	f000 f918 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001fb0:	4803      	ldr	r0, [pc, #12]	; (8001fc0 <MX_TIM2_Init+0xb0>)
 8001fb2:	f000 faa1 	bl	80024f8 <HAL_TIM_MspPostInit>

}
 8001fb6:	bf00      	nop
 8001fb8:	3728      	adds	r7, #40	; 0x28
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	200001c0 	.word	0x200001c0

08001fc4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b088      	sub	sp, #32
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fca:	f107 0310 	add.w	r3, r7, #16
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd8:	1d3b      	adds	r3, r7, #4
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	605a      	str	r2, [r3, #4]
 8001fe0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fe2:	4b1d      	ldr	r3, [pc, #116]	; (8002058 <MX_TIM3_Init+0x94>)
 8001fe4:	4a1d      	ldr	r2, [pc, #116]	; (800205c <MX_TIM3_Init+0x98>)
 8001fe6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 8001fe8:	4b1b      	ldr	r3, [pc, #108]	; (8002058 <MX_TIM3_Init+0x94>)
 8001fea:	224f      	movs	r2, #79	; 0x4f
 8001fec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fee:	4b1a      	ldr	r3, [pc, #104]	; (8002058 <MX_TIM3_Init+0x94>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001ff4:	4b18      	ldr	r3, [pc, #96]	; (8002058 <MX_TIM3_Init+0x94>)
 8001ff6:	2263      	movs	r2, #99	; 0x63
 8001ff8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ffa:	4b17      	ldr	r3, [pc, #92]	; (8002058 <MX_TIM3_Init+0x94>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002000:	4b15      	ldr	r3, [pc, #84]	; (8002058 <MX_TIM3_Init+0x94>)
 8002002:	2200      	movs	r2, #0
 8002004:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002006:	4814      	ldr	r0, [pc, #80]	; (8002058 <MX_TIM3_Init+0x94>)
 8002008:	f003 febc 	bl	8005d84 <HAL_TIM_Base_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002012:	f000 f8e5 	bl	80021e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002016:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800201a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800201c:	f107 0310 	add.w	r3, r7, #16
 8002020:	4619      	mov	r1, r3
 8002022:	480d      	ldr	r0, [pc, #52]	; (8002058 <MX_TIM3_Init+0x94>)
 8002024:	f004 f9c0 	bl	80063a8 <HAL_TIM_ConfigClockSource>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800202e:	f000 f8d7 	bl	80021e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002032:	2300      	movs	r3, #0
 8002034:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002036:	2300      	movs	r3, #0
 8002038:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800203a:	1d3b      	adds	r3, r7, #4
 800203c:	4619      	mov	r1, r3
 800203e:	4806      	ldr	r0, [pc, #24]	; (8002058 <MX_TIM3_Init+0x94>)
 8002040:	f004 fec4 	bl	8006dcc <HAL_TIMEx_MasterConfigSynchronization>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800204a:	f000 f8c9 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800204e:	bf00      	nop
 8002050:	3720      	adds	r7, #32
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	200000c4 	.word	0x200000c4
 800205c:	40000400 	.word	0x40000400

08002060 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002064:	4b14      	ldr	r3, [pc, #80]	; (80020b8 <MX_USART2_UART_Init+0x58>)
 8002066:	4a15      	ldr	r2, [pc, #84]	; (80020bc <MX_USART2_UART_Init+0x5c>)
 8002068:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800206a:	4b13      	ldr	r3, [pc, #76]	; (80020b8 <MX_USART2_UART_Init+0x58>)
 800206c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002070:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002072:	4b11      	ldr	r3, [pc, #68]	; (80020b8 <MX_USART2_UART_Init+0x58>)
 8002074:	2200      	movs	r2, #0
 8002076:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002078:	4b0f      	ldr	r3, [pc, #60]	; (80020b8 <MX_USART2_UART_Init+0x58>)
 800207a:	2200      	movs	r2, #0
 800207c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800207e:	4b0e      	ldr	r3, [pc, #56]	; (80020b8 <MX_USART2_UART_Init+0x58>)
 8002080:	2200      	movs	r2, #0
 8002082:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002084:	4b0c      	ldr	r3, [pc, #48]	; (80020b8 <MX_USART2_UART_Init+0x58>)
 8002086:	220c      	movs	r2, #12
 8002088:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800208a:	4b0b      	ldr	r3, [pc, #44]	; (80020b8 <MX_USART2_UART_Init+0x58>)
 800208c:	2200      	movs	r2, #0
 800208e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002090:	4b09      	ldr	r3, [pc, #36]	; (80020b8 <MX_USART2_UART_Init+0x58>)
 8002092:	2200      	movs	r2, #0
 8002094:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002096:	4b08      	ldr	r3, [pc, #32]	; (80020b8 <MX_USART2_UART_Init+0x58>)
 8002098:	2200      	movs	r2, #0
 800209a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800209c:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <MX_USART2_UART_Init+0x58>)
 800209e:	2200      	movs	r2, #0
 80020a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020a2:	4805      	ldr	r0, [pc, #20]	; (80020b8 <MX_USART2_UART_Init+0x58>)
 80020a4:	f004 ff38 	bl	8006f18 <HAL_UART_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80020ae:	f000 f897 	bl	80021e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000200 	.word	0x20000200
 80020bc:	40004400 	.word	0x40004400

080020c0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020c6:	4b10      	ldr	r3, [pc, #64]	; (8002108 <MX_DMA_Init+0x48>)
 80020c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ca:	4a0f      	ldr	r2, [pc, #60]	; (8002108 <MX_DMA_Init+0x48>)
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	6493      	str	r3, [r2, #72]	; 0x48
 80020d2:	4b0d      	ldr	r3, [pc, #52]	; (8002108 <MX_DMA_Init+0x48>)
 80020d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	607b      	str	r3, [r7, #4]
 80020dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80020de:	2200      	movs	r2, #0
 80020e0:	2100      	movs	r1, #0
 80020e2:	200b      	movs	r0, #11
 80020e4:	f001 fdb3 	bl	8003c4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80020e8:	200b      	movs	r0, #11
 80020ea:	f001 fdcc 	bl	8003c86 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80020ee:	2200      	movs	r2, #0
 80020f0:	2100      	movs	r1, #0
 80020f2:	200c      	movs	r0, #12
 80020f4:	f001 fdab 	bl	8003c4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80020f8:	200c      	movs	r0, #12
 80020fa:	f001 fdc4 	bl	8003c86 <HAL_NVIC_EnableIRQ>

}
 80020fe:	bf00      	nop
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40021000 	.word	0x40021000

0800210c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08a      	sub	sp, #40	; 0x28
 8002110:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002112:	f107 0314 	add.w	r3, r7, #20
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	605a      	str	r2, [r3, #4]
 800211c:	609a      	str	r2, [r3, #8]
 800211e:	60da      	str	r2, [r3, #12]
 8002120:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002122:	4b2c      	ldr	r3, [pc, #176]	; (80021d4 <MX_GPIO_Init+0xc8>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002126:	4a2b      	ldr	r2, [pc, #172]	; (80021d4 <MX_GPIO_Init+0xc8>)
 8002128:	f043 0304 	orr.w	r3, r3, #4
 800212c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800212e:	4b29      	ldr	r3, [pc, #164]	; (80021d4 <MX_GPIO_Init+0xc8>)
 8002130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002132:	f003 0304 	and.w	r3, r3, #4
 8002136:	613b      	str	r3, [r7, #16]
 8002138:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800213a:	4b26      	ldr	r3, [pc, #152]	; (80021d4 <MX_GPIO_Init+0xc8>)
 800213c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800213e:	4a25      	ldr	r2, [pc, #148]	; (80021d4 <MX_GPIO_Init+0xc8>)
 8002140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002144:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002146:	4b23      	ldr	r3, [pc, #140]	; (80021d4 <MX_GPIO_Init+0xc8>)
 8002148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800214a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002152:	4b20      	ldr	r3, [pc, #128]	; (80021d4 <MX_GPIO_Init+0xc8>)
 8002154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002156:	4a1f      	ldr	r2, [pc, #124]	; (80021d4 <MX_GPIO_Init+0xc8>)
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800215e:	4b1d      	ldr	r3, [pc, #116]	; (80021d4 <MX_GPIO_Init+0xc8>)
 8002160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	60bb      	str	r3, [r7, #8]
 8002168:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800216a:	4b1a      	ldr	r3, [pc, #104]	; (80021d4 <MX_GPIO_Init+0xc8>)
 800216c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800216e:	4a19      	ldr	r2, [pc, #100]	; (80021d4 <MX_GPIO_Init+0xc8>)
 8002170:	f043 0302 	orr.w	r3, r3, #2
 8002174:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002176:	4b17      	ldr	r3, [pc, #92]	; (80021d4 <MX_GPIO_Init+0xc8>)
 8002178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800217a:	f003 0302 	and.w	r3, r3, #2
 800217e:	607b      	str	r3, [r7, #4]
 8002180:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002182:	2200      	movs	r2, #0
 8002184:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002188:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800218c:	f002 fae4 	bl	8004758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002190:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002194:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002196:	4b10      	ldr	r3, [pc, #64]	; (80021d8 <MX_GPIO_Init+0xcc>)
 8002198:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219a:	2300      	movs	r3, #0
 800219c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	4619      	mov	r1, r3
 80021a4:	480d      	ldr	r0, [pc, #52]	; (80021dc <MX_GPIO_Init+0xd0>)
 80021a6:	f002 f92f 	bl	8004408 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021b0:	2301      	movs	r3, #1
 80021b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b8:	2300      	movs	r3, #0
 80021ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	4619      	mov	r1, r3
 80021c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021c6:	f002 f91f 	bl	8004408 <HAL_GPIO_Init>

}
 80021ca:	bf00      	nop
 80021cc:	3728      	adds	r7, #40	; 0x28
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40021000 	.word	0x40021000
 80021d8:	10210000 	.word	0x10210000
 80021dc:	48000800 	.word	0x48000800

080021e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80021e4:	bf00      	nop
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
	...

080021f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021f6:	4b0f      	ldr	r3, [pc, #60]	; (8002234 <HAL_MspInit+0x44>)
 80021f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021fa:	4a0e      	ldr	r2, [pc, #56]	; (8002234 <HAL_MspInit+0x44>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	6613      	str	r3, [r2, #96]	; 0x60
 8002202:	4b0c      	ldr	r3, [pc, #48]	; (8002234 <HAL_MspInit+0x44>)
 8002204:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	607b      	str	r3, [r7, #4]
 800220c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800220e:	4b09      	ldr	r3, [pc, #36]	; (8002234 <HAL_MspInit+0x44>)
 8002210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002212:	4a08      	ldr	r2, [pc, #32]	; (8002234 <HAL_MspInit+0x44>)
 8002214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002218:	6593      	str	r3, [r2, #88]	; 0x58
 800221a:	4b06      	ldr	r3, [pc, #24]	; (8002234 <HAL_MspInit+0x44>)
 800221c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800221e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	40021000 	.word	0x40021000

08002238 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08c      	sub	sp, #48	; 0x30
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002240:	f107 031c 	add.w	r3, r7, #28
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a5f      	ldr	r2, [pc, #380]	; (80023d4 <HAL_ADC_MspInit+0x19c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d159      	bne.n	800230e <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 800225a:	4b5f      	ldr	r3, [pc, #380]	; (80023d8 <HAL_ADC_MspInit+0x1a0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	3301      	adds	r3, #1
 8002260:	4a5d      	ldr	r2, [pc, #372]	; (80023d8 <HAL_ADC_MspInit+0x1a0>)
 8002262:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8002264:	4b5c      	ldr	r3, [pc, #368]	; (80023d8 <HAL_ADC_MspInit+0x1a0>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d10b      	bne.n	8002284 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 800226c:	4b5b      	ldr	r3, [pc, #364]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 800226e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002270:	4a5a      	ldr	r2, [pc, #360]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 8002272:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002276:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002278:	4b58      	ldr	r3, [pc, #352]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 800227a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800227c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002280:	61bb      	str	r3, [r7, #24]
 8002282:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002284:	4b55      	ldr	r3, [pc, #340]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 8002286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002288:	4a54      	ldr	r2, [pc, #336]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 800228a:	f043 0301 	orr.w	r3, r3, #1
 800228e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002290:	4b52      	ldr	r3, [pc, #328]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 8002292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	617b      	str	r3, [r7, #20]
 800229a:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800229c:	2301      	movs	r3, #1
 800229e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80022a0:	230b      	movs	r3, #11
 80022a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a8:	f107 031c 	add.w	r3, r7, #28
 80022ac:	4619      	mov	r1, r3
 80022ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022b2:	f002 f8a9 	bl	8004408 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80022b6:	4b4a      	ldr	r3, [pc, #296]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 80022b8:	4a4a      	ldr	r2, [pc, #296]	; (80023e4 <HAL_ADC_MspInit+0x1ac>)
 80022ba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80022bc:	4b48      	ldr	r3, [pc, #288]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 80022be:	2200      	movs	r2, #0
 80022c0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022c2:	4b47      	ldr	r3, [pc, #284]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80022c8:	4b45      	ldr	r3, [pc, #276]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80022ce:	4b44      	ldr	r3, [pc, #272]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 80022d0:	2280      	movs	r2, #128	; 0x80
 80022d2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80022d4:	4b42      	ldr	r3, [pc, #264]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 80022d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022da:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80022dc:	4b40      	ldr	r3, [pc, #256]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 80022de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022e2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80022e4:	4b3e      	ldr	r3, [pc, #248]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 80022e6:	2220      	movs	r2, #32
 80022e8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80022ea:	4b3d      	ldr	r3, [pc, #244]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80022f0:	483b      	ldr	r0, [pc, #236]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 80022f2:	f001 fe91 	bl	8004018 <HAL_DMA_Init>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80022fc:	f7ff ff70 	bl	80021e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4a37      	ldr	r2, [pc, #220]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 8002304:	64da      	str	r2, [r3, #76]	; 0x4c
 8002306:	4a36      	ldr	r2, [pc, #216]	; (80023e0 <HAL_ADC_MspInit+0x1a8>)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800230c:	e05d      	b.n	80023ca <HAL_ADC_MspInit+0x192>
  else if(hadc->Instance==ADC2)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a35      	ldr	r2, [pc, #212]	; (80023e8 <HAL_ADC_MspInit+0x1b0>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d158      	bne.n	80023ca <HAL_ADC_MspInit+0x192>
    HAL_RCC_ADC_CLK_ENABLED++;
 8002318:	4b2f      	ldr	r3, [pc, #188]	; (80023d8 <HAL_ADC_MspInit+0x1a0>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	3301      	adds	r3, #1
 800231e:	4a2e      	ldr	r2, [pc, #184]	; (80023d8 <HAL_ADC_MspInit+0x1a0>)
 8002320:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8002322:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <HAL_ADC_MspInit+0x1a0>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d10b      	bne.n	8002342 <HAL_ADC_MspInit+0x10a>
      __HAL_RCC_ADC_CLK_ENABLE();
 800232a:	4b2c      	ldr	r3, [pc, #176]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 800232c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800232e:	4a2b      	ldr	r2, [pc, #172]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 8002330:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002334:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002336:	4b29      	ldr	r3, [pc, #164]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 8002338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800233a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800233e:	613b      	str	r3, [r7, #16]
 8002340:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002342:	4b26      	ldr	r3, [pc, #152]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 8002344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002346:	4a25      	ldr	r2, [pc, #148]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 8002348:	f043 0301 	orr.w	r3, r3, #1
 800234c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800234e:	4b23      	ldr	r3, [pc, #140]	; (80023dc <HAL_ADC_MspInit+0x1a4>)
 8002350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002352:	f003 0301 	and.w	r3, r3, #1
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800235a:	2302      	movs	r3, #2
 800235c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800235e:	230b      	movs	r3, #11
 8002360:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002366:	f107 031c 	add.w	r3, r7, #28
 800236a:	4619      	mov	r1, r3
 800236c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002370:	f002 f84a 	bl	8004408 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8002374:	4b1d      	ldr	r3, [pc, #116]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 8002376:	4a1e      	ldr	r2, [pc, #120]	; (80023f0 <HAL_ADC_MspInit+0x1b8>)
 8002378:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_0;
 800237a:	4b1c      	ldr	r3, [pc, #112]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 800237c:	2200      	movs	r2, #0
 800237e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002380:	4b1a      	ldr	r3, [pc, #104]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 8002382:	2200      	movs	r2, #0
 8002384:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002386:	4b19      	ldr	r3, [pc, #100]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 8002388:	2200      	movs	r2, #0
 800238a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800238c:	4b17      	ldr	r3, [pc, #92]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 800238e:	2280      	movs	r2, #128	; 0x80
 8002390:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002392:	4b16      	ldr	r3, [pc, #88]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 8002394:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002398:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800239a:	4b14      	ldr	r3, [pc, #80]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 800239c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023a0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80023a2:	4b12      	ldr	r3, [pc, #72]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 80023a4:	2220      	movs	r2, #32
 80023a6:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80023a8:	4b10      	ldr	r3, [pc, #64]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80023ae:	480f      	ldr	r0, [pc, #60]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 80023b0:	f001 fe32 	bl	8004018 <HAL_DMA_Init>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <HAL_ADC_MspInit+0x186>
      Error_Handler();
 80023ba:	f7ff ff11 	bl	80021e0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a0a      	ldr	r2, [pc, #40]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 80023c2:	64da      	str	r2, [r3, #76]	; 0x4c
 80023c4:	4a09      	ldr	r2, [pc, #36]	; (80023ec <HAL_ADC_MspInit+0x1b4>)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6293      	str	r3, [r2, #40]	; 0x28
}
 80023ca:	bf00      	nop
 80023cc:	3730      	adds	r7, #48	; 0x30
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	50040000 	.word	0x50040000
 80023d8:	20000048 	.word	0x20000048
 80023dc:	40021000 	.word	0x40021000
 80023e0:	20000178 	.word	0x20000178
 80023e4:	40020008 	.word	0x40020008
 80023e8:	50040100 	.word	0x50040100
 80023ec:	20000280 	.word	0x20000280
 80023f0:	4002001c 	.word	0x4002001c

080023f4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08a      	sub	sp, #40	; 0x28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fc:	f107 0314 	add.w	r3, r7, #20
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a15      	ldr	r2, [pc, #84]	; (8002468 <HAL_DAC_MspInit+0x74>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d124      	bne.n	8002460 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002416:	4b15      	ldr	r3, [pc, #84]	; (800246c <HAL_DAC_MspInit+0x78>)
 8002418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241a:	4a14      	ldr	r2, [pc, #80]	; (800246c <HAL_DAC_MspInit+0x78>)
 800241c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002420:	6593      	str	r3, [r2, #88]	; 0x58
 8002422:	4b12      	ldr	r3, [pc, #72]	; (800246c <HAL_DAC_MspInit+0x78>)
 8002424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002426:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800242e:	4b0f      	ldr	r3, [pc, #60]	; (800246c <HAL_DAC_MspInit+0x78>)
 8002430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002432:	4a0e      	ldr	r2, [pc, #56]	; (800246c <HAL_DAC_MspInit+0x78>)
 8002434:	f043 0301 	orr.w	r3, r3, #1
 8002438:	64d3      	str	r3, [r2, #76]	; 0x4c
 800243a:	4b0c      	ldr	r3, [pc, #48]	; (800246c <HAL_DAC_MspInit+0x78>)
 800243c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002446:	2330      	movs	r3, #48	; 0x30
 8002448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800244a:	2303      	movs	r3, #3
 800244c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244e:	2300      	movs	r3, #0
 8002450:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002452:	f107 0314 	add.w	r3, r7, #20
 8002456:	4619      	mov	r1, r3
 8002458:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800245c:	f001 ffd4 	bl	8004408 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002460:	bf00      	nop
 8002462:	3728      	adds	r7, #40	; 0x28
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40007400 	.word	0x40007400
 800246c:	40021000 	.word	0x40021000

08002470 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002480:	d10b      	bne.n	800249a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002482:	4b09      	ldr	r3, [pc, #36]	; (80024a8 <HAL_TIM_PWM_MspInit+0x38>)
 8002484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002486:	4a08      	ldr	r2, [pc, #32]	; (80024a8 <HAL_TIM_PWM_MspInit+0x38>)
 8002488:	f043 0301 	orr.w	r3, r3, #1
 800248c:	6593      	str	r3, [r2, #88]	; 0x58
 800248e:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <HAL_TIM_PWM_MspInit+0x38>)
 8002490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	40021000 	.word	0x40021000

080024ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a0d      	ldr	r2, [pc, #52]	; (80024f0 <HAL_TIM_Base_MspInit+0x44>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d113      	bne.n	80024e6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024be:	4b0d      	ldr	r3, [pc, #52]	; (80024f4 <HAL_TIM_Base_MspInit+0x48>)
 80024c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c2:	4a0c      	ldr	r2, [pc, #48]	; (80024f4 <HAL_TIM_Base_MspInit+0x48>)
 80024c4:	f043 0302 	orr.w	r3, r3, #2
 80024c8:	6593      	str	r3, [r2, #88]	; 0x58
 80024ca:	4b0a      	ldr	r3, [pc, #40]	; (80024f4 <HAL_TIM_Base_MspInit+0x48>)
 80024cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80024d6:	2200      	movs	r2, #0
 80024d8:	2100      	movs	r1, #0
 80024da:	201d      	movs	r0, #29
 80024dc:	f001 fbb7 	bl	8003c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80024e0:	201d      	movs	r0, #29
 80024e2:	f001 fbd0 	bl	8003c86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80024e6:	bf00      	nop
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40000400 	.word	0x40000400
 80024f4:	40021000 	.word	0x40021000

080024f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002500:	f107 030c 	add.w	r3, r7, #12
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	605a      	str	r2, [r3, #4]
 800250a:	609a      	str	r2, [r3, #8]
 800250c:	60da      	str	r2, [r3, #12]
 800250e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002518:	d11b      	bne.n	8002552 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800251a:	4b10      	ldr	r3, [pc, #64]	; (800255c <HAL_TIM_MspPostInit+0x64>)
 800251c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800251e:	4a0f      	ldr	r2, [pc, #60]	; (800255c <HAL_TIM_MspPostInit+0x64>)
 8002520:	f043 0302 	orr.w	r3, r3, #2
 8002524:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002526:	4b0d      	ldr	r3, [pc, #52]	; (800255c <HAL_TIM_MspPostInit+0x64>)
 8002528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002532:	2308      	movs	r3, #8
 8002534:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002536:	2302      	movs	r3, #2
 8002538:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253a:	2300      	movs	r3, #0
 800253c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253e:	2300      	movs	r3, #0
 8002540:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002542:	2301      	movs	r3, #1
 8002544:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002546:	f107 030c 	add.w	r3, r7, #12
 800254a:	4619      	mov	r1, r3
 800254c:	4804      	ldr	r0, [pc, #16]	; (8002560 <HAL_TIM_MspPostInit+0x68>)
 800254e:	f001 ff5b 	bl	8004408 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002552:	bf00      	nop
 8002554:	3720      	adds	r7, #32
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40021000 	.word	0x40021000
 8002560:	48000400 	.word	0x48000400

08002564 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b08a      	sub	sp, #40	; 0x28
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	605a      	str	r2, [r3, #4]
 8002576:	609a      	str	r2, [r3, #8]
 8002578:	60da      	str	r2, [r3, #12]
 800257a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a17      	ldr	r2, [pc, #92]	; (80025e0 <HAL_UART_MspInit+0x7c>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d128      	bne.n	80025d8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002586:	4b17      	ldr	r3, [pc, #92]	; (80025e4 <HAL_UART_MspInit+0x80>)
 8002588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258a:	4a16      	ldr	r2, [pc, #88]	; (80025e4 <HAL_UART_MspInit+0x80>)
 800258c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002590:	6593      	str	r3, [r2, #88]	; 0x58
 8002592:	4b14      	ldr	r3, [pc, #80]	; (80025e4 <HAL_UART_MspInit+0x80>)
 8002594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800259a:	613b      	str	r3, [r7, #16]
 800259c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800259e:	4b11      	ldr	r3, [pc, #68]	; (80025e4 <HAL_UART_MspInit+0x80>)
 80025a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a2:	4a10      	ldr	r2, [pc, #64]	; (80025e4 <HAL_UART_MspInit+0x80>)
 80025a4:	f043 0301 	orr.w	r3, r3, #1
 80025a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025aa:	4b0e      	ldr	r3, [pc, #56]	; (80025e4 <HAL_UART_MspInit+0x80>)
 80025ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80025b6:	230c      	movs	r3, #12
 80025b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ba:	2302      	movs	r3, #2
 80025bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025be:	2300      	movs	r3, #0
 80025c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c2:	2303      	movs	r3, #3
 80025c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025c6:	2307      	movs	r3, #7
 80025c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ca:	f107 0314 	add.w	r3, r7, #20
 80025ce:	4619      	mov	r1, r3
 80025d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025d4:	f001 ff18 	bl	8004408 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80025d8:	bf00      	nop
 80025da:	3728      	adds	r7, #40	; 0x28
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40004400 	.word	0x40004400
 80025e4:	40021000 	.word	0x40021000

080025e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr

080025f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025f6:	b480      	push	{r7}
 80025f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025fa:	e7fe      	b.n	80025fa <HardFault_Handler+0x4>

080025fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002600:	e7fe      	b.n	8002600 <MemManage_Handler+0x4>

08002602 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002602:	b480      	push	{r7}
 8002604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002606:	e7fe      	b.n	8002606 <BusFault_Handler+0x4>

08002608 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800260c:	e7fe      	b.n	800260c <UsageFault_Handler+0x4>

0800260e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800260e:	b480      	push	{r7}
 8002610:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800262a:	b480      	push	{r7}
 800262c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800262e:	bf00      	nop
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800263c:	f000 f8da 	bl	80027f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002640:	bf00      	nop
 8002642:	bd80      	pop	{r7, pc}

08002644 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002648:	4802      	ldr	r0, [pc, #8]	; (8002654 <DMA1_Channel1_IRQHandler+0x10>)
 800264a:	f001 fdfd 	bl	8004248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000178 	.word	0x20000178

08002658 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800265c:	4802      	ldr	r0, [pc, #8]	; (8002668 <DMA1_Channel2_IRQHandler+0x10>)
 800265e:	f001 fdf3 	bl	8004248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002662:	bf00      	nop
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20000280 	.word	0x20000280

0800266c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002670:	4802      	ldr	r0, [pc, #8]	; (800267c <TIM3_IRQHandler+0x10>)
 8002672:	f003 fc61 	bl	8005f38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	200000c4 	.word	0x200000c4

08002680 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002684:	4b17      	ldr	r3, [pc, #92]	; (80026e4 <SystemInit+0x64>)
 8002686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800268a:	4a16      	ldr	r2, [pc, #88]	; (80026e4 <SystemInit+0x64>)
 800268c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002690:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002694:	4b14      	ldr	r3, [pc, #80]	; (80026e8 <SystemInit+0x68>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a13      	ldr	r2, [pc, #76]	; (80026e8 <SystemInit+0x68>)
 800269a:	f043 0301 	orr.w	r3, r3, #1
 800269e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80026a0:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <SystemInit+0x68>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80026a6:	4b10      	ldr	r3, [pc, #64]	; (80026e8 <SystemInit+0x68>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a0f      	ldr	r2, [pc, #60]	; (80026e8 <SystemInit+0x68>)
 80026ac:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80026b0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80026b4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80026b6:	4b0c      	ldr	r3, [pc, #48]	; (80026e8 <SystemInit+0x68>)
 80026b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026bc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80026be:	4b0a      	ldr	r3, [pc, #40]	; (80026e8 <SystemInit+0x68>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a09      	ldr	r2, [pc, #36]	; (80026e8 <SystemInit+0x68>)
 80026c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026c8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80026ca:	4b07      	ldr	r3, [pc, #28]	; (80026e8 <SystemInit+0x68>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80026d0:	4b04      	ldr	r3, [pc, #16]	; (80026e4 <SystemInit+0x64>)
 80026d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026d6:	609a      	str	r2, [r3, #8]
#endif
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	e000ed00 	.word	0xe000ed00
 80026e8:	40021000 	.word	0x40021000

080026ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80026ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002724 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80026f0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80026f2:	e003      	b.n	80026fc <LoopCopyDataInit>

080026f4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80026f4:	4b0c      	ldr	r3, [pc, #48]	; (8002728 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80026f6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80026f8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80026fa:	3104      	adds	r1, #4

080026fc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80026fc:	480b      	ldr	r0, [pc, #44]	; (800272c <LoopForever+0xa>)
	ldr	r3, =_edata
 80026fe:	4b0c      	ldr	r3, [pc, #48]	; (8002730 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002700:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002702:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002704:	d3f6      	bcc.n	80026f4 <CopyDataInit>
	ldr	r2, =_sbss
 8002706:	4a0b      	ldr	r2, [pc, #44]	; (8002734 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002708:	e002      	b.n	8002710 <LoopFillZerobss>

0800270a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800270a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800270c:	f842 3b04 	str.w	r3, [r2], #4

08002710 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002710:	4b09      	ldr	r3, [pc, #36]	; (8002738 <LoopForever+0x16>)
	cmp	r2, r3
 8002712:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002714:	d3f9      	bcc.n	800270a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002716:	f7ff ffb3 	bl	8002680 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800271a:	f005 f91f 	bl	800795c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800271e:	f7ff fa0f 	bl	8001b40 <main>

08002722 <LoopForever>:

LoopForever:
    b LoopForever
 8002722:	e7fe      	b.n	8002722 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002724:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002728:	08007a24 	.word	0x08007a24
	ldr	r0, =_sdata
 800272c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002730:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8002734:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8002738:	200002dc 	.word	0x200002dc

0800273c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800273c:	e7fe      	b.n	800273c <ADC1_2_IRQHandler>
	...

08002740 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002746:	2300      	movs	r3, #0
 8002748:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800274a:	4b0c      	ldr	r3, [pc, #48]	; (800277c <HAL_Init+0x3c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a0b      	ldr	r2, [pc, #44]	; (800277c <HAL_Init+0x3c>)
 8002750:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002754:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002756:	2003      	movs	r0, #3
 8002758:	f001 fa6e 	bl	8003c38 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800275c:	2000      	movs	r0, #0
 800275e:	f000 f80f 	bl	8002780 <HAL_InitTick>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d002      	beq.n	800276e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	71fb      	strb	r3, [r7, #7]
 800276c:	e001      	b.n	8002772 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800276e:	f7ff fd3f 	bl	80021f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002772:	79fb      	ldrb	r3, [r7, #7]
}
 8002774:	4618      	mov	r0, r3
 8002776:	3708      	adds	r7, #8
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40022000 	.word	0x40022000

08002780 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002788:	2300      	movs	r3, #0
 800278a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800278c:	4b16      	ldr	r3, [pc, #88]	; (80027e8 <HAL_InitTick+0x68>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d022      	beq.n	80027da <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002794:	4b15      	ldr	r3, [pc, #84]	; (80027ec <HAL_InitTick+0x6c>)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	4b13      	ldr	r3, [pc, #76]	; (80027e8 <HAL_InitTick+0x68>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80027a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80027a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a8:	4618      	mov	r0, r3
 80027aa:	f001 fa7a 	bl	8003ca2 <HAL_SYSTICK_Config>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d10f      	bne.n	80027d4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2b0f      	cmp	r3, #15
 80027b8:	d809      	bhi.n	80027ce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027ba:	2200      	movs	r2, #0
 80027bc:	6879      	ldr	r1, [r7, #4]
 80027be:	f04f 30ff 	mov.w	r0, #4294967295
 80027c2:	f001 fa44 	bl	8003c4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027c6:	4a0a      	ldr	r2, [pc, #40]	; (80027f0 <HAL_InitTick+0x70>)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6013      	str	r3, [r2, #0]
 80027cc:	e007      	b.n	80027de <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	73fb      	strb	r3, [r7, #15]
 80027d2:	e004      	b.n	80027de <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	73fb      	strb	r3, [r7, #15]
 80027d8:	e001      	b.n	80027de <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80027de:	7bfb      	ldrb	r3, [r7, #15]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	20000008 	.word	0x20000008
 80027ec:	20000000 	.word	0x20000000
 80027f0:	20000004 	.word	0x20000004

080027f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027f8:	4b05      	ldr	r3, [pc, #20]	; (8002810 <HAL_IncTick+0x1c>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	4b05      	ldr	r3, [pc, #20]	; (8002814 <HAL_IncTick+0x20>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4413      	add	r3, r2
 8002802:	4a03      	ldr	r2, [pc, #12]	; (8002810 <HAL_IncTick+0x1c>)
 8002804:	6013      	str	r3, [r2, #0]
}
 8002806:	bf00      	nop
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	200002d8 	.word	0x200002d8
 8002814:	20000008 	.word	0x20000008

08002818 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  return uwTick;
 800281c:	4b03      	ldr	r3, [pc, #12]	; (800282c <HAL_GetTick+0x14>)
 800281e:	681b      	ldr	r3, [r3, #0]
}
 8002820:	4618      	mov	r0, r3
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	200002d8 	.word	0x200002d8

08002830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002838:	f7ff ffee 	bl	8002818 <HAL_GetTick>
 800283c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002848:	d004      	beq.n	8002854 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800284a:	4b09      	ldr	r3, [pc, #36]	; (8002870 <HAL_Delay+0x40>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	4413      	add	r3, r2
 8002852:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002854:	bf00      	nop
 8002856:	f7ff ffdf 	bl	8002818 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	429a      	cmp	r2, r3
 8002864:	d8f7      	bhi.n	8002856 <HAL_Delay+0x26>
  {
  }
}
 8002866:	bf00      	nop
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	20000008 	.word	0x20000008

08002874 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	431a      	orrs	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	609a      	str	r2, [r3, #8]
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
 80028a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	431a      	orrs	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	609a      	str	r2, [r3, #8]
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80028dc:	b490      	push	{r4, r7}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
 80028e8:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	3360      	adds	r3, #96	; 0x60
 80028ee:	461a      	mov	r2, r3
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	4413      	add	r3, r2
 80028f6:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80028f8:	6822      	ldr	r2, [r4, #0]
 80028fa:	4b08      	ldr	r3, [pc, #32]	; (800291c <LL_ADC_SetOffset+0x40>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002904:	683a      	ldr	r2, [r7, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	4313      	orrs	r3, r2
 800290a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800290e:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002910:	bf00      	nop
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bc90      	pop	{r4, r7}
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	03fff000 	.word	0x03fff000

08002920 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002920:	b490      	push	{r4, r7}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	3360      	adds	r3, #96	; 0x60
 800292e:	461a      	mov	r2, r3
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	4413      	add	r3, r2
 8002936:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002938:	6823      	ldr	r3, [r4, #0]
 800293a:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800293e:	4618      	mov	r0, r3
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bc90      	pop	{r4, r7}
 8002946:	4770      	bx	lr

08002948 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002948:	b490      	push	{r4, r7}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	60b9      	str	r1, [r7, #8]
 8002952:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	3360      	adds	r3, #96	; 0x60
 8002958:	461a      	mov	r2, r3
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002962:	6823      	ldr	r3, [r4, #0]
 8002964:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4313      	orrs	r3, r2
 800296c:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800296e:	bf00      	nop
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bc90      	pop	{r4, r7}
 8002976:	4770      	bx	lr

08002978 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800298c:	2301      	movs	r3, #1
 800298e:	e000      	b.n	8002992 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800299e:	b490      	push	{r4, r7}
 80029a0:	b084      	sub	sp, #16
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	3330      	adds	r3, #48	; 0x30
 80029ae:	461a      	mov	r2, r3
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	0a1b      	lsrs	r3, r3, #8
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	4413      	add	r3, r2
 80029bc:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80029be:	6822      	ldr	r2, [r4, #0]
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	211f      	movs	r1, #31
 80029c8:	fa01 f303 	lsl.w	r3, r1, r3
 80029cc:	43db      	mvns	r3, r3
 80029ce:	401a      	ands	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	0e9b      	lsrs	r3, r3, #26
 80029d4:	f003 011f 	and.w	r1, r3, #31
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	f003 031f 	and.w	r3, r3, #31
 80029de:	fa01 f303 	lsl.w	r3, r1, r3
 80029e2:	4313      	orrs	r3, r2
 80029e4:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80029e6:	bf00      	nop
 80029e8:	3710      	adds	r7, #16
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bc90      	pop	{r4, r7}
 80029ee:	4770      	bx	lr

080029f0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80029f0:	b490      	push	{r4, r7}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	3314      	adds	r3, #20
 8002a00:	461a      	mov	r2, r3
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	0e5b      	lsrs	r3, r3, #25
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	f003 0304 	and.w	r3, r3, #4
 8002a0c:	4413      	add	r3, r2
 8002a0e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002a10:	6822      	ldr	r2, [r4, #0]
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	0d1b      	lsrs	r3, r3, #20
 8002a16:	f003 031f 	and.w	r3, r3, #31
 8002a1a:	2107      	movs	r1, #7
 8002a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a20:	43db      	mvns	r3, r3
 8002a22:	401a      	ands	r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	0d1b      	lsrs	r3, r3, #20
 8002a28:	f003 031f 	and.w	r3, r3, #31
 8002a2c:	6879      	ldr	r1, [r7, #4]
 8002a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a32:	4313      	orrs	r3, r2
 8002a34:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002a36:	bf00      	nop
 8002a38:	3710      	adds	r7, #16
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc90      	pop	{r4, r7}
 8002a3e:	4770      	bx	lr

08002a40 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b085      	sub	sp, #20
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a58:	43db      	mvns	r3, r3
 8002a5a:	401a      	ands	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f003 0318 	and.w	r3, r3, #24
 8002a62:	4908      	ldr	r1, [pc, #32]	; (8002a84 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002a64:	40d9      	lsrs	r1, r3
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	400b      	ands	r3, r1
 8002a6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a6e:	431a      	orrs	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002a76:	bf00      	nop
 8002a78:	3714      	adds	r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	0007ffff 	.word	0x0007ffff

08002a88 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f003 031f 	and.w	r3, r3, #31
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002ab4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	6093      	str	r3, [r2, #8]
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ad8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002adc:	d101      	bne.n	8002ae2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002b00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b04:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b28:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b2c:	d101      	bne.n	8002b32 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e000      	b.n	8002b34 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	370c      	adds	r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b50:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b54:	f043 0201 	orr.w	r2, r3, #1
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d101      	bne.n	8002b80 <LL_ADC_IsEnabled+0x18>
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e000      	b.n	8002b82 <LL_ADC_IsEnabled+0x1a>
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b8e:	b480      	push	{r7}
 8002b90:	b083      	sub	sp, #12
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b9e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ba2:	f043 0204 	orr.w	r2, r3, #4
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr

08002bb6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002bb6:	b480      	push	{r7}
 8002bb8:	b083      	sub	sp, #12
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	f003 0304 	and.w	r3, r3, #4
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	d101      	bne.n	8002bce <LL_ADC_REG_IsConversionOngoing+0x18>
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e000      	b.n	8002bd0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f003 0308 	and.w	r3, r3, #8
 8002bec:	2b08      	cmp	r3, #8
 8002bee:	d101      	bne.n	8002bf4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e000      	b.n	8002bf6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
	...

08002c04 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c04:	b590      	push	{r4, r7, lr}
 8002c06:	b089      	sub	sp, #36	; 0x24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002c10:	2300      	movs	r3, #0
 8002c12:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e134      	b.n	8002e88 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d109      	bne.n	8002c40 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f7ff fb03 	bl	8002238 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ff3f 	bl	8002ac8 <LL_ADC_IsDeepPowerDownEnabled>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d004      	beq.n	8002c5a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff ff25 	bl	8002aa4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff ff5a 	bl	8002b18 <LL_ADC_IsInternalRegulatorEnabled>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d113      	bne.n	8002c92 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff ff3e 	bl	8002af0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002c74:	4b86      	ldr	r3, [pc, #536]	; (8002e90 <HAL_ADC_Init+0x28c>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	099b      	lsrs	r3, r3, #6
 8002c7a:	4a86      	ldr	r2, [pc, #536]	; (8002e94 <HAL_ADC_Init+0x290>)
 8002c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c80:	099b      	lsrs	r3, r3, #6
 8002c82:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c84:	e002      	b.n	8002c8c <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f9      	bne.n	8002c86 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff ff3e 	bl	8002b18 <LL_ADC_IsInternalRegulatorEnabled>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10d      	bne.n	8002cbe <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ca6:	f043 0210 	orr.w	r2, r3, #16
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb2:	f043 0201 	orr.w	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7ff ff77 	bl	8002bb6 <LL_ADC_REG_IsConversionOngoing>
 8002cc8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cce:	f003 0310 	and.w	r3, r3, #16
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f040 80cf 	bne.w	8002e76 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f040 80cb 	bne.w	8002e76 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002ce8:	f043 0202 	orr.w	r2, r3, #2
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7ff ff37 	bl	8002b68 <LL_ADC_IsEnabled>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d115      	bne.n	8002d2c <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d00:	4865      	ldr	r0, [pc, #404]	; (8002e98 <HAL_ADC_Init+0x294>)
 8002d02:	f7ff ff31 	bl	8002b68 <LL_ADC_IsEnabled>
 8002d06:	4604      	mov	r4, r0
 8002d08:	4864      	ldr	r0, [pc, #400]	; (8002e9c <HAL_ADC_Init+0x298>)
 8002d0a:	f7ff ff2d 	bl	8002b68 <LL_ADC_IsEnabled>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	431c      	orrs	r4, r3
 8002d12:	4863      	ldr	r0, [pc, #396]	; (8002ea0 <HAL_ADC_Init+0x29c>)
 8002d14:	f7ff ff28 	bl	8002b68 <LL_ADC_IsEnabled>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	4323      	orrs	r3, r4
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d105      	bne.n	8002d2c <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	4619      	mov	r1, r3
 8002d26:	485f      	ldr	r0, [pc, #380]	; (8002ea4 <HAL_ADC_Init+0x2a0>)
 8002d28:	f7ff fda4 	bl	8002874 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	7e5b      	ldrb	r3, [r3, #25]
 8002d30:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d36:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002d3c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002d42:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d4a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d106      	bne.n	8002d68 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	045b      	lsls	r3, r3, #17
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d009      	beq.n	8002d84 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d74:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d7c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68da      	ldr	r2, [r3, #12]
 8002d8a:	4b47      	ldr	r3, [pc, #284]	; (8002ea8 <HAL_ADC_Init+0x2a4>)
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	6812      	ldr	r2, [r2, #0]
 8002d92:	69b9      	ldr	r1, [r7, #24]
 8002d94:	430b      	orrs	r3, r1
 8002d96:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7ff ff0a 	bl	8002bb6 <LL_ADC_REG_IsConversionOngoing>
 8002da2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff ff17 	bl	8002bdc <LL_ADC_INJ_IsConversionOngoing>
 8002dae:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d13d      	bne.n	8002e32 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d13a      	bne.n	8002e32 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dc0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002dc8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002dd8:	f023 0302 	bic.w	r3, r3, #2
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	6812      	ldr	r2, [r2, #0]
 8002de0:	69b9      	ldr	r1, [r7, #24]
 8002de2:	430b      	orrs	r3, r1
 8002de4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d118      	bne.n	8002e22 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002dfa:	f023 0304 	bic.w	r3, r3, #4
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e06:	4311      	orrs	r1, r2
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002e0c:	4311      	orrs	r1, r2
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002e12:	430a      	orrs	r2, r1
 8002e14:	431a      	orrs	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f042 0201 	orr.w	r2, r2, #1
 8002e1e:	611a      	str	r2, [r3, #16]
 8002e20:	e007      	b.n	8002e32 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	691a      	ldr	r2, [r3, #16]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0201 	bic.w	r2, r2, #1
 8002e30:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	691b      	ldr	r3, [r3, #16]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d10c      	bne.n	8002e54 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e40:	f023 010f 	bic.w	r1, r3, #15
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	69db      	ldr	r3, [r3, #28]
 8002e48:	1e5a      	subs	r2, r3, #1
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	631a      	str	r2, [r3, #48]	; 0x30
 8002e52:	e007      	b.n	8002e64 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 020f 	bic.w	r2, r2, #15
 8002e62:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e68:	f023 0303 	bic.w	r3, r3, #3
 8002e6c:	f043 0201 	orr.w	r2, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	655a      	str	r2, [r3, #84]	; 0x54
 8002e74:	e007      	b.n	8002e86 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e7a:	f043 0210 	orr.w	r2, r3, #16
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e86:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3724      	adds	r7, #36	; 0x24
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd90      	pop	{r4, r7, pc}
 8002e90:	20000000 	.word	0x20000000
 8002e94:	053e2d63 	.word	0x053e2d63
 8002e98:	50040000 	.word	0x50040000
 8002e9c:	50040100 	.word	0x50040100
 8002ea0:	50040200 	.word	0x50040200
 8002ea4:	50040300 	.word	0x50040300
 8002ea8:	fff0c007 	.word	0xfff0c007

08002eac <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002eb8:	4850      	ldr	r0, [pc, #320]	; (8002ffc <HAL_ADC_Start_DMA+0x150>)
 8002eba:	f7ff fde5 	bl	8002a88 <LL_ADC_GetMultimode>
 8002ebe:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff fe76 	bl	8002bb6 <LL_ADC_REG_IsConversionOngoing>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f040 808e 	bne.w	8002fee <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d101      	bne.n	8002ee0 <HAL_ADC_Start_DMA+0x34>
 8002edc:	2302      	movs	r3, #2
 8002ede:	e089      	b.n	8002ff4 <HAL_ADC_Start_DMA+0x148>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d005      	beq.n	8002efa <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	2b05      	cmp	r3, #5
 8002ef2:	d002      	beq.n	8002efa <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	2b09      	cmp	r3, #9
 8002ef8:	d172      	bne.n	8002fe0 <HAL_ADC_Start_DMA+0x134>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f000 fc0c 	bl	8003718 <ADC_Enable>
 8002f00:	4603      	mov	r3, r0
 8002f02:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002f04:	7dfb      	ldrb	r3, [r7, #23]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d165      	bne.n	8002fd6 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f0e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f12:	f023 0301 	bic.w	r3, r3, #1
 8002f16:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a37      	ldr	r2, [pc, #220]	; (8003000 <HAL_ADC_Start_DMA+0x154>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d002      	beq.n	8002f2e <HAL_ADC_Start_DMA+0x82>
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	e000      	b.n	8002f30 <HAL_ADC_Start_DMA+0x84>
 8002f2e:	4b35      	ldr	r3, [pc, #212]	; (8003004 <HAL_ADC_Start_DMA+0x158>)
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	6812      	ldr	r2, [r2, #0]
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d002      	beq.n	8002f3e <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d105      	bne.n	8002f4a <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f42:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d006      	beq.n	8002f64 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f5a:	f023 0206 	bic.w	r2, r3, #6
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	659a      	str	r2, [r3, #88]	; 0x58
 8002f62:	e002      	b.n	8002f6a <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2200      	movs	r2, #0
 8002f68:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6e:	4a26      	ldr	r2, [pc, #152]	; (8003008 <HAL_ADC_Start_DMA+0x15c>)
 8002f70:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f76:	4a25      	ldr	r2, [pc, #148]	; (800300c <HAL_ADC_Start_DMA+0x160>)
 8002f78:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f7e:	4a24      	ldr	r2, [pc, #144]	; (8003010 <HAL_ADC_Start_DMA+0x164>)
 8002f80:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	221c      	movs	r2, #28
 8002f88:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	685a      	ldr	r2, [r3, #4]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f042 0210 	orr.w	r2, r2, #16
 8002fa0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68da      	ldr	r2, [r3, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f042 0201 	orr.w	r2, r2, #1
 8002fb0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	3340      	adds	r3, #64	; 0x40
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f001 f8e1 	bl	8004188 <HAL_DMA_Start_IT>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7ff fddd 	bl	8002b8e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002fd4:	e00d      	b.n	8002ff2 <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8002fde:	e008      	b.n	8002ff2 <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002fec:	e001      	b.n	8002ff2 <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ff2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3718      	adds	r7, #24
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	50040300 	.word	0x50040300
 8003000:	50040100 	.word	0x50040100
 8003004:	50040000 	.word	0x50040000
 8003008:	080037cd 	.word	0x080037cd
 800300c:	080038a5 	.word	0x080038a5
 8003010:	080038c1 	.word	0x080038c1

08003014 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr

08003028 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003044:	bf00      	nop
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b0a6      	sub	sp, #152	; 0x98
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800305a:	2300      	movs	r3, #0
 800305c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003060:	2300      	movs	r3, #0
 8003062:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800306a:	2b01      	cmp	r3, #1
 800306c:	d101      	bne.n	8003072 <HAL_ADC_ConfigChannel+0x22>
 800306e:	2302      	movs	r3, #2
 8003070:	e348      	b.n	8003704 <HAL_ADC_ConfigChannel+0x6b4>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f7ff fd99 	bl	8002bb6 <LL_ADC_REG_IsConversionOngoing>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	f040 8329 	bne.w	80036de <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2b05      	cmp	r3, #5
 8003092:	d824      	bhi.n	80030de <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	3b02      	subs	r3, #2
 800309a:	2b03      	cmp	r3, #3
 800309c:	d81b      	bhi.n	80030d6 <HAL_ADC_ConfigChannel+0x86>
 800309e:	a201      	add	r2, pc, #4	; (adr r2, 80030a4 <HAL_ADC_ConfigChannel+0x54>)
 80030a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a4:	080030b5 	.word	0x080030b5
 80030a8:	080030bd 	.word	0x080030bd
 80030ac:	080030c5 	.word	0x080030c5
 80030b0:	080030cd 	.word	0x080030cd
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	220c      	movs	r2, #12
 80030b8:	605a      	str	r2, [r3, #4]
 80030ba:	e011      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	2212      	movs	r2, #18
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	e00d      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	2218      	movs	r2, #24
 80030c8:	605a      	str	r2, [r3, #4]
 80030ca:	e009      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030d2:	605a      	str	r2, [r3, #4]
 80030d4:	e004      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	2206      	movs	r2, #6
 80030da:	605a      	str	r2, [r3, #4]
 80030dc:	e000      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80030de:	bf00      	nop
    #endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6818      	ldr	r0, [r3, #0]
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	6859      	ldr	r1, [r3, #4]
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	461a      	mov	r2, r3
 80030ee:	f7ff fc56 	bl	800299e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7ff fd5d 	bl	8002bb6 <LL_ADC_REG_IsConversionOngoing>
 80030fc:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff fd69 	bl	8002bdc <LL_ADC_INJ_IsConversionOngoing>
 800310a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800310e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003112:	2b00      	cmp	r3, #0
 8003114:	f040 8148 	bne.w	80033a8 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003118:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800311c:	2b00      	cmp	r3, #0
 800311e:	f040 8143 	bne.w	80033a8 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6818      	ldr	r0, [r3, #0]
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	6819      	ldr	r1, [r3, #0]
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	461a      	mov	r2, r3
 8003130:	f7ff fc5e 	bl	80029f0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	695a      	ldr	r2, [r3, #20]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	08db      	lsrs	r3, r3, #3
 8003140:	f003 0303 	and.w	r3, r3, #3
 8003144:	005b      	lsls	r3, r3, #1
 8003146:	fa02 f303 	lsl.w	r3, r2, r3
 800314a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	2b04      	cmp	r3, #4
 8003154:	d00a      	beq.n	800316c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6818      	ldr	r0, [r3, #0]
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	6919      	ldr	r1, [r3, #16]
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003166:	f7ff fbb9 	bl	80028dc <LL_ADC_SetOffset>
 800316a:	e11d      	b.n	80033a8 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2100      	movs	r1, #0
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff fbd4 	bl	8002920 <LL_ADC_GetOffsetChannel>
 8003178:	4603      	mov	r3, r0
 800317a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800317e:	2b00      	cmp	r3, #0
 8003180:	d10a      	bne.n	8003198 <HAL_ADC_ConfigChannel+0x148>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2100      	movs	r1, #0
 8003188:	4618      	mov	r0, r3
 800318a:	f7ff fbc9 	bl	8002920 <LL_ADC_GetOffsetChannel>
 800318e:	4603      	mov	r3, r0
 8003190:	0e9b      	lsrs	r3, r3, #26
 8003192:	f003 021f 	and.w	r2, r3, #31
 8003196:	e012      	b.n	80031be <HAL_ADC_ConfigChannel+0x16e>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2100      	movs	r1, #0
 800319e:	4618      	mov	r0, r3
 80031a0:	f7ff fbbe 	bl	8002920 <LL_ADC_GetOffsetChannel>
 80031a4:	4603      	mov	r3, r0
 80031a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80031ae:	fa93 f3a3 	rbit	r3, r3
 80031b2:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031b4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80031b6:	fab3 f383 	clz	r3, r3
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	461a      	mov	r2, r3
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d105      	bne.n	80031d6 <HAL_ADC_ConfigChannel+0x186>
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	0e9b      	lsrs	r3, r3, #26
 80031d0:	f003 031f 	and.w	r3, r3, #31
 80031d4:	e00a      	b.n	80031ec <HAL_ADC_ConfigChannel+0x19c>
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80031de:	fa93 f3a3 	rbit	r3, r3
 80031e2:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 80031e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031e6:	fab3 f383 	clz	r3, r3
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d106      	bne.n	80031fe <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2200      	movs	r2, #0
 80031f6:	2100      	movs	r1, #0
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7ff fba5 	bl	8002948 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2101      	movs	r1, #1
 8003204:	4618      	mov	r0, r3
 8003206:	f7ff fb8b 	bl	8002920 <LL_ADC_GetOffsetChannel>
 800320a:	4603      	mov	r3, r0
 800320c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003210:	2b00      	cmp	r3, #0
 8003212:	d10a      	bne.n	800322a <HAL_ADC_ConfigChannel+0x1da>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2101      	movs	r1, #1
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff fb80 	bl	8002920 <LL_ADC_GetOffsetChannel>
 8003220:	4603      	mov	r3, r0
 8003222:	0e9b      	lsrs	r3, r3, #26
 8003224:	f003 021f 	and.w	r2, r3, #31
 8003228:	e010      	b.n	800324c <HAL_ADC_ConfigChannel+0x1fc>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2101      	movs	r1, #1
 8003230:	4618      	mov	r0, r3
 8003232:	f7ff fb75 	bl	8002920 <LL_ADC_GetOffsetChannel>
 8003236:	4603      	mov	r3, r0
 8003238:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800323c:	fa93 f3a3 	rbit	r3, r3
 8003240:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003242:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003244:	fab3 f383 	clz	r3, r3
 8003248:	b2db      	uxtb	r3, r3
 800324a:	461a      	mov	r2, r3
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003254:	2b00      	cmp	r3, #0
 8003256:	d105      	bne.n	8003264 <HAL_ADC_ConfigChannel+0x214>
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	0e9b      	lsrs	r3, r3, #26
 800325e:	f003 031f 	and.w	r3, r3, #31
 8003262:	e00a      	b.n	800327a <HAL_ADC_ConfigChannel+0x22a>
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800326c:	fa93 f3a3 	rbit	r3, r3
 8003270:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003272:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003274:	fab3 f383 	clz	r3, r3
 8003278:	b2db      	uxtb	r3, r3
 800327a:	429a      	cmp	r2, r3
 800327c:	d106      	bne.n	800328c <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2200      	movs	r2, #0
 8003284:	2101      	movs	r1, #1
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff fb5e 	bl	8002948 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2102      	movs	r1, #2
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff fb44 	bl	8002920 <LL_ADC_GetOffsetChannel>
 8003298:	4603      	mov	r3, r0
 800329a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10a      	bne.n	80032b8 <HAL_ADC_ConfigChannel+0x268>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2102      	movs	r1, #2
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7ff fb39 	bl	8002920 <LL_ADC_GetOffsetChannel>
 80032ae:	4603      	mov	r3, r0
 80032b0:	0e9b      	lsrs	r3, r3, #26
 80032b2:	f003 021f 	and.w	r2, r3, #31
 80032b6:	e010      	b.n	80032da <HAL_ADC_ConfigChannel+0x28a>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2102      	movs	r1, #2
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff fb2e 	bl	8002920 <LL_ADC_GetOffsetChannel>
 80032c4:	4603      	mov	r3, r0
 80032c6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80032ca:	fa93 f3a3 	rbit	r3, r3
 80032ce:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 80032d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032d2:	fab3 f383 	clz	r3, r3
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	461a      	mov	r2, r3
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d105      	bne.n	80032f2 <HAL_ADC_ConfigChannel+0x2a2>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	0e9b      	lsrs	r3, r3, #26
 80032ec:	f003 031f 	and.w	r3, r3, #31
 80032f0:	e00a      	b.n	8003308 <HAL_ADC_ConfigChannel+0x2b8>
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032fa:	fa93 f3a3 	rbit	r3, r3
 80032fe:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003300:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003302:	fab3 f383 	clz	r3, r3
 8003306:	b2db      	uxtb	r3, r3
 8003308:	429a      	cmp	r2, r3
 800330a:	d106      	bne.n	800331a <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2200      	movs	r2, #0
 8003312:	2102      	movs	r1, #2
 8003314:	4618      	mov	r0, r3
 8003316:	f7ff fb17 	bl	8002948 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2103      	movs	r1, #3
 8003320:	4618      	mov	r0, r3
 8003322:	f7ff fafd 	bl	8002920 <LL_ADC_GetOffsetChannel>
 8003326:	4603      	mov	r3, r0
 8003328:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800332c:	2b00      	cmp	r3, #0
 800332e:	d10a      	bne.n	8003346 <HAL_ADC_ConfigChannel+0x2f6>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2103      	movs	r1, #3
 8003336:	4618      	mov	r0, r3
 8003338:	f7ff faf2 	bl	8002920 <LL_ADC_GetOffsetChannel>
 800333c:	4603      	mov	r3, r0
 800333e:	0e9b      	lsrs	r3, r3, #26
 8003340:	f003 021f 	and.w	r2, r3, #31
 8003344:	e010      	b.n	8003368 <HAL_ADC_ConfigChannel+0x318>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2103      	movs	r1, #3
 800334c:	4618      	mov	r0, r3
 800334e:	f7ff fae7 	bl	8002920 <LL_ADC_GetOffsetChannel>
 8003352:	4603      	mov	r3, r0
 8003354:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003356:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003358:	fa93 f3a3 	rbit	r3, r3
 800335c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800335e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003360:	fab3 f383 	clz	r3, r3
 8003364:	b2db      	uxtb	r3, r3
 8003366:	461a      	mov	r2, r3
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003370:	2b00      	cmp	r3, #0
 8003372:	d105      	bne.n	8003380 <HAL_ADC_ConfigChannel+0x330>
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	0e9b      	lsrs	r3, r3, #26
 800337a:	f003 031f 	and.w	r3, r3, #31
 800337e:	e00a      	b.n	8003396 <HAL_ADC_ConfigChannel+0x346>
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003386:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003388:	fa93 f3a3 	rbit	r3, r3
 800338c:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 800338e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003390:	fab3 f383 	clz	r3, r3
 8003394:	b2db      	uxtb	r3, r3
 8003396:	429a      	cmp	r2, r3
 8003398:	d106      	bne.n	80033a8 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2200      	movs	r2, #0
 80033a0:	2103      	movs	r1, #3
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7ff fad0 	bl	8002948 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff fbdb 	bl	8002b68 <LL_ADC_IsEnabled>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f040 810c 	bne.w	80035d2 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6818      	ldr	r0, [r3, #0]
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	6819      	ldr	r1, [r3, #0]
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	461a      	mov	r2, r3
 80033c8:	f7ff fb3a 	bl	8002a40 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	4aad      	ldr	r2, [pc, #692]	; (8003688 <HAL_ADC_ConfigChannel+0x638>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	f040 80fd 	bne.w	80035d2 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10b      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x3b0>
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	0e9b      	lsrs	r3, r3, #26
 80033ee:	3301      	adds	r3, #1
 80033f0:	f003 031f 	and.w	r3, r3, #31
 80033f4:	2b09      	cmp	r3, #9
 80033f6:	bf94      	ite	ls
 80033f8:	2301      	movls	r3, #1
 80033fa:	2300      	movhi	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	e012      	b.n	8003426 <HAL_ADC_ConfigChannel+0x3d6>
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003406:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003408:	fa93 f3a3 	rbit	r3, r3
 800340c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800340e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003410:	fab3 f383 	clz	r3, r3
 8003414:	b2db      	uxtb	r3, r3
 8003416:	3301      	adds	r3, #1
 8003418:	f003 031f 	and.w	r3, r3, #31
 800341c:	2b09      	cmp	r3, #9
 800341e:	bf94      	ite	ls
 8003420:	2301      	movls	r3, #1
 8003422:	2300      	movhi	r3, #0
 8003424:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003426:	2b00      	cmp	r3, #0
 8003428:	d064      	beq.n	80034f4 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003432:	2b00      	cmp	r3, #0
 8003434:	d107      	bne.n	8003446 <HAL_ADC_ConfigChannel+0x3f6>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	0e9b      	lsrs	r3, r3, #26
 800343c:	3301      	adds	r3, #1
 800343e:	069b      	lsls	r3, r3, #26
 8003440:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003444:	e00e      	b.n	8003464 <HAL_ADC_ConfigChannel+0x414>
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800344e:	fa93 f3a3 	rbit	r3, r3
 8003452:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003456:	fab3 f383 	clz	r3, r3
 800345a:	b2db      	uxtb	r3, r3
 800345c:	3301      	adds	r3, #1
 800345e:	069b      	lsls	r3, r3, #26
 8003460:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800346c:	2b00      	cmp	r3, #0
 800346e:	d109      	bne.n	8003484 <HAL_ADC_ConfigChannel+0x434>
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	0e9b      	lsrs	r3, r3, #26
 8003476:	3301      	adds	r3, #1
 8003478:	f003 031f 	and.w	r3, r3, #31
 800347c:	2101      	movs	r1, #1
 800347e:	fa01 f303 	lsl.w	r3, r1, r3
 8003482:	e010      	b.n	80034a6 <HAL_ADC_ConfigChannel+0x456>
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800348c:	fa93 f3a3 	rbit	r3, r3
 8003490:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003494:	fab3 f383 	clz	r3, r3
 8003498:	b2db      	uxtb	r3, r3
 800349a:	3301      	adds	r3, #1
 800349c:	f003 031f 	and.w	r3, r3, #31
 80034a0:	2101      	movs	r1, #1
 80034a2:	fa01 f303 	lsl.w	r3, r1, r3
 80034a6:	ea42 0103 	orr.w	r1, r2, r3
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d10a      	bne.n	80034cc <HAL_ADC_ConfigChannel+0x47c>
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	0e9b      	lsrs	r3, r3, #26
 80034bc:	3301      	adds	r3, #1
 80034be:	f003 021f 	and.w	r2, r3, #31
 80034c2:	4613      	mov	r3, r2
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	4413      	add	r3, r2
 80034c8:	051b      	lsls	r3, r3, #20
 80034ca:	e011      	b.n	80034f0 <HAL_ADC_ConfigChannel+0x4a0>
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034d4:	fa93 f3a3 	rbit	r3, r3
 80034d8:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80034da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034dc:	fab3 f383 	clz	r3, r3
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	3301      	adds	r3, #1
 80034e4:	f003 021f 	and.w	r2, r3, #31
 80034e8:	4613      	mov	r3, r2
 80034ea:	005b      	lsls	r3, r3, #1
 80034ec:	4413      	add	r3, r2
 80034ee:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034f0:	430b      	orrs	r3, r1
 80034f2:	e069      	b.n	80035c8 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d107      	bne.n	8003510 <HAL_ADC_ConfigChannel+0x4c0>
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	0e9b      	lsrs	r3, r3, #26
 8003506:	3301      	adds	r3, #1
 8003508:	069b      	lsls	r3, r3, #26
 800350a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800350e:	e00e      	b.n	800352e <HAL_ADC_ConfigChannel+0x4de>
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003516:	6a3b      	ldr	r3, [r7, #32]
 8003518:	fa93 f3a3 	rbit	r3, r3
 800351c:	61fb      	str	r3, [r7, #28]
  return result;
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	fab3 f383 	clz	r3, r3
 8003524:	b2db      	uxtb	r3, r3
 8003526:	3301      	adds	r3, #1
 8003528:	069b      	lsls	r3, r3, #26
 800352a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003536:	2b00      	cmp	r3, #0
 8003538:	d109      	bne.n	800354e <HAL_ADC_ConfigChannel+0x4fe>
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	0e9b      	lsrs	r3, r3, #26
 8003540:	3301      	adds	r3, #1
 8003542:	f003 031f 	and.w	r3, r3, #31
 8003546:	2101      	movs	r1, #1
 8003548:	fa01 f303 	lsl.w	r3, r1, r3
 800354c:	e010      	b.n	8003570 <HAL_ADC_ConfigChannel+0x520>
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	fa93 f3a3 	rbit	r3, r3
 800355a:	617b      	str	r3, [r7, #20]
  return result;
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	fab3 f383 	clz	r3, r3
 8003562:	b2db      	uxtb	r3, r3
 8003564:	3301      	adds	r3, #1
 8003566:	f003 031f 	and.w	r3, r3, #31
 800356a:	2101      	movs	r1, #1
 800356c:	fa01 f303 	lsl.w	r3, r1, r3
 8003570:	ea42 0103 	orr.w	r1, r2, r3
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800357c:	2b00      	cmp	r3, #0
 800357e:	d10d      	bne.n	800359c <HAL_ADC_ConfigChannel+0x54c>
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	0e9b      	lsrs	r3, r3, #26
 8003586:	3301      	adds	r3, #1
 8003588:	f003 021f 	and.w	r2, r3, #31
 800358c:	4613      	mov	r3, r2
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	4413      	add	r3, r2
 8003592:	3b1e      	subs	r3, #30
 8003594:	051b      	lsls	r3, r3, #20
 8003596:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800359a:	e014      	b.n	80035c6 <HAL_ADC_ConfigChannel+0x576>
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	fa93 f3a3 	rbit	r3, r3
 80035a8:	60fb      	str	r3, [r7, #12]
  return result;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	fab3 f383 	clz	r3, r3
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	3301      	adds	r3, #1
 80035b4:	f003 021f 	and.w	r2, r3, #31
 80035b8:	4613      	mov	r3, r2
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	4413      	add	r3, r2
 80035be:	3b1e      	subs	r3, #30
 80035c0:	051b      	lsls	r3, r3, #20
 80035c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035c6:	430b      	orrs	r3, r1
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	6892      	ldr	r2, [r2, #8]
 80035cc:	4619      	mov	r1, r3
 80035ce:	f7ff fa0f 	bl	80029f0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	4b2d      	ldr	r3, [pc, #180]	; (800368c <HAL_ADC_ConfigChannel+0x63c>)
 80035d8:	4013      	ands	r3, r2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	f000 808c 	beq.w	80036f8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035e0:	482b      	ldr	r0, [pc, #172]	; (8003690 <HAL_ADC_ConfigChannel+0x640>)
 80035e2:	f7ff f96d 	bl	80028c0 <LL_ADC_GetCommonPathInternalCh>
 80035e6:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a29      	ldr	r2, [pc, #164]	; (8003694 <HAL_ADC_ConfigChannel+0x644>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d12b      	bne.n	800364c <HAL_ADC_ConfigChannel+0x5fc>
 80035f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80035f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d125      	bne.n	800364c <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a24      	ldr	r2, [pc, #144]	; (8003698 <HAL_ADC_ConfigChannel+0x648>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d004      	beq.n	8003614 <HAL_ADC_ConfigChannel+0x5c4>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a23      	ldr	r2, [pc, #140]	; (800369c <HAL_ADC_ConfigChannel+0x64c>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d16e      	bne.n	80036f2 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003614:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003618:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800361c:	4619      	mov	r1, r3
 800361e:	481c      	ldr	r0, [pc, #112]	; (8003690 <HAL_ADC_ConfigChannel+0x640>)
 8003620:	f7ff f93b 	bl	800289a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003624:	4b1e      	ldr	r3, [pc, #120]	; (80036a0 <HAL_ADC_ConfigChannel+0x650>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	099b      	lsrs	r3, r3, #6
 800362a:	4a1e      	ldr	r2, [pc, #120]	; (80036a4 <HAL_ADC_ConfigChannel+0x654>)
 800362c:	fba2 2303 	umull	r2, r3, r2, r3
 8003630:	099a      	lsrs	r2, r3, #6
 8003632:	4613      	mov	r3, r2
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	4413      	add	r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800363c:	e002      	b.n	8003644 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	3b01      	subs	r3, #1
 8003642:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1f9      	bne.n	800363e <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800364a:	e052      	b.n	80036f2 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a15      	ldr	r2, [pc, #84]	; (80036a8 <HAL_ADC_ConfigChannel+0x658>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d12a      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x65c>
 8003656:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800365a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d124      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a0c      	ldr	r2, [pc, #48]	; (8003698 <HAL_ADC_ConfigChannel+0x648>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d004      	beq.n	8003676 <HAL_ADC_ConfigChannel+0x626>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a0a      	ldr	r2, [pc, #40]	; (800369c <HAL_ADC_ConfigChannel+0x64c>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d13f      	bne.n	80036f6 <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003676:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800367a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800367e:	4619      	mov	r1, r3
 8003680:	4803      	ldr	r0, [pc, #12]	; (8003690 <HAL_ADC_ConfigChannel+0x640>)
 8003682:	f7ff f90a 	bl	800289a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003686:	e036      	b.n	80036f6 <HAL_ADC_ConfigChannel+0x6a6>
 8003688:	407f0000 	.word	0x407f0000
 800368c:	80080000 	.word	0x80080000
 8003690:	50040300 	.word	0x50040300
 8003694:	c7520000 	.word	0xc7520000
 8003698:	50040000 	.word	0x50040000
 800369c:	50040200 	.word	0x50040200
 80036a0:	20000000 	.word	0x20000000
 80036a4:	053e2d63 	.word	0x053e2d63
 80036a8:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a16      	ldr	r2, [pc, #88]	; (800370c <HAL_ADC_ConfigChannel+0x6bc>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d120      	bne.n	80036f8 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80036b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80036ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d11a      	bne.n	80036f8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a12      	ldr	r2, [pc, #72]	; (8003710 <HAL_ADC_ConfigChannel+0x6c0>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d115      	bne.n	80036f8 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80036d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80036d4:	4619      	mov	r1, r3
 80036d6:	480f      	ldr	r0, [pc, #60]	; (8003714 <HAL_ADC_ConfigChannel+0x6c4>)
 80036d8:	f7ff f8df 	bl	800289a <LL_ADC_SetCommonPathInternalCh>
 80036dc:	e00c      	b.n	80036f8 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036e2:	f043 0220 	orr.w	r2, r3, #32
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80036f0:	e002      	b.n	80036f8 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036f2:	bf00      	nop
 80036f4:	e000      	b.n	80036f8 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036f6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003700:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8003704:	4618      	mov	r0, r3
 8003706:	3798      	adds	r7, #152	; 0x98
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	80000001 	.word	0x80000001
 8003710:	50040000 	.word	0x50040000
 8003714:	50040300 	.word	0x50040300

08003718 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4618      	mov	r0, r3
 8003726:	f7ff fa1f 	bl	8002b68 <LL_ADC_IsEnabled>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d146      	bne.n	80037be <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689a      	ldr	r2, [r3, #8]
 8003736:	4b24      	ldr	r3, [pc, #144]	; (80037c8 <ADC_Enable+0xb0>)
 8003738:	4013      	ands	r3, r2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00d      	beq.n	800375a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003742:	f043 0210 	orr.w	r2, r3, #16
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800374e:	f043 0201 	orr.w	r2, r3, #1
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e032      	b.n	80037c0 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4618      	mov	r0, r3
 8003760:	f7ff f9ee 	bl	8002b40 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003764:	f7ff f858 	bl	8002818 <HAL_GetTick>
 8003768:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800376a:	e021      	b.n	80037b0 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff f9f9 	bl	8002b68 <LL_ADC_IsEnabled>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d104      	bne.n	8003786 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff f9dd 	bl	8002b40 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003786:	f7ff f847 	bl	8002818 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d90d      	bls.n	80037b0 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003798:	f043 0210 	orr.w	r2, r3, #16
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037a4:	f043 0201 	orr.w	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e007      	b.n	80037c0 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d1d6      	bne.n	800376c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	8000003f 	.word	0x8000003f

080037cc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037de:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d14b      	bne.n	800387e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0308 	and.w	r3, r3, #8
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d021      	beq.n	8003844 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4618      	mov	r0, r3
 8003806:	f7ff f8b7 	bl	8002978 <LL_ADC_REG_IsTriggerSourceSWStart>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d032      	beq.n	8003876 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d12b      	bne.n	8003876 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003822:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800382e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d11f      	bne.n	8003876 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800383a:	f043 0201 	orr.w	r2, r3, #1
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	655a      	str	r2, [r3, #84]	; 0x54
 8003842:	e018      	b.n	8003876 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d111      	bne.n	8003876 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003856:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003862:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d105      	bne.n	8003876 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800386e:	f043 0201 	orr.w	r2, r3, #1
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f7ff fbcc 	bl	8003014 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800387c:	e00e      	b.n	800389c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003882:	f003 0310 	and.w	r3, r3, #16
 8003886:	2b00      	cmp	r3, #0
 8003888:	d003      	beq.n	8003892 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f7ff fbd6 	bl	800303c <HAL_ADC_ErrorCallback>
}
 8003890:	e004      	b.n	800389c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	4798      	blx	r3
}
 800389c:	bf00      	nop
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f7ff fbb8 	bl	8003028 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038b8:	bf00      	nop
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}

080038c0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038cc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038de:	f043 0204 	orr.w	r2, r3, #4
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f7ff fba8 	bl	800303c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038ec:	bf00      	nop
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <LL_ADC_IsEnabled>:
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b01      	cmp	r3, #1
 8003906:	d101      	bne.n	800390c <LL_ADC_IsEnabled+0x18>
 8003908:	2301      	movs	r3, #1
 800390a:	e000      	b.n	800390e <LL_ADC_IsEnabled+0x1a>
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr

0800391a <LL_ADC_REG_IsConversionOngoing>:
{
 800391a:	b480      	push	{r7}
 800391c:	b083      	sub	sp, #12
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f003 0304 	and.w	r3, r3, #4
 800392a:	2b04      	cmp	r3, #4
 800392c:	d101      	bne.n	8003932 <LL_ADC_REG_IsConversionOngoing+0x18>
 800392e:	2301      	movs	r3, #1
 8003930:	e000      	b.n	8003934 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003940:	b590      	push	{r4, r7, lr}
 8003942:	b09f      	sub	sp, #124	; 0x7c
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800394a:	2300      	movs	r3, #0
 800394c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003956:	2b01      	cmp	r3, #1
 8003958:	d101      	bne.n	800395e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800395a:	2302      	movs	r3, #2
 800395c:	e08f      	b.n	8003a7e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a47      	ldr	r2, [pc, #284]	; (8003a88 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d102      	bne.n	8003976 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8003970:	4b46      	ldr	r3, [pc, #280]	; (8003a8c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003972:	60bb      	str	r3, [r7, #8]
 8003974:	e001      	b.n	800397a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8003976:	2300      	movs	r3, #0
 8003978:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d10b      	bne.n	8003998 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003984:	f043 0220 	orr.w	r2, r3, #32
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e072      	b.n	8003a7e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	4618      	mov	r0, r3
 800399c:	f7ff ffbd 	bl	800391a <LL_ADC_REG_IsConversionOngoing>
 80039a0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7ff ffb7 	bl	800391a <LL_ADC_REG_IsConversionOngoing>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d154      	bne.n	8003a5c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80039b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d151      	bne.n	8003a5c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80039b8:	4b35      	ldr	r3, [pc, #212]	; (8003a90 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80039ba:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d02c      	beq.n	8003a1e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80039c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	6859      	ldr	r1, [r3, #4]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80039d6:	035b      	lsls	r3, r3, #13
 80039d8:	430b      	orrs	r3, r1
 80039da:	431a      	orrs	r2, r3
 80039dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039de:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039e0:	4829      	ldr	r0, [pc, #164]	; (8003a88 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80039e2:	f7ff ff87 	bl	80038f4 <LL_ADC_IsEnabled>
 80039e6:	4604      	mov	r4, r0
 80039e8:	4828      	ldr	r0, [pc, #160]	; (8003a8c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80039ea:	f7ff ff83 	bl	80038f4 <LL_ADC_IsEnabled>
 80039ee:	4603      	mov	r3, r0
 80039f0:	431c      	orrs	r4, r3
 80039f2:	4828      	ldr	r0, [pc, #160]	; (8003a94 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80039f4:	f7ff ff7e 	bl	80038f4 <LL_ADC_IsEnabled>
 80039f8:	4603      	mov	r3, r0
 80039fa:	4323      	orrs	r3, r4
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d137      	bne.n	8003a70 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003a08:	f023 030f 	bic.w	r3, r3, #15
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	6811      	ldr	r1, [r2, #0]
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	6892      	ldr	r2, [r2, #8]
 8003a14:	430a      	orrs	r2, r1
 8003a16:	431a      	orrs	r2, r3
 8003a18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a1a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a1c:	e028      	b.n	8003a70 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a28:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a2a:	4817      	ldr	r0, [pc, #92]	; (8003a88 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8003a2c:	f7ff ff62 	bl	80038f4 <LL_ADC_IsEnabled>
 8003a30:	4604      	mov	r4, r0
 8003a32:	4816      	ldr	r0, [pc, #88]	; (8003a8c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003a34:	f7ff ff5e 	bl	80038f4 <LL_ADC_IsEnabled>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	431c      	orrs	r4, r3
 8003a3c:	4815      	ldr	r0, [pc, #84]	; (8003a94 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003a3e:	f7ff ff59 	bl	80038f4 <LL_ADC_IsEnabled>
 8003a42:	4603      	mov	r3, r0
 8003a44:	4323      	orrs	r3, r4
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d112      	bne.n	8003a70 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003a4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003a52:	f023 030f 	bic.w	r3, r3, #15
 8003a56:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003a58:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a5a:	e009      	b.n	8003a70 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a60:	f043 0220 	orr.w	r2, r3, #32
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003a6e:	e000      	b.n	8003a72 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a70:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a7a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	377c      	adds	r7, #124	; 0x7c
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd90      	pop	{r4, r7, pc}
 8003a86:	bf00      	nop
 8003a88:	50040000 	.word	0x50040000
 8003a8c:	50040100 	.word	0x50040100
 8003a90:	50040300 	.word	0x50040300
 8003a94:	50040200 	.word	0x50040200

08003a98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f003 0307 	and.w	r3, r3, #7
 8003aa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003aa8:	4b0c      	ldr	r3, [pc, #48]	; (8003adc <__NVIC_SetPriorityGrouping+0x44>)
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ac0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ac4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ac8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003aca:	4a04      	ldr	r2, [pc, #16]	; (8003adc <__NVIC_SetPriorityGrouping+0x44>)
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	60d3      	str	r3, [r2, #12]
}
 8003ad0:	bf00      	nop
 8003ad2:	3714      	adds	r7, #20
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	e000ed00 	.word	0xe000ed00

08003ae0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ae4:	4b04      	ldr	r3, [pc, #16]	; (8003af8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	0a1b      	lsrs	r3, r3, #8
 8003aea:	f003 0307 	and.w	r3, r3, #7
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	e000ed00 	.word	0xe000ed00

08003afc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	4603      	mov	r3, r0
 8003b04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	db0b      	blt.n	8003b26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b0e:	79fb      	ldrb	r3, [r7, #7]
 8003b10:	f003 021f 	and.w	r2, r3, #31
 8003b14:	4907      	ldr	r1, [pc, #28]	; (8003b34 <__NVIC_EnableIRQ+0x38>)
 8003b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b1a:	095b      	lsrs	r3, r3, #5
 8003b1c:	2001      	movs	r0, #1
 8003b1e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b26:	bf00      	nop
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	e000e100 	.word	0xe000e100

08003b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	4603      	mov	r3, r0
 8003b40:	6039      	str	r1, [r7, #0]
 8003b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	db0a      	blt.n	8003b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	b2da      	uxtb	r2, r3
 8003b50:	490c      	ldr	r1, [pc, #48]	; (8003b84 <__NVIC_SetPriority+0x4c>)
 8003b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b56:	0112      	lsls	r2, r2, #4
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	440b      	add	r3, r1
 8003b5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b60:	e00a      	b.n	8003b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	b2da      	uxtb	r2, r3
 8003b66:	4908      	ldr	r1, [pc, #32]	; (8003b88 <__NVIC_SetPriority+0x50>)
 8003b68:	79fb      	ldrb	r3, [r7, #7]
 8003b6a:	f003 030f 	and.w	r3, r3, #15
 8003b6e:	3b04      	subs	r3, #4
 8003b70:	0112      	lsls	r2, r2, #4
 8003b72:	b2d2      	uxtb	r2, r2
 8003b74:	440b      	add	r3, r1
 8003b76:	761a      	strb	r2, [r3, #24]
}
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr
 8003b84:	e000e100 	.word	0xe000e100
 8003b88:	e000ed00 	.word	0xe000ed00

08003b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b089      	sub	sp, #36	; 0x24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f003 0307 	and.w	r3, r3, #7
 8003b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	f1c3 0307 	rsb	r3, r3, #7
 8003ba6:	2b04      	cmp	r3, #4
 8003ba8:	bf28      	it	cs
 8003baa:	2304      	movcs	r3, #4
 8003bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	3304      	adds	r3, #4
 8003bb2:	2b06      	cmp	r3, #6
 8003bb4:	d902      	bls.n	8003bbc <NVIC_EncodePriority+0x30>
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	3b03      	subs	r3, #3
 8003bba:	e000      	b.n	8003bbe <NVIC_EncodePriority+0x32>
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bca:	43da      	mvns	r2, r3
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	401a      	ands	r2, r3
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	fa01 f303 	lsl.w	r3, r1, r3
 8003bde:	43d9      	mvns	r1, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003be4:	4313      	orrs	r3, r2
         );
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3724      	adds	r7, #36	; 0x24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
	...

08003bf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c04:	d301      	bcc.n	8003c0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c06:	2301      	movs	r3, #1
 8003c08:	e00f      	b.n	8003c2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c0a:	4a0a      	ldr	r2, [pc, #40]	; (8003c34 <SysTick_Config+0x40>)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c12:	210f      	movs	r1, #15
 8003c14:	f04f 30ff 	mov.w	r0, #4294967295
 8003c18:	f7ff ff8e 	bl	8003b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c1c:	4b05      	ldr	r3, [pc, #20]	; (8003c34 <SysTick_Config+0x40>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c22:	4b04      	ldr	r3, [pc, #16]	; (8003c34 <SysTick_Config+0x40>)
 8003c24:	2207      	movs	r2, #7
 8003c26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	e000e010 	.word	0xe000e010

08003c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f7ff ff29 	bl	8003a98 <__NVIC_SetPriorityGrouping>
}
 8003c46:	bf00      	nop
 8003c48:	3708      	adds	r7, #8
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b086      	sub	sp, #24
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	4603      	mov	r3, r0
 8003c56:	60b9      	str	r1, [r7, #8]
 8003c58:	607a      	str	r2, [r7, #4]
 8003c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c60:	f7ff ff3e 	bl	8003ae0 <__NVIC_GetPriorityGrouping>
 8003c64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	68b9      	ldr	r1, [r7, #8]
 8003c6a:	6978      	ldr	r0, [r7, #20]
 8003c6c:	f7ff ff8e 	bl	8003b8c <NVIC_EncodePriority>
 8003c70:	4602      	mov	r2, r0
 8003c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c76:	4611      	mov	r1, r2
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7ff ff5d 	bl	8003b38 <__NVIC_SetPriority>
}
 8003c7e:	bf00      	nop
 8003c80:	3718      	adds	r7, #24
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b082      	sub	sp, #8
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7ff ff31 	bl	8003afc <__NVIC_EnableIRQ>
}
 8003c9a:	bf00      	nop
 8003c9c:	3708      	adds	r7, #8
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b082      	sub	sp, #8
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7ff ffa2 	bl	8003bf4 <SysTick_Config>
 8003cb0:	4603      	mov	r3, r0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b082      	sub	sp, #8
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d101      	bne.n	8003ccc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e014      	b.n	8003cf6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	791b      	ldrb	r3, [r3, #4]
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d105      	bne.n	8003ce2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f7fe fb89 	bl	80023f4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2200      	movs	r2, #0
 8003cec:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3708      	adds	r7, #8
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b083      	sub	sp, #12
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
 8003d06:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	795b      	ldrb	r3, [r3, #5]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d101      	bne.n	8003d14 <HAL_DAC_Start+0x16>
 8003d10:	2302      	movs	r3, #2
 8003d12:	e03b      	b.n	8003d8c <HAL_DAC_Start+0x8e>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	6819      	ldr	r1, [r3, #0]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	f003 0310 	and.w	r3, r3, #16
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	409a      	lsls	r2, r3
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	430a      	orrs	r2, r1
 8003d36:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10f      	bne.n	8003d5e <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8003d48:	2b04      	cmp	r3, #4
 8003d4a:	d118      	bne.n	8003d7e <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	685a      	ldr	r2, [r3, #4]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0201 	orr.w	r2, r2, #1
 8003d5a:	605a      	str	r2, [r3, #4]
 8003d5c:	e00f      	b.n	8003d7e <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003d68:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003d6c:	d107      	bne.n	8003d7e <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f042 0202 	orr.w	r2, r2, #2
 8003d7c:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b087      	sub	sp, #28
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
 8003da4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8003da6:	2300      	movs	r3, #0
 8003da8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d105      	bne.n	8003dc2 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4413      	add	r3, r2
 8003dbc:	3308      	adds	r3, #8
 8003dbe:	617b      	str	r3, [r7, #20]
 8003dc0:	e004      	b.n	8003dcc <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003dc2:	697a      	ldr	r2, [r7, #20]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	3314      	adds	r3, #20
 8003dca:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	371c      	adds	r7, #28
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b088      	sub	sp, #32
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	60f8      	str	r0, [r7, #12]
 8003dea:	60b9      	str	r1, [r7, #8]
 8003dec:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003dee:	2300      	movs	r3, #0
 8003df0:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	795b      	ldrb	r3, [r3, #5]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d101      	bne.n	8003dfe <HAL_DAC_ConfigChannel+0x1c>
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	e107      	b.n	800400e <HAL_DAC_ConfigChannel+0x22c>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2201      	movs	r2, #1
 8003e02:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2202      	movs	r2, #2
 8003e08:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2b04      	cmp	r3, #4
 8003e10:	d174      	bne.n	8003efc <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d137      	bne.n	8003e88 <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8003e18:	f7fe fcfe 	bl	8002818 <HAL_GetTick>
 8003e1c:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003e1e:	e011      	b.n	8003e44 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003e20:	f7fe fcfa 	bl	8002818 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d90a      	bls.n	8003e44 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	f043 0208 	orr.w	r2, r3, #8
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2203      	movs	r2, #3
 8003e3e:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e0e4      	b.n	800400e <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1e6      	bne.n	8003e20 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8003e52:	2001      	movs	r0, #1
 8003e54:	f7fe fcec 	bl	8002830 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	68ba      	ldr	r2, [r7, #8]
 8003e5e:	6992      	ldr	r2, [r2, #24]
 8003e60:	641a      	str	r2, [r3, #64]	; 0x40
 8003e62:	e01e      	b.n	8003ea2 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003e64:	f7fe fcd8 	bl	8002818 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d90a      	bls.n	8003e88 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	f043 0208 	orr.w	r2, r3, #8
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2203      	movs	r2, #3
 8003e82:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e0c2      	b.n	800400e <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	dbe8      	blt.n	8003e64 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8003e92:	2001      	movs	r0, #1
 8003e94:	f7fe fccc 	bl	8002830 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	68ba      	ldr	r2, [r7, #8]
 8003e9e:	6992      	ldr	r2, [r2, #24]
 8003ea0:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f003 0310 	and.w	r3, r3, #16
 8003eae:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb6:	43db      	mvns	r3, r3
 8003eb8:	ea02 0103 	and.w	r1, r2, r3
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	69da      	ldr	r2, [r3, #28]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f003 0310 	and.w	r3, r3, #16
 8003ec6:	409a      	lsls	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f003 0310 	and.w	r3, r3, #16
 8003edc:	21ff      	movs	r1, #255	; 0xff
 8003ede:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee2:	43db      	mvns	r3, r3
 8003ee4:	ea02 0103 	and.w	r1, r2, r3
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	6a1a      	ldr	r2, [r3, #32]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f003 0310 	and.w	r3, r3, #16
 8003ef2:	409a      	lsls	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d11d      	bne.n	8003f40 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
  /* Get the DAC CCR value */
  tmpreg1 = hdac->Instance->CCR;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f0a:	61bb      	str	r3, [r7, #24]
  /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f003 0310 	and.w	r3, r3, #16
 8003f12:	221f      	movs	r2, #31
 8003f14:	fa02 f303 	lsl.w	r3, r2, r3
 8003f18:	43db      	mvns	r3, r3
 8003f1a:	69ba      	ldr	r2, [r7, #24]
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected trimming offset */
  tmpreg2 = sConfig->DAC_TrimmingValue;
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	617b      	str	r3, [r7, #20]
  /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f003 0310 	and.w	r3, r3, #16
 8003f2c:	697a      	ldr	r2, [r7, #20]
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CCR */
  hdac->Instance->CCR = tmpreg1;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f46:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f003 0310 	and.w	r3, r3, #16
 8003f4e:	2207      	movs	r2, #7
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	43db      	mvns	r3, r3
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	4013      	ands	r3, r2
 8003f5a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	431a      	orrs	r2, r3
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f003 0310 	and.w	r3, r3, #16
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6819      	ldr	r1, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f003 0310 	and.w	r3, r3, #16
 8003f94:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	43da      	mvns	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	400a      	ands	r2, r1
 8003fa4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f003 0310 	and.w	r3, r3, #16
 8003fb4:	f640 72fc 	movw	r2, #4092	; 0xffc
 8003fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbc:	43db      	mvns	r3, r3
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f003 0310 	and.w	r3, r3, #16
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd6:	69ba      	ldr	r2, [r7, #24]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	6819      	ldr	r1, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f003 0310 	and.w	r3, r3, #16
 8003ff0:	22c0      	movs	r2, #192	; 0xc0
 8003ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff6:	43da      	mvns	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	400a      	ands	r2, r1
 8003ffe:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2201      	movs	r2, #1
 8004004:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2200      	movs	r2, #0
 800400a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3720      	adds	r7, #32
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
	...

08004018 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e098      	b.n	800415c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	461a      	mov	r2, r3
 8004030:	4b4d      	ldr	r3, [pc, #308]	; (8004168 <HAL_DMA_Init+0x150>)
 8004032:	429a      	cmp	r2, r3
 8004034:	d80f      	bhi.n	8004056 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	461a      	mov	r2, r3
 800403c:	4b4b      	ldr	r3, [pc, #300]	; (800416c <HAL_DMA_Init+0x154>)
 800403e:	4413      	add	r3, r2
 8004040:	4a4b      	ldr	r2, [pc, #300]	; (8004170 <HAL_DMA_Init+0x158>)
 8004042:	fba2 2303 	umull	r2, r3, r2, r3
 8004046:	091b      	lsrs	r3, r3, #4
 8004048:	009a      	lsls	r2, r3, #2
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a48      	ldr	r2, [pc, #288]	; (8004174 <HAL_DMA_Init+0x15c>)
 8004052:	641a      	str	r2, [r3, #64]	; 0x40
 8004054:	e00e      	b.n	8004074 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	461a      	mov	r2, r3
 800405c:	4b46      	ldr	r3, [pc, #280]	; (8004178 <HAL_DMA_Init+0x160>)
 800405e:	4413      	add	r3, r2
 8004060:	4a43      	ldr	r2, [pc, #268]	; (8004170 <HAL_DMA_Init+0x158>)
 8004062:	fba2 2303 	umull	r2, r3, r2, r3
 8004066:	091b      	lsrs	r3, r3, #4
 8004068:	009a      	lsls	r2, r3, #2
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a42      	ldr	r2, [pc, #264]	; (800417c <HAL_DMA_Init+0x164>)
 8004072:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2202      	movs	r2, #2
 8004078:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800408a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800408e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004098:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a1b      	ldr	r3, [r3, #32]
 80040b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040ce:	d039      	beq.n	8004144 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d4:	4a27      	ldr	r2, [pc, #156]	; (8004174 <HAL_DMA_Init+0x15c>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d11a      	bne.n	8004110 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80040da:	4b29      	ldr	r3, [pc, #164]	; (8004180 <HAL_DMA_Init+0x168>)
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e2:	f003 031c 	and.w	r3, r3, #28
 80040e6:	210f      	movs	r1, #15
 80040e8:	fa01 f303 	lsl.w	r3, r1, r3
 80040ec:	43db      	mvns	r3, r3
 80040ee:	4924      	ldr	r1, [pc, #144]	; (8004180 <HAL_DMA_Init+0x168>)
 80040f0:	4013      	ands	r3, r2
 80040f2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80040f4:	4b22      	ldr	r3, [pc, #136]	; (8004180 <HAL_DMA_Init+0x168>)
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6859      	ldr	r1, [r3, #4]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004100:	f003 031c 	and.w	r3, r3, #28
 8004104:	fa01 f303 	lsl.w	r3, r1, r3
 8004108:	491d      	ldr	r1, [pc, #116]	; (8004180 <HAL_DMA_Init+0x168>)
 800410a:	4313      	orrs	r3, r2
 800410c:	600b      	str	r3, [r1, #0]
 800410e:	e019      	b.n	8004144 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004110:	4b1c      	ldr	r3, [pc, #112]	; (8004184 <HAL_DMA_Init+0x16c>)
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004118:	f003 031c 	and.w	r3, r3, #28
 800411c:	210f      	movs	r1, #15
 800411e:	fa01 f303 	lsl.w	r3, r1, r3
 8004122:	43db      	mvns	r3, r3
 8004124:	4917      	ldr	r1, [pc, #92]	; (8004184 <HAL_DMA_Init+0x16c>)
 8004126:	4013      	ands	r3, r2
 8004128:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800412a:	4b16      	ldr	r3, [pc, #88]	; (8004184 <HAL_DMA_Init+0x16c>)
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6859      	ldr	r1, [r3, #4]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004136:	f003 031c 	and.w	r3, r3, #28
 800413a:	fa01 f303 	lsl.w	r3, r1, r3
 800413e:	4911      	ldr	r1, [pc, #68]	; (8004184 <HAL_DMA_Init+0x16c>)
 8004140:	4313      	orrs	r3, r2
 8004142:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	3714      	adds	r7, #20
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr
 8004168:	40020407 	.word	0x40020407
 800416c:	bffdfff8 	.word	0xbffdfff8
 8004170:	cccccccd 	.word	0xcccccccd
 8004174:	40020000 	.word	0x40020000
 8004178:	bffdfbf8 	.word	0xbffdfbf8
 800417c:	40020400 	.word	0x40020400
 8004180:	400200a8 	.word	0x400200a8
 8004184:	400204a8 	.word	0x400204a8

08004188 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
 8004194:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004196:	2300      	movs	r3, #0
 8004198:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d101      	bne.n	80041a8 <HAL_DMA_Start_IT+0x20>
 80041a4:	2302      	movs	r3, #2
 80041a6:	e04b      	b.n	8004240 <HAL_DMA_Start_IT+0xb8>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d13a      	bne.n	8004232 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 0201 	bic.w	r2, r2, #1
 80041d8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	68b9      	ldr	r1, [r7, #8]
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f000 f8e0 	bl	80043a6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d008      	beq.n	8004200 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f042 020e 	orr.w	r2, r2, #14
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	e00f      	b.n	8004220 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f022 0204 	bic.w	r2, r2, #4
 800420e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 020a 	orr.w	r2, r2, #10
 800421e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f042 0201 	orr.w	r2, r2, #1
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	e005      	b.n	800423e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800423a:	2302      	movs	r3, #2
 800423c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800423e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004240:	4618      	mov	r0, r3
 8004242:	3718      	adds	r7, #24
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004264:	f003 031c 	and.w	r3, r3, #28
 8004268:	2204      	movs	r2, #4
 800426a:	409a      	lsls	r2, r3
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	4013      	ands	r3, r2
 8004270:	2b00      	cmp	r3, #0
 8004272:	d026      	beq.n	80042c2 <HAL_DMA_IRQHandler+0x7a>
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	f003 0304 	and.w	r3, r3, #4
 800427a:	2b00      	cmp	r3, #0
 800427c:	d021      	beq.n	80042c2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0320 	and.w	r3, r3, #32
 8004288:	2b00      	cmp	r3, #0
 800428a:	d107      	bne.n	800429c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f022 0204 	bic.w	r2, r2, #4
 800429a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a0:	f003 021c 	and.w	r2, r3, #28
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a8:	2104      	movs	r1, #4
 80042aa:	fa01 f202 	lsl.w	r2, r1, r2
 80042ae:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d071      	beq.n	800439c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80042c0:	e06c      	b.n	800439c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c6:	f003 031c 	and.w	r3, r3, #28
 80042ca:	2202      	movs	r2, #2
 80042cc:	409a      	lsls	r2, r3
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	4013      	ands	r3, r2
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d02e      	beq.n	8004334 <HAL_DMA_IRQHandler+0xec>
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d029      	beq.n	8004334 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d10b      	bne.n	8004306 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f022 020a 	bic.w	r2, r2, #10
 80042fc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800430a:	f003 021c 	and.w	r2, r3, #28
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004312:	2102      	movs	r1, #2
 8004314:	fa01 f202 	lsl.w	r2, r1, r2
 8004318:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004326:	2b00      	cmp	r3, #0
 8004328:	d038      	beq.n	800439c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004332:	e033      	b.n	800439c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004338:	f003 031c 	and.w	r3, r3, #28
 800433c:	2208      	movs	r2, #8
 800433e:	409a      	lsls	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	4013      	ands	r3, r2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d02a      	beq.n	800439e <HAL_DMA_IRQHandler+0x156>
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d025      	beq.n	800439e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 020e 	bic.w	r2, r2, #14
 8004360:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004366:	f003 021c 	and.w	r2, r3, #28
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	2101      	movs	r1, #1
 8004370:	fa01 f202 	lsl.w	r2, r1, r2
 8004374:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2201      	movs	r2, #1
 800437a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004390:	2b00      	cmp	r3, #0
 8004392:	d004      	beq.n	800439e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800439c:	bf00      	nop
 800439e:	bf00      	nop
}
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043a6:	b480      	push	{r7}
 80043a8:	b085      	sub	sp, #20
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	60f8      	str	r0, [r7, #12]
 80043ae:	60b9      	str	r1, [r7, #8]
 80043b0:	607a      	str	r2, [r7, #4]
 80043b2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b8:	f003 021c 	and.w	r2, r3, #28
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c0:	2101      	movs	r1, #1
 80043c2:	fa01 f202 	lsl.w	r2, r1, r2
 80043c6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	2b10      	cmp	r3, #16
 80043d6:	d108      	bne.n	80043ea <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68ba      	ldr	r2, [r7, #8]
 80043e6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80043e8:	e007      	b.n	80043fa <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	60da      	str	r2, [r3, #12]
}
 80043fa:	bf00      	nop
 80043fc:	3714      	adds	r7, #20
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
	...

08004408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004408:	b480      	push	{r7}
 800440a:	b087      	sub	sp, #28
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004416:	e17f      	b.n	8004718 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	2101      	movs	r1, #1
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	fa01 f303 	lsl.w	r3, r1, r3
 8004424:	4013      	ands	r3, r2
 8004426:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 8171 	beq.w	8004712 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d00b      	beq.n	8004450 <HAL_GPIO_Init+0x48>
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	2b02      	cmp	r3, #2
 800443e:	d007      	beq.n	8004450 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004444:	2b11      	cmp	r3, #17
 8004446:	d003      	beq.n	8004450 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	2b12      	cmp	r3, #18
 800444e:	d130      	bne.n	80044b2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	2203      	movs	r2, #3
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	4013      	ands	r3, r2
 8004466:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	68da      	ldr	r2, [r3, #12]
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	4313      	orrs	r3, r2
 8004478:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004486:	2201      	movs	r2, #1
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	43db      	mvns	r3, r3
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	4013      	ands	r3, r2
 8004494:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	091b      	lsrs	r3, r3, #4
 800449c:	f003 0201 	and.w	r2, r3, #1
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	fa02 f303 	lsl.w	r3, r2, r3
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f003 0303 	and.w	r3, r3, #3
 80044ba:	2b03      	cmp	r3, #3
 80044bc:	d118      	bne.n	80044f0 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80044c4:	2201      	movs	r2, #1
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	fa02 f303 	lsl.w	r3, r2, r3
 80044cc:	43db      	mvns	r3, r3
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	4013      	ands	r3, r2
 80044d2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	08db      	lsrs	r3, r3, #3
 80044da:	f003 0201 	and.w	r2, r3, #1
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	005b      	lsls	r3, r3, #1
 80044fa:	2203      	movs	r2, #3
 80044fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004500:	43db      	mvns	r3, r3
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	4013      	ands	r3, r2
 8004506:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	fa02 f303 	lsl.w	r3, r2, r3
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	4313      	orrs	r3, r2
 8004518:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	693a      	ldr	r2, [r7, #16]
 800451e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	2b02      	cmp	r3, #2
 8004526:	d003      	beq.n	8004530 <HAL_GPIO_Init+0x128>
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	2b12      	cmp	r3, #18
 800452e:	d123      	bne.n	8004578 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	08da      	lsrs	r2, r3, #3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3208      	adds	r2, #8
 8004538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800453c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	f003 0307 	and.w	r3, r3, #7
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	220f      	movs	r2, #15
 8004548:	fa02 f303 	lsl.w	r3, r2, r3
 800454c:	43db      	mvns	r3, r3
 800454e:	693a      	ldr	r2, [r7, #16]
 8004550:	4013      	ands	r3, r2
 8004552:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	691a      	ldr	r2, [r3, #16]
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f003 0307 	and.w	r3, r3, #7
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	693a      	ldr	r2, [r7, #16]
 8004566:	4313      	orrs	r3, r2
 8004568:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	08da      	lsrs	r2, r3, #3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	3208      	adds	r2, #8
 8004572:	6939      	ldr	r1, [r7, #16]
 8004574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	005b      	lsls	r3, r3, #1
 8004582:	2203      	movs	r2, #3
 8004584:	fa02 f303 	lsl.w	r3, r2, r3
 8004588:	43db      	mvns	r3, r3
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	4013      	ands	r3, r2
 800458e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f003 0203 	and.w	r2, r3, #3
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	fa02 f303 	lsl.w	r3, r2, r3
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 80ac 	beq.w	8004712 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045ba:	4b5e      	ldr	r3, [pc, #376]	; (8004734 <HAL_GPIO_Init+0x32c>)
 80045bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045be:	4a5d      	ldr	r2, [pc, #372]	; (8004734 <HAL_GPIO_Init+0x32c>)
 80045c0:	f043 0301 	orr.w	r3, r3, #1
 80045c4:	6613      	str	r3, [r2, #96]	; 0x60
 80045c6:	4b5b      	ldr	r3, [pc, #364]	; (8004734 <HAL_GPIO_Init+0x32c>)
 80045c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ca:	f003 0301 	and.w	r3, r3, #1
 80045ce:	60bb      	str	r3, [r7, #8]
 80045d0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80045d2:	4a59      	ldr	r2, [pc, #356]	; (8004738 <HAL_GPIO_Init+0x330>)
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	089b      	lsrs	r3, r3, #2
 80045d8:	3302      	adds	r3, #2
 80045da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045de:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	f003 0303 	and.w	r3, r3, #3
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	220f      	movs	r2, #15
 80045ea:	fa02 f303 	lsl.w	r3, r2, r3
 80045ee:	43db      	mvns	r3, r3
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	4013      	ands	r3, r2
 80045f4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80045fc:	d025      	beq.n	800464a <HAL_GPIO_Init+0x242>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a4e      	ldr	r2, [pc, #312]	; (800473c <HAL_GPIO_Init+0x334>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d01f      	beq.n	8004646 <HAL_GPIO_Init+0x23e>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a4d      	ldr	r2, [pc, #308]	; (8004740 <HAL_GPIO_Init+0x338>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d019      	beq.n	8004642 <HAL_GPIO_Init+0x23a>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a4c      	ldr	r2, [pc, #304]	; (8004744 <HAL_GPIO_Init+0x33c>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d013      	beq.n	800463e <HAL_GPIO_Init+0x236>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a4b      	ldr	r2, [pc, #300]	; (8004748 <HAL_GPIO_Init+0x340>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d00d      	beq.n	800463a <HAL_GPIO_Init+0x232>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a4a      	ldr	r2, [pc, #296]	; (800474c <HAL_GPIO_Init+0x344>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d007      	beq.n	8004636 <HAL_GPIO_Init+0x22e>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a49      	ldr	r2, [pc, #292]	; (8004750 <HAL_GPIO_Init+0x348>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d101      	bne.n	8004632 <HAL_GPIO_Init+0x22a>
 800462e:	2306      	movs	r3, #6
 8004630:	e00c      	b.n	800464c <HAL_GPIO_Init+0x244>
 8004632:	2307      	movs	r3, #7
 8004634:	e00a      	b.n	800464c <HAL_GPIO_Init+0x244>
 8004636:	2305      	movs	r3, #5
 8004638:	e008      	b.n	800464c <HAL_GPIO_Init+0x244>
 800463a:	2304      	movs	r3, #4
 800463c:	e006      	b.n	800464c <HAL_GPIO_Init+0x244>
 800463e:	2303      	movs	r3, #3
 8004640:	e004      	b.n	800464c <HAL_GPIO_Init+0x244>
 8004642:	2302      	movs	r3, #2
 8004644:	e002      	b.n	800464c <HAL_GPIO_Init+0x244>
 8004646:	2301      	movs	r3, #1
 8004648:	e000      	b.n	800464c <HAL_GPIO_Init+0x244>
 800464a:	2300      	movs	r3, #0
 800464c:	697a      	ldr	r2, [r7, #20]
 800464e:	f002 0203 	and.w	r2, r2, #3
 8004652:	0092      	lsls	r2, r2, #2
 8004654:	4093      	lsls	r3, r2
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	4313      	orrs	r3, r2
 800465a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800465c:	4936      	ldr	r1, [pc, #216]	; (8004738 <HAL_GPIO_Init+0x330>)
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	089b      	lsrs	r3, r3, #2
 8004662:	3302      	adds	r3, #2
 8004664:	693a      	ldr	r2, [r7, #16]
 8004666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800466a:	4b3a      	ldr	r3, [pc, #232]	; (8004754 <HAL_GPIO_Init+0x34c>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	43db      	mvns	r3, r3
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	4013      	ands	r3, r2
 8004678:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004686:	693a      	ldr	r2, [r7, #16]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	4313      	orrs	r3, r2
 800468c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800468e:	4a31      	ldr	r2, [pc, #196]	; (8004754 <HAL_GPIO_Init+0x34c>)
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004694:	4b2f      	ldr	r3, [pc, #188]	; (8004754 <HAL_GPIO_Init+0x34c>)
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	43db      	mvns	r3, r3
 800469e:	693a      	ldr	r2, [r7, #16]
 80046a0:	4013      	ands	r3, r2
 80046a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046b8:	4a26      	ldr	r2, [pc, #152]	; (8004754 <HAL_GPIO_Init+0x34c>)
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80046be:	4b25      	ldr	r3, [pc, #148]	; (8004754 <HAL_GPIO_Init+0x34c>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	43db      	mvns	r3, r3
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	4013      	ands	r3, r2
 80046cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80046da:	693a      	ldr	r2, [r7, #16]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	4313      	orrs	r3, r2
 80046e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80046e2:	4a1c      	ldr	r2, [pc, #112]	; (8004754 <HAL_GPIO_Init+0x34c>)
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80046e8:	4b1a      	ldr	r3, [pc, #104]	; (8004754 <HAL_GPIO_Init+0x34c>)
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	43db      	mvns	r3, r3
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	4013      	ands	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d003      	beq.n	800470c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	4313      	orrs	r3, r2
 800470a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800470c:	4a11      	ldr	r2, [pc, #68]	; (8004754 <HAL_GPIO_Init+0x34c>)
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	3301      	adds	r3, #1
 8004716:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	fa22 f303 	lsr.w	r3, r2, r3
 8004722:	2b00      	cmp	r3, #0
 8004724:	f47f ae78 	bne.w	8004418 <HAL_GPIO_Init+0x10>
  }
}
 8004728:	bf00      	nop
 800472a:	371c      	adds	r7, #28
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr
 8004734:	40021000 	.word	0x40021000
 8004738:	40010000 	.word	0x40010000
 800473c:	48000400 	.word	0x48000400
 8004740:	48000800 	.word	0x48000800
 8004744:	48000c00 	.word	0x48000c00
 8004748:	48001000 	.word	0x48001000
 800474c:	48001400 	.word	0x48001400
 8004750:	48001800 	.word	0x48001800
 8004754:	40010400 	.word	0x40010400

08004758 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	460b      	mov	r3, r1
 8004762:	807b      	strh	r3, [r7, #2]
 8004764:	4613      	mov	r3, r2
 8004766:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004768:	787b      	ldrb	r3, [r7, #1]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800476e:	887a      	ldrh	r2, [r7, #2]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004774:	e002      	b.n	800477c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004776:	887a      	ldrh	r2, [r7, #2]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004788:	b480      	push	{r7}
 800478a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800478c:	4b04      	ldr	r3, [pc, #16]	; (80047a0 <HAL_PWREx_GetVoltageRange+0x18>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004794:	4618      	mov	r0, r3
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40007000 	.word	0x40007000

080047a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b085      	sub	sp, #20
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047b2:	d130      	bne.n	8004816 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80047b4:	4b23      	ldr	r3, [pc, #140]	; (8004844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80047bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047c0:	d038      	beq.n	8004834 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047c2:	4b20      	ldr	r3, [pc, #128]	; (8004844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80047ca:	4a1e      	ldr	r2, [pc, #120]	; (8004844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80047d0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80047d2:	4b1d      	ldr	r3, [pc, #116]	; (8004848 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2232      	movs	r2, #50	; 0x32
 80047d8:	fb02 f303 	mul.w	r3, r2, r3
 80047dc:	4a1b      	ldr	r2, [pc, #108]	; (800484c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80047de:	fba2 2303 	umull	r2, r3, r2, r3
 80047e2:	0c9b      	lsrs	r3, r3, #18
 80047e4:	3301      	adds	r3, #1
 80047e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047e8:	e002      	b.n	80047f0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	3b01      	subs	r3, #1
 80047ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047f0:	4b14      	ldr	r3, [pc, #80]	; (8004844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047fc:	d102      	bne.n	8004804 <HAL_PWREx_ControlVoltageScaling+0x60>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1f2      	bne.n	80047ea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004804:	4b0f      	ldr	r3, [pc, #60]	; (8004844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004806:	695b      	ldr	r3, [r3, #20]
 8004808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800480c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004810:	d110      	bne.n	8004834 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e00f      	b.n	8004836 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004816:	4b0b      	ldr	r3, [pc, #44]	; (8004844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800481e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004822:	d007      	beq.n	8004834 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004824:	4b07      	ldr	r3, [pc, #28]	; (8004844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800482c:	4a05      	ldr	r2, [pc, #20]	; (8004844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800482e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004832:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3714      	adds	r7, #20
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	40007000 	.word	0x40007000
 8004848:	20000000 	.word	0x20000000
 800484c:	431bde83 	.word	0x431bde83

08004850 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b088      	sub	sp, #32
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e3d4      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004862:	4ba1      	ldr	r3, [pc, #644]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f003 030c 	and.w	r3, r3, #12
 800486a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800486c:	4b9e      	ldr	r3, [pc, #632]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	f003 0303 	and.w	r3, r3, #3
 8004874:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0310 	and.w	r3, r3, #16
 800487e:	2b00      	cmp	r3, #0
 8004880:	f000 80e4 	beq.w	8004a4c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d007      	beq.n	800489a <HAL_RCC_OscConfig+0x4a>
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	2b0c      	cmp	r3, #12
 800488e:	f040 808b 	bne.w	80049a8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	2b01      	cmp	r3, #1
 8004896:	f040 8087 	bne.w	80049a8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800489a:	4b93      	ldr	r3, [pc, #588]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0302 	and.w	r3, r3, #2
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d005      	beq.n	80048b2 <HAL_RCC_OscConfig+0x62>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e3ac      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6a1a      	ldr	r2, [r3, #32]
 80048b6:	4b8c      	ldr	r3, [pc, #560]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0308 	and.w	r3, r3, #8
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d004      	beq.n	80048cc <HAL_RCC_OscConfig+0x7c>
 80048c2:	4b89      	ldr	r3, [pc, #548]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048ca:	e005      	b.n	80048d8 <HAL_RCC_OscConfig+0x88>
 80048cc:	4b86      	ldr	r3, [pc, #536]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80048ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048d2:	091b      	lsrs	r3, r3, #4
 80048d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048d8:	4293      	cmp	r3, r2
 80048da:	d223      	bcs.n	8004924 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a1b      	ldr	r3, [r3, #32]
 80048e0:	4618      	mov	r0, r3
 80048e2:	f000 fd3f 	bl	8005364 <RCC_SetFlashLatencyFromMSIRange>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d001      	beq.n	80048f0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e38d      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048f0:	4b7d      	ldr	r3, [pc, #500]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a7c      	ldr	r2, [pc, #496]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80048f6:	f043 0308 	orr.w	r3, r3, #8
 80048fa:	6013      	str	r3, [r2, #0]
 80048fc:	4b7a      	ldr	r3, [pc, #488]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a1b      	ldr	r3, [r3, #32]
 8004908:	4977      	ldr	r1, [pc, #476]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 800490a:	4313      	orrs	r3, r2
 800490c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800490e:	4b76      	ldr	r3, [pc, #472]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	69db      	ldr	r3, [r3, #28]
 800491a:	021b      	lsls	r3, r3, #8
 800491c:	4972      	ldr	r1, [pc, #456]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 800491e:	4313      	orrs	r3, r2
 8004920:	604b      	str	r3, [r1, #4]
 8004922:	e025      	b.n	8004970 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004924:	4b70      	ldr	r3, [pc, #448]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a6f      	ldr	r2, [pc, #444]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 800492a:	f043 0308 	orr.w	r3, r3, #8
 800492e:	6013      	str	r3, [r2, #0]
 8004930:	4b6d      	ldr	r3, [pc, #436]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a1b      	ldr	r3, [r3, #32]
 800493c:	496a      	ldr	r1, [pc, #424]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 800493e:	4313      	orrs	r3, r2
 8004940:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004942:	4b69      	ldr	r3, [pc, #420]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	021b      	lsls	r3, r3, #8
 8004950:	4965      	ldr	r1, [pc, #404]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004952:	4313      	orrs	r3, r2
 8004954:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d109      	bne.n	8004970 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	4618      	mov	r0, r3
 8004962:	f000 fcff 	bl	8005364 <RCC_SetFlashLatencyFromMSIRange>
 8004966:	4603      	mov	r3, r0
 8004968:	2b00      	cmp	r3, #0
 800496a:	d001      	beq.n	8004970 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e34d      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004970:	f000 fc36 	bl	80051e0 <HAL_RCC_GetSysClockFreq>
 8004974:	4601      	mov	r1, r0
 8004976:	4b5c      	ldr	r3, [pc, #368]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	091b      	lsrs	r3, r3, #4
 800497c:	f003 030f 	and.w	r3, r3, #15
 8004980:	4a5a      	ldr	r2, [pc, #360]	; (8004aec <HAL_RCC_OscConfig+0x29c>)
 8004982:	5cd3      	ldrb	r3, [r2, r3]
 8004984:	f003 031f 	and.w	r3, r3, #31
 8004988:	fa21 f303 	lsr.w	r3, r1, r3
 800498c:	4a58      	ldr	r2, [pc, #352]	; (8004af0 <HAL_RCC_OscConfig+0x2a0>)
 800498e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004990:	4b58      	ldr	r3, [pc, #352]	; (8004af4 <HAL_RCC_OscConfig+0x2a4>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4618      	mov	r0, r3
 8004996:	f7fd fef3 	bl	8002780 <HAL_InitTick>
 800499a:	4603      	mov	r3, r0
 800499c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800499e:	7bfb      	ldrb	r3, [r7, #15]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d052      	beq.n	8004a4a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80049a4:	7bfb      	ldrb	r3, [r7, #15]
 80049a6:	e331      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d032      	beq.n	8004a16 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80049b0:	4b4d      	ldr	r3, [pc, #308]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a4c      	ldr	r2, [pc, #304]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80049b6:	f043 0301 	orr.w	r3, r3, #1
 80049ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80049bc:	f7fd ff2c 	bl	8002818 <HAL_GetTick>
 80049c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049c2:	e008      	b.n	80049d6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049c4:	f7fd ff28 	bl	8002818 <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e31a      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049d6:	4b44      	ldr	r3, [pc, #272]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0302 	and.w	r3, r3, #2
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d0f0      	beq.n	80049c4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049e2:	4b41      	ldr	r3, [pc, #260]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a40      	ldr	r2, [pc, #256]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80049e8:	f043 0308 	orr.w	r3, r3, #8
 80049ec:	6013      	str	r3, [r2, #0]
 80049ee:	4b3e      	ldr	r3, [pc, #248]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	493b      	ldr	r1, [pc, #236]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a00:	4b39      	ldr	r3, [pc, #228]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	69db      	ldr	r3, [r3, #28]
 8004a0c:	021b      	lsls	r3, r3, #8
 8004a0e:	4936      	ldr	r1, [pc, #216]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	604b      	str	r3, [r1, #4]
 8004a14:	e01a      	b.n	8004a4c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a16:	4b34      	ldr	r3, [pc, #208]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a33      	ldr	r2, [pc, #204]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004a1c:	f023 0301 	bic.w	r3, r3, #1
 8004a20:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a22:	f7fd fef9 	bl	8002818 <HAL_GetTick>
 8004a26:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a28:	e008      	b.n	8004a3c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a2a:	f7fd fef5 	bl	8002818 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d901      	bls.n	8004a3c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e2e7      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a3c:	4b2a      	ldr	r3, [pc, #168]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d1f0      	bne.n	8004a2a <HAL_RCC_OscConfig+0x1da>
 8004a48:	e000      	b.n	8004a4c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a4a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0301 	and.w	r3, r3, #1
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d074      	beq.n	8004b42 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	2b08      	cmp	r3, #8
 8004a5c:	d005      	beq.n	8004a6a <HAL_RCC_OscConfig+0x21a>
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	2b0c      	cmp	r3, #12
 8004a62:	d10e      	bne.n	8004a82 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	2b03      	cmp	r3, #3
 8004a68:	d10b      	bne.n	8004a82 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a6a:	4b1f      	ldr	r3, [pc, #124]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d064      	beq.n	8004b40 <HAL_RCC_OscConfig+0x2f0>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d160      	bne.n	8004b40 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e2c4      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a8a:	d106      	bne.n	8004a9a <HAL_RCC_OscConfig+0x24a>
 8004a8c:	4b16      	ldr	r3, [pc, #88]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a15      	ldr	r2, [pc, #84]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004a92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a96:	6013      	str	r3, [r2, #0]
 8004a98:	e01d      	b.n	8004ad6 <HAL_RCC_OscConfig+0x286>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004aa2:	d10c      	bne.n	8004abe <HAL_RCC_OscConfig+0x26e>
 8004aa4:	4b10      	ldr	r3, [pc, #64]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a0f      	ldr	r2, [pc, #60]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004aaa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004aae:	6013      	str	r3, [r2, #0]
 8004ab0:	4b0d      	ldr	r3, [pc, #52]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a0c      	ldr	r2, [pc, #48]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004ab6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aba:	6013      	str	r3, [r2, #0]
 8004abc:	e00b      	b.n	8004ad6 <HAL_RCC_OscConfig+0x286>
 8004abe:	4b0a      	ldr	r3, [pc, #40]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a09      	ldr	r2, [pc, #36]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004ac4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ac8:	6013      	str	r3, [r2, #0]
 8004aca:	4b07      	ldr	r3, [pc, #28]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a06      	ldr	r2, [pc, #24]	; (8004ae8 <HAL_RCC_OscConfig+0x298>)
 8004ad0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ad4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d01c      	beq.n	8004b18 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ade:	f7fd fe9b 	bl	8002818 <HAL_GetTick>
 8004ae2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ae4:	e011      	b.n	8004b0a <HAL_RCC_OscConfig+0x2ba>
 8004ae6:	bf00      	nop
 8004ae8:	40021000 	.word	0x40021000
 8004aec:	080079cc 	.word	0x080079cc
 8004af0:	20000000 	.word	0x20000000
 8004af4:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004af8:	f7fd fe8e 	bl	8002818 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	2b64      	cmp	r3, #100	; 0x64
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e280      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b0a:	4baf      	ldr	r3, [pc, #700]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d0f0      	beq.n	8004af8 <HAL_RCC_OscConfig+0x2a8>
 8004b16:	e014      	b.n	8004b42 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b18:	f7fd fe7e 	bl	8002818 <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b1e:	e008      	b.n	8004b32 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b20:	f7fd fe7a 	bl	8002818 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b64      	cmp	r3, #100	; 0x64
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e26c      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b32:	4ba5      	ldr	r3, [pc, #660]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1f0      	bne.n	8004b20 <HAL_RCC_OscConfig+0x2d0>
 8004b3e:	e000      	b.n	8004b42 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d060      	beq.n	8004c10 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	2b04      	cmp	r3, #4
 8004b52:	d005      	beq.n	8004b60 <HAL_RCC_OscConfig+0x310>
 8004b54:	69bb      	ldr	r3, [r7, #24]
 8004b56:	2b0c      	cmp	r3, #12
 8004b58:	d119      	bne.n	8004b8e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d116      	bne.n	8004b8e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b60:	4b99      	ldr	r3, [pc, #612]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d005      	beq.n	8004b78 <HAL_RCC_OscConfig+0x328>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e249      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b78:	4b93      	ldr	r3, [pc, #588]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	061b      	lsls	r3, r3, #24
 8004b86:	4990      	ldr	r1, [pc, #576]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b8c:	e040      	b.n	8004c10 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d023      	beq.n	8004bde <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b96:	4b8c      	ldr	r3, [pc, #560]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a8b      	ldr	r2, [pc, #556]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004b9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ba0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba2:	f7fd fe39 	bl	8002818 <HAL_GetTick>
 8004ba6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ba8:	e008      	b.n	8004bbc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004baa:	f7fd fe35 	bl	8002818 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e227      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bbc:	4b82      	ldr	r3, [pc, #520]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0f0      	beq.n	8004baa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bc8:	4b7f      	ldr	r3, [pc, #508]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	691b      	ldr	r3, [r3, #16]
 8004bd4:	061b      	lsls	r3, r3, #24
 8004bd6:	497c      	ldr	r1, [pc, #496]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	604b      	str	r3, [r1, #4]
 8004bdc:	e018      	b.n	8004c10 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bde:	4b7a      	ldr	r3, [pc, #488]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a79      	ldr	r2, [pc, #484]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004be4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004be8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bea:	f7fd fe15 	bl	8002818 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bf2:	f7fd fe11 	bl	8002818 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e203      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c04:	4b70      	ldr	r3, [pc, #448]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1f0      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0308 	and.w	r3, r3, #8
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d03c      	beq.n	8004c96 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d01c      	beq.n	8004c5e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c24:	4b68      	ldr	r3, [pc, #416]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004c26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c2a:	4a67      	ldr	r2, [pc, #412]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004c2c:	f043 0301 	orr.w	r3, r3, #1
 8004c30:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c34:	f7fd fdf0 	bl	8002818 <HAL_GetTick>
 8004c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c3a:	e008      	b.n	8004c4e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c3c:	f7fd fdec 	bl	8002818 <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d901      	bls.n	8004c4e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e1de      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c4e:	4b5e      	ldr	r3, [pc, #376]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004c50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d0ef      	beq.n	8004c3c <HAL_RCC_OscConfig+0x3ec>
 8004c5c:	e01b      	b.n	8004c96 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c5e:	4b5a      	ldr	r3, [pc, #360]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004c60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c64:	4a58      	ldr	r2, [pc, #352]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004c66:	f023 0301 	bic.w	r3, r3, #1
 8004c6a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c6e:	f7fd fdd3 	bl	8002818 <HAL_GetTick>
 8004c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c74:	e008      	b.n	8004c88 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c76:	f7fd fdcf 	bl	8002818 <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d901      	bls.n	8004c88 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e1c1      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c88:	4b4f      	ldr	r3, [pc, #316]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004c8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c8e:	f003 0302 	and.w	r3, r3, #2
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d1ef      	bne.n	8004c76 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0304 	and.w	r3, r3, #4
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	f000 80a6 	beq.w	8004df0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004ca8:	4b47      	ldr	r3, [pc, #284]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10d      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cb4:	4b44      	ldr	r3, [pc, #272]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb8:	4a43      	ldr	r2, [pc, #268]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004cba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cbe:	6593      	str	r3, [r2, #88]	; 0x58
 8004cc0:	4b41      	ldr	r3, [pc, #260]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cc8:	60bb      	str	r3, [r7, #8]
 8004cca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cd0:	4b3e      	ldr	r3, [pc, #248]	; (8004dcc <HAL_RCC_OscConfig+0x57c>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d118      	bne.n	8004d0e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004cdc:	4b3b      	ldr	r3, [pc, #236]	; (8004dcc <HAL_RCC_OscConfig+0x57c>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a3a      	ldr	r2, [pc, #232]	; (8004dcc <HAL_RCC_OscConfig+0x57c>)
 8004ce2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ce6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ce8:	f7fd fd96 	bl	8002818 <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cee:	e008      	b.n	8004d02 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cf0:	f7fd fd92 	bl	8002818 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e184      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d02:	4b32      	ldr	r3, [pc, #200]	; (8004dcc <HAL_RCC_OscConfig+0x57c>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d0f0      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d108      	bne.n	8004d28 <HAL_RCC_OscConfig+0x4d8>
 8004d16:	4b2c      	ldr	r3, [pc, #176]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d1c:	4a2a      	ldr	r2, [pc, #168]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004d1e:	f043 0301 	orr.w	r3, r3, #1
 8004d22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d26:	e024      	b.n	8004d72 <HAL_RCC_OscConfig+0x522>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	2b05      	cmp	r3, #5
 8004d2e:	d110      	bne.n	8004d52 <HAL_RCC_OscConfig+0x502>
 8004d30:	4b25      	ldr	r3, [pc, #148]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d36:	4a24      	ldr	r2, [pc, #144]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004d38:	f043 0304 	orr.w	r3, r3, #4
 8004d3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d40:	4b21      	ldr	r3, [pc, #132]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d46:	4a20      	ldr	r2, [pc, #128]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004d48:	f043 0301 	orr.w	r3, r3, #1
 8004d4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d50:	e00f      	b.n	8004d72 <HAL_RCC_OscConfig+0x522>
 8004d52:	4b1d      	ldr	r3, [pc, #116]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d58:	4a1b      	ldr	r2, [pc, #108]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004d5a:	f023 0301 	bic.w	r3, r3, #1
 8004d5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d62:	4b19      	ldr	r3, [pc, #100]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d68:	4a17      	ldr	r2, [pc, #92]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004d6a:	f023 0304 	bic.w	r3, r3, #4
 8004d6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d016      	beq.n	8004da8 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d7a:	f7fd fd4d 	bl	8002818 <HAL_GetTick>
 8004d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d80:	e00a      	b.n	8004d98 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d82:	f7fd fd49 	bl	8002818 <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d901      	bls.n	8004d98 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e139      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d98:	4b0b      	ldr	r3, [pc, #44]	; (8004dc8 <HAL_RCC_OscConfig+0x578>)
 8004d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d0ed      	beq.n	8004d82 <HAL_RCC_OscConfig+0x532>
 8004da6:	e01a      	b.n	8004dde <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004da8:	f7fd fd36 	bl	8002818 <HAL_GetTick>
 8004dac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004dae:	e00f      	b.n	8004dd0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004db0:	f7fd fd32 	bl	8002818 <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d906      	bls.n	8004dd0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e122      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
 8004dc6:	bf00      	nop
 8004dc8:	40021000 	.word	0x40021000
 8004dcc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004dd0:	4b90      	ldr	r3, [pc, #576]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1e8      	bne.n	8004db0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004dde:	7ffb      	ldrb	r3, [r7, #31]
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d105      	bne.n	8004df0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004de4:	4b8b      	ldr	r3, [pc, #556]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004de6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004de8:	4a8a      	ldr	r2, [pc, #552]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004dea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dee:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f000 8108 	beq.w	800500a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	f040 80d0 	bne.w	8004fa4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004e04:	4b83      	ldr	r3, [pc, #524]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	f003 0203 	and.w	r2, r3, #3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d130      	bne.n	8004e7a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e22:	3b01      	subs	r3, #1
 8004e24:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d127      	bne.n	8004e7a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e34:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d11f      	bne.n	8004e7a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004e44:	2a07      	cmp	r2, #7
 8004e46:	bf14      	ite	ne
 8004e48:	2201      	movne	r2, #1
 8004e4a:	2200      	moveq	r2, #0
 8004e4c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d113      	bne.n	8004e7a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e5c:	085b      	lsrs	r3, r3, #1
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d109      	bne.n	8004e7a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e70:	085b      	lsrs	r3, r3, #1
 8004e72:	3b01      	subs	r3, #1
 8004e74:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d06e      	beq.n	8004f58 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	2b0c      	cmp	r3, #12
 8004e7e:	d069      	beq.n	8004f54 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004e80:	4b64      	ldr	r3, [pc, #400]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d105      	bne.n	8004e98 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004e8c:	4b61      	ldr	r3, [pc, #388]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d001      	beq.n	8004e9c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e0b7      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004e9c:	4b5d      	ldr	r3, [pc, #372]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a5c      	ldr	r2, [pc, #368]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004ea2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ea6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ea8:	f7fd fcb6 	bl	8002818 <HAL_GetTick>
 8004eac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb0:	f7fd fcb2 	bl	8002818 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e0a4      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ec2:	4b54      	ldr	r3, [pc, #336]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1f0      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ece:	4b51      	ldr	r3, [pc, #324]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004ed0:	68da      	ldr	r2, [r3, #12]
 8004ed2:	4b51      	ldr	r3, [pc, #324]	; (8005018 <HAL_RCC_OscConfig+0x7c8>)
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004ede:	3a01      	subs	r2, #1
 8004ee0:	0112      	lsls	r2, r2, #4
 8004ee2:	4311      	orrs	r1, r2
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ee8:	0212      	lsls	r2, r2, #8
 8004eea:	4311      	orrs	r1, r2
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004ef0:	0852      	lsrs	r2, r2, #1
 8004ef2:	3a01      	subs	r2, #1
 8004ef4:	0552      	lsls	r2, r2, #21
 8004ef6:	4311      	orrs	r1, r2
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004efc:	0852      	lsrs	r2, r2, #1
 8004efe:	3a01      	subs	r2, #1
 8004f00:	0652      	lsls	r2, r2, #25
 8004f02:	4311      	orrs	r1, r2
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f08:	0912      	lsrs	r2, r2, #4
 8004f0a:	0452      	lsls	r2, r2, #17
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	4941      	ldr	r1, [pc, #260]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004f14:	4b3f      	ldr	r3, [pc, #252]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a3e      	ldr	r2, [pc, #248]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f1e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f20:	4b3c      	ldr	r3, [pc, #240]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	4a3b      	ldr	r2, [pc, #236]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f2a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f2c:	f7fd fc74 	bl	8002818 <HAL_GetTick>
 8004f30:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f32:	e008      	b.n	8004f46 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f34:	f7fd fc70 	bl	8002818 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d901      	bls.n	8004f46 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e062      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f46:	4b33      	ldr	r3, [pc, #204]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d0f0      	beq.n	8004f34 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f52:	e05a      	b.n	800500a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e059      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f58:	4b2e      	ldr	r3, [pc, #184]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d152      	bne.n	800500a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004f64:	4b2b      	ldr	r3, [pc, #172]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a2a      	ldr	r2, [pc, #168]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f6e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f70:	4b28      	ldr	r3, [pc, #160]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	4a27      	ldr	r2, [pc, #156]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f7a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f7c:	f7fd fc4c 	bl	8002818 <HAL_GetTick>
 8004f80:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f84:	f7fd fc48 	bl	8002818 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e03a      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f96:	4b1f      	ldr	r3, [pc, #124]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d0f0      	beq.n	8004f84 <HAL_RCC_OscConfig+0x734>
 8004fa2:	e032      	b.n	800500a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	2b0c      	cmp	r3, #12
 8004fa8:	d02d      	beq.n	8005006 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004faa:	4b1a      	ldr	r3, [pc, #104]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a19      	ldr	r2, [pc, #100]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004fb0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fb4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004fb6:	4b17      	ldr	r3, [pc, #92]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d105      	bne.n	8004fce <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004fc2:	4b14      	ldr	r3, [pc, #80]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	4a13      	ldr	r2, [pc, #76]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004fc8:	f023 0303 	bic.w	r3, r3, #3
 8004fcc:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004fce:	4b11      	ldr	r3, [pc, #68]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	4a10      	ldr	r2, [pc, #64]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004fd4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004fd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fdc:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fde:	f7fd fc1b 	bl	8002818 <HAL_GetTick>
 8004fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fe4:	e008      	b.n	8004ff8 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fe6:	f7fd fc17 	bl	8002818 <HAL_GetTick>
 8004fea:	4602      	mov	r2, r0
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d901      	bls.n	8004ff8 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	e009      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ff8:	4b06      	ldr	r3, [pc, #24]	; (8005014 <HAL_RCC_OscConfig+0x7c4>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005000:	2b00      	cmp	r3, #0
 8005002:	d1f0      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x796>
 8005004:	e001      	b.n	800500a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e000      	b.n	800500c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3720      	adds	r7, #32
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40021000 	.word	0x40021000
 8005018:	f99d808c 	.word	0xf99d808c

0800501c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d101      	bne.n	8005030 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e0c8      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005030:	4b66      	ldr	r3, [pc, #408]	; (80051cc <HAL_RCC_ClockConfig+0x1b0>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0307 	and.w	r3, r3, #7
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	429a      	cmp	r2, r3
 800503c:	d910      	bls.n	8005060 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800503e:	4b63      	ldr	r3, [pc, #396]	; (80051cc <HAL_RCC_ClockConfig+0x1b0>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f023 0207 	bic.w	r2, r3, #7
 8005046:	4961      	ldr	r1, [pc, #388]	; (80051cc <HAL_RCC_ClockConfig+0x1b0>)
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	4313      	orrs	r3, r2
 800504c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800504e:	4b5f      	ldr	r3, [pc, #380]	; (80051cc <HAL_RCC_ClockConfig+0x1b0>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0307 	and.w	r3, r3, #7
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	429a      	cmp	r2, r3
 800505a:	d001      	beq.n	8005060 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e0b0      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	2b00      	cmp	r3, #0
 800506a:	d04c      	beq.n	8005106 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	2b03      	cmp	r3, #3
 8005072:	d107      	bne.n	8005084 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005074:	4b56      	ldr	r3, [pc, #344]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d121      	bne.n	80050c4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e09e      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	2b02      	cmp	r3, #2
 800508a:	d107      	bne.n	800509c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800508c:	4b50      	ldr	r3, [pc, #320]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d115      	bne.n	80050c4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e092      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d107      	bne.n	80050b4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80050a4:	4b4a      	ldr	r3, [pc, #296]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d109      	bne.n	80050c4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e086      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050b4:	4b46      	ldr	r3, [pc, #280]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e07e      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80050c4:	4b42      	ldr	r3, [pc, #264]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	f023 0203 	bic.w	r2, r3, #3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	493f      	ldr	r1, [pc, #252]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050d6:	f7fd fb9f 	bl	8002818 <HAL_GetTick>
 80050da:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050dc:	e00a      	b.n	80050f4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050de:	f7fd fb9b 	bl	8002818 <HAL_GetTick>
 80050e2:	4602      	mov	r2, r0
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d901      	bls.n	80050f4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	e066      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050f4:	4b36      	ldr	r3, [pc, #216]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f003 020c 	and.w	r2, r3, #12
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	429a      	cmp	r2, r3
 8005104:	d1eb      	bne.n	80050de <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	2b00      	cmp	r3, #0
 8005110:	d008      	beq.n	8005124 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005112:	4b2f      	ldr	r3, [pc, #188]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	492c      	ldr	r1, [pc, #176]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 8005120:	4313      	orrs	r3, r2
 8005122:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005124:	4b29      	ldr	r3, [pc, #164]	; (80051cc <HAL_RCC_ClockConfig+0x1b0>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 0307 	and.w	r3, r3, #7
 800512c:	683a      	ldr	r2, [r7, #0]
 800512e:	429a      	cmp	r2, r3
 8005130:	d210      	bcs.n	8005154 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005132:	4b26      	ldr	r3, [pc, #152]	; (80051cc <HAL_RCC_ClockConfig+0x1b0>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f023 0207 	bic.w	r2, r3, #7
 800513a:	4924      	ldr	r1, [pc, #144]	; (80051cc <HAL_RCC_ClockConfig+0x1b0>)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	4313      	orrs	r3, r2
 8005140:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005142:	4b22      	ldr	r3, [pc, #136]	; (80051cc <HAL_RCC_ClockConfig+0x1b0>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0307 	and.w	r3, r3, #7
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	429a      	cmp	r2, r3
 800514e:	d001      	beq.n	8005154 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e036      	b.n	80051c2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0304 	and.w	r3, r3, #4
 800515c:	2b00      	cmp	r3, #0
 800515e:	d008      	beq.n	8005172 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005160:	4b1b      	ldr	r3, [pc, #108]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	4918      	ldr	r1, [pc, #96]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 800516e:	4313      	orrs	r3, r2
 8005170:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0308 	and.w	r3, r3, #8
 800517a:	2b00      	cmp	r3, #0
 800517c:	d009      	beq.n	8005192 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800517e:	4b14      	ldr	r3, [pc, #80]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	00db      	lsls	r3, r3, #3
 800518c:	4910      	ldr	r1, [pc, #64]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 800518e:	4313      	orrs	r3, r2
 8005190:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005192:	f000 f825 	bl	80051e0 <HAL_RCC_GetSysClockFreq>
 8005196:	4601      	mov	r1, r0
 8005198:	4b0d      	ldr	r3, [pc, #52]	; (80051d0 <HAL_RCC_ClockConfig+0x1b4>)
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	091b      	lsrs	r3, r3, #4
 800519e:	f003 030f 	and.w	r3, r3, #15
 80051a2:	4a0c      	ldr	r2, [pc, #48]	; (80051d4 <HAL_RCC_ClockConfig+0x1b8>)
 80051a4:	5cd3      	ldrb	r3, [r2, r3]
 80051a6:	f003 031f 	and.w	r3, r3, #31
 80051aa:	fa21 f303 	lsr.w	r3, r1, r3
 80051ae:	4a0a      	ldr	r2, [pc, #40]	; (80051d8 <HAL_RCC_ClockConfig+0x1bc>)
 80051b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80051b2:	4b0a      	ldr	r3, [pc, #40]	; (80051dc <HAL_RCC_ClockConfig+0x1c0>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4618      	mov	r0, r3
 80051b8:	f7fd fae2 	bl	8002780 <HAL_InitTick>
 80051bc:	4603      	mov	r3, r0
 80051be:	72fb      	strb	r3, [r7, #11]

  return status;
 80051c0:	7afb      	ldrb	r3, [r7, #11]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	40022000 	.word	0x40022000
 80051d0:	40021000 	.word	0x40021000
 80051d4:	080079cc 	.word	0x080079cc
 80051d8:	20000000 	.word	0x20000000
 80051dc:	20000004 	.word	0x20000004

080051e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b089      	sub	sp, #36	; 0x24
 80051e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80051e6:	2300      	movs	r3, #0
 80051e8:	61fb      	str	r3, [r7, #28]
 80051ea:	2300      	movs	r3, #0
 80051ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051ee:	4b3d      	ldr	r3, [pc, #244]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x104>)
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f003 030c 	and.w	r3, r3, #12
 80051f6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80051f8:	4b3a      	ldr	r3, [pc, #232]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x104>)
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	f003 0303 	and.w	r3, r3, #3
 8005200:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d005      	beq.n	8005214 <HAL_RCC_GetSysClockFreq+0x34>
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	2b0c      	cmp	r3, #12
 800520c:	d121      	bne.n	8005252 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2b01      	cmp	r3, #1
 8005212:	d11e      	bne.n	8005252 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005214:	4b33      	ldr	r3, [pc, #204]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x104>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0308 	and.w	r3, r3, #8
 800521c:	2b00      	cmp	r3, #0
 800521e:	d107      	bne.n	8005230 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005220:	4b30      	ldr	r3, [pc, #192]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x104>)
 8005222:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005226:	0a1b      	lsrs	r3, r3, #8
 8005228:	f003 030f 	and.w	r3, r3, #15
 800522c:	61fb      	str	r3, [r7, #28]
 800522e:	e005      	b.n	800523c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005230:	4b2c      	ldr	r3, [pc, #176]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x104>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	091b      	lsrs	r3, r3, #4
 8005236:	f003 030f 	and.w	r3, r3, #15
 800523a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800523c:	4a2a      	ldr	r2, [pc, #168]	; (80052e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005244:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d10d      	bne.n	8005268 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005250:	e00a      	b.n	8005268 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	2b04      	cmp	r3, #4
 8005256:	d102      	bne.n	800525e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005258:	4b24      	ldr	r3, [pc, #144]	; (80052ec <HAL_RCC_GetSysClockFreq+0x10c>)
 800525a:	61bb      	str	r3, [r7, #24]
 800525c:	e004      	b.n	8005268 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	2b08      	cmp	r3, #8
 8005262:	d101      	bne.n	8005268 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005264:	4b22      	ldr	r3, [pc, #136]	; (80052f0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005266:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	2b0c      	cmp	r3, #12
 800526c:	d133      	bne.n	80052d6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800526e:	4b1d      	ldr	r3, [pc, #116]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x104>)
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	f003 0303 	and.w	r3, r3, #3
 8005276:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	2b02      	cmp	r3, #2
 800527c:	d002      	beq.n	8005284 <HAL_RCC_GetSysClockFreq+0xa4>
 800527e:	2b03      	cmp	r3, #3
 8005280:	d003      	beq.n	800528a <HAL_RCC_GetSysClockFreq+0xaa>
 8005282:	e005      	b.n	8005290 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005284:	4b19      	ldr	r3, [pc, #100]	; (80052ec <HAL_RCC_GetSysClockFreq+0x10c>)
 8005286:	617b      	str	r3, [r7, #20]
      break;
 8005288:	e005      	b.n	8005296 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800528a:	4b19      	ldr	r3, [pc, #100]	; (80052f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800528c:	617b      	str	r3, [r7, #20]
      break;
 800528e:	e002      	b.n	8005296 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	617b      	str	r3, [r7, #20]
      break;
 8005294:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005296:	4b13      	ldr	r3, [pc, #76]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x104>)
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	091b      	lsrs	r3, r3, #4
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	3301      	adds	r3, #1
 80052a2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80052a4:	4b0f      	ldr	r3, [pc, #60]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x104>)
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	0a1b      	lsrs	r3, r3, #8
 80052aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052ae:	697a      	ldr	r2, [r7, #20]
 80052b0:	fb02 f203 	mul.w	r2, r2, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ba:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80052bc:	4b09      	ldr	r3, [pc, #36]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x104>)
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	0e5b      	lsrs	r3, r3, #25
 80052c2:	f003 0303 	and.w	r3, r3, #3
 80052c6:	3301      	adds	r3, #1
 80052c8:	005b      	lsls	r3, r3, #1
 80052ca:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80052cc:	697a      	ldr	r2, [r7, #20]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052d4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80052d6:	69bb      	ldr	r3, [r7, #24]
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3724      	adds	r7, #36	; 0x24
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr
 80052e4:	40021000 	.word	0x40021000
 80052e8:	080079e4 	.word	0x080079e4
 80052ec:	00f42400 	.word	0x00f42400
 80052f0:	007a1200 	.word	0x007a1200

080052f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052f4:	b480      	push	{r7}
 80052f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052f8:	4b03      	ldr	r3, [pc, #12]	; (8005308 <HAL_RCC_GetHCLKFreq+0x14>)
 80052fa:	681b      	ldr	r3, [r3, #0]
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	20000000 	.word	0x20000000

0800530c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005310:	f7ff fff0 	bl	80052f4 <HAL_RCC_GetHCLKFreq>
 8005314:	4601      	mov	r1, r0
 8005316:	4b06      	ldr	r3, [pc, #24]	; (8005330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	0a1b      	lsrs	r3, r3, #8
 800531c:	f003 0307 	and.w	r3, r3, #7
 8005320:	4a04      	ldr	r2, [pc, #16]	; (8005334 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005322:	5cd3      	ldrb	r3, [r2, r3]
 8005324:	f003 031f 	and.w	r3, r3, #31
 8005328:	fa21 f303 	lsr.w	r3, r1, r3
}
 800532c:	4618      	mov	r0, r3
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40021000 	.word	0x40021000
 8005334:	080079dc 	.word	0x080079dc

08005338 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800533c:	f7ff ffda 	bl	80052f4 <HAL_RCC_GetHCLKFreq>
 8005340:	4601      	mov	r1, r0
 8005342:	4b06      	ldr	r3, [pc, #24]	; (800535c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	0adb      	lsrs	r3, r3, #11
 8005348:	f003 0307 	and.w	r3, r3, #7
 800534c:	4a04      	ldr	r2, [pc, #16]	; (8005360 <HAL_RCC_GetPCLK2Freq+0x28>)
 800534e:	5cd3      	ldrb	r3, [r2, r3]
 8005350:	f003 031f 	and.w	r3, r3, #31
 8005354:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005358:	4618      	mov	r0, r3
 800535a:	bd80      	pop	{r7, pc}
 800535c:	40021000 	.word	0x40021000
 8005360:	080079dc 	.word	0x080079dc

08005364 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800536c:	2300      	movs	r3, #0
 800536e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005370:	4b2a      	ldr	r3, [pc, #168]	; (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d003      	beq.n	8005384 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800537c:	f7ff fa04 	bl	8004788 <HAL_PWREx_GetVoltageRange>
 8005380:	6178      	str	r0, [r7, #20]
 8005382:	e014      	b.n	80053ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005384:	4b25      	ldr	r3, [pc, #148]	; (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005388:	4a24      	ldr	r2, [pc, #144]	; (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800538a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800538e:	6593      	str	r3, [r2, #88]	; 0x58
 8005390:	4b22      	ldr	r3, [pc, #136]	; (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005394:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005398:	60fb      	str	r3, [r7, #12]
 800539a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800539c:	f7ff f9f4 	bl	8004788 <HAL_PWREx_GetVoltageRange>
 80053a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80053a2:	4b1e      	ldr	r3, [pc, #120]	; (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053a6:	4a1d      	ldr	r2, [pc, #116]	; (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053ac:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053b4:	d10b      	bne.n	80053ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2b80      	cmp	r3, #128	; 0x80
 80053ba:	d919      	bls.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2ba0      	cmp	r3, #160	; 0xa0
 80053c0:	d902      	bls.n	80053c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80053c2:	2302      	movs	r3, #2
 80053c4:	613b      	str	r3, [r7, #16]
 80053c6:	e013      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80053c8:	2301      	movs	r3, #1
 80053ca:	613b      	str	r3, [r7, #16]
 80053cc:	e010      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2b80      	cmp	r3, #128	; 0x80
 80053d2:	d902      	bls.n	80053da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80053d4:	2303      	movs	r3, #3
 80053d6:	613b      	str	r3, [r7, #16]
 80053d8:	e00a      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2b80      	cmp	r3, #128	; 0x80
 80053de:	d102      	bne.n	80053e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80053e0:	2302      	movs	r3, #2
 80053e2:	613b      	str	r3, [r7, #16]
 80053e4:	e004      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2b70      	cmp	r3, #112	; 0x70
 80053ea:	d101      	bne.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80053ec:	2301      	movs	r3, #1
 80053ee:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80053f0:	4b0b      	ldr	r3, [pc, #44]	; (8005420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f023 0207 	bic.w	r2, r3, #7
 80053f8:	4909      	ldr	r1, [pc, #36]	; (8005420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005400:	4b07      	ldr	r3, [pc, #28]	; (8005420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0307 	and.w	r3, r3, #7
 8005408:	693a      	ldr	r2, [r7, #16]
 800540a:	429a      	cmp	r2, r3
 800540c:	d001      	beq.n	8005412 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3718      	adds	r7, #24
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	40021000 	.word	0x40021000
 8005420:	40022000 	.word	0x40022000

08005424 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800542c:	2300      	movs	r3, #0
 800542e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005430:	2300      	movs	r3, #0
 8005432:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800543c:	2b00      	cmp	r3, #0
 800543e:	d03f      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005444:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005448:	d01c      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800544a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800544e:	d802      	bhi.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00e      	beq.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8005454:	e01f      	b.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8005456:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800545a:	d003      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800545c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005460:	d01c      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8005462:	e018      	b.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005464:	4b85      	ldr	r3, [pc, #532]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	4a84      	ldr	r2, [pc, #528]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800546a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800546e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005470:	e015      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	3304      	adds	r3, #4
 8005476:	2100      	movs	r1, #0
 8005478:	4618      	mov	r0, r3
 800547a:	f000 fab9 	bl	80059f0 <RCCEx_PLLSAI1_Config>
 800547e:	4603      	mov	r3, r0
 8005480:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005482:	e00c      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	3320      	adds	r3, #32
 8005488:	2100      	movs	r1, #0
 800548a:	4618      	mov	r0, r3
 800548c:	f000 fba0 	bl	8005bd0 <RCCEx_PLLSAI2_Config>
 8005490:	4603      	mov	r3, r0
 8005492:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005494:	e003      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	74fb      	strb	r3, [r7, #19]
      break;
 800549a:	e000      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800549c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800549e:	7cfb      	ldrb	r3, [r7, #19]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d10b      	bne.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054a4:	4b75      	ldr	r3, [pc, #468]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054b2:	4972      	ldr	r1, [pc, #456]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80054ba:	e001      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054bc:	7cfb      	ldrb	r3, [r7, #19]
 80054be:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d03f      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80054d4:	d01c      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80054d6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80054da:	d802      	bhi.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00e      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0xda>
 80054e0:	e01f      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80054e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80054e6:	d003      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80054e8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80054ec:	d01c      	beq.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80054ee:	e018      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80054f0:	4b62      	ldr	r3, [pc, #392]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	4a61      	ldr	r2, [pc, #388]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054fa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80054fc:	e015      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	3304      	adds	r3, #4
 8005502:	2100      	movs	r1, #0
 8005504:	4618      	mov	r0, r3
 8005506:	f000 fa73 	bl	80059f0 <RCCEx_PLLSAI1_Config>
 800550a:	4603      	mov	r3, r0
 800550c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800550e:	e00c      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	3320      	adds	r3, #32
 8005514:	2100      	movs	r1, #0
 8005516:	4618      	mov	r0, r3
 8005518:	f000 fb5a 	bl	8005bd0 <RCCEx_PLLSAI2_Config>
 800551c:	4603      	mov	r3, r0
 800551e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005520:	e003      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	74fb      	strb	r3, [r7, #19]
      break;
 8005526:	e000      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005528:	bf00      	nop
    }

    if(ret == HAL_OK)
 800552a:	7cfb      	ldrb	r3, [r7, #19]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10b      	bne.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005530:	4b52      	ldr	r3, [pc, #328]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005536:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800553e:	494f      	ldr	r1, [pc, #316]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005540:	4313      	orrs	r3, r2
 8005542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005546:	e001      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005548:	7cfb      	ldrb	r3, [r7, #19]
 800554a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 80a0 	beq.w	800569a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800555a:	2300      	movs	r3, #0
 800555c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800555e:	4b47      	ldr	r3, [pc, #284]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005566:	2b00      	cmp	r3, #0
 8005568:	d101      	bne.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800556a:	2301      	movs	r3, #1
 800556c:	e000      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800556e:	2300      	movs	r3, #0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00d      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005574:	4b41      	ldr	r3, [pc, #260]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005578:	4a40      	ldr	r2, [pc, #256]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800557a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800557e:	6593      	str	r3, [r2, #88]	; 0x58
 8005580:	4b3e      	ldr	r3, [pc, #248]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005588:	60bb      	str	r3, [r7, #8]
 800558a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800558c:	2301      	movs	r3, #1
 800558e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005590:	4b3b      	ldr	r3, [pc, #236]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a3a      	ldr	r2, [pc, #232]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005596:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800559a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800559c:	f7fd f93c 	bl	8002818 <HAL_GetTick>
 80055a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055a2:	e009      	b.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055a4:	f7fd f938 	bl	8002818 <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d902      	bls.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80055b2:	2303      	movs	r3, #3
 80055b4:	74fb      	strb	r3, [r7, #19]
        break;
 80055b6:	e005      	b.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055b8:	4b31      	ldr	r3, [pc, #196]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d0ef      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80055c4:	7cfb      	ldrb	r3, [r7, #19]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d15c      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80055ca:	4b2c      	ldr	r3, [pc, #176]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d01f      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d019      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80055e8:	4b24      	ldr	r3, [pc, #144]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055f4:	4b21      	ldr	r3, [pc, #132]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055fa:	4a20      	ldr	r2, [pc, #128]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005600:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005604:	4b1d      	ldr	r3, [pc, #116]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800560a:	4a1c      	ldr	r2, [pc, #112]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800560c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005610:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005614:	4a19      	ldr	r2, [pc, #100]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d016      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005626:	f7fd f8f7 	bl	8002818 <HAL_GetTick>
 800562a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800562c:	e00b      	b.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800562e:	f7fd f8f3 	bl	8002818 <HAL_GetTick>
 8005632:	4602      	mov	r2, r0
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	f241 3288 	movw	r2, #5000	; 0x1388
 800563c:	4293      	cmp	r3, r2
 800563e:	d902      	bls.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	74fb      	strb	r3, [r7, #19]
            break;
 8005644:	e006      	b.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005646:	4b0d      	ldr	r3, [pc, #52]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005648:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800564c:	f003 0302 	and.w	r3, r3, #2
 8005650:	2b00      	cmp	r3, #0
 8005652:	d0ec      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8005654:	7cfb      	ldrb	r3, [r7, #19]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10c      	bne.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800565a:	4b08      	ldr	r3, [pc, #32]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800565c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005660:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800566a:	4904      	ldr	r1, [pc, #16]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800566c:	4313      	orrs	r3, r2
 800566e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005672:	e009      	b.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005674:	7cfb      	ldrb	r3, [r7, #19]
 8005676:	74bb      	strb	r3, [r7, #18]
 8005678:	e006      	b.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800567a:	bf00      	nop
 800567c:	40021000 	.word	0x40021000
 8005680:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005684:	7cfb      	ldrb	r3, [r7, #19]
 8005686:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005688:	7c7b      	ldrb	r3, [r7, #17]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d105      	bne.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800568e:	4b9e      	ldr	r3, [pc, #632]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005692:	4a9d      	ldr	r2, [pc, #628]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005694:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005698:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00a      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056a6:	4b98      	ldr	r3, [pc, #608]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056ac:	f023 0203 	bic.w	r2, r3, #3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b4:	4994      	ldr	r1, [pc, #592]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056b6:	4313      	orrs	r3, r2
 80056b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 0302 	and.w	r3, r3, #2
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00a      	beq.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056c8:	4b8f      	ldr	r3, [pc, #572]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056ce:	f023 020c 	bic.w	r2, r3, #12
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056d6:	498c      	ldr	r1, [pc, #560]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056d8:	4313      	orrs	r3, r2
 80056da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0304 	and.w	r3, r3, #4
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00a      	beq.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80056ea:	4b87      	ldr	r3, [pc, #540]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056f0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f8:	4983      	ldr	r1, [pc, #524]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056fa:	4313      	orrs	r3, r2
 80056fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0308 	and.w	r3, r3, #8
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00a      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800570c:	4b7e      	ldr	r3, [pc, #504]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800570e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005712:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800571a:	497b      	ldr	r1, [pc, #492]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800571c:	4313      	orrs	r3, r2
 800571e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0310 	and.w	r3, r3, #16
 800572a:	2b00      	cmp	r3, #0
 800572c:	d00a      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800572e:	4b76      	ldr	r3, [pc, #472]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005734:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800573c:	4972      	ldr	r1, [pc, #456]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800573e:	4313      	orrs	r3, r2
 8005740:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0320 	and.w	r3, r3, #32
 800574c:	2b00      	cmp	r3, #0
 800574e:	d00a      	beq.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005750:	4b6d      	ldr	r3, [pc, #436]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005752:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005756:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800575e:	496a      	ldr	r1, [pc, #424]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005760:	4313      	orrs	r3, r2
 8005762:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00a      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005772:	4b65      	ldr	r3, [pc, #404]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005778:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005780:	4961      	ldr	r1, [pc, #388]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005782:	4313      	orrs	r3, r2
 8005784:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00a      	beq.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005794:	4b5c      	ldr	r3, [pc, #368]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005796:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800579a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a2:	4959      	ldr	r1, [pc, #356]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057a4:	4313      	orrs	r3, r2
 80057a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00a      	beq.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057b6:	4b54      	ldr	r3, [pc, #336]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057bc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057c4:	4950      	ldr	r1, [pc, #320]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057c6:	4313      	orrs	r3, r2
 80057c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d00a      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057d8:	4b4b      	ldr	r3, [pc, #300]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057de:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e6:	4948      	ldr	r1, [pc, #288]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057e8:	4313      	orrs	r3, r2
 80057ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00a      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80057fa:	4b43      	ldr	r3, [pc, #268]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005800:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005808:	493f      	ldr	r1, [pc, #252]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800580a:	4313      	orrs	r3, r2
 800580c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005818:	2b00      	cmp	r3, #0
 800581a:	d028      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800581c:	4b3a      	ldr	r3, [pc, #232]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800581e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005822:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800582a:	4937      	ldr	r1, [pc, #220]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800582c:	4313      	orrs	r3, r2
 800582e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005836:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800583a:	d106      	bne.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800583c:	4b32      	ldr	r3, [pc, #200]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	4a31      	ldr	r2, [pc, #196]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005842:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005846:	60d3      	str	r3, [r2, #12]
 8005848:	e011      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800584e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005852:	d10c      	bne.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	3304      	adds	r3, #4
 8005858:	2101      	movs	r1, #1
 800585a:	4618      	mov	r0, r3
 800585c:	f000 f8c8 	bl	80059f0 <RCCEx_PLLSAI1_Config>
 8005860:	4603      	mov	r3, r0
 8005862:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005864:	7cfb      	ldrb	r3, [r7, #19]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d001      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800586a:	7cfb      	ldrb	r3, [r7, #19]
 800586c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005876:	2b00      	cmp	r3, #0
 8005878:	d028      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800587a:	4b23      	ldr	r3, [pc, #140]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800587c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005880:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005888:	491f      	ldr	r1, [pc, #124]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800588a:	4313      	orrs	r3, r2
 800588c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005894:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005898:	d106      	bne.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800589a:	4b1b      	ldr	r3, [pc, #108]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	4a1a      	ldr	r2, [pc, #104]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058a4:	60d3      	str	r3, [r2, #12]
 80058a6:	e011      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80058b0:	d10c      	bne.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	3304      	adds	r3, #4
 80058b6:	2101      	movs	r1, #1
 80058b8:	4618      	mov	r0, r3
 80058ba:	f000 f899 	bl	80059f0 <RCCEx_PLLSAI1_Config>
 80058be:	4603      	mov	r3, r0
 80058c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058c2:	7cfb      	ldrb	r3, [r7, #19]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d001      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80058c8:	7cfb      	ldrb	r3, [r7, #19]
 80058ca:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d02b      	beq.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80058d8:	4b0b      	ldr	r3, [pc, #44]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058de:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058e6:	4908      	ldr	r1, [pc, #32]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058e8:	4313      	orrs	r3, r2
 80058ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80058f6:	d109      	bne.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058f8:	4b03      	ldr	r3, [pc, #12]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	4a02      	ldr	r2, [pc, #8]	; (8005908 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005902:	60d3      	str	r3, [r2, #12]
 8005904:	e014      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8005906:	bf00      	nop
 8005908:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005910:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005914:	d10c      	bne.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	3304      	adds	r3, #4
 800591a:	2101      	movs	r1, #1
 800591c:	4618      	mov	r0, r3
 800591e:	f000 f867 	bl	80059f0 <RCCEx_PLLSAI1_Config>
 8005922:	4603      	mov	r3, r0
 8005924:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005926:	7cfb      	ldrb	r3, [r7, #19]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d001      	beq.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 800592c:	7cfb      	ldrb	r3, [r7, #19]
 800592e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005938:	2b00      	cmp	r3, #0
 800593a:	d02f      	beq.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800593c:	4b2b      	ldr	r3, [pc, #172]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800593e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005942:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800594a:	4928      	ldr	r1, [pc, #160]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800594c:	4313      	orrs	r3, r2
 800594e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005956:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800595a:	d10d      	bne.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	3304      	adds	r3, #4
 8005960:	2102      	movs	r1, #2
 8005962:	4618      	mov	r0, r3
 8005964:	f000 f844 	bl	80059f0 <RCCEx_PLLSAI1_Config>
 8005968:	4603      	mov	r3, r0
 800596a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800596c:	7cfb      	ldrb	r3, [r7, #19]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d014      	beq.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8005972:	7cfb      	ldrb	r3, [r7, #19]
 8005974:	74bb      	strb	r3, [r7, #18]
 8005976:	e011      	b.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800597c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005980:	d10c      	bne.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	3320      	adds	r3, #32
 8005986:	2102      	movs	r1, #2
 8005988:	4618      	mov	r0, r3
 800598a:	f000 f921 	bl	8005bd0 <RCCEx_PLLSAI2_Config>
 800598e:	4603      	mov	r3, r0
 8005990:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005992:	7cfb      	ldrb	r3, [r7, #19]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d001      	beq.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8005998:	7cfb      	ldrb	r3, [r7, #19]
 800599a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00a      	beq.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80059a8:	4b10      	ldr	r3, [pc, #64]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ae:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059b6:	490d      	ldr	r1, [pc, #52]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059b8:	4313      	orrs	r3, r2
 80059ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d00b      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80059ca:	4b08      	ldr	r3, [pc, #32]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059d0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059da:	4904      	ldr	r1, [pc, #16]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059dc:	4313      	orrs	r3, r2
 80059de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80059e2:	7cbb      	ldrb	r3, [r7, #18]
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3718      	adds	r7, #24
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}
 80059ec:	40021000 	.word	0x40021000

080059f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059fa:	2300      	movs	r3, #0
 80059fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80059fe:	4b73      	ldr	r3, [pc, #460]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	f003 0303 	and.w	r3, r3, #3
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d018      	beq.n	8005a3c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005a0a:	4b70      	ldr	r3, [pc, #448]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f003 0203 	and.w	r2, r3, #3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d10d      	bne.n	8005a36 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
       ||
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d009      	beq.n	8005a36 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005a22:	4b6a      	ldr	r3, [pc, #424]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	091b      	lsrs	r3, r3, #4
 8005a28:	f003 0307 	and.w	r3, r3, #7
 8005a2c:	1c5a      	adds	r2, r3, #1
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	685b      	ldr	r3, [r3, #4]
       ||
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d044      	beq.n	8005ac0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	73fb      	strb	r3, [r7, #15]
 8005a3a:	e041      	b.n	8005ac0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d00c      	beq.n	8005a5e <RCCEx_PLLSAI1_Config+0x6e>
 8005a44:	2b03      	cmp	r3, #3
 8005a46:	d013      	beq.n	8005a70 <RCCEx_PLLSAI1_Config+0x80>
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d120      	bne.n	8005a8e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a4c:	4b5f      	ldr	r3, [pc, #380]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0302 	and.w	r3, r3, #2
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d11d      	bne.n	8005a94 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a5c:	e01a      	b.n	8005a94 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a5e:	4b5b      	ldr	r3, [pc, #364]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d116      	bne.n	8005a98 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a6e:	e013      	b.n	8005a98 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a70:	4b56      	ldr	r3, [pc, #344]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d10f      	bne.n	8005a9c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a7c:	4b53      	ldr	r3, [pc, #332]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d109      	bne.n	8005a9c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a8c:	e006      	b.n	8005a9c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	73fb      	strb	r3, [r7, #15]
      break;
 8005a92:	e004      	b.n	8005a9e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005a94:	bf00      	nop
 8005a96:	e002      	b.n	8005a9e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005a98:	bf00      	nop
 8005a9a:	e000      	b.n	8005a9e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005a9c:	bf00      	nop
    }

    if(status == HAL_OK)
 8005a9e:	7bfb      	ldrb	r3, [r7, #15]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d10d      	bne.n	8005ac0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005aa4:	4b49      	ldr	r3, [pc, #292]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6819      	ldr	r1, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	011b      	lsls	r3, r3, #4
 8005ab8:	430b      	orrs	r3, r1
 8005aba:	4944      	ldr	r1, [pc, #272]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ac0:	7bfb      	ldrb	r3, [r7, #15]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d17d      	bne.n	8005bc2 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005ac6:	4b41      	ldr	r3, [pc, #260]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a40      	ldr	r2, [pc, #256]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005acc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005ad0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ad2:	f7fc fea1 	bl	8002818 <HAL_GetTick>
 8005ad6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ad8:	e009      	b.n	8005aee <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ada:	f7fc fe9d 	bl	8002818 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d902      	bls.n	8005aee <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	73fb      	strb	r3, [r7, #15]
        break;
 8005aec:	e005      	b.n	8005afa <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005aee:	4b37      	ldr	r3, [pc, #220]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1ef      	bne.n	8005ada <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005afa:	7bfb      	ldrb	r3, [r7, #15]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d160      	bne.n	8005bc2 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d111      	bne.n	8005b2a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b06:	4b31      	ldr	r3, [pc, #196]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005b0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	6892      	ldr	r2, [r2, #8]
 8005b16:	0211      	lsls	r1, r2, #8
 8005b18:	687a      	ldr	r2, [r7, #4]
 8005b1a:	68d2      	ldr	r2, [r2, #12]
 8005b1c:	0912      	lsrs	r2, r2, #4
 8005b1e:	0452      	lsls	r2, r2, #17
 8005b20:	430a      	orrs	r2, r1
 8005b22:	492a      	ldr	r1, [pc, #168]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b24:	4313      	orrs	r3, r2
 8005b26:	610b      	str	r3, [r1, #16]
 8005b28:	e027      	b.n	8005b7a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d112      	bne.n	8005b56 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b30:	4b26      	ldr	r3, [pc, #152]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005b38:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	6892      	ldr	r2, [r2, #8]
 8005b40:	0211      	lsls	r1, r2, #8
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	6912      	ldr	r2, [r2, #16]
 8005b46:	0852      	lsrs	r2, r2, #1
 8005b48:	3a01      	subs	r2, #1
 8005b4a:	0552      	lsls	r2, r2, #21
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	491f      	ldr	r1, [pc, #124]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b50:	4313      	orrs	r3, r2
 8005b52:	610b      	str	r3, [r1, #16]
 8005b54:	e011      	b.n	8005b7a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b56:	4b1d      	ldr	r3, [pc, #116]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b58:	691b      	ldr	r3, [r3, #16]
 8005b5a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005b5e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	6892      	ldr	r2, [r2, #8]
 8005b66:	0211      	lsls	r1, r2, #8
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	6952      	ldr	r2, [r2, #20]
 8005b6c:	0852      	lsrs	r2, r2, #1
 8005b6e:	3a01      	subs	r2, #1
 8005b70:	0652      	lsls	r2, r2, #25
 8005b72:	430a      	orrs	r2, r1
 8005b74:	4915      	ldr	r1, [pc, #84]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005b7a:	4b14      	ldr	r3, [pc, #80]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a13      	ldr	r2, [pc, #76]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b80:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005b84:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b86:	f7fc fe47 	bl	8002818 <HAL_GetTick>
 8005b8a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b8c:	e009      	b.n	8005ba2 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b8e:	f7fc fe43 	bl	8002818 <HAL_GetTick>
 8005b92:	4602      	mov	r2, r0
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	d902      	bls.n	8005ba2 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	73fb      	strb	r3, [r7, #15]
          break;
 8005ba0:	e005      	b.n	8005bae <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ba2:	4b0a      	ldr	r3, [pc, #40]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d0ef      	beq.n	8005b8e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8005bae:	7bfb      	ldrb	r3, [r7, #15]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d106      	bne.n	8005bc2 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005bb4:	4b05      	ldr	r3, [pc, #20]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005bb6:	691a      	ldr	r2, [r3, #16]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	4903      	ldr	r1, [pc, #12]	; (8005bcc <RCCEx_PLLSAI1_Config+0x1dc>)
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	40021000 	.word	0x40021000

08005bd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005bde:	4b68      	ldr	r3, [pc, #416]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	f003 0303 	and.w	r3, r3, #3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d018      	beq.n	8005c1c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005bea:	4b65      	ldr	r3, [pc, #404]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	f003 0203 	and.w	r2, r3, #3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d10d      	bne.n	8005c16 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
       ||
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d009      	beq.n	8005c16 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005c02:	4b5f      	ldr	r3, [pc, #380]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	091b      	lsrs	r3, r3, #4
 8005c08:	f003 0307 	and.w	r3, r3, #7
 8005c0c:	1c5a      	adds	r2, r3, #1
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
       ||
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d044      	beq.n	8005ca0 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	73fb      	strb	r3, [r7, #15]
 8005c1a:	e041      	b.n	8005ca0 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d00c      	beq.n	8005c3e <RCCEx_PLLSAI2_Config+0x6e>
 8005c24:	2b03      	cmp	r3, #3
 8005c26:	d013      	beq.n	8005c50 <RCCEx_PLLSAI2_Config+0x80>
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d120      	bne.n	8005c6e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c2c:	4b54      	ldr	r3, [pc, #336]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 0302 	and.w	r3, r3, #2
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d11d      	bne.n	8005c74 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c3c:	e01a      	b.n	8005c74 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c3e:	4b50      	ldr	r3, [pc, #320]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d116      	bne.n	8005c78 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c4e:	e013      	b.n	8005c78 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005c50:	4b4b      	ldr	r3, [pc, #300]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d10f      	bne.n	8005c7c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005c5c:	4b48      	ldr	r3, [pc, #288]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d109      	bne.n	8005c7c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005c6c:	e006      	b.n	8005c7c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	73fb      	strb	r3, [r7, #15]
      break;
 8005c72:	e004      	b.n	8005c7e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005c74:	bf00      	nop
 8005c76:	e002      	b.n	8005c7e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005c78:	bf00      	nop
 8005c7a:	e000      	b.n	8005c7e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005c7c:	bf00      	nop
    }

    if(status == HAL_OK)
 8005c7e:	7bfb      	ldrb	r3, [r7, #15]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10d      	bne.n	8005ca0 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005c84:	4b3e      	ldr	r3, [pc, #248]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6819      	ldr	r1, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	3b01      	subs	r3, #1
 8005c96:	011b      	lsls	r3, r3, #4
 8005c98:	430b      	orrs	r3, r1
 8005c9a:	4939      	ldr	r1, [pc, #228]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ca0:	7bfb      	ldrb	r3, [r7, #15]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d167      	bne.n	8005d76 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005ca6:	4b36      	ldr	r3, [pc, #216]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a35      	ldr	r2, [pc, #212]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005cac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cb2:	f7fc fdb1 	bl	8002818 <HAL_GetTick>
 8005cb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005cb8:	e009      	b.n	8005cce <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005cba:	f7fc fdad 	bl	8002818 <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d902      	bls.n	8005cce <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	73fb      	strb	r3, [r7, #15]
        break;
 8005ccc:	e005      	b.n	8005cda <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005cce:	4b2c      	ldr	r3, [pc, #176]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1ef      	bne.n	8005cba <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005cda:	7bfb      	ldrb	r3, [r7, #15]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d14a      	bne.n	8005d76 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d111      	bne.n	8005d0a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ce6:	4b26      	ldr	r3, [pc, #152]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005cee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	6892      	ldr	r2, [r2, #8]
 8005cf6:	0211      	lsls	r1, r2, #8
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	68d2      	ldr	r2, [r2, #12]
 8005cfc:	0912      	lsrs	r2, r2, #4
 8005cfe:	0452      	lsls	r2, r2, #17
 8005d00:	430a      	orrs	r2, r1
 8005d02:	491f      	ldr	r1, [pc, #124]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d04:	4313      	orrs	r3, r2
 8005d06:	614b      	str	r3, [r1, #20]
 8005d08:	e011      	b.n	8005d2e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005d0a:	4b1d      	ldr	r3, [pc, #116]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005d12:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	6892      	ldr	r2, [r2, #8]
 8005d1a:	0211      	lsls	r1, r2, #8
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	6912      	ldr	r2, [r2, #16]
 8005d20:	0852      	lsrs	r2, r2, #1
 8005d22:	3a01      	subs	r2, #1
 8005d24:	0652      	lsls	r2, r2, #25
 8005d26:	430a      	orrs	r2, r1
 8005d28:	4915      	ldr	r1, [pc, #84]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005d2e:	4b14      	ldr	r3, [pc, #80]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a13      	ldr	r2, [pc, #76]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d38:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d3a:	f7fc fd6d 	bl	8002818 <HAL_GetTick>
 8005d3e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005d40:	e009      	b.n	8005d56 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005d42:	f7fc fd69 	bl	8002818 <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	2b02      	cmp	r3, #2
 8005d4e:	d902      	bls.n	8005d56 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8005d50:	2303      	movs	r3, #3
 8005d52:	73fb      	strb	r3, [r7, #15]
          break;
 8005d54:	e005      	b.n	8005d62 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005d56:	4b0a      	ldr	r3, [pc, #40]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d0ef      	beq.n	8005d42 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8005d62:	7bfb      	ldrb	r3, [r7, #15]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d106      	bne.n	8005d76 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005d68:	4b05      	ldr	r3, [pc, #20]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d6a:	695a      	ldr	r2, [r3, #20]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	4903      	ldr	r1, [pc, #12]	; (8005d80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d72:	4313      	orrs	r3, r2
 8005d74:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	40021000 	.word	0x40021000

08005d84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d101      	bne.n	8005d96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e01d      	b.n	8005dd2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d106      	bne.n	8005db0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f7fc fb7e 	bl	80024ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2202      	movs	r2, #2
 8005db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	3304      	adds	r3, #4
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	4610      	mov	r0, r2
 8005dc4:	f000 fbd2 	bl	800656c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005dd0:	2300      	movs	r3, #0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3708      	adds	r7, #8
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
	...

08005ddc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b085      	sub	sp, #20
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	68da      	ldr	r2, [r3, #12]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f042 0201 	orr.w	r2, r2, #1
 8005df2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	689a      	ldr	r2, [r3, #8]
 8005dfa:	4b0c      	ldr	r3, [pc, #48]	; (8005e2c <HAL_TIM_Base_Start_IT+0x50>)
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2b06      	cmp	r3, #6
 8005e04:	d00b      	beq.n	8005e1e <HAL_TIM_Base_Start_IT+0x42>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e0c:	d007      	beq.n	8005e1e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f042 0201 	orr.w	r2, r2, #1
 8005e1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3714      	adds	r7, #20
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr
 8005e2c:	00010007 	.word	0x00010007

08005e30 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b082      	sub	sp, #8
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d101      	bne.n	8005e42 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e01d      	b.n	8005e7e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d106      	bne.n	8005e5c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7fc fb0a 	bl	8002470 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2202      	movs	r2, #2
 8005e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	3304      	adds	r3, #4
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	4610      	mov	r0, r2
 8005e70:	f000 fb7c 	bl	800656c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e7c:	2300      	movs	r3, #0
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3708      	adds	r7, #8
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
	...

08005e88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2201      	movs	r2, #1
 8005e98:	6839      	ldr	r1, [r7, #0]
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f000 ff70 	bl	8006d80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a1e      	ldr	r2, [pc, #120]	; (8005f20 <HAL_TIM_PWM_Start+0x98>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d013      	beq.n	8005ed2 <HAL_TIM_PWM_Start+0x4a>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a1d      	ldr	r2, [pc, #116]	; (8005f24 <HAL_TIM_PWM_Start+0x9c>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d00e      	beq.n	8005ed2 <HAL_TIM_PWM_Start+0x4a>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a1b      	ldr	r2, [pc, #108]	; (8005f28 <HAL_TIM_PWM_Start+0xa0>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d009      	beq.n	8005ed2 <HAL_TIM_PWM_Start+0x4a>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a1a      	ldr	r2, [pc, #104]	; (8005f2c <HAL_TIM_PWM_Start+0xa4>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d004      	beq.n	8005ed2 <HAL_TIM_PWM_Start+0x4a>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a18      	ldr	r2, [pc, #96]	; (8005f30 <HAL_TIM_PWM_Start+0xa8>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d101      	bne.n	8005ed6 <HAL_TIM_PWM_Start+0x4e>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e000      	b.n	8005ed8 <HAL_TIM_PWM_Start+0x50>
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d007      	beq.n	8005eec <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005eea:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	689a      	ldr	r2, [r3, #8]
 8005ef2:	4b10      	ldr	r3, [pc, #64]	; (8005f34 <HAL_TIM_PWM_Start+0xac>)
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2b06      	cmp	r3, #6
 8005efc:	d00b      	beq.n	8005f16 <HAL_TIM_PWM_Start+0x8e>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f04:	d007      	beq.n	8005f16 <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f042 0201 	orr.w	r2, r2, #1
 8005f14:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	40012c00 	.word	0x40012c00
 8005f24:	40013400 	.word	0x40013400
 8005f28:	40014000 	.word	0x40014000
 8005f2c:	40014400 	.word	0x40014400
 8005f30:	40014800 	.word	0x40014800
 8005f34:	00010007 	.word	0x00010007

08005f38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b082      	sub	sp, #8
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	f003 0302 	and.w	r3, r3, #2
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d122      	bne.n	8005f94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	f003 0302 	and.w	r3, r3, #2
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d11b      	bne.n	8005f94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f06f 0202 	mvn.w	r2, #2
 8005f64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	f003 0303 	and.w	r3, r3, #3
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fad7 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 8005f80:	e005      	b.n	8005f8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 fac9 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 fada 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	f003 0304 	and.w	r3, r3, #4
 8005f9e:	2b04      	cmp	r3, #4
 8005fa0:	d122      	bne.n	8005fe8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	f003 0304 	and.w	r3, r3, #4
 8005fac:	2b04      	cmp	r3, #4
 8005fae:	d11b      	bne.n	8005fe8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f06f 0204 	mvn.w	r2, #4
 8005fb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2202      	movs	r2, #2
 8005fbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 faad 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 8005fd4:	e005      	b.n	8005fe2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 fa9f 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 fab0 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	f003 0308 	and.w	r3, r3, #8
 8005ff2:	2b08      	cmp	r3, #8
 8005ff4:	d122      	bne.n	800603c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	68db      	ldr	r3, [r3, #12]
 8005ffc:	f003 0308 	and.w	r3, r3, #8
 8006000:	2b08      	cmp	r3, #8
 8006002:	d11b      	bne.n	800603c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f06f 0208 	mvn.w	r2, #8
 800600c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2204      	movs	r2, #4
 8006012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	f003 0303 	and.w	r3, r3, #3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d003      	beq.n	800602a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 fa83 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 8006028:	e005      	b.n	8006036 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 fa75 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 fa86 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	f003 0310 	and.w	r3, r3, #16
 8006046:	2b10      	cmp	r3, #16
 8006048:	d122      	bne.n	8006090 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	f003 0310 	and.w	r3, r3, #16
 8006054:	2b10      	cmp	r3, #16
 8006056:	d11b      	bne.n	8006090 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f06f 0210 	mvn.w	r2, #16
 8006060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2208      	movs	r2, #8
 8006066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	69db      	ldr	r3, [r3, #28]
 800606e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006072:	2b00      	cmp	r3, #0
 8006074:	d003      	beq.n	800607e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 fa59 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 800607c:	e005      	b.n	800608a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 fa4b 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fa5c 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	2b01      	cmp	r3, #1
 800609c:	d10e      	bne.n	80060bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	f003 0301 	and.w	r3, r3, #1
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d107      	bne.n	80060bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f06f 0201 	mvn.w	r2, #1
 80060b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f7fa fe8a 	bl	8000dd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060c6:	2b80      	cmp	r3, #128	; 0x80
 80060c8:	d10e      	bne.n	80060e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060d4:	2b80      	cmp	r3, #128	; 0x80
 80060d6:	d107      	bne.n	80060e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80060e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 ff04 	bl	8006ef0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060f6:	d10e      	bne.n	8006116 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006102:	2b80      	cmp	r3, #128	; 0x80
 8006104:	d107      	bne.n	8006116 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800610e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 fef7 	bl	8006f04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006120:	2b40      	cmp	r3, #64	; 0x40
 8006122:	d10e      	bne.n	8006142 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68db      	ldr	r3, [r3, #12]
 800612a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800612e:	2b40      	cmp	r3, #64	; 0x40
 8006130:	d107      	bne.n	8006142 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800613a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f000 fa0a 	bl	8006556 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	691b      	ldr	r3, [r3, #16]
 8006148:	f003 0320 	and.w	r3, r3, #32
 800614c:	2b20      	cmp	r3, #32
 800614e:	d10e      	bne.n	800616e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	f003 0320 	and.w	r3, r3, #32
 800615a:	2b20      	cmp	r3, #32
 800615c:	d107      	bne.n	800616e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f06f 0220 	mvn.w	r2, #32
 8006166:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 feb7 	bl	8006edc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800616e:	bf00      	nop
 8006170:	3708      	adds	r7, #8
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
	...

08006178 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	60b9      	str	r1, [r7, #8]
 8006182:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800618a:	2b01      	cmp	r3, #1
 800618c:	d101      	bne.n	8006192 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800618e:	2302      	movs	r3, #2
 8006190:	e105      	b.n	800639e <HAL_TIM_PWM_ConfigChannel+0x226>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2202      	movs	r2, #2
 800619e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2b14      	cmp	r3, #20
 80061a6:	f200 80f0 	bhi.w	800638a <HAL_TIM_PWM_ConfigChannel+0x212>
 80061aa:	a201      	add	r2, pc, #4	; (adr r2, 80061b0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80061ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b0:	08006205 	.word	0x08006205
 80061b4:	0800638b 	.word	0x0800638b
 80061b8:	0800638b 	.word	0x0800638b
 80061bc:	0800638b 	.word	0x0800638b
 80061c0:	08006245 	.word	0x08006245
 80061c4:	0800638b 	.word	0x0800638b
 80061c8:	0800638b 	.word	0x0800638b
 80061cc:	0800638b 	.word	0x0800638b
 80061d0:	08006287 	.word	0x08006287
 80061d4:	0800638b 	.word	0x0800638b
 80061d8:	0800638b 	.word	0x0800638b
 80061dc:	0800638b 	.word	0x0800638b
 80061e0:	080062c7 	.word	0x080062c7
 80061e4:	0800638b 	.word	0x0800638b
 80061e8:	0800638b 	.word	0x0800638b
 80061ec:	0800638b 	.word	0x0800638b
 80061f0:	08006309 	.word	0x08006309
 80061f4:	0800638b 	.word	0x0800638b
 80061f8:	0800638b 	.word	0x0800638b
 80061fc:	0800638b 	.word	0x0800638b
 8006200:	08006349 	.word	0x08006349
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68b9      	ldr	r1, [r7, #8]
 800620a:	4618      	mov	r0, r3
 800620c:	f000 fa48 	bl	80066a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	699a      	ldr	r2, [r3, #24]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f042 0208 	orr.w	r2, r2, #8
 800621e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	699a      	ldr	r2, [r3, #24]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f022 0204 	bic.w	r2, r2, #4
 800622e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	6999      	ldr	r1, [r3, #24]
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	691a      	ldr	r2, [r3, #16]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	430a      	orrs	r2, r1
 8006240:	619a      	str	r2, [r3, #24]
      break;
 8006242:	e0a3      	b.n	800638c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	68b9      	ldr	r1, [r7, #8]
 800624a:	4618      	mov	r0, r3
 800624c:	f000 fab8 	bl	80067c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	699a      	ldr	r2, [r3, #24]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800625e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	699a      	ldr	r2, [r3, #24]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800626e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	6999      	ldr	r1, [r3, #24]
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	691b      	ldr	r3, [r3, #16]
 800627a:	021a      	lsls	r2, r3, #8
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	430a      	orrs	r2, r1
 8006282:	619a      	str	r2, [r3, #24]
      break;
 8006284:	e082      	b.n	800638c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68b9      	ldr	r1, [r7, #8]
 800628c:	4618      	mov	r0, r3
 800628e:	f000 fb21 	bl	80068d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69da      	ldr	r2, [r3, #28]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f042 0208 	orr.w	r2, r2, #8
 80062a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	69da      	ldr	r2, [r3, #28]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f022 0204 	bic.w	r2, r2, #4
 80062b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	69d9      	ldr	r1, [r3, #28]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	691a      	ldr	r2, [r3, #16]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	430a      	orrs	r2, r1
 80062c2:	61da      	str	r2, [r3, #28]
      break;
 80062c4:	e062      	b.n	800638c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68b9      	ldr	r1, [r7, #8]
 80062cc:	4618      	mov	r0, r3
 80062ce:	f000 fb89 	bl	80069e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	69da      	ldr	r2, [r3, #28]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	69da      	ldr	r2, [r3, #28]
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	69d9      	ldr	r1, [r3, #28]
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	691b      	ldr	r3, [r3, #16]
 80062fc:	021a      	lsls	r2, r3, #8
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	430a      	orrs	r2, r1
 8006304:	61da      	str	r2, [r3, #28]
      break;
 8006306:	e041      	b.n	800638c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68b9      	ldr	r1, [r7, #8]
 800630e:	4618      	mov	r0, r3
 8006310:	f000 fbd2 	bl	8006ab8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f042 0208 	orr.w	r2, r2, #8
 8006322:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0204 	bic.w	r2, r2, #4
 8006332:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	691a      	ldr	r2, [r3, #16]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	430a      	orrs	r2, r1
 8006344:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006346:	e021      	b.n	800638c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68b9      	ldr	r1, [r7, #8]
 800634e:	4618      	mov	r0, r3
 8006350:	f000 fc16 	bl	8006b80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006362:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006372:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	021a      	lsls	r2, r3, #8
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	430a      	orrs	r2, r1
 8006386:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006388:	e000      	b.n	800638c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 800638a:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2200      	movs	r2, #0
 8006398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3710      	adds	r7, #16
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop

080063a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d101      	bne.n	80063c0 <HAL_TIM_ConfigClockSource+0x18>
 80063bc:	2302      	movs	r3, #2
 80063be:	e0a8      	b.n	8006512 <HAL_TIM_ConfigClockSource+0x16a>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2202      	movs	r2, #2
 80063cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80063e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2b40      	cmp	r3, #64	; 0x40
 80063fa:	d067      	beq.n	80064cc <HAL_TIM_ConfigClockSource+0x124>
 80063fc:	2b40      	cmp	r3, #64	; 0x40
 80063fe:	d80b      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x70>
 8006400:	2b10      	cmp	r3, #16
 8006402:	d073      	beq.n	80064ec <HAL_TIM_ConfigClockSource+0x144>
 8006404:	2b10      	cmp	r3, #16
 8006406:	d802      	bhi.n	800640e <HAL_TIM_ConfigClockSource+0x66>
 8006408:	2b00      	cmp	r3, #0
 800640a:	d06f      	beq.n	80064ec <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800640c:	e078      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800640e:	2b20      	cmp	r3, #32
 8006410:	d06c      	beq.n	80064ec <HAL_TIM_ConfigClockSource+0x144>
 8006412:	2b30      	cmp	r3, #48	; 0x30
 8006414:	d06a      	beq.n	80064ec <HAL_TIM_ConfigClockSource+0x144>
      break;
 8006416:	e073      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006418:	2b70      	cmp	r3, #112	; 0x70
 800641a:	d00d      	beq.n	8006438 <HAL_TIM_ConfigClockSource+0x90>
 800641c:	2b70      	cmp	r3, #112	; 0x70
 800641e:	d804      	bhi.n	800642a <HAL_TIM_ConfigClockSource+0x82>
 8006420:	2b50      	cmp	r3, #80	; 0x50
 8006422:	d033      	beq.n	800648c <HAL_TIM_ConfigClockSource+0xe4>
 8006424:	2b60      	cmp	r3, #96	; 0x60
 8006426:	d041      	beq.n	80064ac <HAL_TIM_ConfigClockSource+0x104>
      break;
 8006428:	e06a      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800642a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800642e:	d066      	beq.n	80064fe <HAL_TIM_ConfigClockSource+0x156>
 8006430:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006434:	d017      	beq.n	8006466 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8006436:	e063      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6818      	ldr	r0, [r3, #0]
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	6899      	ldr	r1, [r3, #8]
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	685a      	ldr	r2, [r3, #4]
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	f000 fc7a 	bl	8006d40 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800645a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	609a      	str	r2, [r3, #8]
      break;
 8006464:	e04c      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6818      	ldr	r0, [r3, #0]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	6899      	ldr	r1, [r3, #8]
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	685a      	ldr	r2, [r3, #4]
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	f000 fc63 	bl	8006d40 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689a      	ldr	r2, [r3, #8]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006488:	609a      	str	r2, [r3, #8]
      break;
 800648a:	e039      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6818      	ldr	r0, [r3, #0]
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	6859      	ldr	r1, [r3, #4]
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	461a      	mov	r2, r3
 800649a:	f000 fbd7 	bl	8006c4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2150      	movs	r1, #80	; 0x50
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 fc30 	bl	8006d0a <TIM_ITRx_SetConfig>
      break;
 80064aa:	e029      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6818      	ldr	r0, [r3, #0]
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	6859      	ldr	r1, [r3, #4]
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	461a      	mov	r2, r3
 80064ba:	f000 fbf6 	bl	8006caa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	2160      	movs	r1, #96	; 0x60
 80064c4:	4618      	mov	r0, r3
 80064c6:	f000 fc20 	bl	8006d0a <TIM_ITRx_SetConfig>
      break;
 80064ca:	e019      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6818      	ldr	r0, [r3, #0]
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	6859      	ldr	r1, [r3, #4]
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	461a      	mov	r2, r3
 80064da:	f000 fbb7 	bl	8006c4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2140      	movs	r1, #64	; 0x40
 80064e4:	4618      	mov	r0, r3
 80064e6:	f000 fc10 	bl	8006d0a <TIM_ITRx_SetConfig>
      break;
 80064ea:	e009      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4619      	mov	r1, r3
 80064f6:	4610      	mov	r0, r2
 80064f8:	f000 fc07 	bl	8006d0a <TIM_ITRx_SetConfig>
      break;
 80064fc:	e000      	b.n	8006500 <HAL_TIM_ConfigClockSource+0x158>
      break;
 80064fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800651a:	b480      	push	{r7}
 800651c:	b083      	sub	sp, #12
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006522:	bf00      	nop
 8006524:	370c      	adds	r7, #12
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr

0800652e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800652e:	b480      	push	{r7}
 8006530:	b083      	sub	sp, #12
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006536:	bf00      	nop
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr

08006542 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006542:	b480      	push	{r7}
 8006544:	b083      	sub	sp, #12
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800654a:	bf00      	nop
 800654c:	370c      	adds	r7, #12
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800655e:	bf00      	nop
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
	...

0800656c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800656c:	b480      	push	{r7}
 800656e:	b085      	sub	sp, #20
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a40      	ldr	r2, [pc, #256]	; (8006680 <TIM_Base_SetConfig+0x114>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d013      	beq.n	80065ac <TIM_Base_SetConfig+0x40>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800658a:	d00f      	beq.n	80065ac <TIM_Base_SetConfig+0x40>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a3d      	ldr	r2, [pc, #244]	; (8006684 <TIM_Base_SetConfig+0x118>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d00b      	beq.n	80065ac <TIM_Base_SetConfig+0x40>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a3c      	ldr	r2, [pc, #240]	; (8006688 <TIM_Base_SetConfig+0x11c>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d007      	beq.n	80065ac <TIM_Base_SetConfig+0x40>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a3b      	ldr	r2, [pc, #236]	; (800668c <TIM_Base_SetConfig+0x120>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d003      	beq.n	80065ac <TIM_Base_SetConfig+0x40>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a3a      	ldr	r2, [pc, #232]	; (8006690 <TIM_Base_SetConfig+0x124>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d108      	bne.n	80065be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	68fa      	ldr	r2, [r7, #12]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a2f      	ldr	r2, [pc, #188]	; (8006680 <TIM_Base_SetConfig+0x114>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d01f      	beq.n	8006606 <TIM_Base_SetConfig+0x9a>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065cc:	d01b      	beq.n	8006606 <TIM_Base_SetConfig+0x9a>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a2c      	ldr	r2, [pc, #176]	; (8006684 <TIM_Base_SetConfig+0x118>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d017      	beq.n	8006606 <TIM_Base_SetConfig+0x9a>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a2b      	ldr	r2, [pc, #172]	; (8006688 <TIM_Base_SetConfig+0x11c>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d013      	beq.n	8006606 <TIM_Base_SetConfig+0x9a>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a2a      	ldr	r2, [pc, #168]	; (800668c <TIM_Base_SetConfig+0x120>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d00f      	beq.n	8006606 <TIM_Base_SetConfig+0x9a>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a29      	ldr	r2, [pc, #164]	; (8006690 <TIM_Base_SetConfig+0x124>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d00b      	beq.n	8006606 <TIM_Base_SetConfig+0x9a>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a28      	ldr	r2, [pc, #160]	; (8006694 <TIM_Base_SetConfig+0x128>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d007      	beq.n	8006606 <TIM_Base_SetConfig+0x9a>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a27      	ldr	r2, [pc, #156]	; (8006698 <TIM_Base_SetConfig+0x12c>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d003      	beq.n	8006606 <TIM_Base_SetConfig+0x9a>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	4a26      	ldr	r2, [pc, #152]	; (800669c <TIM_Base_SetConfig+0x130>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d108      	bne.n	8006618 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800660c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	4313      	orrs	r3, r2
 8006616:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	695b      	ldr	r3, [r3, #20]
 8006622:	4313      	orrs	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	68fa      	ldr	r2, [r7, #12]
 800662a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	689a      	ldr	r2, [r3, #8]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4a10      	ldr	r2, [pc, #64]	; (8006680 <TIM_Base_SetConfig+0x114>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d00f      	beq.n	8006664 <TIM_Base_SetConfig+0xf8>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	4a12      	ldr	r2, [pc, #72]	; (8006690 <TIM_Base_SetConfig+0x124>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d00b      	beq.n	8006664 <TIM_Base_SetConfig+0xf8>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a11      	ldr	r2, [pc, #68]	; (8006694 <TIM_Base_SetConfig+0x128>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d007      	beq.n	8006664 <TIM_Base_SetConfig+0xf8>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	4a10      	ldr	r2, [pc, #64]	; (8006698 <TIM_Base_SetConfig+0x12c>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d003      	beq.n	8006664 <TIM_Base_SetConfig+0xf8>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a0f      	ldr	r2, [pc, #60]	; (800669c <TIM_Base_SetConfig+0x130>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d103      	bne.n	800666c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	691a      	ldr	r2, [r3, #16]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	615a      	str	r2, [r3, #20]
}
 8006672:	bf00      	nop
 8006674:	3714      	adds	r7, #20
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
 800667e:	bf00      	nop
 8006680:	40012c00 	.word	0x40012c00
 8006684:	40000400 	.word	0x40000400
 8006688:	40000800 	.word	0x40000800
 800668c:	40000c00 	.word	0x40000c00
 8006690:	40013400 	.word	0x40013400
 8006694:	40014000 	.word	0x40014000
 8006698:	40014400 	.word	0x40014400
 800669c:	40014800 	.word	0x40014800

080066a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b087      	sub	sp, #28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	f023 0201 	bic.w	r2, r3, #1
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a1b      	ldr	r3, [r3, #32]
 80066ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	699b      	ldr	r3, [r3, #24]
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f023 0303 	bic.w	r3, r3, #3
 80066da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f023 0302 	bic.w	r3, r3, #2
 80066ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	697a      	ldr	r2, [r7, #20]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a2c      	ldr	r2, [pc, #176]	; (80067ac <TIM_OC1_SetConfig+0x10c>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d00f      	beq.n	8006720 <TIM_OC1_SetConfig+0x80>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a2b      	ldr	r2, [pc, #172]	; (80067b0 <TIM_OC1_SetConfig+0x110>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d00b      	beq.n	8006720 <TIM_OC1_SetConfig+0x80>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a2a      	ldr	r2, [pc, #168]	; (80067b4 <TIM_OC1_SetConfig+0x114>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d007      	beq.n	8006720 <TIM_OC1_SetConfig+0x80>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a29      	ldr	r2, [pc, #164]	; (80067b8 <TIM_OC1_SetConfig+0x118>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d003      	beq.n	8006720 <TIM_OC1_SetConfig+0x80>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a28      	ldr	r2, [pc, #160]	; (80067bc <TIM_OC1_SetConfig+0x11c>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d10c      	bne.n	800673a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	f023 0308 	bic.w	r3, r3, #8
 8006726:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	697a      	ldr	r2, [r7, #20]
 800672e:	4313      	orrs	r3, r2
 8006730:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	f023 0304 	bic.w	r3, r3, #4
 8006738:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a1b      	ldr	r2, [pc, #108]	; (80067ac <TIM_OC1_SetConfig+0x10c>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d00f      	beq.n	8006762 <TIM_OC1_SetConfig+0xc2>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a1a      	ldr	r2, [pc, #104]	; (80067b0 <TIM_OC1_SetConfig+0x110>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d00b      	beq.n	8006762 <TIM_OC1_SetConfig+0xc2>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a19      	ldr	r2, [pc, #100]	; (80067b4 <TIM_OC1_SetConfig+0x114>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d007      	beq.n	8006762 <TIM_OC1_SetConfig+0xc2>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a18      	ldr	r2, [pc, #96]	; (80067b8 <TIM_OC1_SetConfig+0x118>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d003      	beq.n	8006762 <TIM_OC1_SetConfig+0xc2>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a17      	ldr	r2, [pc, #92]	; (80067bc <TIM_OC1_SetConfig+0x11c>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d111      	bne.n	8006786 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006768:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006770:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	695b      	ldr	r3, [r3, #20]
 8006776:	693a      	ldr	r2, [r7, #16]
 8006778:	4313      	orrs	r3, r2
 800677a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	699b      	ldr	r3, [r3, #24]
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	4313      	orrs	r3, r2
 8006784:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	693a      	ldr	r2, [r7, #16]
 800678a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	68fa      	ldr	r2, [r7, #12]
 8006790:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	697a      	ldr	r2, [r7, #20]
 800679e:	621a      	str	r2, [r3, #32]
}
 80067a0:	bf00      	nop
 80067a2:	371c      	adds	r7, #28
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr
 80067ac:	40012c00 	.word	0x40012c00
 80067b0:	40013400 	.word	0x40013400
 80067b4:	40014000 	.word	0x40014000
 80067b8:	40014400 	.word	0x40014400
 80067bc:	40014800 	.word	0x40014800

080067c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b087      	sub	sp, #28
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a1b      	ldr	r3, [r3, #32]
 80067ce:	f023 0210 	bic.w	r2, r3, #16
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a1b      	ldr	r3, [r3, #32]
 80067da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	699b      	ldr	r3, [r3, #24]
 80067e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80067ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	021b      	lsls	r3, r3, #8
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	4313      	orrs	r3, r2
 8006806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	f023 0320 	bic.w	r3, r3, #32
 800680e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	011b      	lsls	r3, r3, #4
 8006816:	697a      	ldr	r2, [r7, #20]
 8006818:	4313      	orrs	r3, r2
 800681a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a28      	ldr	r2, [pc, #160]	; (80068c0 <TIM_OC2_SetConfig+0x100>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d003      	beq.n	800682c <TIM_OC2_SetConfig+0x6c>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a27      	ldr	r2, [pc, #156]	; (80068c4 <TIM_OC2_SetConfig+0x104>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d10d      	bne.n	8006848 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006832:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	011b      	lsls	r3, r3, #4
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	4313      	orrs	r3, r2
 800683e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006846:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a1d      	ldr	r2, [pc, #116]	; (80068c0 <TIM_OC2_SetConfig+0x100>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d00f      	beq.n	8006870 <TIM_OC2_SetConfig+0xb0>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a1c      	ldr	r2, [pc, #112]	; (80068c4 <TIM_OC2_SetConfig+0x104>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d00b      	beq.n	8006870 <TIM_OC2_SetConfig+0xb0>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a1b      	ldr	r2, [pc, #108]	; (80068c8 <TIM_OC2_SetConfig+0x108>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d007      	beq.n	8006870 <TIM_OC2_SetConfig+0xb0>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a1a      	ldr	r2, [pc, #104]	; (80068cc <TIM_OC2_SetConfig+0x10c>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d003      	beq.n	8006870 <TIM_OC2_SetConfig+0xb0>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a19      	ldr	r2, [pc, #100]	; (80068d0 <TIM_OC2_SetConfig+0x110>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d113      	bne.n	8006898 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006876:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800687e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	695b      	ldr	r3, [r3, #20]
 8006884:	009b      	lsls	r3, r3, #2
 8006886:	693a      	ldr	r2, [r7, #16]
 8006888:	4313      	orrs	r3, r2
 800688a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	693a      	ldr	r2, [r7, #16]
 8006894:	4313      	orrs	r3, r2
 8006896:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	693a      	ldr	r2, [r7, #16]
 800689c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	68fa      	ldr	r2, [r7, #12]
 80068a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	685a      	ldr	r2, [r3, #4]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	697a      	ldr	r2, [r7, #20]
 80068b0:	621a      	str	r2, [r3, #32]
}
 80068b2:	bf00      	nop
 80068b4:	371c      	adds	r7, #28
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	40012c00 	.word	0x40012c00
 80068c4:	40013400 	.word	0x40013400
 80068c8:	40014000 	.word	0x40014000
 80068cc:	40014400 	.word	0x40014400
 80068d0:	40014800 	.word	0x40014800

080068d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b087      	sub	sp, #28
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6a1b      	ldr	r3, [r3, #32]
 80068e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a1b      	ldr	r3, [r3, #32]
 80068ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	69db      	ldr	r3, [r3, #28]
 80068fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f023 0303 	bic.w	r3, r3, #3
 800690e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	4313      	orrs	r3, r2
 8006918:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006920:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	021b      	lsls	r3, r3, #8
 8006928:	697a      	ldr	r2, [r7, #20]
 800692a:	4313      	orrs	r3, r2
 800692c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a27      	ldr	r2, [pc, #156]	; (80069d0 <TIM_OC3_SetConfig+0xfc>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d003      	beq.n	800693e <TIM_OC3_SetConfig+0x6a>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a26      	ldr	r2, [pc, #152]	; (80069d4 <TIM_OC3_SetConfig+0x100>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d10d      	bne.n	800695a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006944:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	021b      	lsls	r3, r3, #8
 800694c:	697a      	ldr	r2, [r7, #20]
 800694e:	4313      	orrs	r3, r2
 8006950:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006958:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a1c      	ldr	r2, [pc, #112]	; (80069d0 <TIM_OC3_SetConfig+0xfc>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d00f      	beq.n	8006982 <TIM_OC3_SetConfig+0xae>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a1b      	ldr	r2, [pc, #108]	; (80069d4 <TIM_OC3_SetConfig+0x100>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d00b      	beq.n	8006982 <TIM_OC3_SetConfig+0xae>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a1a      	ldr	r2, [pc, #104]	; (80069d8 <TIM_OC3_SetConfig+0x104>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d007      	beq.n	8006982 <TIM_OC3_SetConfig+0xae>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a19      	ldr	r2, [pc, #100]	; (80069dc <TIM_OC3_SetConfig+0x108>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d003      	beq.n	8006982 <TIM_OC3_SetConfig+0xae>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a18      	ldr	r2, [pc, #96]	; (80069e0 <TIM_OC3_SetConfig+0x10c>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d113      	bne.n	80069aa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006988:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006990:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	695b      	ldr	r3, [r3, #20]
 8006996:	011b      	lsls	r3, r3, #4
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	4313      	orrs	r3, r2
 800699c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	699b      	ldr	r3, [r3, #24]
 80069a2:	011b      	lsls	r3, r3, #4
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	685a      	ldr	r2, [r3, #4]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	697a      	ldr	r2, [r7, #20]
 80069c2:	621a      	str	r2, [r3, #32]
}
 80069c4:	bf00      	nop
 80069c6:	371c      	adds	r7, #28
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr
 80069d0:	40012c00 	.word	0x40012c00
 80069d4:	40013400 	.word	0x40013400
 80069d8:	40014000 	.word	0x40014000
 80069dc:	40014400 	.word	0x40014400
 80069e0:	40014800 	.word	0x40014800

080069e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b087      	sub	sp, #28
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a1b      	ldr	r3, [r3, #32]
 80069f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6a1b      	ldr	r3, [r3, #32]
 80069fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	69db      	ldr	r3, [r3, #28]
 8006a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	021b      	lsls	r3, r3, #8
 8006a26:	68fa      	ldr	r2, [r7, #12]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	031b      	lsls	r3, r3, #12
 8006a3a:	693a      	ldr	r2, [r7, #16]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4a18      	ldr	r2, [pc, #96]	; (8006aa4 <TIM_OC4_SetConfig+0xc0>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d00f      	beq.n	8006a68 <TIM_OC4_SetConfig+0x84>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a17      	ldr	r2, [pc, #92]	; (8006aa8 <TIM_OC4_SetConfig+0xc4>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d00b      	beq.n	8006a68 <TIM_OC4_SetConfig+0x84>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4a16      	ldr	r2, [pc, #88]	; (8006aac <TIM_OC4_SetConfig+0xc8>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d007      	beq.n	8006a68 <TIM_OC4_SetConfig+0x84>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a15      	ldr	r2, [pc, #84]	; (8006ab0 <TIM_OC4_SetConfig+0xcc>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d003      	beq.n	8006a68 <TIM_OC4_SetConfig+0x84>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a14      	ldr	r2, [pc, #80]	; (8006ab4 <TIM_OC4_SetConfig+0xd0>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d109      	bne.n	8006a7c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	695b      	ldr	r3, [r3, #20]
 8006a74:	019b      	lsls	r3, r3, #6
 8006a76:	697a      	ldr	r2, [r7, #20]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	621a      	str	r2, [r3, #32]
}
 8006a96:	bf00      	nop
 8006a98:	371c      	adds	r7, #28
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	40012c00 	.word	0x40012c00
 8006aa8:	40013400 	.word	0x40013400
 8006aac:	40014000 	.word	0x40014000
 8006ab0:	40014400 	.word	0x40014400
 8006ab4:	40014800 	.word	0x40014800

08006ab8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b087      	sub	sp, #28
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a1b      	ldr	r3, [r3, #32]
 8006ac6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a1b      	ldr	r3, [r3, #32]
 8006ad2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006afc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	041b      	lsls	r3, r3, #16
 8006b04:	693a      	ldr	r2, [r7, #16]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a17      	ldr	r2, [pc, #92]	; (8006b6c <TIM_OC5_SetConfig+0xb4>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d00f      	beq.n	8006b32 <TIM_OC5_SetConfig+0x7a>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a16      	ldr	r2, [pc, #88]	; (8006b70 <TIM_OC5_SetConfig+0xb8>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d00b      	beq.n	8006b32 <TIM_OC5_SetConfig+0x7a>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a15      	ldr	r2, [pc, #84]	; (8006b74 <TIM_OC5_SetConfig+0xbc>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d007      	beq.n	8006b32 <TIM_OC5_SetConfig+0x7a>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a14      	ldr	r2, [pc, #80]	; (8006b78 <TIM_OC5_SetConfig+0xc0>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d003      	beq.n	8006b32 <TIM_OC5_SetConfig+0x7a>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a13      	ldr	r2, [pc, #76]	; (8006b7c <TIM_OC5_SetConfig+0xc4>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d109      	bne.n	8006b46 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b38:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	021b      	lsls	r3, r3, #8
 8006b40:	697a      	ldr	r2, [r7, #20]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	697a      	ldr	r2, [r7, #20]
 8006b4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	693a      	ldr	r2, [r7, #16]
 8006b5e:	621a      	str	r2, [r3, #32]
}
 8006b60:	bf00      	nop
 8006b62:	371c      	adds	r7, #28
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr
 8006b6c:	40012c00 	.word	0x40012c00
 8006b70:	40013400 	.word	0x40013400
 8006b74:	40014000 	.word	0x40014000
 8006b78:	40014400 	.word	0x40014400
 8006b7c:	40014800 	.word	0x40014800

08006b80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b087      	sub	sp, #28
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6a1b      	ldr	r3, [r3, #32]
 8006b8e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006bae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	021b      	lsls	r3, r3, #8
 8006bba:	68fa      	ldr	r2, [r7, #12]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006bc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	051b      	lsls	r3, r3, #20
 8006bce:	693a      	ldr	r2, [r7, #16]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a18      	ldr	r2, [pc, #96]	; (8006c38 <TIM_OC6_SetConfig+0xb8>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d00f      	beq.n	8006bfc <TIM_OC6_SetConfig+0x7c>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a17      	ldr	r2, [pc, #92]	; (8006c3c <TIM_OC6_SetConfig+0xbc>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d00b      	beq.n	8006bfc <TIM_OC6_SetConfig+0x7c>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a16      	ldr	r2, [pc, #88]	; (8006c40 <TIM_OC6_SetConfig+0xc0>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d007      	beq.n	8006bfc <TIM_OC6_SetConfig+0x7c>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	4a15      	ldr	r2, [pc, #84]	; (8006c44 <TIM_OC6_SetConfig+0xc4>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d003      	beq.n	8006bfc <TIM_OC6_SetConfig+0x7c>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	4a14      	ldr	r2, [pc, #80]	; (8006c48 <TIM_OC6_SetConfig+0xc8>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d109      	bne.n	8006c10 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	695b      	ldr	r3, [r3, #20]
 8006c08:	029b      	lsls	r3, r3, #10
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	685a      	ldr	r2, [r3, #4]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	693a      	ldr	r2, [r7, #16]
 8006c28:	621a      	str	r2, [r3, #32]
}
 8006c2a:	bf00      	nop
 8006c2c:	371c      	adds	r7, #28
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr
 8006c36:	bf00      	nop
 8006c38:	40012c00 	.word	0x40012c00
 8006c3c:	40013400 	.word	0x40013400
 8006c40:	40014000 	.word	0x40014000
 8006c44:	40014400 	.word	0x40014400
 8006c48:	40014800 	.word	0x40014800

08006c4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b087      	sub	sp, #28
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	60f8      	str	r0, [r7, #12]
 8006c54:	60b9      	str	r1, [r7, #8]
 8006c56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6a1b      	ldr	r3, [r3, #32]
 8006c5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	6a1b      	ldr	r3, [r3, #32]
 8006c62:	f023 0201 	bic.w	r2, r3, #1
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	699b      	ldr	r3, [r3, #24]
 8006c6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	011b      	lsls	r3, r3, #4
 8006c7c:	693a      	ldr	r2, [r7, #16]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	f023 030a 	bic.w	r3, r3, #10
 8006c88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c8a:	697a      	ldr	r2, [r7, #20]
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	621a      	str	r2, [r3, #32]
}
 8006c9e:	bf00      	nop
 8006ca0:	371c      	adds	r7, #28
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr

08006caa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006caa:	b480      	push	{r7}
 8006cac:	b087      	sub	sp, #28
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	60f8      	str	r0, [r7, #12]
 8006cb2:	60b9      	str	r1, [r7, #8]
 8006cb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6a1b      	ldr	r3, [r3, #32]
 8006cba:	f023 0210 	bic.w	r2, r3, #16
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	699b      	ldr	r3, [r3, #24]
 8006cc6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6a1b      	ldr	r3, [r3, #32]
 8006ccc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006cd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	031b      	lsls	r3, r3, #12
 8006cda:	697a      	ldr	r2, [r7, #20]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ce6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	011b      	lsls	r3, r3, #4
 8006cec:	693a      	ldr	r2, [r7, #16]
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	697a      	ldr	r2, [r7, #20]
 8006cf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	621a      	str	r2, [r3, #32]
}
 8006cfe:	bf00      	nop
 8006d00:	371c      	adds	r7, #28
 8006d02:	46bd      	mov	sp, r7
 8006d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d08:	4770      	bx	lr

08006d0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d0a:	b480      	push	{r7}
 8006d0c:	b085      	sub	sp, #20
 8006d0e:	af00      	add	r7, sp, #0
 8006d10:	6078      	str	r0, [r7, #4]
 8006d12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d22:	683a      	ldr	r2, [r7, #0]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	f043 0307 	orr.w	r3, r3, #7
 8006d2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	68fa      	ldr	r2, [r7, #12]
 8006d32:	609a      	str	r2, [r3, #8]
}
 8006d34:	bf00      	nop
 8006d36:	3714      	adds	r7, #20
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b087      	sub	sp, #28
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	60f8      	str	r0, [r7, #12]
 8006d48:	60b9      	str	r1, [r7, #8]
 8006d4a:	607a      	str	r2, [r7, #4]
 8006d4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	021a      	lsls	r2, r3, #8
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	431a      	orrs	r2, r3
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	697a      	ldr	r2, [r7, #20]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	697a      	ldr	r2, [r7, #20]
 8006d72:	609a      	str	r2, [r3, #8]
}
 8006d74:	bf00      	nop
 8006d76:	371c      	adds	r7, #28
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr

08006d80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b087      	sub	sp, #28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	60f8      	str	r0, [r7, #12]
 8006d88:	60b9      	str	r1, [r7, #8]
 8006d8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	f003 031f 	and.w	r3, r3, #31
 8006d92:	2201      	movs	r2, #1
 8006d94:	fa02 f303 	lsl.w	r3, r2, r3
 8006d98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6a1a      	ldr	r2, [r3, #32]
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	43db      	mvns	r3, r3
 8006da2:	401a      	ands	r2, r3
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6a1a      	ldr	r2, [r3, #32]
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	f003 031f 	and.w	r3, r3, #31
 8006db2:	6879      	ldr	r1, [r7, #4]
 8006db4:	fa01 f303 	lsl.w	r3, r1, r3
 8006db8:	431a      	orrs	r2, r3
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	621a      	str	r2, [r3, #32]
}
 8006dbe:	bf00      	nop
 8006dc0:	371c      	adds	r7, #28
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr
	...

08006dcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b085      	sub	sp, #20
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d101      	bne.n	8006de4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006de0:	2302      	movs	r3, #2
 8006de2:	e068      	b.n	8006eb6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2202      	movs	r2, #2
 8006df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a2e      	ldr	r2, [pc, #184]	; (8006ec4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d004      	beq.n	8006e18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a2d      	ldr	r2, [pc, #180]	; (8006ec8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d108      	bne.n	8006e2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006e1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	68fa      	ldr	r2, [r7, #12]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a1e      	ldr	r2, [pc, #120]	; (8006ec4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d01d      	beq.n	8006e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e56:	d018      	beq.n	8006e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a1b      	ldr	r2, [pc, #108]	; (8006ecc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d013      	beq.n	8006e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a1a      	ldr	r2, [pc, #104]	; (8006ed0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d00e      	beq.n	8006e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a18      	ldr	r2, [pc, #96]	; (8006ed4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d009      	beq.n	8006e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a13      	ldr	r2, [pc, #76]	; (8006ec8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d004      	beq.n	8006e8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a14      	ldr	r2, [pc, #80]	; (8006ed8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d10c      	bne.n	8006ea4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	68ba      	ldr	r2, [r7, #8]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68ba      	ldr	r2, [r7, #8]
 8006ea2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3714      	adds	r7, #20
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop
 8006ec4:	40012c00 	.word	0x40012c00
 8006ec8:	40013400 	.word	0x40013400
 8006ecc:	40000400 	.word	0x40000400
 8006ed0:	40000800 	.word	0x40000800
 8006ed4:	40000c00 	.word	0x40000c00
 8006ed8:	40014000 	.word	0x40014000

08006edc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ee4:	bf00      	nop
 8006ee6:	370c      	adds	r7, #12
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr

08006ef0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ef8:	bf00      	nop
 8006efa:	370c      	adds	r7, #12
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006f0c:	bf00      	nop
 8006f0e:	370c      	adds	r7, #12
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b082      	sub	sp, #8
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d101      	bne.n	8006f2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e040      	b.n	8006fac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d106      	bne.n	8006f40 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f7fb fb12 	bl	8002564 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2224      	movs	r2, #36	; 0x24
 8006f44:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f022 0201 	bic.w	r2, r2, #1
 8006f54:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 f82c 	bl	8006fb4 <UART_SetConfig>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d101      	bne.n	8006f66 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	e022      	b.n	8006fac <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d002      	beq.n	8006f74 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 fb92 	bl	8007698 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	685a      	ldr	r2, [r3, #4]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006f82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	689a      	ldr	r2, [r3, #8]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006f92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f042 0201 	orr.w	r2, r2, #1
 8006fa2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 fc19 	bl	80077dc <UART_CheckIdleState>
 8006faa:	4603      	mov	r3, r0
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3708      	adds	r7, #8
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}

08006fb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fb4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8006fb8:	b08a      	sub	sp, #40	; 0x28
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	689a      	ldr	r2, [r3, #8]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	691b      	ldr	r3, [r3, #16]
 8006fd2:	431a      	orrs	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	695b      	ldr	r3, [r3, #20]
 8006fd8:	431a      	orrs	r2, r3
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	69db      	ldr	r3, [r3, #28]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	4bb8      	ldr	r3, [pc, #736]	; (80072cc <UART_SetConfig+0x318>)
 8006fea:	4013      	ands	r3, r2
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	6812      	ldr	r2, [r2, #0]
 8006ff0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ff2:	430b      	orrs	r3, r1
 8006ff4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	68da      	ldr	r2, [r3, #12]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	430a      	orrs	r2, r1
 800700a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	699b      	ldr	r3, [r3, #24]
 8007010:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4aae      	ldr	r2, [pc, #696]	; (80072d0 <UART_SetConfig+0x31c>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d004      	beq.n	8007026 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6a1b      	ldr	r3, [r3, #32]
 8007020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007022:	4313      	orrs	r3, r2
 8007024:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007036:	430a      	orrs	r2, r1
 8007038:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4aa5      	ldr	r2, [pc, #660]	; (80072d4 <UART_SetConfig+0x320>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d126      	bne.n	8007092 <UART_SetConfig+0xde>
 8007044:	4ba4      	ldr	r3, [pc, #656]	; (80072d8 <UART_SetConfig+0x324>)
 8007046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800704a:	f003 0303 	and.w	r3, r3, #3
 800704e:	2b03      	cmp	r3, #3
 8007050:	d81a      	bhi.n	8007088 <UART_SetConfig+0xd4>
 8007052:	a201      	add	r2, pc, #4	; (adr r2, 8007058 <UART_SetConfig+0xa4>)
 8007054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007058:	08007069 	.word	0x08007069
 800705c:	08007079 	.word	0x08007079
 8007060:	08007071 	.word	0x08007071
 8007064:	08007081 	.word	0x08007081
 8007068:	2301      	movs	r3, #1
 800706a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800706e:	e105      	b.n	800727c <UART_SetConfig+0x2c8>
 8007070:	2302      	movs	r3, #2
 8007072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007076:	e101      	b.n	800727c <UART_SetConfig+0x2c8>
 8007078:	2304      	movs	r3, #4
 800707a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800707e:	e0fd      	b.n	800727c <UART_SetConfig+0x2c8>
 8007080:	2308      	movs	r3, #8
 8007082:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007086:	e0f9      	b.n	800727c <UART_SetConfig+0x2c8>
 8007088:	2310      	movs	r3, #16
 800708a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800708e:	bf00      	nop
 8007090:	e0f4      	b.n	800727c <UART_SetConfig+0x2c8>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a91      	ldr	r2, [pc, #580]	; (80072dc <UART_SetConfig+0x328>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d138      	bne.n	800710e <UART_SetConfig+0x15a>
 800709c:	4b8e      	ldr	r3, [pc, #568]	; (80072d8 <UART_SetConfig+0x324>)
 800709e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070a2:	f003 030c 	and.w	r3, r3, #12
 80070a6:	2b0c      	cmp	r3, #12
 80070a8:	d82c      	bhi.n	8007104 <UART_SetConfig+0x150>
 80070aa:	a201      	add	r2, pc, #4	; (adr r2, 80070b0 <UART_SetConfig+0xfc>)
 80070ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b0:	080070e5 	.word	0x080070e5
 80070b4:	08007105 	.word	0x08007105
 80070b8:	08007105 	.word	0x08007105
 80070bc:	08007105 	.word	0x08007105
 80070c0:	080070f5 	.word	0x080070f5
 80070c4:	08007105 	.word	0x08007105
 80070c8:	08007105 	.word	0x08007105
 80070cc:	08007105 	.word	0x08007105
 80070d0:	080070ed 	.word	0x080070ed
 80070d4:	08007105 	.word	0x08007105
 80070d8:	08007105 	.word	0x08007105
 80070dc:	08007105 	.word	0x08007105
 80070e0:	080070fd 	.word	0x080070fd
 80070e4:	2300      	movs	r3, #0
 80070e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070ea:	e0c7      	b.n	800727c <UART_SetConfig+0x2c8>
 80070ec:	2302      	movs	r3, #2
 80070ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070f2:	e0c3      	b.n	800727c <UART_SetConfig+0x2c8>
 80070f4:	2304      	movs	r3, #4
 80070f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80070fa:	e0bf      	b.n	800727c <UART_SetConfig+0x2c8>
 80070fc:	2308      	movs	r3, #8
 80070fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007102:	e0bb      	b.n	800727c <UART_SetConfig+0x2c8>
 8007104:	2310      	movs	r3, #16
 8007106:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800710a:	bf00      	nop
 800710c:	e0b6      	b.n	800727c <UART_SetConfig+0x2c8>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a73      	ldr	r2, [pc, #460]	; (80072e0 <UART_SetConfig+0x32c>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d125      	bne.n	8007164 <UART_SetConfig+0x1b0>
 8007118:	4b6f      	ldr	r3, [pc, #444]	; (80072d8 <UART_SetConfig+0x324>)
 800711a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800711e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007122:	2b10      	cmp	r3, #16
 8007124:	d011      	beq.n	800714a <UART_SetConfig+0x196>
 8007126:	2b10      	cmp	r3, #16
 8007128:	d802      	bhi.n	8007130 <UART_SetConfig+0x17c>
 800712a:	2b00      	cmp	r3, #0
 800712c:	d005      	beq.n	800713a <UART_SetConfig+0x186>
 800712e:	e014      	b.n	800715a <UART_SetConfig+0x1a6>
 8007130:	2b20      	cmp	r3, #32
 8007132:	d006      	beq.n	8007142 <UART_SetConfig+0x18e>
 8007134:	2b30      	cmp	r3, #48	; 0x30
 8007136:	d00c      	beq.n	8007152 <UART_SetConfig+0x19e>
 8007138:	e00f      	b.n	800715a <UART_SetConfig+0x1a6>
 800713a:	2300      	movs	r3, #0
 800713c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007140:	e09c      	b.n	800727c <UART_SetConfig+0x2c8>
 8007142:	2302      	movs	r3, #2
 8007144:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007148:	e098      	b.n	800727c <UART_SetConfig+0x2c8>
 800714a:	2304      	movs	r3, #4
 800714c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007150:	e094      	b.n	800727c <UART_SetConfig+0x2c8>
 8007152:	2308      	movs	r3, #8
 8007154:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007158:	e090      	b.n	800727c <UART_SetConfig+0x2c8>
 800715a:	2310      	movs	r3, #16
 800715c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007160:	bf00      	nop
 8007162:	e08b      	b.n	800727c <UART_SetConfig+0x2c8>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a5e      	ldr	r2, [pc, #376]	; (80072e4 <UART_SetConfig+0x330>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d125      	bne.n	80071ba <UART_SetConfig+0x206>
 800716e:	4b5a      	ldr	r3, [pc, #360]	; (80072d8 <UART_SetConfig+0x324>)
 8007170:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007174:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007178:	2b40      	cmp	r3, #64	; 0x40
 800717a:	d011      	beq.n	80071a0 <UART_SetConfig+0x1ec>
 800717c:	2b40      	cmp	r3, #64	; 0x40
 800717e:	d802      	bhi.n	8007186 <UART_SetConfig+0x1d2>
 8007180:	2b00      	cmp	r3, #0
 8007182:	d005      	beq.n	8007190 <UART_SetConfig+0x1dc>
 8007184:	e014      	b.n	80071b0 <UART_SetConfig+0x1fc>
 8007186:	2b80      	cmp	r3, #128	; 0x80
 8007188:	d006      	beq.n	8007198 <UART_SetConfig+0x1e4>
 800718a:	2bc0      	cmp	r3, #192	; 0xc0
 800718c:	d00c      	beq.n	80071a8 <UART_SetConfig+0x1f4>
 800718e:	e00f      	b.n	80071b0 <UART_SetConfig+0x1fc>
 8007190:	2300      	movs	r3, #0
 8007192:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007196:	e071      	b.n	800727c <UART_SetConfig+0x2c8>
 8007198:	2302      	movs	r3, #2
 800719a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800719e:	e06d      	b.n	800727c <UART_SetConfig+0x2c8>
 80071a0:	2304      	movs	r3, #4
 80071a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071a6:	e069      	b.n	800727c <UART_SetConfig+0x2c8>
 80071a8:	2308      	movs	r3, #8
 80071aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071ae:	e065      	b.n	800727c <UART_SetConfig+0x2c8>
 80071b0:	2310      	movs	r3, #16
 80071b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071b6:	bf00      	nop
 80071b8:	e060      	b.n	800727c <UART_SetConfig+0x2c8>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a4a      	ldr	r2, [pc, #296]	; (80072e8 <UART_SetConfig+0x334>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d129      	bne.n	8007218 <UART_SetConfig+0x264>
 80071c4:	4b44      	ldr	r3, [pc, #272]	; (80072d8 <UART_SetConfig+0x324>)
 80071c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071d2:	d014      	beq.n	80071fe <UART_SetConfig+0x24a>
 80071d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071d8:	d802      	bhi.n	80071e0 <UART_SetConfig+0x22c>
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d007      	beq.n	80071ee <UART_SetConfig+0x23a>
 80071de:	e016      	b.n	800720e <UART_SetConfig+0x25a>
 80071e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071e4:	d007      	beq.n	80071f6 <UART_SetConfig+0x242>
 80071e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071ea:	d00c      	beq.n	8007206 <UART_SetConfig+0x252>
 80071ec:	e00f      	b.n	800720e <UART_SetConfig+0x25a>
 80071ee:	2300      	movs	r3, #0
 80071f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071f4:	e042      	b.n	800727c <UART_SetConfig+0x2c8>
 80071f6:	2302      	movs	r3, #2
 80071f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071fc:	e03e      	b.n	800727c <UART_SetConfig+0x2c8>
 80071fe:	2304      	movs	r3, #4
 8007200:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007204:	e03a      	b.n	800727c <UART_SetConfig+0x2c8>
 8007206:	2308      	movs	r3, #8
 8007208:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800720c:	e036      	b.n	800727c <UART_SetConfig+0x2c8>
 800720e:	2310      	movs	r3, #16
 8007210:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007214:	bf00      	nop
 8007216:	e031      	b.n	800727c <UART_SetConfig+0x2c8>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a2c      	ldr	r2, [pc, #176]	; (80072d0 <UART_SetConfig+0x31c>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d129      	bne.n	8007276 <UART_SetConfig+0x2c2>
 8007222:	4b2d      	ldr	r3, [pc, #180]	; (80072d8 <UART_SetConfig+0x324>)
 8007224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007228:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800722c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007230:	d014      	beq.n	800725c <UART_SetConfig+0x2a8>
 8007232:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007236:	d802      	bhi.n	800723e <UART_SetConfig+0x28a>
 8007238:	2b00      	cmp	r3, #0
 800723a:	d007      	beq.n	800724c <UART_SetConfig+0x298>
 800723c:	e016      	b.n	800726c <UART_SetConfig+0x2b8>
 800723e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007242:	d007      	beq.n	8007254 <UART_SetConfig+0x2a0>
 8007244:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007248:	d00c      	beq.n	8007264 <UART_SetConfig+0x2b0>
 800724a:	e00f      	b.n	800726c <UART_SetConfig+0x2b8>
 800724c:	2300      	movs	r3, #0
 800724e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007252:	e013      	b.n	800727c <UART_SetConfig+0x2c8>
 8007254:	2302      	movs	r3, #2
 8007256:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800725a:	e00f      	b.n	800727c <UART_SetConfig+0x2c8>
 800725c:	2304      	movs	r3, #4
 800725e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007262:	e00b      	b.n	800727c <UART_SetConfig+0x2c8>
 8007264:	2308      	movs	r3, #8
 8007266:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800726a:	e007      	b.n	800727c <UART_SetConfig+0x2c8>
 800726c:	2310      	movs	r3, #16
 800726e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007272:	bf00      	nop
 8007274:	e002      	b.n	800727c <UART_SetConfig+0x2c8>
 8007276:	2310      	movs	r3, #16
 8007278:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a13      	ldr	r2, [pc, #76]	; (80072d0 <UART_SetConfig+0x31c>)
 8007282:	4293      	cmp	r3, r2
 8007284:	f040 80fe 	bne.w	8007484 <UART_SetConfig+0x4d0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007288:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800728c:	2b08      	cmp	r3, #8
 800728e:	d837      	bhi.n	8007300 <UART_SetConfig+0x34c>
 8007290:	a201      	add	r2, pc, #4	; (adr r2, 8007298 <UART_SetConfig+0x2e4>)
 8007292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007296:	bf00      	nop
 8007298:	080072bd 	.word	0x080072bd
 800729c:	08007301 	.word	0x08007301
 80072a0:	080072c5 	.word	0x080072c5
 80072a4:	08007301 	.word	0x08007301
 80072a8:	080072f1 	.word	0x080072f1
 80072ac:	08007301 	.word	0x08007301
 80072b0:	08007301 	.word	0x08007301
 80072b4:	08007301 	.word	0x08007301
 80072b8:	080072f9 	.word	0x080072f9
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80072bc:	f7fe f826 	bl	800530c <HAL_RCC_GetPCLK1Freq>
 80072c0:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80072c2:	e020      	b.n	8007306 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80072c4:	4b09      	ldr	r3, [pc, #36]	; (80072ec <UART_SetConfig+0x338>)
 80072c6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80072c8:	e01d      	b.n	8007306 <UART_SetConfig+0x352>
 80072ca:	bf00      	nop
 80072cc:	efff69f3 	.word	0xefff69f3
 80072d0:	40008000 	.word	0x40008000
 80072d4:	40013800 	.word	0x40013800
 80072d8:	40021000 	.word	0x40021000
 80072dc:	40004400 	.word	0x40004400
 80072e0:	40004800 	.word	0x40004800
 80072e4:	40004c00 	.word	0x40004c00
 80072e8:	40005000 	.word	0x40005000
 80072ec:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80072f0:	f7fd ff76 	bl	80051e0 <HAL_RCC_GetSysClockFreq>
 80072f4:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80072f6:	e006      	b.n	8007306 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80072f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072fc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80072fe:	e002      	b.n	8007306 <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	76fb      	strb	r3, [r7, #27]
        break;
 8007304:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	2b00      	cmp	r3, #0
 800730a:	f000 81b9 	beq.w	8007680 <UART_SetConfig+0x6cc>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	685a      	ldr	r2, [r3, #4]
 8007312:	4613      	mov	r3, r2
 8007314:	005b      	lsls	r3, r3, #1
 8007316:	4413      	add	r3, r2
 8007318:	697a      	ldr	r2, [r7, #20]
 800731a:	429a      	cmp	r2, r3
 800731c:	d305      	bcc.n	800732a <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007324:	697a      	ldr	r2, [r7, #20]
 8007326:	429a      	cmp	r2, r3
 8007328:	d902      	bls.n	8007330 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	76fb      	strb	r3, [r7, #27]
 800732e:	e1a7      	b.n	8007680 <UART_SetConfig+0x6cc>
      }
      else
      {
        switch (clocksource)
 8007330:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007334:	2b08      	cmp	r3, #8
 8007336:	f200 8092 	bhi.w	800745e <UART_SetConfig+0x4aa>
 800733a:	a201      	add	r2, pc, #4	; (adr r2, 8007340 <UART_SetConfig+0x38c>)
 800733c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007340:	08007365 	.word	0x08007365
 8007344:	0800745f 	.word	0x0800745f
 8007348:	080073b3 	.word	0x080073b3
 800734c:	0800745f 	.word	0x0800745f
 8007350:	080073e7 	.word	0x080073e7
 8007354:	0800745f 	.word	0x0800745f
 8007358:	0800745f 	.word	0x0800745f
 800735c:	0800745f 	.word	0x0800745f
 8007360:	08007435 	.word	0x08007435
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8007364:	f7fd ffd2 	bl	800530c <HAL_RCC_GetPCLK1Freq>
 8007368:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	4619      	mov	r1, r3
 800736e:	f04f 0200 	mov.w	r2, #0
 8007372:	f04f 0300 	mov.w	r3, #0
 8007376:	f04f 0400 	mov.w	r4, #0
 800737a:	0214      	lsls	r4, r2, #8
 800737c:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007380:	020b      	lsls	r3, r1, #8
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	6852      	ldr	r2, [r2, #4]
 8007386:	0852      	lsrs	r2, r2, #1
 8007388:	4611      	mov	r1, r2
 800738a:	f04f 0200 	mov.w	r2, #0
 800738e:	eb13 0b01 	adds.w	fp, r3, r1
 8007392:	eb44 0c02 	adc.w	ip, r4, r2
 8007396:	4658      	mov	r0, fp
 8007398:	4661      	mov	r1, ip
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	f04f 0400 	mov.w	r4, #0
 80073a2:	461a      	mov	r2, r3
 80073a4:	4623      	mov	r3, r4
 80073a6:	f7f9 fb05 	bl	80009b4 <__aeabi_uldivmod>
 80073aa:	4603      	mov	r3, r0
 80073ac:	460c      	mov	r4, r1
 80073ae:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80073b0:	e058      	b.n	8007464 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	085b      	lsrs	r3, r3, #1
 80073b8:	f04f 0400 	mov.w	r4, #0
 80073bc:	49ae      	ldr	r1, [pc, #696]	; (8007678 <UART_SetConfig+0x6c4>)
 80073be:	f04f 0200 	mov.w	r2, #0
 80073c2:	eb13 0b01 	adds.w	fp, r3, r1
 80073c6:	eb44 0c02 	adc.w	ip, r4, r2
 80073ca:	4658      	mov	r0, fp
 80073cc:	4661      	mov	r1, ip
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	f04f 0400 	mov.w	r4, #0
 80073d6:	461a      	mov	r2, r3
 80073d8:	4623      	mov	r3, r4
 80073da:	f7f9 faeb 	bl	80009b4 <__aeabi_uldivmod>
 80073de:	4603      	mov	r3, r0
 80073e0:	460c      	mov	r4, r1
 80073e2:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80073e4:	e03e      	b.n	8007464 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 80073e6:	f7fd fefb 	bl	80051e0 <HAL_RCC_GetSysClockFreq>
 80073ea:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	4619      	mov	r1, r3
 80073f0:	f04f 0200 	mov.w	r2, #0
 80073f4:	f04f 0300 	mov.w	r3, #0
 80073f8:	f04f 0400 	mov.w	r4, #0
 80073fc:	0214      	lsls	r4, r2, #8
 80073fe:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007402:	020b      	lsls	r3, r1, #8
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	6852      	ldr	r2, [r2, #4]
 8007408:	0852      	lsrs	r2, r2, #1
 800740a:	4611      	mov	r1, r2
 800740c:	f04f 0200 	mov.w	r2, #0
 8007410:	eb13 0b01 	adds.w	fp, r3, r1
 8007414:	eb44 0c02 	adc.w	ip, r4, r2
 8007418:	4658      	mov	r0, fp
 800741a:	4661      	mov	r1, ip
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	f04f 0400 	mov.w	r4, #0
 8007424:	461a      	mov	r2, r3
 8007426:	4623      	mov	r3, r4
 8007428:	f7f9 fac4 	bl	80009b4 <__aeabi_uldivmod>
 800742c:	4603      	mov	r3, r0
 800742e:	460c      	mov	r4, r1
 8007430:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007432:	e017      	b.n	8007464 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	085b      	lsrs	r3, r3, #1
 800743a:	f04f 0400 	mov.w	r4, #0
 800743e:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8007442:	f144 0100 	adc.w	r1, r4, #0
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	f04f 0400 	mov.w	r4, #0
 800744e:	461a      	mov	r2, r3
 8007450:	4623      	mov	r3, r4
 8007452:	f7f9 faaf 	bl	80009b4 <__aeabi_uldivmod>
 8007456:	4603      	mov	r3, r0
 8007458:	460c      	mov	r4, r1
 800745a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800745c:	e002      	b.n	8007464 <UART_SetConfig+0x4b0>
          default:
            ret = HAL_ERROR;
 800745e:	2301      	movs	r3, #1
 8007460:	76fb      	strb	r3, [r7, #27]
            break;
 8007462:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007464:	69fb      	ldr	r3, [r7, #28]
 8007466:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800746a:	d308      	bcc.n	800747e <UART_SetConfig+0x4ca>
 800746c:	69fb      	ldr	r3, [r7, #28]
 800746e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007472:	d204      	bcs.n	800747e <UART_SetConfig+0x4ca>
        {
          huart->Instance->BRR = usartdiv;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	69fa      	ldr	r2, [r7, #28]
 800747a:	60da      	str	r2, [r3, #12]
 800747c:	e100      	b.n	8007680 <UART_SetConfig+0x6cc>
        }
        else
        {
          ret = HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	76fb      	strb	r3, [r7, #27]
 8007482:	e0fd      	b.n	8007680 <UART_SetConfig+0x6cc>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	69db      	ldr	r3, [r3, #28]
 8007488:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800748c:	f040 8084 	bne.w	8007598 <UART_SetConfig+0x5e4>
  {
    switch (clocksource)
 8007490:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007494:	2b08      	cmp	r3, #8
 8007496:	d85f      	bhi.n	8007558 <UART_SetConfig+0x5a4>
 8007498:	a201      	add	r2, pc, #4	; (adr r2, 80074a0 <UART_SetConfig+0x4ec>)
 800749a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800749e:	bf00      	nop
 80074a0:	080074c5 	.word	0x080074c5
 80074a4:	080074e5 	.word	0x080074e5
 80074a8:	08007505 	.word	0x08007505
 80074ac:	08007559 	.word	0x08007559
 80074b0:	08007521 	.word	0x08007521
 80074b4:	08007559 	.word	0x08007559
 80074b8:	08007559 	.word	0x08007559
 80074bc:	08007559 	.word	0x08007559
 80074c0:	08007541 	.word	0x08007541
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074c4:	f7fd ff22 	bl	800530c <HAL_RCC_GetPCLK1Freq>
 80074c8:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	005a      	lsls	r2, r3, #1
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	085b      	lsrs	r3, r3, #1
 80074d4:	441a      	add	r2, r3
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	fbb2 f3f3 	udiv	r3, r2, r3
 80074de:	b29b      	uxth	r3, r3
 80074e0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80074e2:	e03c      	b.n	800755e <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074e4:	f7fd ff28 	bl	8005338 <HAL_RCC_GetPCLK2Freq>
 80074e8:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	005a      	lsls	r2, r3, #1
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	085b      	lsrs	r3, r3, #1
 80074f4:	441a      	add	r2, r3
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80074fe:	b29b      	uxth	r3, r3
 8007500:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007502:	e02c      	b.n	800755e <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	085b      	lsrs	r3, r3, #1
 800750a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800750e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	6852      	ldr	r2, [r2, #4]
 8007516:	fbb3 f3f2 	udiv	r3, r3, r2
 800751a:	b29b      	uxth	r3, r3
 800751c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800751e:	e01e      	b.n	800755e <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007520:	f7fd fe5e 	bl	80051e0 <HAL_RCC_GetSysClockFreq>
 8007524:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	005a      	lsls	r2, r3, #1
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	085b      	lsrs	r3, r3, #1
 8007530:	441a      	add	r2, r3
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	fbb2 f3f3 	udiv	r3, r2, r3
 800753a:	b29b      	uxth	r3, r3
 800753c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800753e:	e00e      	b.n	800755e <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	085b      	lsrs	r3, r3, #1
 8007546:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007552:	b29b      	uxth	r3, r3
 8007554:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007556:	e002      	b.n	800755e <UART_SetConfig+0x5aa>
      default:
        ret = HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	76fb      	strb	r3, [r7, #27]
        break;
 800755c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800755e:	69fb      	ldr	r3, [r7, #28]
 8007560:	2b0f      	cmp	r3, #15
 8007562:	d916      	bls.n	8007592 <UART_SetConfig+0x5de>
 8007564:	69fb      	ldr	r3, [r7, #28]
 8007566:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800756a:	d212      	bcs.n	8007592 <UART_SetConfig+0x5de>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	b29b      	uxth	r3, r3
 8007570:	f023 030f 	bic.w	r3, r3, #15
 8007574:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007576:	69fb      	ldr	r3, [r7, #28]
 8007578:	085b      	lsrs	r3, r3, #1
 800757a:	b29b      	uxth	r3, r3
 800757c:	f003 0307 	and.w	r3, r3, #7
 8007580:	b29a      	uxth	r2, r3
 8007582:	89fb      	ldrh	r3, [r7, #14]
 8007584:	4313      	orrs	r3, r2
 8007586:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	89fa      	ldrh	r2, [r7, #14]
 800758e:	60da      	str	r2, [r3, #12]
 8007590:	e076      	b.n	8007680 <UART_SetConfig+0x6cc>
    }
    else
    {
      ret = HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	76fb      	strb	r3, [r7, #27]
 8007596:	e073      	b.n	8007680 <UART_SetConfig+0x6cc>
    }
  }
  else
  {
    switch (clocksource)
 8007598:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800759c:	2b08      	cmp	r3, #8
 800759e:	d85c      	bhi.n	800765a <UART_SetConfig+0x6a6>
 80075a0:	a201      	add	r2, pc, #4	; (adr r2, 80075a8 <UART_SetConfig+0x5f4>)
 80075a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a6:	bf00      	nop
 80075a8:	080075cd 	.word	0x080075cd
 80075ac:	080075eb 	.word	0x080075eb
 80075b0:	08007609 	.word	0x08007609
 80075b4:	0800765b 	.word	0x0800765b
 80075b8:	08007625 	.word	0x08007625
 80075bc:	0800765b 	.word	0x0800765b
 80075c0:	0800765b 	.word	0x0800765b
 80075c4:	0800765b 	.word	0x0800765b
 80075c8:	08007643 	.word	0x08007643
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075cc:	f7fd fe9e 	bl	800530c <HAL_RCC_GetPCLK1Freq>
 80075d0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	085a      	lsrs	r2, r3, #1
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	441a      	add	r2, r3
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80075e8:	e03a      	b.n	8007660 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075ea:	f7fd fea5 	bl	8005338 <HAL_RCC_GetPCLK2Freq>
 80075ee:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	085a      	lsrs	r2, r3, #1
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	441a      	add	r2, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007602:	b29b      	uxth	r3, r3
 8007604:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007606:	e02b      	b.n	8007660 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	085b      	lsrs	r3, r3, #1
 800760e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8007612:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	6852      	ldr	r2, [r2, #4]
 800761a:	fbb3 f3f2 	udiv	r3, r3, r2
 800761e:	b29b      	uxth	r3, r3
 8007620:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007622:	e01d      	b.n	8007660 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007624:	f7fd fddc 	bl	80051e0 <HAL_RCC_GetSysClockFreq>
 8007628:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	085a      	lsrs	r2, r3, #1
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	441a      	add	r2, r3
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	fbb2 f3f3 	udiv	r3, r2, r3
 800763c:	b29b      	uxth	r3, r3
 800763e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007640:	e00e      	b.n	8007660 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	085b      	lsrs	r3, r3, #1
 8007648:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	fbb2 f3f3 	udiv	r3, r2, r3
 8007654:	b29b      	uxth	r3, r3
 8007656:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007658:	e002      	b.n	8007660 <UART_SetConfig+0x6ac>
      default:
        ret = HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	76fb      	strb	r3, [r7, #27]
        break;
 800765e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	2b0f      	cmp	r3, #15
 8007664:	d90a      	bls.n	800767c <UART_SetConfig+0x6c8>
 8007666:	69fb      	ldr	r3, [r7, #28]
 8007668:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800766c:	d206      	bcs.n	800767c <UART_SetConfig+0x6c8>
    {
      huart->Instance->BRR = usartdiv;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	69fa      	ldr	r2, [r7, #28]
 8007674:	60da      	str	r2, [r3, #12]
 8007676:	e003      	b.n	8007680 <UART_SetConfig+0x6cc>
 8007678:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800768c:	7efb      	ldrb	r3, [r7, #27]
}
 800768e:	4618      	mov	r0, r3
 8007690:	3728      	adds	r7, #40	; 0x28
 8007692:	46bd      	mov	sp, r7
 8007694:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08007698 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076a4:	f003 0301 	and.w	r3, r3, #1
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d00a      	beq.n	80076c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	430a      	orrs	r2, r1
 80076c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076c6:	f003 0302 	and.w	r3, r3, #2
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00a      	beq.n	80076e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	430a      	orrs	r2, r1
 80076e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e8:	f003 0304 	and.w	r3, r3, #4
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00a      	beq.n	8007706 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	430a      	orrs	r2, r1
 8007704:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800770a:	f003 0308 	and.w	r3, r3, #8
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00a      	beq.n	8007728 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	430a      	orrs	r2, r1
 8007726:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772c:	f003 0310 	and.w	r3, r3, #16
 8007730:	2b00      	cmp	r3, #0
 8007732:	d00a      	beq.n	800774a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	430a      	orrs	r2, r1
 8007748:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800774e:	f003 0320 	and.w	r3, r3, #32
 8007752:	2b00      	cmp	r3, #0
 8007754:	d00a      	beq.n	800776c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	430a      	orrs	r2, r1
 800776a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007774:	2b00      	cmp	r3, #0
 8007776:	d01a      	beq.n	80077ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	430a      	orrs	r2, r1
 800778c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007792:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007796:	d10a      	bne.n	80077ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	430a      	orrs	r2, r1
 80077ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00a      	beq.n	80077d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	430a      	orrs	r2, r1
 80077ce:	605a      	str	r2, [r3, #4]
  }
}
 80077d0:	bf00      	nop
 80077d2:	370c      	adds	r7, #12
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr

080077dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b086      	sub	sp, #24
 80077e0:	af02      	add	r7, sp, #8
 80077e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80077ea:	f7fb f815 	bl	8002818 <HAL_GetTick>
 80077ee:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 0308 	and.w	r3, r3, #8
 80077fa:	2b08      	cmp	r3, #8
 80077fc:	d10e      	bne.n	800781c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077fe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007802:	9300      	str	r3, [sp, #0]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2200      	movs	r2, #0
 8007808:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f000 f82a 	bl	8007866 <UART_WaitOnFlagUntilTimeout>
 8007812:	4603      	mov	r3, r0
 8007814:	2b00      	cmp	r3, #0
 8007816:	d001      	beq.n	800781c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007818:	2303      	movs	r3, #3
 800781a:	e020      	b.n	800785e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f003 0304 	and.w	r3, r3, #4
 8007826:	2b04      	cmp	r3, #4
 8007828:	d10e      	bne.n	8007848 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800782a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800782e:	9300      	str	r3, [sp, #0]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2200      	movs	r2, #0
 8007834:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 f814 	bl	8007866 <UART_WaitOnFlagUntilTimeout>
 800783e:	4603      	mov	r3, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d001      	beq.n	8007848 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007844:	2303      	movs	r3, #3
 8007846:	e00a      	b.n	800785e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2220      	movs	r2, #32
 800784c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2220      	movs	r2, #32
 8007852:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800785c:	2300      	movs	r3, #0
}
 800785e:	4618      	mov	r0, r3
 8007860:	3710      	adds	r7, #16
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}

08007866 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007866:	b580      	push	{r7, lr}
 8007868:	b084      	sub	sp, #16
 800786a:	af00      	add	r7, sp, #0
 800786c:	60f8      	str	r0, [r7, #12]
 800786e:	60b9      	str	r1, [r7, #8]
 8007870:	603b      	str	r3, [r7, #0]
 8007872:	4613      	mov	r3, r2
 8007874:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007876:	e05d      	b.n	8007934 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007878:	69bb      	ldr	r3, [r7, #24]
 800787a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800787e:	d059      	beq.n	8007934 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007880:	f7fa ffca 	bl	8002818 <HAL_GetTick>
 8007884:	4602      	mov	r2, r0
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	1ad3      	subs	r3, r2, r3
 800788a:	69ba      	ldr	r2, [r7, #24]
 800788c:	429a      	cmp	r2, r3
 800788e:	d302      	bcc.n	8007896 <UART_WaitOnFlagUntilTimeout+0x30>
 8007890:	69bb      	ldr	r3, [r7, #24]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d11b      	bne.n	80078ce <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	681a      	ldr	r2, [r3, #0]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80078a4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	689a      	ldr	r2, [r3, #8]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f022 0201 	bic.w	r2, r2, #1
 80078b4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2220      	movs	r2, #32
 80078ba:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2220      	movs	r2, #32
 80078c0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2200      	movs	r2, #0
 80078c6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80078ca:	2303      	movs	r3, #3
 80078cc:	e042      	b.n	8007954 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 0304 	and.w	r3, r3, #4
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d02b      	beq.n	8007934 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	69db      	ldr	r3, [r3, #28]
 80078e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078ea:	d123      	bne.n	8007934 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80078f4:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007904:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	689a      	ldr	r2, [r3, #8]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f022 0201 	bic.w	r2, r2, #1
 8007914:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2220      	movs	r2, #32
 800791a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2220      	movs	r2, #32
 8007920:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2220      	movs	r2, #32
 8007926:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2200      	movs	r2, #0
 800792c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8007930:	2303      	movs	r3, #3
 8007932:	e00f      	b.n	8007954 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	69da      	ldr	r2, [r3, #28]
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	4013      	ands	r3, r2
 800793e:	68ba      	ldr	r2, [r7, #8]
 8007940:	429a      	cmp	r2, r3
 8007942:	bf0c      	ite	eq
 8007944:	2301      	moveq	r3, #1
 8007946:	2300      	movne	r3, #0
 8007948:	b2db      	uxtb	r3, r3
 800794a:	461a      	mov	r2, r3
 800794c:	79fb      	ldrb	r3, [r7, #7]
 800794e:	429a      	cmp	r2, r3
 8007950:	d092      	beq.n	8007878 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007952:	2300      	movs	r3, #0
}
 8007954:	4618      	mov	r0, r3
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <__libc_init_array>:
 800795c:	b570      	push	{r4, r5, r6, lr}
 800795e:	4e0d      	ldr	r6, [pc, #52]	; (8007994 <__libc_init_array+0x38>)
 8007960:	4c0d      	ldr	r4, [pc, #52]	; (8007998 <__libc_init_array+0x3c>)
 8007962:	1ba4      	subs	r4, r4, r6
 8007964:	10a4      	asrs	r4, r4, #2
 8007966:	2500      	movs	r5, #0
 8007968:	42a5      	cmp	r5, r4
 800796a:	d109      	bne.n	8007980 <__libc_init_array+0x24>
 800796c:	4e0b      	ldr	r6, [pc, #44]	; (800799c <__libc_init_array+0x40>)
 800796e:	4c0c      	ldr	r4, [pc, #48]	; (80079a0 <__libc_init_array+0x44>)
 8007970:	f000 f820 	bl	80079b4 <_init>
 8007974:	1ba4      	subs	r4, r4, r6
 8007976:	10a4      	asrs	r4, r4, #2
 8007978:	2500      	movs	r5, #0
 800797a:	42a5      	cmp	r5, r4
 800797c:	d105      	bne.n	800798a <__libc_init_array+0x2e>
 800797e:	bd70      	pop	{r4, r5, r6, pc}
 8007980:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007984:	4798      	blx	r3
 8007986:	3501      	adds	r5, #1
 8007988:	e7ee      	b.n	8007968 <__libc_init_array+0xc>
 800798a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800798e:	4798      	blx	r3
 8007990:	3501      	adds	r5, #1
 8007992:	e7f2      	b.n	800797a <__libc_init_array+0x1e>
 8007994:	08007a1c 	.word	0x08007a1c
 8007998:	08007a1c 	.word	0x08007a1c
 800799c:	08007a1c 	.word	0x08007a1c
 80079a0:	08007a20 	.word	0x08007a20

080079a4 <memset>:
 80079a4:	4402      	add	r2, r0
 80079a6:	4603      	mov	r3, r0
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d100      	bne.n	80079ae <memset+0xa>
 80079ac:	4770      	bx	lr
 80079ae:	f803 1b01 	strb.w	r1, [r3], #1
 80079b2:	e7f9      	b.n	80079a8 <memset+0x4>

080079b4 <_init>:
 80079b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079b6:	bf00      	nop
 80079b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ba:	bc08      	pop	{r3}
 80079bc:	469e      	mov	lr, r3
 80079be:	4770      	bx	lr

080079c0 <_fini>:
 80079c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079c2:	bf00      	nop
 80079c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079c6:	bc08      	pop	{r3}
 80079c8:	469e      	mov	lr, r3
 80079ca:	4770      	bx	lr
