# Ripple Carry Adder Build Test with LucidV2

Tested on:

- Debian 12.5
- AlchitryLabsV2 2.0.11 PREVIEW
- Vivado 2023.2

See `build/vivado/test-rca-v2.runs/synth_1/runme.log`:

```
INFO: [Synth 8-6155] done synthesizing module 'MI_fa' (0#1) [/media/share/Alchitry/test-rca-v2/build/vivado/test-rca-v2.srcs/sources_1/imports/source/MI_fa.v:6]
ERROR: [Synth 8-403] loop limit (65536) exceeded [/media/share/Alchitry/test-rca-v2/build/vivado/test-rca-v2.srcs/sources_1/imports/source/MI_rca_4a107a09.v:87]
ERROR: [Synth 8-6156] failed synthesizing module 'MI_rca_4a107a09' [/media/share/Alchitry/test-rca-v2/build/vivado/test-rca-v2.srcs/sources_1/imports/source/MI_rca_4a107a09.v:10]
ERROR: [Synth 8-6156] failed synthesizing module 'MI_alchitryTop' [/media/share/Alchitry/test-rca-v2/build/vivado/test-rca-v2.srcs/sources_1/imports/source/MI_alchitryTop.v:6]
```

Issue: the `repeat` loop in `rca.luc`. If compiled with plain connection, it builds successfully with AlchitryLabsV2 and can be run on Alchitry Au.

```
        repeat(i, SIZE){
            if (i == 0){
                fa.cin[0] = cin
            }
            else{
                fa.cin[i] = fa.cout[i-1]
            }

        }

        // plain connection works consistently
        // fa.cin[0] = cin
        // fa.cin[SIZE-1:1] = fa.cout[SIZE-2:0]
```

To compare with LucidV1, checkout https://github.com/natalieagus/test-rca-v1.

In particular, the rca verilog file compiled by AlchitryLabsV2 results in:

```
/*
    This file was generated automatically by Alchitry Labs 2.0.11-PREVIEW.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/
/*
  Parameters:
      SIZE = {1000} : 8
*/
module MI_rca_4a107a09 (
    input [7:0] P_a,
    input [7:0] P_b,
    input P_cin,
    output reg P_cout,
    output reg [7:0] P_s
  );
  localparam P_SIZE = 4'h8;


  reg [2:0] i;

  wire [7:0] M_fa_s;
  wire [7:0] M_fa_cout;
  reg [7:0] M_fa_a;
  reg [7:0] M_fa_b;
  reg [7:0] M_fa_cin;
  MI_fa fa_0 (
    .P_s(M_fa_s[0]),
    .P_cout(M_fa_cout[0]),
    .P_a(M_fa_a[0]),
    .P_b(M_fa_b[0]),
    .P_cin(M_fa_cin[0])
  );
  MI_fa fa_1 (
    .P_s(M_fa_s[1]),
    .P_cout(M_fa_cout[1]),
    .P_a(M_fa_a[1]),
    .P_b(M_fa_b[1]),
    .P_cin(M_fa_cin[1])
  );
  MI_fa fa_2 (
    .P_s(M_fa_s[2]),
    .P_cout(M_fa_cout[2]),
    .P_a(M_fa_a[2]),
    .P_b(M_fa_b[2]),
    .P_cin(M_fa_cin[2])
  );
  MI_fa fa_3 (
    .P_s(M_fa_s[3]),
    .P_cout(M_fa_cout[3]),
    .P_a(M_fa_a[3]),
    .P_b(M_fa_b[3]),
    .P_cin(M_fa_cin[3])
  );
  MI_fa fa_4 (
    .P_s(M_fa_s[4]),
    .P_cout(M_fa_cout[4]),
    .P_a(M_fa_a[4]),
    .P_b(M_fa_b[4]),
    .P_cin(M_fa_cin[4])
  );
  MI_fa fa_5 (
    .P_s(M_fa_s[5]),
    .P_cout(M_fa_cout[5]),
    .P_a(M_fa_a[5]),
    .P_b(M_fa_b[5]),
    .P_cin(M_fa_cin[5])
  );
  MI_fa fa_6 (
    .P_s(M_fa_s[6]),
    .P_cout(M_fa_cout[6]),
    .P_a(M_fa_a[6]),
    .P_b(M_fa_b[6]),
    .P_cin(M_fa_cin[6])
  );
  MI_fa fa_7 (
    .P_s(M_fa_s[7]),
    .P_cout(M_fa_cout[7]),
    .P_a(M_fa_a[7]),
    .P_b(M_fa_b[7]),
    .P_cin(M_fa_cin[7])
  );

  always @* begin
    M_fa_a = P_a;
    M_fa_b = P_b;
    for (i = 0; i < (0) + (4'h8) * (1); i = i + (1)) begin // this is line 87 mentioned problematic in the log
      if (i == 1'h0) begin
        M_fa_cin[(1'h0)] = P_cin;
      end else begin
        M_fa_cin[(i)] = M_fa_cout[(i - 1'h1)];
      end
    end
    P_cout = M_fa_cout[(5'h7)];
    P_s = M_fa_s;
  end

endmodule
```

And LucidV1 compilation results in:

```
/*
   This file was generated automatically by Alchitry Labs version 1.2.7.
   Do not edit this file directly. Instead edit the original Lucid source.
   This is a temporary file and any changes made to it will be destroyed.
*/

/*
   Parameters:
     SIZE = SIZE
*/
module rca_1 (
    input [7:0] a,
    input [7:0] b,
    input cin,
    output reg cout,
    output reg [7:0] s
  );

  localparam SIZE = 4'h8;


  wire [(4'h8+0)-1:0] M_fa_s;
  wire [(4'h8+0)-1:0] M_fa_cout;
  reg [(4'h8+0)-1:0] M_fa_a;
  reg [(4'h8+0)-1:0] M_fa_b;
  reg [(4'h8+0)-1:0] M_fa_cin;

  genvar GEN_fa0;
  generate
  for (GEN_fa0=0;GEN_fa0<4'h8;GEN_fa0=GEN_fa0+1) begin: fa_gen_0
    fa_3 fa (
      .a(M_fa_a[GEN_fa0*(1)+(1)-1-:(1)]),
      .b(M_fa_b[GEN_fa0*(1)+(1)-1-:(1)]),
      .cin(M_fa_cin[GEN_fa0*(1)+(1)-1-:(1)]),
      .s(M_fa_s[GEN_fa0*(1)+(1)-1-:(1)]),
      .cout(M_fa_cout[GEN_fa0*(1)+(1)-1-:(1)])
    );
  end
  endgenerate

  integer i;

  always @* begin
    M_fa_a = a;
    M_fa_b = b;
    for (i = 1'h0; i < 4'h8; i = i + 1) begin
      if (i == 1'h0) begin
        M_fa_cin[0+0-:1] = cin;
      end else begin
        M_fa_cin[(i)*1+0-:1] = M_fa_cout[(i - 1'h1)*1+0-:1];
      end
    end
    cout = M_fa_cout[7+0-:1];
    s = M_fa_s;
  end
endmodule

```
