#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Apr 11 17:37:31 2018
# Process ID: 12420
# Current directory: D:/Calculations/project_3/project_1.runs/synth_1
# Command line: vivado.exe -log main.vds -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/Calculations/project_3/project_1.runs/synth_1/main.vds
# Journal file: D:/Calculations/project_3/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_parts/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2018.03' and will expire in -11 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 325.941 ; gain = 149.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:238]
INFO: [Synth 8-638] synthesizing module 'calc_wrapper' [D:/Calculations/project_3/project_1.srcs/sources_1/imports/hdl/calc_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'calc' [D:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/hdl/calc.v:13]
INFO: [Synth 8-638] synthesizing module 'calc_floating_point_0_0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ip/calc_floating_point_0_0/synth/calc_floating_point_0_0.vhd:78]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ip/calc_floating_point_0_0/synth/calc_floating_point_0_0.vhd:208]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12443]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7125]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1399]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1400]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1450]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7675]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'axi_slave_3to1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3752]
INFO: [Synth 8-256] done synthesizing module 'axi_slave_3to1' (1#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3752]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (2#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_fma' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:86160]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1399]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1400]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1450]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7675]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:86268]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:86281]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:86286]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:86291]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:86296]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:86303]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:86326]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:86349]
INFO: [Synth 8-638] synthesizing module 'flt_fma_specialcase' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:79892]
INFO: [Synth 8-638] synthesizing module 'special_detect' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (2#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay' (3#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (3#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized0' (3#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (4#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (5#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (5#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized1' (5#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized2' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (5#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized2' (5#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (6#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized3' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (6#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized3' (6#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized4' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (6#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized4' (6#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized5' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (6#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized5' (6#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_specialcase' (7#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:79892]
INFO: [Synth 8-638] synthesizing module 'flt_fma_mul' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:85916]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:85939]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1399]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1400]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1450]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:85928]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:862]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:863]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:884]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:891]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:901]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:910]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:932]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:939]
INFO: [Synth 8-638] synthesizing module 'dsp' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1374]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1466]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1467]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1469]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1470]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1484]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1485]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1488]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1399]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1400]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1450]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:8892]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:8913]
INFO: [Synth 8-638] synthesizing module 'op_resize' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (8#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'delay_line' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (9#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (9#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (9#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized2' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized2' (9#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:11052]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized3' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized3' (9#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:11052]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized4' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized4' (9#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp' (10#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_viv' (11#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_mul' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:85916]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized6' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized6' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized7' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized7' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized8' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized8' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized9' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized9' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized10' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized10' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized11' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized11' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized12' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized12' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_fma_add' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:85774]
INFO: [Synth 8-638] synthesizing module 'flt_fma_add_logic' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:85339]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized13' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized13' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized14' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized14' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized15' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized15' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized16' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized16' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized17' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized17' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_fma_align_add' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:84709]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized18' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized18' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized19' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized19' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized20' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized20' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized21' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized21' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_fma_alignment' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:82955]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30101]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized22' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized22' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized23' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized23' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized24' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized24' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized25' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized25' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized26' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized26' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized27' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized27' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'MUX0' to cell 'MUXF7' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30325]
INFO: [Synth 8-113] binding component instance 'MUX1' to cell 'MUXF7' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30332]
INFO: [Synth 8-113] binding component instance 'MUX2' to cell 'MUXF8' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30339]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized28' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized28' (12#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel' (13#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30101]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized29' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (13#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized29' (13#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (13#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'carry_xor' to cell 'XORCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:83123]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized30' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (13#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized30' (13#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'compare_ge' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:39467]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized31' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (13#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized31' (13#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (13#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_ge' (14#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:39467]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized32' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (14#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized32' (14#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30592]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized33' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (14#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized33' (14#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized34' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (14#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized34' (14#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized35' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (14#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized35' (14#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized36' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (14#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized36' (14#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (15#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized37' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (15#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized37' (15#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized38' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (15#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized38' (15#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_alignment' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:82955]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized39' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized39' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized40' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized40' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized41' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized41' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized42' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized42' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized43' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized43' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized44' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized44' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized45' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized45' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized46' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized46' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_fma_addsub' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:84493]
INFO: [Synth 8-638] synthesizing module 'flt_fma_addsub_dsp1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:83418]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized47' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized47' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized48' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized48' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized49' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized49' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized50' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized50' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized51' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized51' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized52' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized52' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized53' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized53' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized54' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized54' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized55' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized55' (16#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized56' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized56' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized57' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized57' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized58' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized58' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized59' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized59' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized60' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized60' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized61' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized61' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized62' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized62' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized63' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized63' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized64' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized64' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized65' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized65' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized66' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized66' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized67' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized67' (17#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_addsub_dsp1' (18#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:83418]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_addsub' (19#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:84493]
INFO: [Synth 8-3936] Found unconnected internal register 'abs_dist_mux_reg' and it is trimmed from '10' to '9' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:84832]
INFO: [Synth 8-3936] Found unconnected internal register 'abs_dist_int_mux_reg' and it is trimmed from '10' to '9' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:84828]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_align_add' (20#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:84709]
INFO: [Synth 8-638] synthesizing module 'flt_fma_norm_logic' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:85106]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31999]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized68' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (20#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized68' (20#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (20#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized69' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (20#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized69' (20#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (20#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized70' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (20#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized70' (20#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'mux4' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized71' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (20#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized71' (20#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized72' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized72' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized73' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized73' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized74' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized151' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized151' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized74' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized75' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized153' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized153' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized75' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized76' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized155' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized155' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized76' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized77' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized157' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized157' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized77' (21#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31999]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized78' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized159' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized159' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized78' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30592]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized79' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized161' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized161' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized79' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized80' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized163' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized163' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized80' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized81' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized165' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized165' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized81' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized0' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized82' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized167' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized167' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized82' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_fma_renorm_and_round_logic' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:80810]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized83' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized169' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized169' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized83' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized84' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized171' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized171' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized84' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized85' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized173' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized173' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized85' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized86' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized175' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized175' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized86' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized87' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized177' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized177' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized87' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized88' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized179' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized179' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized88' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized89' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized181' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized181' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized89' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized90' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized183' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized183' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized90' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized91' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized185' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized185' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized91' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized92' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized187' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized187' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized92' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized93' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized189' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized189' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized93' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized94' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized191' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized191' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized94' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized95' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized193' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized193' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized95' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized96' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'd:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized195' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized195' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized96' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_fma_round_bit' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:80201]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized97' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized197' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized197' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized97' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'and_mux' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:80297]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28878]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized98' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized199' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized199' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized98' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (22#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28873]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (23#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28878]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_round_bit' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:80201]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized99' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized201' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized201' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized99' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized100' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized203' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized203' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized100' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized101' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized205' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized205' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized101' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized102' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized207' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized207' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized102' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized103' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized209' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized209' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized103' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized104' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized211' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized211' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized104' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized105' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized213' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized213' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized105' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized106' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized215' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized215' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized106' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (24#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
WARNING: [Synth 8-3848] Net fixed_point_bit in module/entity flt_fma_renorm_and_round_logic does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:80859]
WARNING: [Synth 8-3848] Net sign_bit in module/entity flt_fma_renorm_and_round_logic does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:80857]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_renorm_and_round_logic' (25#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:80810]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_norm_logic' (26#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:85106]
INFO: [Synth 8-638] synthesizing module 'flt_fma_add_exp' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:81832]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_compare' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized107' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized217' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized217' (26#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized107' (26#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (26#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (27#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_compare' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized108' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized219' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized219' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized108' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized109' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized221' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized221' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized109' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized110' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized223' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized223' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized110' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized111' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized225' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized225' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized111' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized112' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized227' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized227' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized112' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized113' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized229' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized229' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized113' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized114' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized231' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized231' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized114' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized115' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized233' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized233' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized115' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized116' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized235' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized235' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized116' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized117' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized237' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized237' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized117' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized118' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized239' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized239' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized118' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized119' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized241' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized241' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized119' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized120' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized243' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized243' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized120' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized121' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized245' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized245' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized121' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized122' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized247' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized247' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized122' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized123' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized249' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized249' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized123' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized124' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized251' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized251' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized124' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized125' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized253' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized253' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized125' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized126' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized255' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized255' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized126' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized127' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized257' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized257' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized127' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized128' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized259' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized259' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized128' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized129' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized261' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized261' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized129' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized130' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized263' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized263' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized130' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized131' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized265' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized265' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized131' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized132' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized267' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized267' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized132' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized133' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized133' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized134' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized134' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized135' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized135' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized136' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized136' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized137' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized137' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized138' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized138' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized139' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized139' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized140' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized140' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized141' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized141' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized142' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized142' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized143' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized143' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized144' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized144' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized145' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized145' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized146' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized146' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized147' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized147' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized148' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized148' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized149' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized149' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized150' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized150' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv_exp' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:41823]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized151' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized151' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized152' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized152' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized153' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized153' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized154' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized154' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized155' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized155' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized156' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized156' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized157' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized157' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized158' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized158' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized159' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized159' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized160' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized160' (28#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv_exp' (29#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:41823]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_fma_add_exp does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:81822]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_add_exp' (30#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:81832]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized161' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' (30#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized161' (30#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (31#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_add_logic' (32#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:85339]
INFO: [Synth 8-256] done synthesizing module 'flt_fma_add' (33#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:85774]
INFO: [Synth 8-256] done synthesizing module 'flt_fma' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:86160]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized162' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized162' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized163' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized163' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized164' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized164' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized165' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized165' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized166' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized166' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized167' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized167' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized168' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized168' (34#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv' (35#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1' (36#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'calc_floating_point_0_0' (37#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ip/calc_floating_point_0_0/synth/calc_floating_point_0_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'calc_floating_point_1_0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ip/calc_floating_point_1_0/synth/calc_floating_point_1_0.vhd:75]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'axi_slave_2to1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3270]
INFO: [Synth 8-256] done synthesizing module 'axi_slave_2to1' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3270]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized340' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized340' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_add' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized169' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized342' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized342' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized169' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized170' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized344' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized344' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized170' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized171' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized346' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized346' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized171' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized172' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized348' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized348' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized172' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized173' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized350' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized350' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized173' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized174' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized352' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized352' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized174' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized175' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized354' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized354' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized175' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized176' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized356' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized356' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized176' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized177' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized358' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized358' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized177' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized178' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized360' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized360' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized178' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized179' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized362' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized362' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized179' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized180' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized364' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized364' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized180' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized181' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized366' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized366' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized181' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized182' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized368' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized368' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized182' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized183' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized370' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized370' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized183' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized184' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized372' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized372' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized184' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized185' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized374' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized374' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized185' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized186' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized376' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized376' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized186' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized187' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized378' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized378' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized187' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized188' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized380' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized380' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized188' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized189' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized382' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized382' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized189' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized190' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized384' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized384' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized190' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized191' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized386' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized386' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized191' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized192' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized388' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized388' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized192' (38#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (39#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized193' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized390' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized390' (39#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized193' (39#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized194' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized392' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized392' (39#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized194' (39#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized195' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized394' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized394' (39#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized195' (39#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized196' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized396' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized396' (39#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized196' (39#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized197' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized398' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized398' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized197' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized198' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized400' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized400' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized198' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized199' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized402' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized402' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized199' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized200' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized404' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized404' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized200' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized201' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized406' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized406' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized201' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized202' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized408' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized408' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized202' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized203' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized410' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized410' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized203' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized204' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized412' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized412' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized204' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized205' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized414' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized414' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized205' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized206' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized416' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized416' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized206' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized207' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized418' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized418' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized207' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized208' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized420' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized420' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized208' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (40#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp_sp' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized209' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized422' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized422' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized209' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized210' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized424' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized424' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized210' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized211' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized426' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized426' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized211' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized212' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized428' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized428' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized212' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_compare__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized213' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized430' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized430' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized213' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized0' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_compare__parameterized0' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized214' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized432' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized432' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized214' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized215' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized434' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized434' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized215' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized216' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized436' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized436' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized216' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized217' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized438' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized438' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized217' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized218' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized440' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized440' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized218' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized219' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized442' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized442' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized219' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized220' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized444' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized444' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized220' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized221' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized446' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized446' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized221' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized222' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized448' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized448' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized222' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized223' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized450' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized450' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized223' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized224' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized452' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized452' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized224' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized225' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized454' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized454' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized225' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized226' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized456' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized456' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized226' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized227' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized458' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized458' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized227' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized228' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized460' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized460' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized228' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized229' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized462' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized462' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized229' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized230' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized464' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized464' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized230' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized231' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized466' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized466' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized231' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized232' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized468' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized468' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized232' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized233' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized470' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized470' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized233' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized234' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized472' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized472' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized234' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized235' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized474' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized474' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized235' (41#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp_sp does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59936]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp_sp' (42#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized236' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized476' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized476' (42#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized236' (42#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (42#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (43#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized237' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized478' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized478' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized237' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized238' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized480' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized480' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized238' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized239' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized482' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized482' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized239' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized240' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized484' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized484' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized240' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized241' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized486' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized486' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized241' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized242' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized488' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized488' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized242' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized243' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized490' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized490' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized243' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized1' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized1' (44#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'calc_floating_point_1_0' (45#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ip/calc_floating_point_1_0/synth/calc_floating_point_1_0.vhd:75]
INFO: [Synth 8-638] synthesizing module 'calc_floating_point_2_0' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ip/calc_floating_point_2_0/synth/calc_floating_point_2_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'calc_floating_point_2_0' (46#1) [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ip/calc_floating_point_2_0/synth/calc_floating_point_2_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'calc' (47#1) [D:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/hdl/calc.v:13]
INFO: [Synth 8-256] done synthesizing module 'calc_wrapper' (48#1) [D:/Calculations/project_3/project_1.srcs/sources_1/imports/hdl/calc_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (49#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (49#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (50#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (51#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'bindec' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5128]
INFO: [Synth 8-256] done synthesizing module 'bindec' (52#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5128]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (53#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16281]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (54#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (55#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (55#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:5391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (56#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (57#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (58#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (59#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (60#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory' (61#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4768]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (62#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized0' (62#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized1' (62#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (63#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (64#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare' (65#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (66#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (67#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (68#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' (68#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' (68#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (69#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (70#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (71#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (72#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (73#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (74#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (75#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (76#1) [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'main' (77#1) [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 589.105 ; gain = 412.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin RND_BIT_GEN:FIXED_POINT to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:81055]
INFO: [Synth 8-3295] tying undriven pin RND_BIT_GEN:SIGN to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:81055]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/blk_mem_gen_v8_3_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:34 ; elapsed = 00:02:40 . Memory (MB): peak = 589.105 ; gain = 412.926
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO/U0'
Finished Parsing XDC File [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO/U0'
Parsing XDC File [D:/Calculations/project_3/project_1.srcs/constrs_1/imports/FPGA/Nexys4_Master.xdc]
Finished Parsing XDC File [D:/Calculations/project_3/project_1.srcs/constrs_1/imports/FPGA/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Calculations/project_3/project_1.srcs/constrs_1/imports/FPGA/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Calculations/project_3/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Calculations/project_3/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Calculations/project_3/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'FIFO/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance rd_clk]'. [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:54]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:54]
Finished Parsing XDC File [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'FIFO/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Calculations/project_3/project_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 82 instances were transformed.
  FDE => FDRE: 82 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 693.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:46 ; elapsed = 00:02:53 . Memory (MB): peak = 693.246 ; gain = 517.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:46 ; elapsed = 00:02:53 . Memory (MB): peak = 693.246 ; gain = 517.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for FIFO/U0. (constraint file  D:/Calculations/project_3/project_1.runs/synth_1/dont_touch.xdc, line 33).
Applied set_property DONT_TOUCH = true for FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UUT/calc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UUT/calc_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UUT/calc_i/floating_point_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UUT/calc_i/floating_point_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:46 ; elapsed = 00:02:53 . Memory (MB): peak = 693.246 ; gain = 517.066
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flow_sel_pre_op" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_nan" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_inf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_zero" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'aclken2_reg' into 'aclken_reg' [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:180]
INFO: [Synth 8-4471] merging register 'aclken3_reg' into 'aclken_reg' [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:180]
INFO: [Synth 8-4471] merging register 'b_valid_reg' into 'a_valid_reg' [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:193]
INFO: [Synth 8-4471] merging register 'c_valid_reg' into 'a_valid_reg' [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:194]
INFO: [Synth 8-4471] merging register 'reset1_reg' into 'a_valid_reg' [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:195]
INFO: [Synth 8-4471] merging register 'result_input2_valid_reg' into 'D_valid_reg' [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:220]
INFO: [Synth 8-4471] merging register 'reset2_reg' into 'D_valid_reg' [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:221]
INFO: [Synth 8-4471] merging register 'result_input3_valid_reg' into 'k_valid_reg' [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:246]
INFO: [Synth 8-4471] merging register 'E_valid_reg' into 'k_valid_reg' [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:247]
INFO: [Synth 8-4471] merging register 'reset3_reg' into 'k_valid_reg' [D:/Calculations/project_3/project_1.srcs/sources_1/new/main.v:248]
INFO: [Synth 8-5546] ROM "TempOld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "read_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "A" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:53 ; elapsed = 00:03:03 . Memory (MB): peak = 693.246 ; gain = 517.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:54 ; elapsed = 00:03:03 . Memory (MB): peak = 693.246 ; gain = 517.066
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0:0]' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-4471] merging register 'SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' into 'SUB_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:435]
INFO: [Synth 8-4471] merging register 'aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1:0]' into 'aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1:0]' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-4471] merging register 'aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.first_q_reg[0:0]' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-4471] merging register 'aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' into 'ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:435]
INFO: [Synth 8-3936] Found unconnected internal register 'aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-4471] merging register 'ROUND/EXP_INC_RND1_DELAY/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0:0]' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9]' and it is trimmed from '10' to '9' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8]' and it is trimmed from '10' to '9' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '10' to '9' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '10' to '9' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '10' to '9' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '10' to '9' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '10' to '9' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '10' to '9' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:435]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '10' to '9' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0:0]' [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:435]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Calculations/project_3/project_1.srcs/sources_1/bd/calc/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_exp.downsize_exp/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_a/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_b/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FMA_OP.OP/special_detect/detector_c/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "read_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "TempOld" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:03:06 . Memory (MB): peak = 693.246 ; gain = 517.066
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:57 ; elapsed = 00:03:06 . Memory (MB): peak = 693.246 ; gain = 517.066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][0] ' (FDCE) to '\TempOld_reg[19][1] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][1] ' (FDCE) to '\TempOld_reg[19][2] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][2] ' (FDCE) to '\TempOld_reg[19][3] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][3] ' (FDCE) to '\TempOld_reg[19][4] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][4] ' (FDCE) to '\TempOld_reg[19][5] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][5] ' (FDCE) to '\TempOld_reg[19][6] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][6] ' (FDCE) to '\TempOld_reg[19][7] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][7] ' (FDCE) to '\TempOld_reg[19][8] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][8] ' (FDCE) to '\TempOld_reg[19][9] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][9] ' (FDCE) to '\TempOld_reg[19][10] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][10] ' (FDCE) to '\TempOld_reg[19][11] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][11] ' (FDCE) to '\TempOld_reg[19][12] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][12] ' (FDCE) to '\TempOld_reg[19][13] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][13] ' (FDCE) to '\TempOld_reg[19][14] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][14] ' (FDCE) to '\TempOld_reg[19][15] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][15] ' (FDCE) to '\TempOld_reg[19][16] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][16] ' (FDCE) to '\TempOld_reg[19][17] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][17] ' (FDCE) to '\TempOld_reg[19][18] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][18] ' (FDCE) to '\TempOld_reg[19][19] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][19] ' (FDCE) to '\TempOld_reg[19][20] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][20] ' (FDCE) to '\TempOld_reg[19][21] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][21] ' (FDCE) to '\TempOld_reg[19][22] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][22] ' (FDCE) to '\TempOld_reg[19][30] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][23] ' (FDPE) to '\TempOld_reg[19][24] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][24] ' (FDPE) to '\TempOld_reg[19][25] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][25] ' (FDPE) to '\TempOld_reg[19][26] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][26] ' (FDPE) to '\TempOld_reg[19][27] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][27] ' (FDPE) to '\TempOld_reg[19][28] '
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][28] ' (FDPE) to '\TempOld_reg[19][29] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TempOld_reg[19][29] )
INFO: [Synth 8-3886] merging instance '\TempOld_reg[19][30] ' (FDCE) to '\TempOld_reg[19][31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TempOld_reg[19][31] )
INFO: [Synth 8-3886] merging instance '\state3_reg[2] ' (FDCE) to '\state3_reg[3] '
INFO: [Synth 8-3886] merging instance '\state3_reg[3] ' (FDCE) to '\state3_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state3_reg[1] )
INFO: [Synth 8-3886] merging instance '\state2_reg[2] ' (FDCE) to '\state2_reg[3] '
INFO: [Synth 8-3886] merging instance '\state2_reg[3] ' (FDCE) to '\state2_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state2_reg[1] )
INFO: [Synth 8-3886] merging instance '\state_reg[2] ' (FDCE) to '\state_reg[3] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[3] )
INFO: [Synth 8-3886] merging instance '\k_reg[0] ' (FDE) to '\k_reg[1] '
INFO: [Synth 8-3886] merging instance '\k_reg[1] ' (FDE) to '\k_reg[9] '
INFO: [Synth 8-3886] merging instance '\k_reg[2] ' (FDE) to '\k_reg[3] '
INFO: [Synth 8-3886] merging instance '\k_reg[3] ' (FDE) to '\k_reg[4] '
INFO: [Synth 8-3886] merging instance '\k_reg[4] ' (FDE) to '\k_reg[5] '
INFO: [Synth 8-3886] merging instance '\k_reg[5] ' (FDE) to '\k_reg[6] '
INFO: [Synth 8-3886] merging instance '\k_reg[6] ' (FDE) to '\k_reg[7] '
INFO: [Synth 8-3886] merging instance '\k_reg[7] ' (FDE) to '\k_reg[8] '
INFO: [Synth 8-3886] merging instance '\k_reg[8] ' (FDE) to '\k_reg[10] '
INFO: [Synth 8-3886] merging instance '\k_reg[9] ' (FDE) to '\k_reg[12] '
INFO: [Synth 8-3886] merging instance '\k_reg[10] ' (FDE) to '\k_reg[11] '
INFO: [Synth 8-3886] merging instance '\k_reg[11] ' (FDE) to '\k_reg[13] '
INFO: [Synth 8-3886] merging instance '\k_reg[12] ' (FDE) to '\k_reg[18] '
INFO: [Synth 8-3886] merging instance '\k_reg[13] ' (FDE) to '\k_reg[14] '
INFO: [Synth 8-3886] merging instance '\k_reg[14] ' (FDE) to '\k_reg[15] '
INFO: [Synth 8-3886] merging instance '\k_reg[15] ' (FDE) to '\k_reg[16] '
INFO: [Synth 8-3886] merging instance '\k_reg[16] ' (FDE) to '\k_reg[17] '
INFO: [Synth 8-3886] merging instance '\k_reg[17] ' (FDE) to '\k_reg[19] '
INFO: [Synth 8-3886] merging instance '\k_reg[18] ' (FDE) to '\k_reg[20] '
INFO: [Synth 8-3886] merging instance '\k_reg[19] ' (FDE) to '\k_reg[21] '
INFO: [Synth 8-3886] merging instance '\k_reg[20] ' (FDE) to '\k_reg[23] '
INFO: [Synth 8-3886] merging instance '\k_reg[21] ' (FDE) to '\k_reg[22] '
INFO: [Synth 8-3886] merging instance '\k_reg[22] ' (FDE) to '\k_reg[25] '
INFO: [Synth 8-3886] merging instance '\k_reg[23] ' (FDE) to '\k_reg[24] '
INFO: [Synth 8-3886] merging instance '\k_reg[24] ' (FDE) to '\k_reg[26] '
INFO: [Synth 8-3886] merging instance '\k_reg[25] ' (FDE) to '\k_reg[27] '
INFO: [Synth 8-3886] merging instance '\k_reg[26] ' (FDE) to '\k_reg[30] '
INFO: [Synth 8-3886] merging instance '\k_reg[27] ' (FDE) to '\k_reg[28] '
INFO: [Synth 8-3886] merging instance '\k_reg[28] ' (FDE) to '\k_reg[29] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\k_reg[29] )
INFO: [Synth 8-3886] merging instance '\k_reg[30] ' (FDE) to '\k_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\k_reg[31] )
INFO: [Synth 8-3886] merging instance '\A_reg[0] ' (FDE) to '\A_reg[1] '
INFO: [Synth 8-3886] merging instance '\A_reg[1] ' (FDE) to '\A_reg[2] '
INFO: [Synth 8-3886] merging instance '\A_reg[2] ' (FDE) to '\A_reg[3] '
INFO: [Synth 8-3886] merging instance '\A_reg[3] ' (FDE) to '\A_reg[4] '
INFO: [Synth 8-3886] merging instance '\A_reg[4] ' (FDE) to '\A_reg[5] '
INFO: [Synth 8-3886] merging instance '\A_reg[5] ' (FDE) to '\A_reg[6] '
INFO: [Synth 8-3886] merging instance '\A_reg[6] ' (FDE) to '\A_reg[7] '
INFO: [Synth 8-3886] merging instance '\A_reg[7] ' (FDE) to '\A_reg[8] '
INFO: [Synth 8-3886] merging instance '\A_reg[8] ' (FDE) to '\A_reg[9] '
INFO: [Synth 8-3886] merging instance '\A_reg[9] ' (FDE) to '\A_reg[10] '
INFO: [Synth 8-3886] merging instance '\A_reg[10] ' (FDE) to '\A_reg[11] '
INFO: [Synth 8-3886] merging instance '\A_reg[11] ' (FDE) to '\A_reg[12] '
INFO: [Synth 8-3886] merging instance '\A_reg[12] ' (FDE) to '\A_reg[13] '
INFO: [Synth 8-3886] merging instance '\A_reg[13] ' (FDE) to '\A_reg[14] '
INFO: [Synth 8-3886] merging instance '\A_reg[14] ' (FDE) to '\A_reg[15] '
INFO: [Synth 8-3886] merging instance '\A_reg[15] ' (FDE) to '\A_reg[16] '
INFO: [Synth 8-3886] merging instance '\A_reg[16] ' (FDE) to '\A_reg[17] '
INFO: [Synth 8-3886] merging instance '\A_reg[17] ' (FDE) to '\A_reg[18] '
INFO: [Synth 8-3886] merging instance '\A_reg[18] ' (FDE) to '\A_reg[19] '
INFO: [Synth 8-3886] merging instance '\A_reg[19] ' (FDE) to '\A_reg[20] '
INFO: [Synth 8-3886] merging instance '\A_reg[20] ' (FDE) to '\A_reg[21] '
INFO: [Synth 8-3886] merging instance '\A_reg[21] ' (FDE) to '\A_reg[22] '
INFO: [Synth 8-3886] merging instance '\A_reg[22] ' (FDE) to '\A_reg[23] '
INFO: [Synth 8-3886] merging instance '\A_reg[23] ' (FDE) to '\A_reg[24] '
INFO: [Synth 8-3886] merging instance '\A_reg[24] ' (FDE) to '\A_reg[25] '
INFO: [Synth 8-3886] merging instance '\A_reg[25] ' (FDE) to '\A_reg[26] '
INFO: [Synth 8-3886] merging instance '\A_reg[26] ' (FDE) to '\A_reg[27] '
INFO: [Synth 8-3886] merging instance '\A_reg[27] ' (FDE) to '\A_reg[28] '
INFO: [Synth 8-3886] merging instance '\A_reg[28] ' (FDE) to '\A_reg[29] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_reg[29] )
INFO: [Synth 8-3886] merging instance '\A_reg[30] ' (FDE) to '\A_reg[31] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\A_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\state_reg[3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\state_reg[2] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[19] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[18] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[16] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[15] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[14] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[13] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[12] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[11] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[10] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[9] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[8] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[7] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[6] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[5] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[4] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[2] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[1] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\A_reg[0] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][19] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][18] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][16] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][15] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][14] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][13] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][12] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][11] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][10] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][9] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][8] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][7] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][6] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][5] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][4] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][2] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][1] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\TempOld_reg[19][0] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\state2_reg[3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\state2_reg[2] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\state2_reg[1] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\state3_reg[3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\state3_reg[2] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\state3_reg[1] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[19] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[18] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[16] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[15] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[14] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[13] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[12] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[11] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[10] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[9] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[8] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[7] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[6] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[5] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\k_reg[4] ) is unused and will be removed from module main.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[47] )
INFO: [Synth 8-3886] merging instance 'floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] ' (FDE) to 'floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[50] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.SML_LOGIC_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] ' (FDE) to 'floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[49] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3] )
INFO: [Synth 8-3886] merging instance '\UUT/calc_i /floating_point_1/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ' (FDE) to '\UUT/calc_i /floating_point_1/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] '
INFO: [Synth 8-3886] merging instance '\UUT/calc_i /floating_point_1/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] ' (FDE) to '\UUT/calc_i /floating_point_1/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] '
INFO: [Synth 8-3886] merging instance '\UUT/calc_i /floating_point_1/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] ' (FDE) to '\UUT/calc_i /floating_point_1/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UUT/calc_i /floating_point_1/U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:03:15 . Memory (MB): peak = 693.246 ; gain = 517.066
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:05 ; elapsed = 00:03:15 . Memory (MB): peak = 693.246 ; gain = 517.066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:19 ; elapsed = 00:03:29 . Memory (MB): peak = 712.836 ; gain = 536.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:21 ; elapsed = 00:03:31 . Memory (MB): peak = 734.566 ; gain = 558.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:26 ; elapsed = 00:03:37 . Memory (MB): peak = 749.793 ; gain = 573.613
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:03:26 ; elapsed = 00:03:37 . Memory (MB): peak = 749.793 ; gain = 573.613

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:26 ; elapsed = 00:03:37 . Memory (MB): peak = 749.793 ; gain = 573.613
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:27 ; elapsed = 00:03:38 . Memory (MB): peak = 749.793 ; gain = 573.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:27 ; elapsed = 00:03:38 . Memory (MB): peak = 749.793 ; gain = 573.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:28 ; elapsed = 00:03:40 . Memory (MB): peak = 749.793 ; gain = 573.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:28 ; elapsed = 00:03:40 . Memory (MB): peak = 749.793 ; gain = 573.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:28 ; elapsed = 00:03:40 . Memory (MB): peak = 749.793 ; gain = 573.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:28 ; elapsed = 00:03:40 . Memory (MB): peak = 749.793 ; gain = 573.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    34|
|3     |DSP48E1   |     2|
|4     |DSP48E1_1 |     2|
|5     |DSP48E1_2 |     2|
|6     |DSP48E1_3 |     2|
|7     |DSP48E1_4 |     1|
|8     |DSP48E1_5 |     1|
|9     |LUT1      |    95|
|10    |LUT2      |   277|
|11    |LUT3      |   692|
|12    |LUT4      |   446|
|13    |LUT5      |   445|
|14    |LUT6      |  1034|
|15    |MUXCY     |   386|
|16    |MUXF7     |   114|
|17    |MUXF8     |    34|
|18    |RAMB36E1  |    16|
|19    |SRL16E    |   167|
|20    |XORCY     |    75|
|21    |FDCE      |   591|
|22    |FDE       |    80|
|23    |FDPE      |   389|
|24    |FDRE      |  3460|
|25    |FDSE      |    24|
|26    |IBUF      |     2|
|27    |OBUF      |     5|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:28 ; elapsed = 00:03:40 . Memory (MB): peak = 749.793 ; gain = 573.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:03:27 . Memory (MB): peak = 749.793 ; gain = 401.184
Synthesis Optimization Complete : Time (s): cpu = 00:03:29 ; elapsed = 00:03:40 . Memory (MB): peak = 749.793 ; gain = 573.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 603 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 114 instances
  FDE => FDRE: 80 instances

INFO: [Common 17-83] Releasing license: Synthesis
1872 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:30 ; elapsed = 00:03:40 . Memory (MB): peak = 749.793 ; gain = 505.324
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 749.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 11 17:41:17 2018...
