            // Exceptional iterations: 1
            // Preamble
                                  // Instructions:    12
                                  // Expected cycles: 16
                                  // Expected IPC:    0.75
                                  //
                                  // Wall time:     0.01s
                                  // User time:     0.01s
                                  //
                                  // ----- cycle (expected) ------>
                                  // 0                        25
                                  // |------------------------|----
        vldrw.U32 q5, [r2]                // *.............................
        vqdmulh.S32 q6, q5, r11           // .*............................
        vldrw.U32 q0, [r9]                // ..*...........................
        vqrdmulh.S32 q6, q6, r12          // ...*..........................
        vmla.S32 q5, q6, r8               // .....*........................
        vsub.U32 q6, q0, q5               // .......*......................
        vqdmulh.S32 q0, q6, r4            // ........*.....................
        vldrw.U32 q3, [r2]                // .........*....................
        vrshr.S32 q0, q0, #(SHIFT)        // ..........*...................
        vmul.U32 q6, q6, r7               // ...........*..................
        vmla.S32 q6, q0, r3               // .............*................
        vmul.U32 q2, q6, r8               // ...............*..............

                                   // ------ cycle (expected) ------>
                                   // 0                        25
                                   // |------------------------|-----
// vldrw.U32 q5, [r2]              // *..............................
// vqdmulh.S32 q6, q5, r11         // .*.............................
// vqrdmulh.S32 q7, q6, r12        // ...*...........................
// vmla.S32 q5, q7, r8             // .....*.........................
// vldrw.U32 q3, [r9]              // ..*............................
// vsub.U32 q3, q3, q5             // .......*.......................
// vqdmulh.S32 q7, q3, r4          // ........*......................
// vmul.U32 q6, q3, r7             // ...........*...................
// vrshr.S32 q7, q7, #(SHIFT)      // ..........*....................
// vldrw.U32 q3, [r2]              // .........*.....................
// vmla.S32 q6, q7, r3             // .............*.................
// vmul.U32 q2, q6, r8             // ...............*...............

            // Kernel
                                          // Instructions:    46
                                          // Expected cycles: 46
                                          // Expected IPC:    1.00
                                          //
                                          // Wall time:     113.39s
                                          // User time:     113.39s
                                          //
                                          // ------------- cycle (expected) -------------->
                                          // 0                        25
                                          // |------------------------|--------------------
        vqdmulh.S32 q6, q6, r8            // *.............................................
        vshr.U32 q0, q2, #22              // .*............................................
        vmul.U32 q7, q6, r5               // ..*...........................................
        vand.U32 q6, q2, q1               // ...*..........................................
        vqdmulh.S32 q2, q3, r11           // ....*.........................................
        vorr.U32 q0, q0, q7               // .....*........................................
        vqrdmulh.S32 q2, q2, r12          // ......*.......................................
        vshlc q0, r6, #32                 // .......*......................................
        vmla.S32 q3, q2, r8               // ........*.....................................
        vldrw.U32 q2, [r9]                // .........*....................................
        vsub.U32 q7, q2, q3               // ..........*...................................
        vqdmulh.S32 q2, q7, r4            // ...........*..................................
        vadd.U32 q0, q5, q0               // ............*.................................
        vmul.U32 q7, q7, r7               // .............*................................
        vrshr.S32 q2, q2, #(SHIFT)        // ..............*...............................
        vldrw.U32 q5, [r2]                // ...............e..............................
        vmla.S32 q7, q2, r3               // ................*.............................
        vadd.U32 q2, q6, q0               // .................*............................
        vmul.U32 q0, q7, r8               // ..................*...........................
        vand.U32 q6, q2, q4               // ...................*..........................
        vqdmulh.S32 q7, q7, r8            // ....................*.........................
        vshlc q2, r1, #32                 // .....................*........................
        vqdmlah.S32 q6, q2, r0            // ......................*.......................
        vshr.U32 q2, q0, #22              // .......................*......................
        vmul.U32 q7, q7, r5               // ........................*.....................
        vstrw.U32 q6, [r10]               // .........................*....................
        vorr.U32 q2, q2, q7               // ..........................*...................
        vqdmulh.S32 q6, q5, r11           // ...........................e..................
        vshlc q2, r6, #32                 // ............................*.................
        vqrdmulh.S32 q7, q6, r12          // .............................e................
        vand.U32 q6, q0, q1               // ..............................*...............
        vmla.S32 q5, q7, r8               // ...............................e..............
        vadd.U32 q2, q3, q2               // ................................*.............
        vldrw.U32 q3, [r9]                // .................................e............
        vsub.U32 q3, q3, q5               // ..................................e...........
        vqdmulh.S32 q7, q3, r4            // ...................................e..........
        vadd.U32 q0, q6, q2               // ....................................*.........
        vmul.U32 q6, q3, r7               // .....................................e........
        vrshr.S32 q7, q7, #(SHIFT)        // ......................................e.......
        vldrw.U32 q3, [r2]                // .......................................e......
        vmla.S32 q6, q7, r3               // ........................................e.....
        vand.U32 q7, q0, q4               // .........................................*....
        vmul.U32 q2, q6, r8               // ..........................................e...
        vshlc q0, r1, #32                 // ...........................................*..
        vqdmlah.S32 q7, q0, r0            // ............................................*.
        vstrw.U32 q7, [r10]               // .............................................*

                                                                   // ----------------------------- cycle (expected) ----------------------------->
                                                                   // 0                        25                       50                       75
                                                                   // |------------------------|------------------------|------------------------|-
        // vldrw.u32   q<in0>, [r<src0>]                           // e..............................'..............~..............................
        // vqdmulh.s32 q<diff>, q<in0>, r<mod_p_tw>                // ............e..................'..........................~..................
        // vqrdmulh.s32 q<tmp>, q<diff>, r<const_prshift>          // ..............e................'............................~................
        // vmla.s32    q<in0>, q<tmp>, r<mod_p>                    // ................e..............'..............................~..............
        // vldrw.u32   q<in1>, [r<src1>]                           // ..................e............'................................~............
        // vsub.u32    q<diff>, q<in1>, q<in0>                     // ...................e...........'.................................~...........
        // vqdmulh.s32 q<tmp>, q<diff>, r<p_inv_mod_q_tw>          // ....................e..........'..................................~..........
        // vmul.u32    q<diff>, q<diff>, r<p_inv_mod_q>            // ......................e........'....................................~........
        // vrshr.s32   q<tmp>, q<tmp>, #(SHIFT)                    // .......................e.......'.....................................~.......
        // vmla.s32    q<diff>, q<tmp>, r<mod_q_neg>               // .........................e.....'.......................................~.....
        // vmul.u32    q<quot_low>,  q<diff>, r<mod_p>             // ...........................e...'.........................................~...
        // vqdmulh.s32 q<tmp>, q<diff>, r<mod_p>                   // ...............................*.............................................
        // vshr.u32    q<tmpp>, q<quot_low>,  #22                  // ...............................'*............................................
        // vmul.u32    q<tmp>, q<tmp>, r<const_shift9>             // ...............................'.*...........................................
        // vand.u32    q<quot_low>,  q<quot_low>, q<qmask>         // ...............................'..*..........................................
        // vorr.u32    q<tmpp>, q<tmpp>, q<tmp>                    // ...............................'....*........................................
        // vshlc       q<tmpp>, r<rcarry>, #32                     // ...............................'......*......................................
        // vadd.u32    q<in0>, q<in0>, q<tmpp>                     // ...............................'...........*.................................
        // vadd.u32    q<tmpp>, q<quot_low>, q<in0>                // ..~............................'................*............................
        // vand.u32 q<red_tmp>, q<tmpp>, q<qmaskw>                 // ....~..........................'..................*..........................
        // vshlc q<tmpp>, r<rcarry_red>, #32                       // ......~........................'....................*........................
        // vqdmlah.s32 q<red_tmp>, q<tmpp>, r<const_rshift22>      // .......~.......................'.....................*.......................
        // vstrw.u32   q<red_tmp>, [r<dst>]                        // ..........~....................'........................*....................
        // vldrw.u32   q<in0>, [r<src0>]                           // ........................e......'......................................~......
        // vqdmulh.s32 q<diff>, q<in0>, r<mod_p_tw>                // ...............................'...*.........................................
        // vqrdmulh.s32 q<tmp>, q<diff>, r<const_prshift>          // ...............................'.....*.......................................
        // vmla.s32    q<in0>, q<tmp>, r<mod_p>                    // ...............................'.......*.....................................
        // vldrw.u32   q<in1>, [r<src1>]                           // ...............................'........*....................................
        // vsub.u32    q<diff>, q<in1>, q<in0>                     // ...............................'.........*...................................
        // vqdmulh.s32 q<tmp>, q<diff>, r<p_inv_mod_q_tw>          // ...............................'..........*..................................
        // vmul.u32    q<diff>, q<diff>, r<p_inv_mod_q>            // ...............................'............*................................
        // vrshr.s32   q<tmp>, q<tmp>, #(SHIFT)                    // ...............................'.............*...............................
        // vmla.s32    q<diff>, q<tmp>, r<mod_q_neg>               // .~.............................'...............*.............................
        // vmul.u32    q<quot_low>,  q<diff>, r<mod_p>             // ...~...........................'.................*...........................
        // vqdmulh.s32 q<tmp>, q<diff>, r<mod_p>                   // .....~.........................'...................*.........................
        // vshr.u32    q<tmpp>, q<quot_low>,  #22                  // ........~......................'......................*......................
        // vmul.u32    q<tmp>, q<tmp>, r<const_shift9>             // .........~.....................'.......................*.....................
        // vand.u32    q<quot_low>,  q<quot_low>, q<qmask>         // ...............~...............'.............................*...............
        // vorr.u32    q<tmpp>, q<tmpp>, q<tmp>                    // ...........~...................'.........................*...................
        // vshlc       q<tmpp>, r<rcarry>, #32                     // .............~.................'...........................*.................
        // vadd.u32    q<in0>, q<in0>, q<tmpp>                     // .................~.............'...............................*.............
        // vadd.u32    q<tmpp>, q<quot_low>, q<in0>                // .....................~.........'...................................*.........
        // vand.u32 q<red_tmp>, q<tmpp>, q<qmaskw>                 // ..........................~....'........................................*....
        // vshlc q<tmpp>, r<rcarry_red>, #32                       // ............................~..'..........................................*..
        // vqdmlah.s32 q<red_tmp>, q<tmpp>, r<const_rshift22>      // .............................~.'...........................................*.
        // vstrw.u32   q<red_tmp>, [r<dst>]                        // ..............................~'............................................*

            // Postamble
                                  // Instructions:    34
                                  // Expected cycles: 39
                                  // Expected IPC:    0.87
                                  //
                                  // Wall time:     0.05s
                                  // User time:     0.05s
                                  //
                                  // ---------- cycle (expected) ---------->
                                  // 0                        25
                                  // |------------------------|-------------
        vqdmulh.S32 q6, q6, r8            // *......................................
        vshr.U32 q7, q2, #22              // .*.....................................
        vmul.U32 q6, q6, r5               // ..*....................................
        vand.U32 q2, q2, q1               // ...*...................................
        vqdmulh.S32 q0, q3, r11           // ....*..................................
        vorr.U32 q7, q7, q6               // .....*.................................
        vqrdmulh.S32 q0, q0, r12          // ......*................................
        vshlc q7, r6, #32                 // .......*...............................
        vmla.S32 q3, q0, r8               // ........*..............................
        vadd.U32 q0, q5, q7               // .........*.............................
        vldrw.U32 q6, [r9]                // ..........*............................
        vsub.U32 q5, q6, q3               // ...........*...........................
        vqdmulh.S32 q6, q5, r4            // ............*..........................
        vadd.U32 q7, q2, q0               // .............*.........................
        vmul.U32 q5, q5, r7               // ..............*........................
        vrshr.S32 q0, q6, #(SHIFT)        // ...............*.......................
        vmla.S32 q5, q0, r3               // .................*.....................
        vand.U32 q2, q7, q4               // ..................*....................
        vmul.U32 q6, q5, r8               // ...................*...................
        vshlc q7, r1, #32                 // ....................*..................
        vqdmulh.S32 q0, q5, r8            // .....................*.................
        vshr.U32 q5, q6, #22              // ......................*................
        vmul.U32 q0, q0, r5               // .......................*...............
        vand.U32 q6, q6, q1               // ........................*..............
        vorr.U32 q0, q5, q0               // ..........................*............
        vqdmlah.S32 q2, q7, r0            // ...........................*...........
        vshlc q0, r6, #32                 // ............................*..........
        vadd.U32 q0, q3, q0               // ..............................*........
        vadd.U32 q6, q6, q0               // ................................*......
        vand.U32 q0, q6, q4               // ..................................*....
        vstrw.U32 q2, [r10]               // ...................................*...
        vshlc q6, r1, #32                 // ....................................*..
        vqdmlah.S32 q0, q6, r0            // .....................................*.
        vstrw.U32 q0, [r10]               // ......................................*

                                   // ---------- cycle (expected) ---------->
                                   // 0                        25
                                   // |------------------------|-------------
// vqdmulh.S32 q6, q6, r8          // *......................................
// vshr.U32 q0, q2, #22            // .*.....................................
// vmul.U32 q7, q6, r5             // ..*....................................
// vand.U32 q6, q2, q1             // ...*...................................
// vqdmulh.S32 q2, q3, r11         // ....*..................................
// vorr.U32 q0, q0, q7             // .....*.................................
// vqrdmulh.S32 q2, q2, r12        // ......*................................
// vshlc q0, r6, #32               // .......*...............................
// vmla.S32 q3, q2, r8             // ........*..............................
// vldrw.U32 q2, [r9]              // ..........*............................
// vsub.U32 q7, q2, q3             // ...........*...........................
// vqdmulh.S32 q2, q7, r4          // ............*..........................
// vadd.U32 q0, q5, q0             // .........*.............................
// vmul.U32 q7, q7, r7             // ..............*........................
// vrshr.S32 q2, q2, #(SHIFT)      // ...............*.......................
// vmla.S32 q7, q2, r3             // .................*.....................
// vadd.U32 q2, q6, q0             // .............*.........................
// vmul.U32 q0, q7, r8             // ...................*...................
// vand.U32 q6, q2, q4             // ..................*....................
// vqdmulh.S32 q7, q7, r8          // .....................*.................
// vshlc q2, r1, #32               // ....................*..................
// vqdmlah.S32 q6, q2, r0          // ...........................*...........
// vshr.U32 q2, q0, #22            // ......................*................
// vmul.U32 q7, q7, r5             // .......................*...............
// vstrw.U32 q6, [r10]             // ...................................*...
// vorr.U32 q2, q2, q7             // ..........................*............
// vshlc q2, r6, #32               // ............................*..........
// vand.U32 q6, q0, q1             // ........................*..............
// vadd.U32 q2, q3, q2             // ..............................*........
// vadd.U32 q0, q6, q2             // ................................*......
// vand.U32 q7, q0, q4             // ..................................*....
// vshlc q0, r1, #32               // ....................................*..
// vqdmlah.S32 q7, q0, r0          // .....................................*.
// vstrw.U32 q7, [r10]             // ......................................*
