// Seed: 2006970378
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    output tri1 id_4,
    input tri0 id_5
);
  assign id_4 = 1 < 1 || !id_2 & id_5;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wand id_4,
    input uwire id_5,
    output tri id_6,
    input wire id_7,
    input tri1 id_8,
    input uwire id_9
);
  tri1 id_11;
  supply0 id_12 = 1'h0;
  module_0(
      id_5, id_5, id_8, id_1, id_6, id_5
  );
  assign id_4 = id_8;
  wire id_13 = id_5 == 1;
  assign id_1 = 1;
  assign id_4 = id_9 - id_11;
endmodule
