// Seed: 4263709629
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input wor id_2,
    output tri id_3,
    output wand id_4,
    output supply1 id_5
);
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_2 = 32'd98,
    parameter id_6 = 32'd86
) (
    output tri id_0,
    input supply1 _id_1,
    input wire _id_2,
    input tri0 id_3,
    output supply0 id_4
);
  wire [1 'b0 : id_1] _id_6;
  wire [id_6 : id_2] id_7;
  wire id_8;
  ;
  logic [7:0][id_1  -  -1 : ""] id_9;
  assign id_9[id_2] = id_1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_0,
      id_0,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
