mem_init(pri_mem, 0x80000000, 0xdb40, ALL_ZERO);
mem_load(pri_mem, 0x80000000, "pdp_3x3x33_2x2_ave_int8_0.dat");
mem_init(pri_mem, 0x80001420, 0x9e80, ALL_ZERO);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x1100);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x2);
reg_write(NVDLA_SDP.D_PERF_LUT_HYBRID_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x2);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x2);
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0xc);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x20);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x73);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x500001a0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x2);
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x18);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x2);
reg_write(NVDLA_SDP.D_PERF_LUT_OFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0xe0c4);
reg_write(NVDLA_SDP.D_PERF_LUT_LE_HIT_0, 0x0);
reg_write(NVDLA_SDP.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x24);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x100);
reg_write(NVDLA_SDP.D_PERF_WDMA_WRITE_STALL_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x8);
reg_write(NVDLA_SDP.D_PERF_LUT_LO_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x1c01);
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_OUT_SATURATION_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x780f);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x14);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0xd070);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0xee945a60);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x7b0a9f45);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x100);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0xb782acb7);
reg_write(NVDLA_SDP.D_PERF_LUT_UFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x6f9b);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x145c0f40);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0xb);
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0xc2c6);
reg_write(NVDLA_SDP.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0xe8bc);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0xa);
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_HIGH_0, 0x1c);
reg_write(NVDLA_SDP_RDMA.D_PERF_BRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_SURFACE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_BN_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_EW_SURFACE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80000000);
reg_write(NVDLA_SDP_RDMA.D_PERF_NRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_BATCH_STRIDE_0, 0x2e88bae0);
reg_write(NVDLA_SDP_RDMA.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_BATCH_STRIDE_0, 0x2cc9b40);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_LOW_0, 0xf5bbde20);
reg_write(NVDLA_SDP_RDMA.D_EW_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x25);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_HIGH_0, 0x19);
reg_write(NVDLA_SDP_RDMA.D_BS_BATCH_STRIDE_0, 0x96a892c0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0xac4e7560);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x25);
reg_write(NVDLA_SDP_RDMA.D_SRC_LINE_STRIDE_0, 0x100);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x1d);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x2);
reg_write(NVDLA_SDP_RDMA.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_LOW_0, 0xbdeb02e0);
reg_write(NVDLA_SDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x800);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x25);
reg_write(NVDLA_SDP_RDMA.D_PERF_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_PERF_MRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x2);
reg_write(NVDLA_SDP_RDMA.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_ERDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_WIDTH_0, 0x1);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_HEIGHT_0, 0x2);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_OUT_0, 0x27f8aa90);
reg_write(NVDLA_PDP.D_NAN_FLUSH_TO_ZERO_0, 0x1);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_4_CFG_0, 0x134);
reg_write(NVDLA_PDP.D_PERF_WRITE_STALL_0, 0x0);
reg_write(NVDLA_PDP.S_STATUS_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_CFG_0, 0x110);
reg_write(NVDLA_PDP.D_DST_SURFACE_STRIDE_0, 0x4f40);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_HEIGHT_0, 0x8000);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_WIDTH_0, 0x2);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_CHANNEL_0, 0x20);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_1_CFG_0, 0x4d);
reg_write(NVDLA_PDP.D_DST_LINE_STRIDE_0, 0x2020);
reg_write(NVDLA_PDP.D_DST_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_5_CFG_0, 0x181);
reg_write(NVDLA_PDP.D_POOLING_KERNEL_CFG_0, 0x110101);
reg_write(NVDLA_PDP.D_SRC_BASE_ADDR_HIGH_0, 0x8);
reg_write(NVDLA_PDP.D_SRC_SURFACE_STRIDE_0, 0x6da0);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_WIDTH_0, 0x8000);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_2_CFG_0, 0x9a);
reg_write(NVDLA_PDP.D_CYA_0, 0x75540c3e);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_IN_0, 0x45f0bea);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_6_CFG_0, 0x1ce);
reg_write(NVDLA_PDP.D_PERF_ENABLE_0, 0x1);
reg_write(NVDLA_PDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_LOW_0, 0x80001420);
reg_write(NVDLA_PDP.D_SRC_BASE_ADDR_LOW_0, 0x47e84800);
reg_write(NVDLA_PDP.D_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_HEIGHT_0, 0x1);
reg_write(NVDLA_PDP.D_OPERATION_MODE_CFG_0, 0x0);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_CHANNEL_0, 0x20);
reg_write(NVDLA_PDP.D_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_7_CFG_0, 0x21b);
reg_write(NVDLA_PDP.D_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_SRC_LINE_STRIDE_0, 0x2020);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_3_CFG_0, 0xe7);
reg_write(NVDLA_PDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
intr_notify(PDP_0, sync_id_0);
intr_notify(SDP_0, sync_id_1);
check_nothing(sync_id_1);
check_crc(sync_id_0, 1, 0x80001420, 0x9e80, 0x4e029f82);
