

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
75fd61512fe8c1807cc8bec424cabcaf  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=libor.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB > _cuobjdump_complete_output_wTJwHw"
Parsing file _cuobjdump_complete_output_wTJwHw
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: libor.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: libor.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: libor.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: libor.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z29Pathcalc_Portfolio_KernelGPU2Pf : hostFun 0x0x403b30, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0x2c8 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z28Pathcalc_Portfolio_KernelGPUPfS_" from 0x300 to 0x31c (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "constant1_Z29Pathcalc_Portfolio_KernelGPU2Pf" from 0x380 to 0x398 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "maturities" from 0x400 to 0x43c (global memory space) 4
GPGPU-Sim PTX: moving "maturities" from 0x400 to 0x110 (constant0+10)
GPGPU-Sim PTX: allocating constant region for "N" from 0x43c to 0x440 (global memory space) 5
GPGPU-Sim PTX: moving "N" from 0x43c to 0x100 (constant0+0)
GPGPU-Sim PTX: allocating constant region for "delta" from 0x440 to 0x444 (global memory space) 6
GPGPU-Sim PTX: moving "delta" from 0x440 to 0x10c (constant0+c)
GPGPU-Sim PTX: allocating constant region for "lambda" from 0x480 to 0x5c0 (global memory space) 7
GPGPU-Sim PTX: moving "lambda" from 0x480 to 0x188 (constant0+88)
GPGPU-Sim PTX: allocating constant region for "Nopt" from 0x5c0 to 0x5c4 (global memory space) 8
GPGPU-Sim PTX: moving "Nopt" from 0x5c0 to 0x108 (constant0+8)
GPGPU-Sim PTX: allocating constant region for "Nmat" from 0x5c4 to 0x5c8 (global memory space) 9
GPGPU-Sim PTX: moving "Nmat" from 0x5c4 to 0x104 (constant0+4)
GPGPU-Sim PTX: allocating constant region for "swaprates" from 0x600 to 0x63c (global memory space) 10
GPGPU-Sim PTX: moving "swaprates" from 0x600 to 0x14c (constant0+4c)
GPGPU-Sim PTX: allocating local region for "l1" from 0x0 to 0x0 (local memory space)
GPGPU-Sim PTX: allocating local region for "l2" from 0x0 to 0x0 (local memory space)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: reconvergence points for _Z29Pathcalc_Portfolio_KernelGPU2Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (_1.ptx:98) @$p3.eq bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0e8 (_1.ptx:112) @$p3.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x118 (_1.ptx:118) @$p3.ne bra l0x00000238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:156) l0x00000238: mov.u32 $r1, $r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x230 (_1.ptx:155) @$p3.ne bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:156) l0x00000238: mov.u32 $r1, $r2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x248 (_1.ptx:158) @$p3.ne bra l0x00000100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (_1.ptx:188) @$p3.ne bra l0x000002b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x400 (_1.ptx:214) @$p3.ne bra l0x00000370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:215) bra l0x00000418;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x408 (_1.ptx:215) bra l0x00000418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:237) l0x000004b8: mul.f32 $r1, $r2, $r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4a0 (_1.ptx:234) @$p3.ne bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (_1.ptx:235) bra l0x000004b8;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4a8 (_1.ptx:235) bra l0x000004b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:237) l0x000004b8: mul.f32 $r1, $r2, $r1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4d8 (_1.ptx:242) @$p3.ne bra l0x00000070;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (_1.ptx:243) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29Pathcalc_Portfolio_KernelGPU2Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'.
GPGPU-Sim PTX: instruction assembly for function '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z28Pathcalc_Portfolio_KernelGPUPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x578 (_1.ptx:303) l0x00000088: @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:331) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5e8 (_1.ptx:317) @$p3.ne bra l0x000000b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (_1.ptx:318) @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5f0 (_1.ptx:318) @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:331) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x650 (_1.ptx:330) @$p3.ne bra l0x00000130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:331) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x658 (_1.ptx:331) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_1.ptx:386) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x680 (_1.ptx:336) @$p3.ne bra l0x000002f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:383) l0x000002f0: mov.u32 $r0, $r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7d8 (_1.ptx:382) @$p3.ne bra l0x00000210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:383) l0x000002f0: mov.u32 $r0, $r3;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7f0 (_1.ptx:385) @$p3.ne bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_1.ptx:386) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7f8 (_1.ptx:386) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:425) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8b8 (_1.ptx:411) @$p3.ne bra l0x00000360;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c0 (_1.ptx:412) @$p2.eq bra l0x00000438;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x8c0 (_1.ptx:412) @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:425) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x920 (_1.ptx:424) @$p3.ne bra l0x000003f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:425) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x930 (_1.ptx:426) @$p3.eq bra l0x00000558;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa50 (_1.ptx:462) l0x00000560: mov.u32 $r12, constant0[0x0000];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9c0 (_1.ptx:444) @$p3.eq bra l0x00000528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa18 (_1.ptx:455) l0x00000528: add.u32 $ofs2, $ofs2, 0x00000004;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xa38 (_1.ptx:459) @$p3.ne bra l0x00000478;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa40 (_1.ptx:460) bra l0x00000560;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xa40 (_1.ptx:460) bra l0x00000560;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa50 (_1.ptx:462) l0x00000560: mov.u32 $r12, constant0[0x0000];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xa70 (_1.ptx:466) @$p3.eq bra l0x00000718;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (_1.ptx:519) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xb38 (_1.ptx:493) @$p3.ne bra l0x000006d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc0 (_1.ptx:510) l0x000006d0: shl.b32 $ofs2, $r4, 0x0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xc00 (_1.ptx:518) @$p3.ne bra l0x000005d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (_1.ptx:519) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc08 (_1.ptx:519) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (_1.ptx:539) l0x000007b8: mul.f32 $r5, $r3, $r0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc90 (_1.ptx:536) @$p3.ne bra l0x00000740;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc98 (_1.ptx:537) bra l0x000007b8;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xc98 (_1.ptx:537) bra l0x000007b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (_1.ptx:539) l0x000007b8: mul.f32 $r5, $r3, $r0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xcb0 (_1.ptx:540) @$p1.eq bra l0x00000860;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (_1.ptx:561) l0x00000860: mov.u32 $r3, constant0[0x0004];
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd48 (_1.ptx:560) @$p3.ne bra l0x000007f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (_1.ptx:561) l0x00000860: mov.u32 $r3, constant0[0x0004];
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd68 (_1.ptx:564) @$p3.eq bra l0x000008d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc0 (_1.ptx:575) l0x000008d0: st.global.u32 [$r9], $r5;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xdb8 (_1.ptx:574) @$p3.ne bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc0 (_1.ptx:575) l0x000008d0: st.global.u32 [$r9], $r5;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xde8 (_1.ptx:580) @$p3.eq bra l0x00000a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf78 (_1.ptx:636) l0x00000a88: ld.local.u32 $r0, [0x383c];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xe08 (_1.ptx:584) @$p3.ne bra l0x00000a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (_1.ptx:633) l0x00000a70: add.u32 $r0, $r0, 0xffffffff;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xf58 (_1.ptx:632) @$p3.ne bra l0x000009a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (_1.ptx:633) l0x00000a70: add.u32 $r0, $r0, 0xffffffff;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xf70 (_1.ptx:635) @$p3.ne bra l0x00000910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf78 (_1.ptx:636) l0x00000a88: ld.local.u32 $r0, [0x383c];
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xfa0 (_1.ptx:642) @$p3.ne bra l0x00000088;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa8 (_1.ptx:643) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z28Pathcalc_Portfolio_KernelGPUPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_4Fh6Hs"
Running: cat _ptx_4Fh6Hs | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_s4YGIo
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_s4YGIo --output-file  /dev/null 2> _ptx_4Fh6Hsinfo"
GPGPU-Sim PTX: Kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' : regs=25, lmem=4, smem=0, cmem=496
GPGPU-Sim PTX: Kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' : regs=34, lmem=4, smem=0, cmem=504
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_4Fh6Hs _ptx2_s4YGIo _ptx_4Fh6Hsinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z28Pathcalc_Portfolio_KernelGPUPfS_ : hostFun 0x0x403ba0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d448; deviceAddress = N; deviceName = N
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant N (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d44c; deviceAddress = Nmat; deviceName = Nmat
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant Nmat (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d450; deviceAddress = Nopt; deviceName = Nopt
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant Nopt (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d460; deviceAddress = maturities; deviceName = maturities
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 60 bytes
GPGPU-Sim PTX registering constant maturities (60 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d49c; deviceAddress = delta; deviceName = delta
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant delta (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d4a0; deviceAddress = swaprates; deviceName = swaprates
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 60 bytes
GPGPU-Sim PTX registering constant swaprates (60 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d4e0; deviceAddress = lambda; deviceName = lambda
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 320 bytes
GPGPU-Sim PTX registering constant lambda (320 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d448
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d448
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d448
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol N+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d44c
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d44c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d44c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol Nmat+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d450
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d450
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d450
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol Nopt+0 @0x108 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d49c
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d49c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d49c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol delta+0 @0x10c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d460
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d460
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d460
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 60 bytes  to  symbol maturities+0 @0x110 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d4a0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d4a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d4a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 60 bytes  to  symbol swaprates+0 @0x14c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d4e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d4e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d4e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 320 bytes  to  symbol lambda+0 @0x188 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' to stream 0, gridDim= (112,1,1) blockDim = (192,1,1) 
kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: CTA/core = 6, limited by: regs
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (383,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (383,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (383,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(384,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(385,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(386,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (386,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (386,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (386,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(387,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(388,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(389,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (398,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (398,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (398,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(399,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(400,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(401,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (403,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (403,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (403,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(404,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(405,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (405,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (405,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (405,0), 5 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(406,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(406,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(406,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(407,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (410,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (410,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(412,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(413,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (413,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (413,0), 4 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(414,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(415,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (417,0), 5 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(418,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (422,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (422,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (422,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(423,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (423,0), 5 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(424,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(424,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(425,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (425,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (425,0), 4 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(426,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(427,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (429,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (429,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (429,0), 4 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(430,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (430,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (430,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (430,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (431,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (431,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (431,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (439,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (441,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (441,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (441,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (441,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (441,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (441,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (441,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (444,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (445,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (445,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (445,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (445,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (445,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (453,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (453,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (453,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (453,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (453,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (453,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (455,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (455,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (455,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (457,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (458,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (461,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (463,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (463,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (465,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (465,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (465,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (465,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (468,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (470,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (471,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (471,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (471,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (475,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (476,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (477,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (477,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (477,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (481,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (482,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (482,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (483,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (485,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (488,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (493,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (499,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (505,0), 2 CTAs running
GPGPU-Sim PTX: WARNING (_1.ptx:93) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 10 finished CTA #0 (936551,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1025612,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1028648,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1032936,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1039192,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1039784,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1041269,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1050398,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1053554,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1063200,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1081135,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1081612,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1088777,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1090134,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1093185,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1096735,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1097170,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1097197,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1103413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1107359,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1107397,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1108818,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: GPU detected kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' finished on shader 2.
kernel_name = _Z29Pathcalc_Portfolio_KernelGPU2Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 1108819
gpu_sim_insn = 274478080
gpu_ipc =     247.5409
gpu_tot_sim_cycle = 1108819
gpu_tot_sim_insn = 274478080
gpu_tot_ipc =     247.5409
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 81205
gpu_stall_icnt2sh    = 1180
gpu_total_sim_rate=703789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4474531
	L1I_total_cache_misses = 707
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3822
L1D_cache:
	L1D_cache_core[0]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 25475
	L1D_cache_core[1]: Access = 61812, Miss = 33014, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 36965
	L1D_cache_core[2]: Access = 61812, Miss = 33014, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 33156
	L1D_cache_core[3]: Access = 61812, Miss = 33014, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 34386
	L1D_cache_core[4]: Access = 61812, Miss = 33013, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 32981
	L1D_cache_core[5]: Access = 61812, Miss = 33012, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 37412
	L1D_cache_core[6]: Access = 61812, Miss = 33013, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 34899
	L1D_cache_core[7]: Access = 61812, Miss = 33013, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 35907
	L1D_cache_core[8]: Access = 41208, Miss = 22009, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 30025
	L1D_cache_core[9]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 24124
	L1D_cache_core[10]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 15834
	L1D_cache_core[11]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 14125
	L1D_cache_core[12]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 26514
	L1D_cache_core[13]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 25618
	L1D_total_cache_accesses = 659328
	L1D_total_cache_misses = 352138
	L1D_total_cache_miss_rate = 0.5341
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 407421
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 616576
	L1C_total_cache_misses = 237
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2560
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 321280
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 44743
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 616339
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 304630
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 30730
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 362678
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4473824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 707
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3822
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
67242, 67242, 67242, 67242, 67242, 67242, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 
gpgpu_n_tot_thrd_icount = 275510272
gpgpu_n_tot_w_icount = 8609696
gpgpu_n_stall_shd_mem = 407421
gpgpu_n_mem_read_local = 321280
gpgpu_n_mem_write_local = 30730
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 304758
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 112
gpgpu_n_load_insn  = 10362880
gpgpu_n_store_insn = 10735616
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 19730432
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 407421
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:713800	W0_Idle:126901	W0_Scoreboard:20785893	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8609696
traffic_breakdown_coretomem[CONST_ACC_R] = 896 {8:112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17408 {136:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 41429680 {136:304630,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2570240 {8:321280,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 4179280 {136:30730,}
traffic_breakdown_memtocore[CONST_ACC_R] = 8064 {72:112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 43694080 {136:321280,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 245840 {8:30730,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x80002e80, atomic=0 1 entries : 0x7fef2112a6a0 :  mf: uid=6730836, sid02:w09, part=0, addr=0x80002e80, load , size=128, unknown  status = IN_PARTITION_DRAM (1108816), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446285 n_nop=1076577 n_act=82951 n_pre=82935 n_req=101911 n_rd=105700 n_write=98122 bw_util=0.2819
n_activity=1335572 dram_eff=0.3052
bk0: 7464a 1187613i bk1: 5122a 1259980i bk2: 8156a 1169198i bk3: 5770a 1238358i bk4: 7424a 1184459i bk5: 4976a 1261656i bk6: 8298a 1157226i bk7: 5618a 1234930i bk8: 7952a 1171947i bk9: 5262a 1254775i bk10: 8072a 1169374i bk11: 5598a 1240119i bk12: 6986a 1201164i bk13: 4532a 1281312i bk14: 8610a 1149204i bk15: 5860a 1227667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.944784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446285 n_nop=1115183 n_act=72977 n_pre=72961 n_req=92582 n_rd=94924 n_write=90240 bw_util=0.2561
n_activity=1272585 dram_eff=0.291
bk0: 6948a 1213658i bk1: 4486a 1288944i bk2: 7478a 1196704i bk3: 4896a 1271867i bk4: 6978a 1208453i bk5: 4492a 1284931i bk6: 7368a 1195064i bk7: 4898a 1269354i bk8: 7346a 1203672i bk9: 4582a 1282858i bk10: 7242a 1202531i bk11: 4882a 1274182i bk12: 6448a 1226949i bk13: 4066a 1301981i bk14: 7696a 1185330i bk15: 5118a 1259667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.847658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446285 n_nop=1108333 n_act=75219 n_pre=75203 n_req=93765 n_rd=96112 n_write=91418 bw_util=0.2593
n_activity=1285706 dram_eff=0.2917
bk0: 5104a 1264399i bk1: 6634a 1221731i bk2: 5262a 1258920i bk3: 7096a 1204798i bk4: 4918a 1269284i bk5: 6670a 1215132i bk6: 5036a 1260026i bk7: 7474a 1188713i bk8: 5354a 1256957i bk9: 6906a 1212011i bk10: 5138a 1262571i bk11: 7036a 1207325i bk12: 4450a 1284269i bk13: 6252a 1231748i bk14: 5160a 1257759i bk15: 7622a 1182237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.82397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446285 n_nop=1150603 n_act=64784 n_pre=64768 n_req=83065 n_rd=86584 n_write=79546 bw_util=0.2297
n_activity=1254848 dram_eff=0.2648
bk0: 3244a 1330331i bk1: 7438a 1211334i bk2: 3114a 1334365i bk3: 8042a 1193758i bk4: 2750a 1345092i bk5: 7332a 1211933i bk6: 3028a 1332148i bk7: 8546a 1176032i bk8: 3318a 1328129i bk9: 7816a 1197417i bk10: 3150a 1331233i bk11: 7944a 1200052i bk12: 2474a 1354039i bk13: 6908a 1225286i bk14: 2960a 1335445i bk15: 8520a 1175870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.786941
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446285 n_nop=1168375 n_act=61678 n_pre=61662 n_req=77285 n_rd=79278 n_write=75292 bw_util=0.2137
n_activity=1202570 dram_eff=0.2571
bk0: 3256a 1334515i bk1: 6692a 1225427i bk2: 2996a 1342841i bk3: 7110a 1211247i bk4: 2878a 1345001i bk5: 6628a 1226039i bk6: 2938a 1340068i bk7: 7310a 1199885i bk8: 3332a 1330348i bk9: 7026a 1210511i bk10: 3024a 1339373i bk11: 6916a 1216731i bk12: 2578a 1355227i bk13: 6230a 1240101i bk14: 2910a 1341531i bk15: 7454a 1195296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.688212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1446285 n_nop=1104603 n_act=74444 n_pre=74428 n_req=96405 n_rd=98372 n_write=94438 bw_util=0.2666
n_activity=1282427 dram_eff=0.3007
bk0: 5232a 1276398i bk1: 6804a 1211481i bk2: 5592a 1259980i bk3: 7192a 1195620i bk4: 5006a 1278423i bk5: 6738a 1206677i bk6: 5448a 1260375i bk7: 7378a 1183251i bk8: 5472a 1266947i bk9: 7126a 1195497i bk10: 5392a 1265776i bk11: 7006a 1202147i bk12: 4512a 1297004i bk13: 6356a 1223975i bk14: 5590a 1257592i bk15: 7528a 1178003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.893347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61758, Miss = 31481, Miss_rate = 0.510, Pending_hits = 10, Reservation_fails = 846
L2_cache_bank[1]: Access = 51310, Miss = 21369, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 118
L2_cache_bank[2]: Access = 61758, Miss = 28752, Miss_rate = 0.466, Pending_hits = 2, Reservation_fails = 1798
L2_cache_bank[3]: Access = 49920, Miss = 18710, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 660
L2_cache_bank[4]: Access = 52832, Miss = 20211, Miss_rate = 0.383, Pending_hits = 2, Reservation_fails = 2
L2_cache_bank[5]: Access = 58688, Miss = 27845, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 916
L2_cache_bank[6]: Access = 43962, Miss = 12019, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[7]: Access = 60078, Miss = 31273, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 382
L2_cache_bank[8]: Access = 43858, Miss = 11956, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 30
L2_cache_bank[9]: Access = 60078, Miss = 27683, Miss_rate = 0.461, Pending_hits = 0, Reservation_fails = 1373
L2_cache_bank[10]: Access = 52700, Miss = 21122, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 173
L2_cache_bank[11]: Access = 60078, Miss = 28064, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 297
L2_total_cache_accesses = 657020
L2_total_cache_misses = 280485
L2_total_cache_miss_rate = 0.4269
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 6604
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 76075
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 245205
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 521
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 100
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 30718
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 5642
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 300216
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 4414
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 233
L2_cache_data_port_util = 0.180
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=1638294
icnt_total_pkts_simt_to_mem=1998972
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.2737
	minimum = 6
	maximum = 749
Network latency average = 10.6932
	minimum = 6
	maximum = 694
Slowest packet = 18675
Flit latency average = 8.27039
	minimum = 6
	maximum = 690
Slowest flit = 56521
Fragmentation average = 0.0498261
	minimum = 0
	maximum = 530
Injected packet rate average = 0.0350133
	minimum = 0.0213001 (at node 22)
	maximum = 0.0555456 (at node 1)
Accepted packet rate average = 0.0350133
	minimum = 0.0149023 (at node 0)
	maximum = 0.0556971 (at node 14)
Injected flit rate average = 0.126166
	minimum = 0.0845115 (at node 0)
	maximum = 0.169007 (at node 1)
Accepted flit rate average= 0.126166
	minimum = 0.0692809 (at node 0)
	maximum = 0.169339 (at node 14)
Injected packet length average = 3.60336
Accepted packet length average = 3.60336
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2737 (1 samples)
	minimum = 6 (1 samples)
	maximum = 749 (1 samples)
Network latency average = 10.6932 (1 samples)
	minimum = 6 (1 samples)
	maximum = 694 (1 samples)
Flit latency average = 8.27039 (1 samples)
	minimum = 6 (1 samples)
	maximum = 690 (1 samples)
Fragmentation average = 0.0498261 (1 samples)
	minimum = 0 (1 samples)
	maximum = 530 (1 samples)
Injected packet rate average = 0.0350133 (1 samples)
	minimum = 0.0213001 (1 samples)
	maximum = 0.0555456 (1 samples)
Accepted packet rate average = 0.0350133 (1 samples)
	minimum = 0.0149023 (1 samples)
	maximum = 0.0556971 (1 samples)
Injected flit rate average = 0.126166 (1 samples)
	minimum = 0.0845115 (1 samples)
	maximum = 0.169007 (1 samples)
Accepted flit rate average = 0.126166 (1 samples)
	minimum = 0.0692809 (1 samples)
	maximum = 0.169339 (1 samples)
Injected packet size average = 3.60336 (1 samples)
Accepted packet size average = 3.60336 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 30 sec (390 sec)
gpgpu_simulation_rate = 703789 (inst/sec)
gpgpu_simulation_rate = 2843 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
v  =    224.32337952
Time(No Greeks) : 389690.125000 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' to stream 0, gridDim= (112,1,1) blockDim = (192,1,1) 
kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs cta_limit
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1108819)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,1108819)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,1108819)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (407,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (410,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (416,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (417,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (418,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (419,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (419,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (421,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (421,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (431,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (431,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (437,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (437,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (440,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (441,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (443,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (448,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (449,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (449,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (452,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (455,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (457,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (462,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (467,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (468,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (468,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (468,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (468,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (470,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (471,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (473,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (473,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (476,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (476,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (477,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (477,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (477,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (477,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (477,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (478,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (480,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (480,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (480,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (483,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (484,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (485,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (488,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (488,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (489,1108819), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (489,1108819), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (491,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (491,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (491,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (491,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (492,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (495,1108819), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (496,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (497,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (504,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (504,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (510,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (510,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (510,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (516,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (517,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (519,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (529,1108819), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2621837,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2622133,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2628566,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2628808,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2635628,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2635909,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2637915,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2638150,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2645750,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2646021,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2649672,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2649966,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2652607,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2652843,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2655360,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2655617,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2656777,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2657027,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2657176,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2657419,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2671916,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2672156,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2673531,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2673766,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2676579,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2676825,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2677028,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2677268,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2677377,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2677614,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2680819,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2681039,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2683296,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2683531,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2684666,1108819), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2684901,1108819), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2685682,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2685917,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2686035,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2688229,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2688450,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2691898,1108819), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2692118,1108819), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' finished on shader 10.
kernel_name = _Z28Pathcalc_Portfolio_KernelGPUPfS_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 2692119
gpu_sim_insn = 605148160
gpu_ipc =     224.7851
gpu_tot_sim_cycle = 3800938
gpu_tot_sim_insn = 879626240
gpu_tot_ipc =     231.4235
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 223706
gpu_stall_icnt2sh    = 196103
gpu_total_sim_rate=427833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14444963
	L1I_total_cache_misses = 1635
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7770
L1D_cache:
	L1D_cache_core[0]: Access = 138360, Miss = 93534, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 59981
	L1D_cache_core[1]: Access = 169266, Miss = 110042, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 71298
	L1D_cache_core[2]: Access = 169266, Miss = 110042, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 45757
	L1D_cache_core[3]: Access = 169266, Miss = 110042, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 47878
	L1D_cache_core[4]: Access = 276720, Miss = 187069, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 90097
	L1D_cache_core[5]: Access = 276720, Miss = 187068, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 95053
	L1D_cache_core[6]: Access = 276720, Miss = 187069, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 96873
	L1D_cache_core[7]: Access = 276720, Miss = 187069, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 94644
	L1D_cache_core[8]: Access = 256116, Miss = 176065, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 91718
	L1D_cache_core[9]: Access = 245814, Miss = 170562, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 81601
	L1D_cache_core[10]: Access = 245814, Miss = 170562, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 74394
	L1D_cache_core[11]: Access = 174178, Miss = 119210, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 46683
	L1D_cache_core[12]: Access = 138360, Miss = 93534, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 60311
	L1D_cache_core[13]: Access = 138360, Miss = 93534, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 56908
	L1D_total_cache_accesses = 2951680
	L1D_total_cache_misses = 1995402
	L1D_total_cache_miss_rate = 0.6760
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1013196
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 1245696
	L1C_total_cache_misses = 237
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 8064
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 1608448
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 197448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1245459
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 948214
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 386570
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 815748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14443328
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1635
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
215360, 215360, 215360, 215360, 215360, 215360, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 
gpgpu_n_tot_thrd_icount = 882288640
gpgpu_n_tot_w_icount = 27571520
gpgpu_n_stall_shd_mem = 1013196
gpgpu_n_mem_read_local = 1608448
gpgpu_n_mem_write_local = 386570
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 945654
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 112
gpgpu_n_load_insn  = 51728384
gpgpu_n_store_insn = 42725376
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 39862272
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1013196
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1582794	W0_Idle:227491	W0_Scoreboard:75421793	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:27571520
traffic_breakdown_coretomem[CONST_ACC_R] = 896 {8:112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52224 {136:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 3696 {8:462,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 128556720 {136:945270,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 12867584 {8:1608448,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 52573520 {136:386570,}
traffic_breakdown_memtocore[CONST_ACC_R] = 8064 {72:112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 62832 {136:462,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 218748928 {136:1608448,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3092560 {8:386570,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4957744 n_nop=3084216 n_act=410148 n_pre=410132 n_req=526624 n_rd=637596 n_write=415652 bw_util=0.4249
n_activity=4790082 dram_eff=0.4398
bk0: 39158a 3593442i bk1: 37394a 3615972i bk2: 41642a 3488713i bk3: 40780a 3493695i bk4: 40060a 3507566i bk5: 37694a 3552982i bk6: 42630a 3413849i bk7: 39202a 3491684i bk8: 40460a 3534339i bk9: 37094a 3640986i bk10: 42420a 3443402i bk11: 40714a 3479776i bk12: 39636a 3520123i bk13: 36658a 3602237i bk14: 42440a 3425646i bk15: 39614a 3474367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.76551
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80007d80, atomic=0 1 entries : 0x7fef11ae22c0 :  mf: uid=21867792, sid10:w09, part=1, addr=0x80007d80, load , size=128, unknown  status = IN_PARTITION_DRAM (3800935), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4957744 n_nop=3135688 n_act=393697 n_pre=393681 n_req=517340 n_rd=626866 n_write=407812 bw_util=0.4174
n_activity=4719372 dram_eff=0.4385
bk0: 38680a 3625956i bk1: 36746a 3660638i bk2: 40982a 3525465i bk3: 39884a 3545756i bk4: 39636a 3540534i bk5: 37198a 3605672i bk6: 41712a 3453913i bk7: 38460a 3544231i bk8: 39856a 3582287i bk9: 36420a 3684794i bk10: 41612a 3504156i bk11: 39984a 3543564i bk12: 39078a 3552710i bk13: 36192a 3644597i bk14: 41558a 3467740i bk15: 38868a 3530457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.81716
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4957744 n_nop=3054564 n_act=411434 n_pre=411418 n_req=540164 n_rd=650428 n_write=429900 bw_util=0.4358
n_activity=4754249 dram_eff=0.4545
bk0: 36812a 3638456i bk1: 42272a 3453076i bk2: 38794a 3530269i bk3: 44416a 3330439i bk4: 37548a 3543204i bk5: 41704a 3387400i bk6: 39426a 3447110i bk7: 44838a 3252713i bk8: 37862a 3577502i bk9: 42926a 3417130i bk10: 39516a 3492619i bk11: 44420a 3324410i bk12: 37062a 3554157i bk13: 40202a 3439066i bk14: 38998a 3476461i bk15: 43632a 3314772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.39302
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4957744 n_nop=3074918 n_act=411905 n_pre=411889 n_req=529516 n_rd=641106 n_write=417926 bw_util=0.4272
n_activity=4724577 dram_eff=0.4483
bk0: 34956a 3687411i bk1: 43084a 3390282i bk2: 36656a 3585663i bk3: 45368a 3265348i bk4: 35388a 3610245i bk5: 42376a 3332671i bk6: 37440a 3509824i bk7: 45956a 3184489i bk8: 35826a 3641633i bk9: 43858a 3349363i bk10: 37530a 3550562i bk11: 45388a 3271096i bk12: 35058a 3620364i bk13: 40872a 3398509i bk14: 36806a 3542533i bk15: 44544a 3255668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.2505
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4957744 n_nop=3120862 n_act=394258 n_pre=394242 n_req=524191 n_rd=634390 n_write=413992 bw_util=0.4229
n_activity=4671004 dram_eff=0.4489
bk0: 35274a 3700807i bk1: 42328a 3434796i bk2: 37906a 3588244i bk3: 44426a 3327718i bk4: 36022a 3601893i bk5: 41670a 3385593i bk6: 36286a 3581897i bk7: 44680a 3253952i bk8: 35228a 3690556i bk9: 43066a 3407892i bk10: 37944a 3585215i bk11: 44298a 3332891i bk12: 35054a 3647848i bk13: 40184a 3458610i bk14: 36550a 3579426i bk15: 43474a 3327709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.54931
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4957744 n_nop=3046372 n_act=412363 n_pre=412347 n_req=543331 n_rd=653510 n_write=433152 bw_util=0.4384
n_activity=4752401 dram_eff=0.4573
bk0: 37302a 3606080i bk1: 42446a 3436288i bk2: 40520a 3473857i bk3: 44512a 3310381i bk4: 38176a 3511166i bk5: 41766a 3366792i bk6: 38808a 3476021i bk7: 44714a 3234642i bk8: 37384a 3605059i bk9: 43146a 3392797i bk10: 40316a 3485328i bk11: 44356a 3318434i bk12: 37004a 3560700i bk13: 40302a 3426619i bk14: 39244a 3466731i bk15: 43514a 3297959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.39312

========= L2 cache stats =========
L2_cache_bank[0]: Access = 246512, Miss = 164223, Miss_rate = 0.666, Pending_hits = 11, Reservation_fails = 1247
L2_cache_bank[1]: Access = 236456, Miss = 154575, Miss_rate = 0.654, Pending_hits = 1, Reservation_fails = 1185
L2_cache_bank[2]: Access = 246512, Miss = 161557, Miss_rate = 0.655, Pending_hits = 3, Reservation_fails = 3190
L2_cache_bank[3]: Access = 235066, Miss = 151876, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 1830
L2_cache_bank[4]: Access = 237586, Miss = 153009, Miss_rate = 0.644, Pending_hits = 3, Reservation_fails = 291
L2_cache_bank[5]: Access = 259848, Miss = 172205, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 4398
L2_cache_bank[6]: Access = 228716, Miss = 144830, Miss_rate = 0.633, Pending_hits = 1, Reservation_fails = 880
L2_cache_bank[7]: Access = 261238, Miss = 175723, Miss_rate = 0.673, Pending_hits = 1, Reservation_fails = 3090
L2_cache_bank[8]: Access = 228976, Miss = 145132, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 1542
L2_cache_bank[9]: Access = 261238, Miss = 172063, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 6736
L2_cache_bank[10]: Access = 237860, Miss = 154377, Miss_rate = 0.649, Pending_hits = 6, Reservation_fails = 1242
L2_cache_bank[11]: Access = 261238, Miss = 172378, Miss_rate = 0.660, Pending_hits = 2, Reservation_fails = 3765
L2_total_cache_accesses = 2941246
L2_total_cache_misses = 1921948
L2_total_cache_miss_rate = 0.6534
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 29396
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 80114
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 1528334
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 7105
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 100
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 22
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 386548
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 21292
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 938659
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 6611
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 457
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 375
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 63
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 433
L2_cache_data_port_util = 0.144
L2_cache_fill_port_util = 0.169

icnt_total_pkts_mem_to_simt=8431840
icnt_total_pkts_simt_to_mem=8270142
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.0787
	minimum = 6
	maximum = 600
Network latency average = 11.677
	minimum = 6
	maximum = 545
Slowest packet = 1014285
Flit latency average = 9.16999
	minimum = 6
	maximum = 541
Slowest flit = 9241876
Fragmentation average = 0.0194615
	minimum = 0
	maximum = 445
Injected packet rate average = 0.0561155
	minimum = 0.0397757 (at node 0)
	maximum = 0.0795429 (at node 4)
Accepted packet rate average = 0.0561155
	minimum = 0.0286209 (at node 0)
	maximum = 0.0747218 (at node 19)
Injected flit rate average = 0.186652
	minimum = 0.109196 (at node 0)
	maximum = 0.218781 (at node 19)
Accepted flit rate average= 0.186652
	minimum = 0.118303 (at node 0)
	maximum = 0.236564 (at node 4)
Injected packet length average = 3.32621
Accepted packet length average = 3.32621
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.1762 (2 samples)
	minimum = 6 (2 samples)
	maximum = 674.5 (2 samples)
Network latency average = 11.1851 (2 samples)
	minimum = 6 (2 samples)
	maximum = 619.5 (2 samples)
Flit latency average = 8.72019 (2 samples)
	minimum = 6 (2 samples)
	maximum = 615.5 (2 samples)
Fragmentation average = 0.0346438 (2 samples)
	minimum = 0 (2 samples)
	maximum = 487.5 (2 samples)
Injected packet rate average = 0.0455644 (2 samples)
	minimum = 0.0305379 (2 samples)
	maximum = 0.0675443 (2 samples)
Accepted packet rate average = 0.0455644 (2 samples)
	minimum = 0.0217616 (2 samples)
	maximum = 0.0652095 (2 samples)
Injected flit rate average = 0.156409 (2 samples)
	minimum = 0.0968538 (2 samples)
	maximum = 0.193894 (2 samples)
Accepted flit rate average = 0.156409 (2 samples)
	minimum = 0.0937922 (2 samples)
	maximum = 0.202951 (2 samples)
Injected packet size average = 3.43269 (2 samples)
Accepted packet size average = 3.43269 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 16 sec (2056 sec)
gpgpu_simulation_rate = 427833 (inst/sec)
gpgpu_simulation_rate = 1848 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
v  =    224.32337952
Lb =     21.34811783
Time (Greeks)   : 1666502.750000 msec

Press ENTER to exit...
