$date
	Sun Oct 23 09:07:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#399746
b10 &
b10 %
1$
b10 !
1"
#399747
0"
#399750
b1 &
1#
b1 %
#399754
b0 &
b0 %
0#
0$
#1399189
b110 !
1"
#1399190
b110 &
b110 %
1$
#1399191
0"
#1399194
b11 &
b11 %
#1399198
b1010 &
b1010 %
#1399202
b101 &
b101 %
#1399206
b10000 &
b10000 %
#1399210
b1000 &
b1000 %
#1399214
b100 &
b100 %
#1399218
b10 &
b10 %
#1399222
b1 &
1#
b1 %
#1399226
b0 &
b0 %
0#
0$
#2336087
b101 !
1"
#2336090
b101 &
b101 %
1$
#2336091
0"
#2336094
b10000 &
b10000 %
#2336098
b1000 &
b1000 %
#2336102
b100 &
b100 %
#2336106
b10 &
b10 %
#2336110
b1 &
1#
b1 %
#2336114
b0 &
b0 %
0#
0$
#4500012
