// Seed: 428252863
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout supply0 id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_8 = 1 + 1 + -1;
  assign id_4 = -1'b0;
  wire id_9;
  ;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output logic id_2,
    output tri id_3,
    input wand id_4
    , id_19,
    input supply1 id_5,
    input wand id_6,
    input wand id_7,
    output tri1 id_8,
    input tri1 id_9
    , id_20,
    output supply0 id_10,
    input uwire id_11,
    input wand id_12,
    output tri1 id_13,
    input uwire id_14,
    input tri1 id_15,
    output wire id_16,
    input uwire id_17
);
  wire id_21;
  tri1 id_22;
  initial @(posedge id_20[-1]);
  assign id_8 = -1;
  logic id_23;
  wire  id_24;
  wire  id_25;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_25,
      id_22,
      id_23,
      id_25,
      id_24
  );
  always begin : LABEL_0
    $signed(87);
    ;
  end
  assign id_22 = -1;
  final id_2 <= id_20;
endmodule
