<snippet>
	<description>testbench for loop</description>
	<content><![CDATA[
Process begin
  wait for ${7:0}*$3; -- start pause

  For i in 0 to 100 loop
    ${1:data_in1} <= conv_std_logic_vector(i     ,${5:16}); 
    ${2:data_in2} <= conv_std_logic_vector(i + ${6:10},$5); 
    wait for ${4:1}*${3:clk_period};
  end loop;
end process;
]]></content>
	<tabTrigger>testfor</tabTrigger>
	<scope>source.vhdl</scope>
</snippet>