#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Oct  6 22:50:19 2023
# Process ID: 15752
# Current directory: D:/DigitalLogic/lab/CPU_design/CPU_design.runs/synth_1
# Command line: vivado.exe -log data_path.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_path.tcl
# Log file: D:/DigitalLogic/lab/CPU_design/CPU_design.runs/synth_1/data_path.vds
# Journal file: D:/DigitalLogic/lab/CPU_design/CPU_design.runs/synth_1\vivado.jou
# Running On: LAPTOP-L5KSI83J, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 16940 MB
#-----------------------------------------------------------
source data_path.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 449.984 ; gain = 164.793
Command: read_checkpoint -auto_incremental -incremental D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/utils_1/imports/synth_1/cpu.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/utils_1/imports/synth_1/cpu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top data_path -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17464
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 891.066 ; gain = 409.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_path' [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/data_path.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_group' [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/reg_group.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-226] default block is never used [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/reg_group.v:81]
INFO: [Synth 8-6155] done synthesizing module 'reg_group' (0#1) [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/reg_group.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (0#1) [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/alu.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/alu.v:32]
INFO: [Synth 8-6155] done synthesizing module 'data_path' (0#1) [D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/sources_1/new/data_path.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 981.602 ; gain = 499.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 981.602 ; gain = 499.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 981.602 ; gain = 499.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/DigitalLogic/lab/CPU_design/CPU_design.srcs/utils_1/imports/synth_1/cpu.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 981.602 ; gain = 499.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 981.602 ; gain = 499.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 981.602 ; gain = 499.977
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 10    
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  11 Input   16 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP alu1/alu_out0, operation Mode is: A*B.
DSP Report: operator alu1/alu_out0 is absorbed into DSP alu1/alu_out0.
WARNING: [Synth 8-7129] Port offset_addr[6] in module data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port offset_addr[5] in module data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port offset_addr[4] in module data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port offset_addr[3] in module data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port offset_addr[2] in module data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port offset_addr[1] in module data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port offset_addr[0] in module data_path is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1199.129 ; gain = 717.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1200.059 ; gain = 718.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1200.059 ; gain = 718.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1200.059 ; gain = 718.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1200.059 ; gain = 718.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1200.059 ; gain = 718.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1200.059 ; gain = 718.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1200.059 ; gain = 718.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1200.059 ; gain = 718.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |FDCE   |     2|
|6     |FDRE   |    17|
|7     |IBUF   |     5|
|8     |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |    50|
|2     |  alu1       |alu       |     2|
|3     |  alu_mux1   |alu_mux   |     1|
|4     |  pc1        |pc        |    23|
|5     |  reg_group1 |reg_group |     1|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1200.059 ; gain = 718.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1200.059 ; gain = 718.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1200.059 ; gain = 718.434
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1321.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ef4a569c
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1321.738 ; gain = 847.902
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/DigitalLogic/lab/CPU_design/CPU_design.runs/synth_1/data_path.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_path_utilization_synth.rpt -pb data_path_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  6 22:50:51 2023...
