// Seed: 3178474443
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output wire id_2,
    output uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    output supply0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    output wor id_10,
    input tri id_11,
    input supply1 id_12,
    output tri0 id_13,
    input uwire id_14,
    input wor id_15,
    input wor id_16,
    output supply0 id_17
    , id_21,
    output supply0 id_18,
    output wand id_19
);
  wire id_22;
  id_23(
      .id_0(id_22), .id_1(id_2), .id_2(1)
  );
  assign id_10 = id_9 - id_9;
endmodule
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    input uwire id_6,
    output tri0 id_7,
    output wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    input tri0 id_11
    , id_21,
    output wor id_12,
    output supply1 id_13,
    input supply1 id_14,
    output supply0 id_15,
    input supply0 id_16,
    input uwire id_17,
    input wor id_18,
    input tri module_1
);
  wire id_22;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_8,
      id_8,
      id_3,
      id_14,
      id_12,
      id_15,
      id_16,
      id_12,
      id_10,
      id_9,
      id_13,
      id_0,
      id_17,
      id_11,
      id_7,
      id_12,
      id_8
  );
endmodule
