

================================================================
== Vivado HLS Report for 'Dout'
================================================================
* Date:           Fri Dec 24 03:52:50 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        PRNumGen.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.188|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%out_cnt_load = load i3* @out_cnt, align 1" [PRNumGen.c:46]   --->   Operation 2 'load' 'out_cnt_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.18ns)   --->   "%tmp = icmp eq i3 %out_cnt_load, 0" [PRNumGen.c:46]   --->   Operation 3 'icmp' 'tmp' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%d_out_load = load i32* @d_out, align 4" [PRNumGen.c:47]   --->   Operation 4 'load' 'd_out_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %2" [PRNumGen.c:46]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.18ns)   --->   "%tmp_5 = icmp eq i3 %out_cnt_load, 1" [PRNumGen.c:48]   --->   Operation 6 'icmp' 'tmp_5' <Predicate = (!tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %3, label %4" [PRNumGen.c:48]   --->   Operation 7 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.18ns)   --->   "%tmp_8 = icmp eq i3 %out_cnt_load, 2" [PRNumGen.c:50]   --->   Operation 8 'icmp' 'tmp_8' <Predicate = (!tmp & !tmp_5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %5, label %6" [PRNumGen.c:50]   --->   Operation 9 'br' <Predicate = (!tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.18ns)   --->   "%tmp_2 = icmp eq i3 %out_cnt_load, 3" [PRNumGen.c:52]   --->   Operation 10 'icmp' 'tmp_2' <Predicate = (!tmp & !tmp_5 & !tmp_8)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %7, label %._crit_edge" [PRNumGen.c:52]   --->   Operation 11 'br' <Predicate = (!tmp & !tmp_5 & !tmp_8)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %d_out_load, i32 24, i32 31)" [PRNumGen.c:53]   --->   Operation 12 'partselect' 'tmp_4' <Predicate = (!tmp & !tmp_5 & !tmp_8 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %data_out, i8 %tmp_4) nounwind" [PRNumGen.c:53]   --->   Operation 13 'write' <Predicate = (!tmp & !tmp_5 & !tmp_8 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br label %._crit_edge" [PRNumGen.c:53]   --->   Operation 14 'br' <Predicate = (!tmp & !tmp_5 & !tmp_8 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 15 'br' <Predicate = (!tmp & !tmp_5 & !tmp_8)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %d_out_load, i32 16, i32 23)" [PRNumGen.c:51]   --->   Operation 16 'partselect' 'tmp_1' <Predicate = (!tmp & !tmp_5 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %data_out, i8 %tmp_1) nounwind" [PRNumGen.c:51]   --->   Operation 17 'write' <Predicate = (!tmp & !tmp_5 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br label %8" [PRNumGen.c:51]   --->   Operation 18 'br' <Predicate = (!tmp & !tmp_5 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 19 'br' <Predicate = (!tmp & !tmp_5)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %d_out_load, i32 8, i32 15)" [PRNumGen.c:49]   --->   Operation 20 'partselect' 'tmp_7' <Predicate = (!tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %data_out, i8 %tmp_7) nounwind" [PRNumGen.c:49]   --->   Operation 21 'write' <Predicate = (!tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br label %9" [PRNumGen.c:49]   --->   Operation 22 'br' <Predicate = (!tmp & tmp_5)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 23 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %d_out_load to i8" [PRNumGen.c:47]   --->   Operation 24 'trunc' 'tmp_15' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %data_out, i8 %tmp_15) nounwind" [PRNumGen.c:47]   --->   Operation 25 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br label %10" [PRNumGen.c:47]   --->   Operation 26 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [PRNumGen.c:54]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_cnt]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ d_out]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_cnt_load (load      ) [ 00]
tmp          (icmp      ) [ 01]
d_out_load   (load      ) [ 00]
StgValue_5   (br        ) [ 00]
tmp_5        (icmp      ) [ 01]
StgValue_7   (br        ) [ 00]
tmp_8        (icmp      ) [ 01]
StgValue_9   (br        ) [ 00]
tmp_2        (icmp      ) [ 01]
StgValue_11  (br        ) [ 00]
tmp_4        (partselect) [ 00]
StgValue_13  (write     ) [ 00]
StgValue_14  (br        ) [ 00]
StgValue_15  (br        ) [ 00]
tmp_1        (partselect) [ 00]
StgValue_17  (write     ) [ 00]
StgValue_18  (br        ) [ 00]
StgValue_19  (br        ) [ 00]
tmp_7        (partselect) [ 00]
StgValue_21  (write     ) [ 00]
StgValue_22  (br        ) [ 00]
StgValue_23  (br        ) [ 00]
tmp_15       (trunc     ) [ 00]
StgValue_25  (write     ) [ 00]
StgValue_26  (br        ) [ 00]
StgValue_27  (ret       ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_cnt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_cnt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="grp_write_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="0" index="2" bw="8" slack="0"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_13/1 StgValue_17/1 StgValue_21/1 StgValue_25/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="out_cnt_load_load_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="3" slack="0"/>
<pin id="39" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_cnt_load/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="tmp_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="3" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="d_out_load_load_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_out_load/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="tmp_5_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="3" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="tmp_8_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="3" slack="0"/>
<pin id="59" dir="0" index="1" bw="3" slack="0"/>
<pin id="60" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="tmp_2_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="0" index="1" bw="3" slack="0"/>
<pin id="66" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_4_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="0" index="3" bw="6" slack="0"/>
<pin id="74" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="6" slack="0"/>
<pin id="84" dir="0" index="3" bw="6" slack="0"/>
<pin id="85" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_7_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="5" slack="0"/>
<pin id="95" dir="0" index="3" bw="5" slack="0"/>
<pin id="96" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_15_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="20" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="45"><net_src comp="37" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="55"><net_src comp="37" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="61"><net_src comp="37" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="67"><net_src comp="37" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="47" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="69" pin=3"/></net>

<net id="79"><net_src comp="69" pin="4"/><net_sink comp="30" pin=2"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="47" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="90"><net_src comp="80" pin="4"/><net_sink comp="30" pin=2"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="47" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="91" pin=3"/></net>

<net id="101"><net_src comp="91" pin="4"/><net_sink comp="30" pin=2"/></net>

<net id="105"><net_src comp="47" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="30" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {1 }
 - Input state : 
	Port: Dout : out_cnt | {1 }
	Port: Dout : d_out | {1 }
  - Chain level:
	State 1
		tmp : 1
		StgValue_5 : 2
		tmp_5 : 1
		StgValue_7 : 2
		tmp_8 : 1
		StgValue_9 : 2
		tmp_2 : 1
		StgValue_11 : 2
		tmp_4 : 1
		StgValue_13 : 2
		tmp_1 : 1
		StgValue_17 : 2
		tmp_7 : 1
		StgValue_21 : 2
		tmp_15 : 1
		StgValue_25 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|          |    tmp_fu_41    |    0    |    9    |
|   icmp   |   tmp_5_fu_51   |    0    |    9    |
|          |   tmp_8_fu_57   |    0    |    9    |
|          |   tmp_2_fu_63   |    0    |    9    |
|----------|-----------------|---------|---------|
|   write  | grp_write_fu_30 |    0    |    0    |
|----------|-----------------|---------|---------|
|          |   tmp_4_fu_69   |    0    |    0    |
|partselect|   tmp_1_fu_80   |    0    |    0    |
|          |   tmp_7_fu_91   |    0    |    0    |
|----------|-----------------|---------|---------|
|   trunc  |  tmp_15_fu_102  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    36   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_30 |  p2  |   4  |   8  |   32   ||    21   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   32   ||  1.7535 ||    21   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   21   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    0   |   57   |
+-----------+--------+--------+--------+
