{"vcs1":{"timestamp_begin":1739083747.169685486, "rt":0.25, "ut":0.10, "st":0.10}}
{"vcselab":{"timestamp_begin":1739083747.493817609, "rt":0.51, "ut":0.14, "st":0.11}}
{"link":{"timestamp_begin":1739083748.058379527, "rt":0.16, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739083746.945665754}
{"VCS_COMP_START_TIME": 1739083746.945665754}
{"VCS_COMP_END_TIME": 1739083748.292630292}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150348}}
