// Seed: 279062813
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output wand id_2,
    input tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    output uwire id_8,
    input supply0 id_9,
    input supply1 id_10,
    input uwire id_11,
    input wand id_12,
    input wor id_13,
    input tri0 id_14,
    input wand id_15,
    output wire id_16,
    output uwire id_17,
    input tri1 id_18,
    input wand id_19,
    input tri id_20,
    output tri0 id_21,
    input wire id_22,
    input supply0 id_23,
    output uwire id_24,
    input wand id_25,
    input supply0 id_26,
    output tri1 id_27
);
  wire id_29;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    output wand id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri id_8,
    output tri1 id_9,
    input uwire id_10,
    input wire id_11,
    output wand id_12,
    input tri0 id_13,
    output tri id_14,
    input uwire id_15,
    output tri0 id_16
);
  wire id_18;
  wire id_19;
  tri0 id_20;
  module_0(
      id_20,
      id_1,
      id_20,
      id_13,
      id_6,
      id_20,
      id_12,
      id_11,
      id_20,
      id_15,
      id_6,
      id_11,
      id_10,
      id_11,
      id_2,
      id_8,
      id_20,
      id_12,
      id_10,
      id_11,
      id_1,
      id_5,
      id_6,
      id_20,
      id_20,
      id_20,
      id_2,
      id_0
  );
  if (id_15) wire id_21;
  else begin
    assign id_4 = id_20;
  end
endmodule
