/*
 Copyright (c) 2014-2015 NewAE Technology Inc. All rights reserved.

 This program is free software: you can redistribute it and/or modify
 it under the terms of the GNU General Public License as published by
 the Free Software Foundation, either version 3 of the License, or
 (at your option) any later version.

 This program is distributed in the hope that it will be useful,
 but WITHOUT ANY WARRANTY; without even the implied warranty of
 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 GNU General Public License for more details.

 You should have received a copy of the GNU General Public License
 along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <asf.h>
#include "conf_usb.h"
#include "stdio_serial.h"
#include "ui.h"
#include "genclk.h"
#include "fpga_program.h"
#include "pdi/XPROGNewAE.h"
#include "pdi/XPROGTimeout.h"
#include "pdi/XPROGTarget.h"
#include "isp/V2Protocol.h"
#include "ccdebug/chipcon.h"

#include "usart_driver.h"
#include "usb.h"
#include "scard_usb.h"
#include "fpga_xmem.h"
#include <string.h>

#define FW_VER_MAJOR 0
#define FW_VER_MINOR 11
#define FW_VER_DEBUG 0

static volatile bool main_b_vendor_enable = true;
static bool active = false;

COMPILER_WORD_ALIGNED
		static uint8_t main_buf_loopback[MAIN_LOOPBACK_SIZE];

void main_vendor_bulk_in_received(udd_ep_status_t status,
		iram_size_t nb_transfered, udd_ep_id_t ep);
void main_vendor_bulk_out_received(udd_ep_status_t status,
		iram_size_t nb_transfered, udd_ep_id_t ep);

void main_suspend_action(void)
{
	active = false;
	ui_powerdown();
}

void main_resume_action(void)
{
	ui_wakeup();
}

void main_sof_action(void)
{
	if (!main_b_vendor_enable)
		return;
	ui_process(udd_get_frame_number());
}

bool main_vendor_enable(void)
{
	main_b_vendor_enable = true;
	active = true;
	// Start data reception on OUT endpoints
#if UDI_VENDOR_EPS_SIZE_BULK_FS
	//main_vendor_bulk_in_received(UDD_EP_TRANSFER_OK, 0, 0);
	udi_vendor_bulk_out_run(
		main_buf_loopback,
		sizeof(main_buf_loopback),
		main_vendor_bulk_out_received);
#endif
	return true;
}

void main_vendor_disable(void)
{
	main_b_vendor_enable = false;
}

bool usb_is_enabled(void)
{
	return active;
}

#define REQ_MEMREAD_BULK 0x10
#define REQ_MEMWRITE_BULK 0x11
#define REQ_MEMREAD_CTRL 0x12
#define REQ_MEMWRITE_CTRL 0x13
#define REQ_MEMSTREAM 0x14
#define REQ_FPGA_STATUS 0x15
#define REQ_FPGA_PROGRAM 0x16
#define REQ_FW_VERSION 0x17
#define REQ_USART0_DATA 0x1A
#define REQ_USART0_CONFIG 0x1B
#define REQ_SCARD_DATA 0x1C
#define REQ_SCARD_CONFIG 0x1D
#define REQ_SCARD_AUX 0x1E
#define REQ_USART2DUMP_ENABLE 0x1F
#define REQ_XMEGA_PROGRAM 0x20
#define REQ_AVR_PROGRAM 0x21
#define REQ_SAM3U_CFG 0x22
#define REQ_CC_PROGRAM 0x23

COMPILER_WORD_ALIGNED static uint8_t ctrlbuffer[64];
#define CTRLBUFFER_WORDPTR ((uint32_t *) ((void *)ctrlbuffer))

typedef enum {
	bep_emem=0,
	bep_fpgabitstream=10
} blockep_usage_t;

static blockep_usage_t blockendpoint_usage = bep_emem;

static uint8_t * ctrlmemread_buf;
static unsigned int ctrlmemread_size;

void ctrl_readmem_bulk(void);
void ctrl_readmem_ctrl(void);
void ctrl_writemem_bulk(void);
void ctrl_writemem_ctrl(void);
void ctrl_streammem_ctrl(void);
void ctrl_progfpga_bulk(void);
bool ctrl_xmega_program(void);
void ctrl_xmega_program_void(void);
void ctrl_avr_program_void(void);
void ctrl_cc_program_void(void);

#ifdef USART2_SPIDUMP
/* USART2 ISR for random dumping - debug! Need to use DMA for real system... */
uint8_t usartbuffer[4][140];

static unsigned int bufnum = 0;
static unsigned int bufidx = 0;

void USART2_Handler(void)
{
	uint32_t ul_status;

	/* Read USART Status. */
	ul_status = usart_get_status(USART2);

	/* Receive buffer is full. */
	if (ul_status & US_CSR_RXRDY) {
		/* Check if we had a toggle since last read */
		if (ul_status & US_CSR_CTSIC){			
			usartbuffer[bufnum][bufidx] = 0xFF;
			bufidx++;

			usartbuffer[bufnum][bufidx] = 0x00;			
			bufidx++;
		}		
		
		usartbuffer[bufnum][bufidx] = USART2->US_RHR & US_RHR_RXCHR_Msk;
		
		if (usartbuffer[bufnum][bufidx] == 0xFF){
			bufidx++;
			usartbuffer[bufnum][bufidx] = 0xFF;
		}
				
		bufidx++;
		if (bufidx >= 128){
			udi_vendor_bulk_in_run(
				usartbuffer[bufnum],
				bufidx,
				main_vendor_bulk_in_received);
			
			bufidx = 0;
			bufnum++;
			
			if(bufnum == 4){
				bufnum = 0;
			}
		}
	}
}
#endif

void ctrl_readmem_bulk(void){
	uint32_t buflen = *(CTRLBUFFER_WORDPTR);	
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
	
	// Earlier, we locked the FPGA
	// Relock it for our specific purpose
	// This should never block
	FPGA_releaselock();
	while(!FPGA_setlock(fpga_blockin));
	
	/* Set address */
	FPGA_setaddr(address);
	
	/* Do memory read */	
	udi_vendor_bulk_in_run(
	(uint8_t *) PSRAM_BASE_ADDRESS,
	buflen,
	main_vendor_bulk_in_received
	);	
}

void ctrl_readmem_ctrl(void){
	uint32_t buflen = *(CTRLBUFFER_WORDPTR);
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
	
	FPGA_releaselock();
	while(!FPGA_setlock(fpga_ctrlmem));
	
	/* Set address */
	FPGA_setaddr(address);

	/* Do memory read */
	ctrlmemread_buf = (uint8_t *) PSRAM_BASE_ADDRESS;
	
	/* Set size to read */
	ctrlmemread_size = buflen;
	
	/* Start Transaction */
}

void ctrl_writemem_ctrl(void){
	uint32_t buflen = *(CTRLBUFFER_WORDPTR);
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
	
	uint8_t * ctrlbuf_payload = (uint8_t *)(CTRLBUFFER_WORDPTR + 2);
	
	//printf("Writing to %x, %d\n", address, buflen);
	
	FPGA_releaselock();
	while(!FPGA_setlock(fpga_generic));
	
	/* Set address */
	FPGA_setaddr(address);

	/* Start Transaction */

	/* Do memory write */
	for(unsigned int i = 0; i < buflen; i++){
		xram[i] = ctrlbuf_payload[i];
	}
	
	FPGA_releaselock();
}

void ctrl_writemem_bulk(void){
	//uint32_t buflen = *(CTRLBUFFER_WORDPTR);
	uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
	
	// TODO: see block in
	FPGA_releaselock();
	while(!FPGA_setlock(fpga_blockout));
	
	/* Set address */
	FPGA_setaddr(address);
	
	/* Transaction done in generic callback */
}

#if BOARD == CW1200
extern uint32_t stream_samplesLeft;
extern uint32_t stream_samplesOverflowLocation;
extern uint8_t stream_status;

void ctrl_streammem_ctrl(void){
	stream_samplesLeft = *(CTRLBUFFER_WORDPTR);
	
	if(stream_samplesLeft){
		stream_samplesOverflowLocation = 0;
	}
}

bool stream_dumpread(uint16_t bytes_to_stream){
	
	// TODO: see block in
	FPGA_releaselock();
	while(!FPGA_setlock(fpga_streamin));
    			
    /* Set address */
    FPGA_setaddr(3); //ADDR_ADCREAD defined in FPGA
	
	//Switch to faster timing for dumping data back
	smc_fasttiming();
    			
    /* Do memory read */
    return udi_vendor_bulk_in_run(
    		(uint8_t *) PSRAM_BASE_ADDRESS,
    		bytes_to_stream,
    		main_vendor_bulk_in_received
    );
}
#endif
    			

void ctrl_xmega_program_void(void)
{
	XPROGProtocol_Command();
}

void ctrl_avr_program_void(void)
{
	V2Protocol_ProcessCommand();
}

void ctrl_cc_program_void(void)
{
	CCProtocol_ProcessCommand();
}

static void ctrl_usart2_enabledump(void)
{
	switch(udd_g_ctrlreq.req.wValue & 0xFF){
		case 0x00:
			usart_disable_rx(USART2);
			usart_disable_tx(USART2);
			usart_enable_interrupt(USART2, 0);
			NVIC_DisableIRQ(USART2_IRQn);
			break;
		
		case 0x01:
			/****** USART SPI */
			pmc_enable_periph_clk(ID_USART2);
			usart_spi_opt_t opts;
			opts.channel_mode = US_MR_CHMODE_NORMAL;
			opts.spi_mode = SPI_MODE_0;
			opts.char_length = US_MR_CHRL_8_BIT;
			usart_init_spi_slave(USART2, &opts);
			usart_enable_rx(USART2);

			NVIC_EnableIRQ(USART2_IRQn);
			usart_enable_interrupt(USART2, US_IER_RXRDY);
			
			//RX = DI (PA22/A)
			//TX = DO (NOT USED)
			//CS = CTS (PB22/B)
			//CLK =   (PA25/B)
			gpio_configure_pin(PIO_PA23_IDX, (PIO_PERIPH_A | PIO_DEFAULT));
			gpio_configure_pin(PIO_PB22_IDX, (PIO_PERIPH_B | PIO_DEFAULT));
			gpio_configure_pin(PIO_PA25_IDX, (PIO_PERIPH_B | PIO_DEFAULT));
			break;
			
		default:
			break;
	}

}

static void ctrl_sam3ucfg_cb(void)
{
	switch(udd_g_ctrlreq.req.wValue & 0xFF)
	{
		/* Turn on slow clock */
		case 0x01:
			osc_enable(OSC_MAINCK_XTAL);
			osc_wait_ready(OSC_MAINCK_XTAL);
			pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
			break;
			
		/* Turn off slow clock */
		case 0x02:
			pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
			break;
		
		/* Jump to ROM-resident bootloader */
		case 0x03:
			/* Turn off connected stuff */
			board_power(0);
		
			/* Clear ROM-mapping bit. */
			efc_perform_command(EFC0, EFC_FCMD_CGPB, 1);	
		
			/* Disconnect USB (will kill connection) */
			udc_detach();
		
			/* With knowledge that I will rise again, I lay down my life. */
			while (RSTC->RSTC_SR & RSTC_SR_SRCMP);			
			RSTC->RSTC_CR |= RSTC_CR_KEY(0xA5) | RSTC_CR_PERRST | RSTC_CR_PROCRST;				
			while(1);
			break;

		/* Oh well, sucks to be you */
		default:
			break;
	}
}

static void ctrl_usart_cb(void)
{
	ctrl_usart(USART_TARGET, false);
}

static void ctrl_usart_cb_data(void)
{		
	//Catch heartbleed-style error
	if (udd_g_ctrlreq.req.wLength > udd_g_ctrlreq.payload_size){
		return;
	}
	
	for (int i = 0; i < udd_g_ctrlreq.req.wLength; i++){
		usart_driver_putchar(USART_TARGET, NULL, udd_g_ctrlreq.payload[i]);
	}
}


bool main_setup_out_received(void)
{
	//Add buffer if used
	udd_g_ctrlreq.payload = ctrlbuffer;
	udd_g_ctrlreq.payload_size = min(udd_g_ctrlreq.req.wLength,	sizeof(ctrlbuffer));
	
	blockendpoint_usage = bep_emem;
	
	switch(udd_g_ctrlreq.req.bRequest){
		/* Memory Read */
		case REQ_MEMREAD_BULK:
			if (FPGA_setlock(fpga_usblocked)){
				udd_g_ctrlreq.callback = ctrl_readmem_bulk;
				return true;
			}		
			break;
				
		case REQ_MEMREAD_CTRL:
			if (FPGA_setlock(fpga_usblocked)){
				udd_g_ctrlreq.callback = ctrl_readmem_ctrl;
				return true;	
			}		
			break;
			
			
		/* Memory Write */
		case REQ_MEMWRITE_BULK:
			if (FPGA_setlock(fpga_usblocked)){
				udd_g_ctrlreq.callback = ctrl_writemem_bulk;
				return true;
			}		
			break;
			
			
		case REQ_MEMWRITE_CTRL:
			if (FPGA_setlock(fpga_usblocked)){
				udd_g_ctrlreq.callback = ctrl_writemem_ctrl;
				return true;
			}		
			break;
			
			
#if BOARD == CW1200
		/* Enable streaming mode */
		case REQ_MEMSTREAM:
			udd_g_ctrlreq.callback = ctrl_streammem_ctrl;
			return true;
#endif
			
		/* Target serial */
		case REQ_USART0_CONFIG:
			udd_g_ctrlreq.callback = ctrl_usart_cb;
			return true;
			
		case REQ_USART0_DATA:
			udd_g_ctrlreq.callback = ctrl_usart_cb_data;
			return true;
		
		/* Smartcard T0/T1 Configuration etc */
		case REQ_SCARD_CONFIG:
			udd_g_ctrlreq.callback = ctrl_scardconfig_cb;
			return true;
			
		/* Send Data */
		case REQ_SCARD_DATA:
			udd_g_ctrlreq.callback = ctrl_scarddata_cb;
			return true;
			
		/* Smartcard 'aux' stuff, used for special modes, power, etc. */
		case REQ_SCARD_AUX:
			udd_g_ctrlreq.callback = ctrl_scardaux_cb;
			return true;
			
		/* Enable special streaming mode */
		case REQ_USART2DUMP_ENABLE:
			udd_g_ctrlreq.callback = ctrl_usart2_enabledump;
			return true;
			
		/* Send bitstream to FPGA */
		case REQ_FPGA_PROGRAM:
			udd_g_ctrlreq.callback = ctrl_progfpga_bulk;
			return true;
			
		/* XMEGA Programming */
		case REQ_XMEGA_PROGRAM:
			/*
			udd_g_ctrlreq.payload = xmegabuffer;
			udd_g_ctrlreq.payload_size = min(udd_g_ctrlreq.req.wLength,	sizeof(xmegabuffer));
			*/
			udd_g_ctrlreq.callback = ctrl_xmega_program_void;
			return true;

		/* AVR Programming */
		case REQ_AVR_PROGRAM:
			udd_g_ctrlreq.callback = ctrl_avr_program_void;
			return true;
			
		/* Misc hardware setup */
		case REQ_SAM3U_CFG:
			udd_g_ctrlreq.callback = ctrl_sam3ucfg_cb;
			return true;
			
		/* ChipCon (TI) Programming */
		case REQ_CC_PROGRAM:
			udd_g_ctrlreq.callback = ctrl_cc_program_void;
			return true;
			
		default:
			return false;
	}			
	
	// If any of the above failed...
	return false;		
}


void ctrl_progfpga_bulk(void){
	
	switch(udd_g_ctrlreq.req.wValue){
		case 0xA0:
			fpga_program_setup1();			
			break;
			
		case 0xA1:
			/* Waiting on data... */
			fpga_program_setup2();
			blockendpoint_usage = bep_fpgabitstream;
			break;
			
		case 0xA2:
			/* Done */
			blockendpoint_usage = bep_emem;
			break;
			
		default:
			break;
	}
}

/*
udd_g_ctrlreq.req.bRequest == 0


&& (udd_g_ctrlreq.req.bRequest == 0)
&& (0 != udd_g_ctrlreq.req.wLength)
*/

bool main_setup_in_received(void)
{
	/*
	udd_g_ctrlreq.payload = main_buf_loopback;
	udd_g_ctrlreq.payload_size =
			min( udd_g_ctrlreq.req.wLength,
			sizeof(main_buf_loopback) );
	*/
	
	static uint8_t  respbuf[128];
	unsigned int cnt;
	
	if (udd_g_ctrlreq.req.wLength > sizeof(respbuf)){
		return false;
	}

	switch(udd_g_ctrlreq.req.bRequest){
		case REQ_MEMREAD_CTRL:
			udd_g_ctrlreq.payload = ctrlmemread_buf;
			udd_g_ctrlreq.payload_size = ctrlmemread_size;
			ctrlmemread_size = 0;
			
			FPGA_releaselock();
			
			return true;
			break;

#if BOARD == CW1200
		/* Enable streaming mode */
		case REQ_MEMSTREAM:
			//Return two 32-bit number (stream_bytesLeft, stream_samplesOverflowLocation)
			respbuf[0] = stream_status;
			
			respbuf[1] = LSB0W(stream_samplesLeft);
			respbuf[2] = LSB1W(stream_samplesLeft);
			respbuf[3] = LSB2W(stream_samplesLeft);
			respbuf[4] = LSB3W(stream_samplesLeft);
			
			respbuf[5] = LSB0W(stream_samplesOverflowLocation);
			respbuf[6] = LSB1W(stream_samplesOverflowLocation);
			respbuf[7] = LSB2W(stream_samplesOverflowLocation);
			respbuf[8] = LSB3W(stream_samplesOverflowLocation);
			
			udd_g_ctrlreq.payload = respbuf;
			udd_g_ctrlreq.payload_size = 9;
			return true;
			break;
#endif			
			
		case REQ_FPGA_STATUS:
			respbuf[0] = FPGA_ISDONE();
			respbuf[1] = 0;
			respbuf[2] = 0;
			respbuf[3] = 0;
			udd_g_ctrlreq.payload = respbuf;
			udd_g_ctrlreq.payload_size = 4;
			return true;
			break;
			
		case REQ_XMEGA_PROGRAM:
			return XPROGProtocol_Command();
			break;
			
		case REQ_AVR_PROGRAM:
			return V2Protocol_ProcessCommand();
			break;
			
		case REQ_CC_PROGRAM:
			return CCProtocol_ProcessCommand();
			break;
			
		case REQ_USART0_CONFIG:
			return ctrl_usart(USART_TARGET, true);
			break;
			
		case REQ_USART0_DATA:						
			for(cnt = 0; cnt < udd_g_ctrlreq.req.wLength; cnt++){
				respbuf[cnt] = usart_driver_getchar(USART_TARGET);
			}
			udd_g_ctrlreq.payload = respbuf;
			udd_g_ctrlreq.payload_size = cnt;
			return true;
			break;

		case REQ_FW_VERSION:
			respbuf[0] = FW_VER_MAJOR;
			respbuf[1] = FW_VER_MINOR;
			respbuf[2] = FW_VER_DEBUG;
			udd_g_ctrlreq.payload = respbuf;
			udd_g_ctrlreq.payload_size = 3;
			return true;
			break;
			
		case REQ_SCARD_CONFIG:
			/* Smartcard Configuration Information */
			return ctrl_scardconfig_req();
			break;
			
		case REQ_SCARD_DATA:
			/* Read data from receive buffer */
			return ctrl_scarddata_req();
			break;
			
		case REQ_SCARD_AUX:
			/* Auxiliary mode, used for special interfaces */
			return ctrl_scardaux_req();
			break;
			
		default:
			return false;
	}
	return false;
}

void main_vendor_bulk_in_received(udd_ep_status_t status,
		iram_size_t nb_transfered, udd_ep_id_t ep)
{
	UNUSED(nb_transfered);
	UNUSED(ep);
	
	if (FPGA_lockstatus() == fpga_blockin){		
		FPGA_releaselock();
	} else 	if (FPGA_lockstatus() == fpga_streamin) {
		smc_normaltiming();
		FPGA_releaselock();
	}

	if (UDD_EP_TRANSFER_OK != status) {
		return; // Transfer aborted/error
	}	

}

void main_vendor_bulk_out_received(udd_ep_status_t status,
		iram_size_t nb_transfered, udd_ep_id_t ep)
{
	UNUSED(ep);
	if (UDD_EP_TRANSFER_OK != status) {
		// Transfer aborted
		
		//restart
		udi_vendor_bulk_out_run(
		main_buf_loopback,
		sizeof(main_buf_loopback),
		main_vendor_bulk_out_received);
		
		return;
	}
	
	if (blockendpoint_usage == bep_emem){
		for(unsigned int i = 0; i < nb_transfered; i++){
			xram[i] = main_buf_loopback[i];
		}
		
		if (FPGA_lockstatus() == fpga_blockout){
			FPGA_releaselock();
		}
	} else if (blockendpoint_usage == bep_fpgabitstream){

		/* Send byte to FPGA - this could eventually be done via SPI */	
		// TODO: is this dangerous?	
		for(unsigned int i = 0; i < nb_transfered; i++){
			fpga_program_sendbyte(main_buf_loopback[i]);
		}
#if FPGA_USE_BITBANG
		FPGA_CCLK_LOW();
#endif
	}
	
	//printf("BULKOUT: %d bytes\n", (int)nb_transfered);
	
	udi_vendor_bulk_out_run(
	main_buf_loopback,
	sizeof(main_buf_loopback),
	main_vendor_bulk_out_received);
}
