|--------------------------------------------------------------|
|- ispLEVER Classic 1.5.00.05.39.l1 Fitter Report File        -|
|- Copyright(C), 1992-2011, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  mach64_verilog_project
Project Path         :  C:\Users\tmcphillips\Designs\Projects\MACH64\VerilogHDL\18_KeypadScanner_3
Project Fitted on    :  Thu Feb 02 14:00:40 2012

Device               :  M4064_32
Package              :  48
GLB Input Mux Size   :  10
Available Blocks     :  4
Speed                :  -7.5
Part Number          :  LC4064V-75T48I
Source Format        :  Pure_Verilog_HDL


// Project 'mach64_verilog_project' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.05 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                5
Total Logic Functions           45
  Total Output Pins             10
  Total Bidir I/O Pins          0
  Total Buried Nodes            35
Total Flip-Flops                34
  Total D Flip-Flops            34
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             163

Total Reserved Pins             0
Total Locked Pins               15
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             11
Total Unique Clock Enables      3
Total Unique Resets             0
Total Unique Presets            0

Fmax Logic Levels               2


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           30       14     16    -->    46
Logic Functions                    64       45     19    -->    70
  Input Registers                  32        0     32    -->     0

GLB Inputs                        144       70     74    -->    48
Logical Product Terms             320      137    183    -->    42
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64       45     19    -->    70

Control Product Terms:
  GLB Clock/Clock Enables           4        4      0    -->   100
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64        8     56    -->    12
  Macrocell Clock Enables          64       20     44    -->    31
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64        0     64    -->     0
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               100       41     59    -->    41
  GRP from IFB                     ..        4     ..    -->    ..
    (from input signals)           ..        4     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       37     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A     13    11    24      0/8      0   11      0              5       40       14
  GLB    B     14    13    27      0/8      0   12      1              3       42       13
  GLB    C      0     9     9      7/8      0    9      0              7       20        9
  GLB    D      1     9    10      7/8      0   13      0              3       35       13
-------------------------------------------------------------------------------------------
TOTALS:        28    42    70     14/32     0   45      1             18      137       49

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         0     10      0      0      0
  GLB    B   1      0         4      6      0      0      0
  GLB    C   1      0         0      4      0      0      0
  GLB    D   1      0         4      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
--------------------------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  |A10 |        |                 |       |
3     |  I_O  |   0  |A12 |        |                 |       |
4     |  I_O  |   0  |A14 |        |                 |       |
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  |B0  |        |                 |       |
8     |  I_O  |   0  |B2  |        |                 |       |
9     |  I_O  |   0  |B4  |        |                 |       |
10    |  I_O  |   0  |B6  |        |                 |       |
11    | TCK   |   -  |    |        |                 |       |
12    | VCC   |   -  |    |        |                 |       |
13    | GND   |   -  |    |        |                 |       |
14    |  I_O  |   0  |B8  |        |                 |       |
15    |  I_O  |   0  |B10 |        |                 |       |
16    |  I_O  |   0  |B12 |        |                 |       |
17    |  I_O  |   0  |B14 |        |                 |       |
18    |INCLK1 |   0  |    |        |                 |       |
19    |INCLK2 |   1  |    |    *   |LVCMOS18         | Input |oneMHzClock
20    |  I_O  |   1  |C0  |    *   |LVCMOS18         | Output|keypadColumns_0_
21    |  I_O  |   1  |C2  |    *   |LVCMOS18         | Output|keypadColumns_1_
22    |  I_O  |   1  |C4  |    *   |LVCMOS18         | Output|keypadColumns_2_
23    |  I_O  |   1  |C6  |        |                 |       |
24    |  I_O  |   1  |C8  |    *   |LVCMOS18         | Input |keypadRows_0_
25    | TMS   |   -  |    |        |                 |       |
26    |  I_O  |   1  |C10 |    *   |LVCMOS18         | Input |keypadRows_1_
27    |  I_O  |   1  |C12 |    *   |LVCMOS18         | Input |keypadRows_2_
28    |  I_O  |   1  |C14 |    *   |LVCMOS18         | Input |keypadRows_3_
29    |GNDIO1 |   -  |    |        |                 |       |
30    |VCCIO1 |   -  |    |        |                 |       |
31    |  I_O  |   1  |D0  |    *   |LVCMOS18         | Output|segments_6_
32    |  I_O  |   1  |D2  |    *   |LVCMOS18         | Output|segments_5_
33    |  I_O  |   1  |D4  |    *   |LVCMOS18         | Output|segments_4_
34    |  I_O  |   1  |D6  |    *   |LVCMOS18         | Output|segments_3_
35    | TDO   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    |  I_O  |   1  |D8  |    *   |LVCMOS18         | Output|segments_2_
39    |  I_O  |   1  |D10 |    *   |LVCMOS18         | Output|segments_1_
40    |  I_O  |   1  |D12 |    *   |LVCMOS18         | Output|segments_0_
41    | I_O/OE|   1  |D14 |        |                 |       |
42    |INCLK3 |   1  |    |        |                 |       |
43    |INCLK0 |   0  |    |        |                 |       |
44    | I_O/OE|   0  |A0  |        |                 |       |
45    |  I_O  |   0  |A2  |        |                 |       |
46    |  I_O  |   0  |A4  |        |                 |       |
47    |  I_O  |   0  |A6  |        |                 |       |
48    |  I_O  |   0  |A8  |        |                 |       |
--------------------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
--------------------------------------------
  24   C  I/O   1 --C-    Down keypadRows_0_
  26   C  I/O   1 --C-    Down keypadRows_1_
  27   C  I/O   1 --C-    Down keypadRows_2_
  28   C  I/O   1 --C-    Down keypadRows_3_
  19  -- INCLK    ----    Down oneMHzClock
--------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-----------------------------------------------------------------------------
  20   C  2  -   1  1 COM                  ----  Fast   Down keypadColumns_0_
  21   C  3  1   1  1 DFF      R         1 --C-  Fast   Down keypadColumns_1_
  22   C  2  1   1  1 DFF      R         1 --C-  Fast   Down keypadColumns_2_
  40   D  4  -   4  1 COM                  ----  Fast   Down segments_0_
  39   D  4  -   4  1 COM                  ----  Fast   Down segments_1_
  38   D  4  -   2  1 COM                  ----  Fast   Down segments_2_
  34   D  4  -   4  1 COM                  ----  Fast   Down segments_3_
  33   D  4  -   3  1 COM                  ----  Fast   Down segments_4_
  32   D  4  -   4  1 COM                  ----  Fast   Down segments_5_
  31   D  4  -   4  1 COM                  ----  Fast   Down segments_6_
-----------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-------------------------------------------------------------------
-------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
--------------------------------------------------------------------------
13   D  2  1   1  1 DFF      R       1 ---D  u0rs_u1rc_genblk1_0__uitff_q
 5   D  2  1   2  1 DFF      R       1 ---D  u0rs_u1rc_genblk1_1__uitff_q
 7   D  2  1   2  1 DFF      R       1 ---D  u0rs_u1rc_genblk1_2__uitff_q
 9   D  2  1   2  1 DFF      R       1 ---D  u0rs_u1rc_genblk1_3__uitff_q
10   D  2  1   2  1 DFF      R       2 -B-D  u0rs_u1rc_genblk1_4__uitff_q
 4   B  2  1   2  2 DFF      R       1 -B--  u0rs_u1rc_genblk1_5__uitff_q
 5   B  2  1   2  1 DFF      R       1 -B--  u0rs_u1rc_genblk1_6__uitff_q
 6   B  2  1   2  1 DFF      R       1 -B--  u0rs_u1rc_genblk1_7__uitff_q
 0   B  2  1   2  1 DFF      R       3 ABC-  u0rs_u1rc_genblk1_8__uitff_q
11   D  1  1   1  1 DFF      R       1 ---D  u0rs_u1rc_u0tff_q
 3   C  6  1   3  1 DFF      R *     2 AB--  u1ks_activeKey_reg_0_
 1   C  8  1   5  1 DFF      R *     2 AB--  u1ks_activeKey_reg_1_
 5   C  6  1   3  1 DFF      R *     2 AB--  u1ks_activeKey_reg_2_
 7   C  5  1   2  1 DFF      R *     2 AB--  u1ks_activeKey_reg_3_
 9   C  4  -   2  1 COM              1 --C-  u1ks_n_21_n
12   C  4  -   2  1 COM              1 --C-  u1ks_n_22_n
 0   A  3  1   2  1 DFF      R *     3 AB-D  u2slpf_stableValue_reg_0_
 1   B 17  -  13  3 COM              1 A---  u2slpf_stableValue_reg_0__0
 1   A  3  1   2  1 DFF      R *     3 AB-D  u2slpf_stableValue_reg_1_
 2   A  3  1   2  1 DFF      R *     3 AB-D  u2slpf_stableValue_reg_2_
 3   A  3  1   2  1 DFF      R *     3 AB-D  u2slpf_stableValue_reg_3_
11   A 23  1  20  4 DFF      R       2 AB--  u2slpf_state_reg_0_
 2   B 11  1   9  2 DFF      R       2 AB--  u2slpf_state_reg_1_
 7   B  3  1   2  1 DFF      R *     2 AB--  u2slpf_valueHistory_reg_1__0_
 4   A  3  1   2  2 DFF      R *     2 AB--  u2slpf_valueHistory_reg_1__1_
 5   A  3  1   2  2 DFF      R *     2 AB--  u2slpf_valueHistory_reg_1__2_
 8   B  3  1   2  1 DFF      R *     2 AB--  u2slpf_valueHistory_reg_1__3_
 9   B  3  1   2  1 DFF      R *     2 AB--  u2slpf_valueHistory_reg_2__0_
 6   A  3  1   2  2 DFF      R *     2 AB--  u2slpf_valueHistory_reg_2__1_
 7   A  3  1   2  2 DFF      R *     2 AB--  u2slpf_valueHistory_reg_2__2_
10   B  3  1   2  1 DFF      R *     2 AB--  u2slpf_valueHistory_reg_2__3_
11   B  3  1   2  1 DFF      R *     2 AB--  u2slpf_valueHistory_reg_3__0_
 8   A  3  1   2  2 DFF      R *     2 AB--  u2slpf_valueHistory_reg_3__1_
 9   A  3  1   2  2 DFF      R *     2 AB--  u2slpf_valueHistory_reg_3__2_
13   B  3  1   2  1 DFF      R *     2 AB--  u2slpf_valueHistory_reg_3__3_
--------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
keypadColumns_0_ = !keypadColumns_2_.Q & !keypadColumns_1_.Q ; (1 pterm, 2 signals)

keypadColumns_1_.D = !keypadColumns_2_.Q & !keypadColumns_1_.Q ; (1 pterm, 2 signals)
keypadColumns_1_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)

keypadColumns_2_.D = keypadColumns_1_.Q ; (1 pterm, 1 signal)
keypadColumns_2_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)

segments_0_ = !u2slpf_stableValue_reg_0_.Q & u2slpf_stableValue_reg_1_.Q
       & !u2slpf_stableValue_reg_3_.Q
    # !u2slpf_stableValue_reg_1_.Q & !u2slpf_stableValue_reg_2_.Q
       & u2slpf_stableValue_reg_3_.Q
    # u2slpf_stableValue_reg_1_.Q & !u2slpf_stableValue_reg_2_.Q
       & !u2slpf_stableValue_reg_3_.Q
    # !u2slpf_stableValue_reg_1_.Q & u2slpf_stableValue_reg_2_.Q
       & !u2slpf_stableValue_reg_3_.Q ; (4 pterms, 4 signals)

segments_1_ = !u2slpf_stableValue_reg_0_.Q & !u2slpf_stableValue_reg_1_.Q
       & !u2slpf_stableValue_reg_2_.Q
    # !u2slpf_stableValue_reg_1_.Q & !u2slpf_stableValue_reg_2_.Q
       & u2slpf_stableValue_reg_3_.Q
    # !u2slpf_stableValue_reg_0_.Q & u2slpf_stableValue_reg_2_.Q
       & !u2slpf_stableValue_reg_3_.Q
    # !u2slpf_stableValue_reg_1_.Q & u2slpf_stableValue_reg_2_.Q
       & !u2slpf_stableValue_reg_3_.Q ; (4 pterms, 4 signals)

segments_2_ = !u2slpf_stableValue_reg_0_.Q & !u2slpf_stableValue_reg_1_.Q
       & !u2slpf_stableValue_reg_2_.Q
    # !u2slpf_stableValue_reg_0_.Q & u2slpf_stableValue_reg_1_.Q
       & !u2slpf_stableValue_reg_3_.Q ; (2 pterms, 4 signals)

segments_3_.X1 = u2slpf_stableValue_reg_0_.Q & !u2slpf_stableValue_reg_1_.Q
       & !u2slpf_stableValue_reg_3_.Q
    # !u2slpf_stableValue_reg_0_.Q & u2slpf_stableValue_reg_1_.Q
       & !u2slpf_stableValue_reg_3_.Q
    # u2slpf_stableValue_reg_1_.Q & !u2slpf_stableValue_reg_2_.Q
       & !u2slpf_stableValue_reg_3_.Q ; (3 pterms, 4 signals)
segments_3_.X2 = !u2slpf_stableValue_reg_1_.Q & !u2slpf_stableValue_reg_2_.Q ; (1 pterm, 2 signals)

segments_4_ = !u2slpf_stableValue_reg_1_.Q & !u2slpf_stableValue_reg_2_.Q
    # u2slpf_stableValue_reg_2_.Q & !u2slpf_stableValue_reg_3_.Q
    # u2slpf_stableValue_reg_0_.Q & !u2slpf_stableValue_reg_3_.Q ; (3 pterms, 4 signals)

segments_5_ = u2slpf_stableValue_reg_0_.Q & u2slpf_stableValue_reg_1_.Q
       & !u2slpf_stableValue_reg_3_.Q
    # !u2slpf_stableValue_reg_1_.Q & !u2slpf_stableValue_reg_2_.Q
    # !u2slpf_stableValue_reg_0_.Q & !u2slpf_stableValue_reg_1_.Q
       & !u2slpf_stableValue_reg_3_.Q
    # !u2slpf_stableValue_reg_2_.Q & !u2slpf_stableValue_reg_3_.Q ; (4 pterms, 4 signals)

segments_6_ = !u2slpf_stableValue_reg_0_.Q & !u2slpf_stableValue_reg_2_.Q
       & !u2slpf_stableValue_reg_3_.Q
    # !u2slpf_stableValue_reg_1_.Q & !u2slpf_stableValue_reg_2_.Q
       & u2slpf_stableValue_reg_3_.Q
    # u2slpf_stableValue_reg_0_.Q & u2slpf_stableValue_reg_2_.Q
       & !u2slpf_stableValue_reg_3_.Q
    # u2slpf_stableValue_reg_1_.Q & !u2slpf_stableValue_reg_3_.Q ; (4 pterms, 4 signals)

u0rs_u1rc_genblk1_0__uitff_q.D = !u0rs_u1rc_genblk1_0__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_0__uitff_q.C = !u0rs_u1rc_u0tff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_1__uitff_q.D = !u0rs_u1rc_genblk1_1__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_1__uitff_q.C = !u0rs_u1rc_genblk1_0__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_2__uitff_q.D = !u0rs_u1rc_genblk1_2__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_2__uitff_q.C = !u0rs_u1rc_genblk1_1__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_3__uitff_q.D = !u0rs_u1rc_genblk1_3__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_3__uitff_q.C = !u0rs_u1rc_genblk1_2__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_4__uitff_q.D = !u0rs_u1rc_genblk1_4__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_4__uitff_q.C = !u0rs_u1rc_genblk1_3__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_5__uitff_q.D = !u0rs_u1rc_genblk1_5__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_5__uitff_q.C = !u0rs_u1rc_genblk1_4__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_6__uitff_q.D = !u0rs_u1rc_genblk1_6__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_6__uitff_q.C = !u0rs_u1rc_genblk1_5__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_7__uitff_q.D = !u0rs_u1rc_genblk1_7__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_7__uitff_q.C = !u0rs_u1rc_genblk1_6__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_8__uitff_q.D = !u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_8__uitff_q.C = !u0rs_u1rc_genblk1_7__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_u0tff_q.D = !u0rs_u1rc_u0tff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_u0tff_q.C = !oneMHzClock ; (1 pterm, 1 signal)

u1ks_activeKey_reg_0_.D = !keypadRows_2_ & !keypadRows_0_
       & !keypadColumns_1_.Q
    # keypadRows_2_ & !keypadRows_0_ & keypadColumns_1_.Q ; (2 pterms, 3 signals)
u1ks_activeKey_reg_0_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u1ks_activeKey_reg_0_.CE = !( !u1ks_n_21_n & !u1ks_n_22_n ) ; (1 pterm, 2 signals)

u1ks_activeKey_reg_1_.D = !keypadRows_1_ & !keypadRows_0_
       & !keypadColumns_2_.Q & !keypadColumns_1_.Q
    # keypadRows_3_ & !keypadRows_1_ & !keypadRows_0_ & !keypadColumns_2_.Q
    # keypadRows_1_ & !keypadRows_0_ & keypadColumns_2_.Q
       & !keypadColumns_1_.Q
    # keypadRows_3_ & keypadRows_1_ & !keypadRows_0_ & keypadColumns_2_.Q ; (4 pterms, 5 signals)
u1ks_activeKey_reg_1_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u1ks_activeKey_reg_1_.CE = !( !u1ks_n_21_n & !u1ks_n_22_n ) ; (1 pterm, 2 signals)

u1ks_activeKey_reg_2_.D = keypadRows_2_
    # keypadRows_1_ & keypadColumns_2_.Q ; (2 pterms, 3 signals)
u1ks_activeKey_reg_2_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u1ks_activeKey_reg_2_.CE = !( !u1ks_n_21_n & !u1ks_n_22_n ) ; (1 pterm, 2 signals)

u1ks_activeKey_reg_3_.D = keypadRows_1_ & !keypadColumns_2_.Q ; (1 pterm, 2 signals)
u1ks_activeKey_reg_3_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u1ks_activeKey_reg_3_.CE = !( !u1ks_n_21_n & !u1ks_n_22_n ) ; (1 pterm, 2 signals)

u1ks_n_21_n = keypadRows_3_ & !keypadRows_2_ & !keypadRows_1_ & !keypadRows_0_
    # !keypadRows_3_ & !keypadRows_2_ & keypadRows_1_ & !keypadRows_0_ ; (2 pterms, 4 signals)

u1ks_n_22_n = !keypadRows_3_ & keypadRows_2_ & !keypadRows_1_ & !keypadRows_0_
    # !keypadRows_3_ & !keypadRows_2_ & !keypadRows_1_ & keypadRows_0_ ; (2 pterms, 4 signals)

u2slpf_stableValue_reg_0_.D = u1ks_activeKey_reg_0_.Q ; (1 pterm, 1 signal)
u2slpf_stableValue_reg_0_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_stableValue_reg_0_.CE = !( u2slpf_stableValue_reg_0__0 ) ; (1 pterm, 1 signal)

u2slpf_stableValue_reg_0__0 = u2slpf_state_reg_0_.Q
    # u1ks_activeKey_reg_3_.Q & !u2slpf_valueHistory_reg_3__3_.Q
    # u1ks_activeKey_reg_0_.Q & !u2slpf_valueHistory_reg_1__0_.Q
    # u1ks_activeKey_reg_1_.Q & !u2slpf_valueHistory_reg_1__1_.Q
    # u1ks_activeKey_reg_2_.Q & !u2slpf_valueHistory_reg_1__2_.Q
    # u1ks_activeKey_reg_0_.Q & !u2slpf_valueHistory_reg_2__0_.Q
    # u1ks_activeKey_reg_1_.Q & !u2slpf_valueHistory_reg_2__1_.Q
    # u1ks_activeKey_reg_2_.Q & !u2slpf_valueHistory_reg_2__2_.Q
    # u1ks_activeKey_reg_0_.Q & !u2slpf_valueHistory_reg_3__0_.Q
    # u1ks_activeKey_reg_1_.Q & !u2slpf_valueHistory_reg_3__1_.Q
    # u1ks_activeKey_reg_2_.Q & !u2slpf_valueHistory_reg_3__2_.Q
    # u1ks_activeKey_reg_3_.Q & !u2slpf_valueHistory_reg_1__3_.Q
    # u1ks_activeKey_reg_3_.Q & !u2slpf_valueHistory_reg_2__3_.Q ; (13 pterms, 17 signals)

u2slpf_stableValue_reg_1_.D = u1ks_activeKey_reg_1_.Q ; (1 pterm, 1 signal)
u2slpf_stableValue_reg_1_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_stableValue_reg_1_.CE = !( u2slpf_stableValue_reg_0__0 ) ; (1 pterm, 1 signal)

u2slpf_stableValue_reg_2_.D = u1ks_activeKey_reg_2_.Q ; (1 pterm, 1 signal)
u2slpf_stableValue_reg_2_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_stableValue_reg_2_.CE = !( u2slpf_stableValue_reg_0__0 ) ; (1 pterm, 1 signal)

u2slpf_stableValue_reg_3_.D = u1ks_activeKey_reg_3_.Q ; (1 pterm, 1 signal)
u2slpf_stableValue_reg_3_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_stableValue_reg_3_.CE = !( u2slpf_stableValue_reg_0__0 ) ; (1 pterm, 1 signal)

u2slpf_state_reg_0_.D = !( !u1ks_activeKey_reg_3_.Q
       & u2slpf_stableValue_reg_3_.Q & u2slpf_state_reg_1_.Q
    # !u1ks_activeKey_reg_2_.Q & u2slpf_stableValue_reg_2_.Q
       & u2slpf_state_reg_1_.Q
    # !u1ks_activeKey_reg_1_.Q & u2slpf_stableValue_reg_1_.Q
       & u2slpf_state_reg_1_.Q
    # !u1ks_activeKey_reg_0_.Q & u2slpf_stableValue_reg_0_.Q
       & u2slpf_state_reg_1_.Q
    # u1ks_activeKey_reg_3_.Q & !u2slpf_stableValue_reg_3_.Q
       & u2slpf_state_reg_1_.Q
    # u1ks_activeKey_reg_2_.Q & !u2slpf_stableValue_reg_2_.Q
       & u2slpf_state_reg_1_.Q
    # u1ks_activeKey_reg_1_.Q & !u2slpf_stableValue_reg_1_.Q
       & u2slpf_state_reg_1_.Q
    # u1ks_activeKey_reg_0_.Q & !u2slpf_stableValue_reg_0_.Q
       & u2slpf_state_reg_1_.Q
    # u1ks_activeKey_reg_3_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_2__3_.Q
    # u1ks_activeKey_reg_3_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_1__3_.Q
    # u1ks_activeKey_reg_2_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_3__2_.Q
    # u1ks_activeKey_reg_1_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_3__1_.Q
    # u1ks_activeKey_reg_0_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_3__0_.Q
    # u1ks_activeKey_reg_2_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_2__2_.Q
    # u1ks_activeKey_reg_1_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_2__1_.Q
    # u1ks_activeKey_reg_0_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_2__0_.Q
    # u1ks_activeKey_reg_2_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_1__2_.Q
    # u1ks_activeKey_reg_1_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_1__1_.Q
    # u1ks_activeKey_reg_0_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_1__0_.Q
    # u1ks_activeKey_reg_3_.Q & !u2slpf_state_reg_0_.Q
       & !u2slpf_valueHistory_reg_3__3_.Q ) ; (20 pterms, 22 signals)
u2slpf_state_reg_0_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)

u2slpf_state_reg_1_.D = !( u1ks_activeKey_reg_3_.Q
       & !u2slpf_stableValue_reg_3_.Q & u2slpf_state_reg_1_.Q
    # !u1ks_activeKey_reg_3_.Q & u2slpf_stableValue_reg_3_.Q
       & u2slpf_state_reg_1_.Q
    # u1ks_activeKey_reg_2_.Q & !u2slpf_stableValue_reg_2_.Q
       & u2slpf_state_reg_1_.Q
    # !u1ks_activeKey_reg_2_.Q & u2slpf_stableValue_reg_2_.Q
       & u2slpf_state_reg_1_.Q
    # u1ks_activeKey_reg_1_.Q & !u2slpf_stableValue_reg_1_.Q
       & u2slpf_state_reg_1_.Q
    # !u1ks_activeKey_reg_1_.Q & u2slpf_stableValue_reg_1_.Q
       & u2slpf_state_reg_1_.Q
    # u1ks_activeKey_reg_0_.Q & !u2slpf_stableValue_reg_0_.Q
       & u2slpf_state_reg_1_.Q
    # !u1ks_activeKey_reg_0_.Q & u2slpf_stableValue_reg_0_.Q
       & u2slpf_state_reg_1_.Q
    # !u2slpf_state_reg_0_.Q ) ; (9 pterms, 10 signals)
u2slpf_state_reg_1_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_1__0_.D = u1ks_activeKey_reg_0_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_1__0_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_1__0_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_1__1_.D = u1ks_activeKey_reg_1_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_1__1_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_1__1_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_1__2_.D = u1ks_activeKey_reg_2_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_1__2_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_1__2_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_1__3_.D = u1ks_activeKey_reg_3_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_1__3_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_1__3_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_2__0_.D = u2slpf_valueHistory_reg_1__0_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_2__0_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_2__0_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_2__1_.D = u2slpf_valueHistory_reg_1__1_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_2__1_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_2__1_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_2__2_.D = u2slpf_valueHistory_reg_1__2_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_2__2_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_2__2_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_2__3_.D = u2slpf_valueHistory_reg_1__3_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_2__3_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_2__3_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_3__0_.D = u2slpf_valueHistory_reg_2__0_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_3__0_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_3__0_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_3__1_.D = u2slpf_valueHistory_reg_2__1_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_3__1_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_3__1_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_3__2_.D = u2slpf_valueHistory_reg_2__2_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_3__2_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_3__2_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)

u2slpf_valueHistory_reg_3__3_.D = u2slpf_valueHistory_reg_2__3_.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_3__3_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u2slpf_valueHistory_reg_3__3_.CE = !u2slpf_state_reg_0_.Q ; (1 pterm, 1 signal)




