/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Sat Nov  8 04:52:47 IST 2025
 * 
 */
#include "bluesim_primitives.h"
#include "mkViterbi.h"


/* Constructor */
MOD_mkViterbi::MOD_mkViterbi(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_adder(simHdl, "adder", this),
    INST_bt_buffer(simHdl, "bt_buffer", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_bt_max(simHdl, "bt_max", this, 32u, 4294967295u, (tUInt8)0u),
    INST_bt_ready(simHdl, "bt_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_bt_t_ctr(simHdl, "bt_t_ctr", this, 10u, 0u, (tUInt8)0u),
    INST_curr_buffer(simHdl, "curr_buffer", this, 32u, 0u, (tUInt8)0u),
    INST_curr_ready(simHdl, "curr_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_emission_buffer(simHdl, "emission_buffer", this, 32u, 0u, (tUInt8)0u),
    INST_emission_ready(simHdl, "emission_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_i_ctr(simHdl, "i_ctr", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_init_done_flag(simHdl, "init_done_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_init_state(simHdl, "init_state", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_j_ctr(simHdl, "j_ctr", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_loop_done_flag(simHdl, "loop_done_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_reg(simHdl, "m_reg", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_machine_state(simHdl, "machine_state", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_max_path(simHdl, "max_path", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_max_reg(simHdl, "max_reg", this, 32u, 4294967295u, (tUInt8)0u),
    INST_max_state_reg(simHdl, "max_state_reg", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_n_and_m_loaded(simHdl, "n_and_m_loaded", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_n_reg(simHdl, "n_reg", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_outcome_buffer(simHdl, "outcome_buffer", this, 32u, 0u, (tUInt8)0u),
    INST_outcome_idx(simHdl, "outcome_idx", this, 10u, 0u, (tUInt8)0u),
    INST_outcome_ready(simHdl, "outcome_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_path_buffer(simHdl, "path_buffer", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_path_ready(simHdl, "path_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_prev_buffer(simHdl, "prev_buffer", this, 32u, 0u, (tUInt8)0u),
    INST_prev_ready(simHdl, "prev_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_print_state(simHdl, "print_state", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_read_bt(simHdl, "read_bt", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_curr(simHdl, "read_curr", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_emission(simHdl, "read_emission", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_outcome(simHdl, "read_outcome", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_prev(simHdl, "read_prev", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_transition(simHdl, "read_transition", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_reset_machine_flag(simHdl, "reset_machine_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_switch_prev_curr(simHdl, "switch_prev_curr", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_t_ctr(simHdl, "t_ctr", this, 10u, 0u, (tUInt8)0u),
    INST_t_start(simHdl, "t_start", this, 10u, 0u, (tUInt8)0u),
    INST_transition_buffer(simHdl, "transition_buffer", this, 32u, 0u, (tUInt8)0u),
    INST_transition_ready(simHdl, "transition_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_write_to_bt_flag(simHdl, "write_to_bt_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_write_to_curr_flag(simHdl, "write_to_curr_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_write_to_prev_flag(simHdl, "write_to_prev_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 49u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkViterbi::init_symbols_0()
{
  init_symbol(&symbols[0u], "adder", SYM_MODULE, &INST_adder);
  init_symbol(&symbols[1u], "bt_buffer", SYM_MODULE, &INST_bt_buffer);
  init_symbol(&symbols[2u], "bt_max", SYM_MODULE, &INST_bt_max);
  init_symbol(&symbols[3u], "bt_ready", SYM_MODULE, &INST_bt_ready);
  init_symbol(&symbols[4u], "bt_t_ctr", SYM_MODULE, &INST_bt_t_ctr);
  init_symbol(&symbols[5u], "curr_buffer", SYM_MODULE, &INST_curr_buffer);
  init_symbol(&symbols[6u], "curr_ready", SYM_MODULE, &INST_curr_ready);
  init_symbol(&symbols[7u], "emission_buffer", SYM_MODULE, &INST_emission_buffer);
  init_symbol(&symbols[8u], "emission_ready", SYM_MODULE, &INST_emission_ready);
  init_symbol(&symbols[9u], "i_ctr", SYM_MODULE, &INST_i_ctr);
  init_symbol(&symbols[10u], "init_done_flag", SYM_MODULE, &INST_init_done_flag);
  init_symbol(&symbols[11u], "init_done_flag__h1475", SYM_DEF, &DEF_init_done_flag__h1475, 1u);
  init_symbol(&symbols[12u], "init_state", SYM_MODULE, &INST_init_state);
  init_symbol(&symbols[13u], "j_ctr", SYM_MODULE, &INST_j_ctr);
  init_symbol(&symbols[14u], "loop_done_flag", SYM_MODULE, &INST_loop_done_flag);
  init_symbol(&symbols[15u], "m_reg", SYM_MODULE, &INST_m_reg);
  init_symbol(&symbols[16u], "machine_state", SYM_MODULE, &INST_machine_state);
  init_symbol(&symbols[17u], "max_path", SYM_MODULE, &INST_max_path);
  init_symbol(&symbols[18u], "max_reg", SYM_MODULE, &INST_max_reg);
  init_symbol(&symbols[19u], "max_state_reg", SYM_MODULE, &INST_max_state_reg);
  init_symbol(&symbols[20u], "n_and_m_loaded", SYM_MODULE, &INST_n_and_m_loaded);
  init_symbol(&symbols[21u], "n_and_m_loaded__h1478", SYM_DEF, &DEF_n_and_m_loaded__h1478, 1u);
  init_symbol(&symbols[22u], "n_reg", SYM_MODULE, &INST_n_reg);
  init_symbol(&symbols[23u], "outcome_buffer", SYM_MODULE, &INST_outcome_buffer);
  init_symbol(&symbols[24u], "outcome_idx", SYM_MODULE, &INST_outcome_idx);
  init_symbol(&symbols[25u], "outcome_ready", SYM_MODULE, &INST_outcome_ready);
  init_symbol(&symbols[26u], "path_buffer", SYM_MODULE, &INST_path_buffer);
  init_symbol(&symbols[27u], "path_ready", SYM_MODULE, &INST_path_ready);
  init_symbol(&symbols[28u], "prev_buffer", SYM_MODULE, &INST_prev_buffer);
  init_symbol(&symbols[29u], "prev_ready", SYM_MODULE, &INST_prev_ready);
  init_symbol(&symbols[30u], "print_state", SYM_MODULE, &INST_print_state);
  init_symbol(&symbols[31u], "RL_init_v", SYM_RULE);
  init_symbol(&symbols[32u], "RL_loop_rule", SYM_RULE);
  init_symbol(&symbols[33u], "RL_print_rule", SYM_RULE);
  init_symbol(&symbols[34u], "read_bt", SYM_MODULE, &INST_read_bt);
  init_symbol(&symbols[35u], "read_curr", SYM_MODULE, &INST_read_curr);
  init_symbol(&symbols[36u], "read_emission", SYM_MODULE, &INST_read_emission);
  init_symbol(&symbols[37u], "read_outcome", SYM_MODULE, &INST_read_outcome);
  init_symbol(&symbols[38u], "read_prev", SYM_MODULE, &INST_read_prev);
  init_symbol(&symbols[39u], "read_transition", SYM_MODULE, &INST_read_transition);
  init_symbol(&symbols[40u], "reset_machine_flag", SYM_MODULE, &INST_reset_machine_flag);
  init_symbol(&symbols[41u], "switch_prev_curr", SYM_MODULE, &INST_switch_prev_curr);
  init_symbol(&symbols[42u], "t_ctr", SYM_MODULE, &INST_t_ctr);
  init_symbol(&symbols[43u], "t_start", SYM_MODULE, &INST_t_start);
  init_symbol(&symbols[44u], "transition_buffer", SYM_MODULE, &INST_transition_buffer);
  init_symbol(&symbols[45u], "transition_ready", SYM_MODULE, &INST_transition_ready);
  init_symbol(&symbols[46u], "write_to_bt_flag", SYM_MODULE, &INST_write_to_bt_flag);
  init_symbol(&symbols[47u], "write_to_curr_flag", SYM_MODULE, &INST_write_to_curr_flag);
  init_symbol(&symbols[48u], "write_to_prev_flag", SYM_MODULE, &INST_write_to_prev_flag);
}


/* Rule actions */

void MOD_mkViterbi::RL_init_v()
{
  tUInt8 DEF_NOT_init_state_EQ_1_0___d49;
  tUInt8 DEF_init_state_EQ_0_AND_NOT_read_outcome_9_0_AND_N_ETC___d43;
  tUInt8 DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d70;
  tUInt8 DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d78;
  tUInt8 DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d81;
  tUInt8 DEF_init_state_EQ_2_2_AND_NOT_adder_state_1_done__3_2___d83;
  tUInt8 DEF_NOT_init_state_EQ_0_AND_init_state_EQ_1_0_OR_i_ETC___d48;
  tUInt8 DEF_NOT_init_state_EQ_0___d9;
  tUInt8 DEF_NOT_init_state_EQ_0_AND_init_state_EQ_1_0_AND__ETC___d59;
  tUInt8 DEF_NOT_outcome_buffer_1_EQ_0_2_3_OR_t_ctr_4_EQ_0_5___d16;
  tUInt8 DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d46;
  tUInt8 DEF_init_state_EQ_2___d22;
  tUInt8 DEF_t_ctr_4_EQ_0___d15;
  tUInt8 DEF_outcome_buffer_1_EQ_0___d12;
  tUInt8 DEF_init_state_EQ_0___d6;
  tUInt8 DEF_IF_init_state_EQ_0_THEN_1_ELSE_IF_init_state_E_ETC___d38;
  tUInt8 DEF_init_state_EQ_1___d10;
  tUInt8 DEF_init_state_EQ_0_AND_outcome_ready_OR_NOT_init__ETC___d36;
  tUInt8 DEF_init_state_EQ_0_AND_outcome_ready___d8;
  tUInt8 DEF_init_state_EQ_1_0_AND_outcome_buffer_1_EQ_0_2__ETC___d52;
  tUInt8 DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d21;
  tUInt8 DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d57;
  tUInt8 DEF_init_state__h1486;
  DEF_adder_state_1_done____d23 = INST_adder.METH_state_1_done();
  DEF_adder_state_3_done____d25 = INST_adder.METH_state_3_done();
  DEF_adder_state_2_done____d24 = INST_adder.METH_state_2_done();
  DEF_outcome_ready__h1568 = INST_outcome_ready.METH_read();
  DEF_init_state__h1486 = INST_init_state.METH_read();
  DEF_transition_ready__h1771 = INST_transition_ready.METH_read();
  DEF_read_transition__h1774 = INST_read_transition.METH_read();
  DEF_emission_ready__h1778 = INST_emission_ready.METH_read();
  DEF_read_emission__h1782 = INST_read_emission.METH_read();
  DEF_x__h2304 = INST_outcome_buffer.METH_read();
  DEF_read_outcome__h1565 = INST_read_outcome.METH_read();
  DEF_data2_dup__h3086 = INST_emission_buffer.METH_read();
  DEF_data2__h2856 = INST_transition_buffer.METH_read();
  DEF_data_dup__h3094 = INST_adder.METH_get_res();
  DEF_x__h4996 = INST_t_ctr.METH_read();
  DEF_x__h3549 = INST_n_reg.METH_read();
  DEF_x__h4045 = INST_i_ctr.METH_read();
  DEF_x__h4041 = (tUInt8)31u & (DEF_x__h4045 + (tUInt8)1u);
  DEF_init_state_EQ_1___d10 = DEF_init_state__h1486 == (tUInt8)1u;
  switch (DEF_init_state__h1486) {
  case (tUInt8)1u:
    DEF_IF_init_state_EQ_0_THEN_1_ELSE_IF_init_state_E_ETC___d38 = (tUInt8)2u;
    break;
  default:
    DEF_IF_init_state_EQ_0_THEN_1_ELSE_IF_init_state_E_ETC___d38 = (tUInt8)1u;
  }
  DEF_init_state_EQ_0___d6 = DEF_init_state__h1486 == (tUInt8)0u;
  DEF_init_state_EQ_0_AND_outcome_ready___d8 = DEF_init_state_EQ_0___d6 && DEF_outcome_ready__h1568;
  DEF_NOT_adder_state_1_done__3___d82 = !DEF_adder_state_1_done____d23;
  DEF_outcome_buffer_1_EQ_0___d12 = DEF_x__h2304 == 0u;
  DEF_t_ctr_4_EQ_0___d15 = DEF_x__h4996 == 0u;
  DEF_init_state_EQ_1_0_AND_outcome_buffer_1_EQ_0_2__ETC___d52 = DEF_init_state_EQ_1___d10 && (DEF_outcome_buffer_1_EQ_0___d12 && !DEF_t_ctr_4_EQ_0___d15);
  DEF_init_state_EQ_2___d22 = DEF_init_state__h1486 == (tUInt8)2u;
  DEF_NOT_outcome_buffer_1_EQ_0_2_3_OR_t_ctr_4_EQ_0_5___d16 = !DEF_outcome_buffer_1_EQ_0___d12 || DEF_t_ctr_4_EQ_0___d15;
  DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d21 = DEF_init_state_EQ_1___d10 && (DEF_NOT_outcome_buffer_1_EQ_0_2_3_OR_t_ctr_4_EQ_0_5___d16 && (DEF_transition_ready__h1771 && DEF_emission_ready__h1778));
  DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80 = DEF_adder_state_1_done____d23 && !DEF_adder_state_2_done____d24;
  DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77 = DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && !DEF_adder_state_3_done____d25);
  DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45 = DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && DEF_adder_state_3_done____d25);
  DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d46 = DEF_init_state_EQ_2___d22 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45;
  DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42 = !DEF_read_outcome__h1565 && !DEF_outcome_ready__h1568;
  DEF_NOT_read_emission_6___d67 = !DEF_read_emission__h1782;
  DEF_NOT_emission_ready_8___d64 = !DEF_emission_ready__h1778;
  DEF_NOT_read_transition_1___d62 = !DEF_read_transition__h1774;
  DEF_NOT_transition_ready_7___d60 = !DEF_transition_ready__h1771;
  DEF_init_state_EQ_2_2_AND_NOT_adder_state_1_done__3_2___d83 = DEF_init_state_EQ_2___d22 && DEF_NOT_adder_state_1_done__3___d82;
  DEF_NOT_init_state_EQ_0___d9 = !DEF_init_state_EQ_0___d6;
  DEF_NOT_init_state_EQ_0_AND_init_state_EQ_1_0_OR_i_ETC___d48 = DEF_NOT_init_state_EQ_0___d9 && (DEF_init_state_EQ_1___d10 || DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d46);
  DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d81 = DEF_init_state_EQ_2___d22 && DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80;
  DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d78 = DEF_init_state_EQ_2___d22 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77;
  DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d70 = DEF_init_state_EQ_1___d10 && (DEF_NOT_outcome_buffer_1_EQ_0_2_3_OR_t_ctr_4_EQ_0_5___d16 && (((DEF_NOT_transition_ready_7___d60 && DEF_NOT_read_transition_1___d62) && DEF_NOT_emission_ready_8___d64) && DEF_NOT_read_emission_6___d67));
  DEF_init_state_EQ_0_AND_NOT_read_outcome_9_0_AND_N_ETC___d43 = DEF_init_state_EQ_0___d6 && DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42;
  DEF_NOT_init_state_EQ_1_0___d49 = !DEF_init_state_EQ_1___d10;
  DEF_y__h3548 = (tUInt8)31u & (DEF_x__h3549 - (tUInt8)1u);
  DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 = DEF_x__h4045 < DEF_y__h3548;
  DEF_init_state_EQ_0_AND_outcome_ready_OR_NOT_init__ETC___d36 = DEF_init_state_EQ_0_AND_outcome_ready___d8 || (DEF_NOT_init_state_EQ_0___d9 && (DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d21 || (DEF_init_state_EQ_2___d22 && (DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && (DEF_adder_state_3_done____d25 && DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29))))));
  DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73 = DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 ? DEF_x__h4041 : (tUInt8)0u;
  DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53 = !DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
  DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d57 = DEF_init_state_EQ_2___d22 && (DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && (DEF_adder_state_3_done____d25 && DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53)));
  DEF_NOT_init_state_EQ_0_AND_init_state_EQ_1_0_AND__ETC___d59 = DEF_NOT_init_state_EQ_0___d9 && (DEF_init_state_EQ_1_0_AND_outcome_buffer_1_EQ_0_2__ETC___d52 || DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d57);
  DEF_x__h4309 = 1023u & (DEF_x__h4996 + 1u);
  if (DEF_init_state_EQ_0_AND_outcome_ready_OR_NOT_init__ETC___d36)
    INST_init_state.METH_write(DEF_IF_init_state_EQ_0_THEN_1_ELSE_IF_init_state_E_ETC___d38);
  if (DEF_init_state_EQ_0_AND_NOT_read_outcome_9_0_AND_N_ETC___d43)
    INST_read_outcome.METH_write((tUInt8)1u);
  if (DEF_init_state_EQ_0_AND_NOT_read_outcome_9_0_AND_N_ETC___d43)
    INST_outcome_idx.METH_write(DEF_x__h4996);
  if (DEF_init_state_EQ_0_AND_outcome_ready___d8)
    INST_outcome_ready.METH_write((tUInt8)0u);
  if (DEF_NOT_init_state_EQ_0_AND_init_state_EQ_1_0_OR_i_ETC___d48)
    INST_write_to_prev_flag.METH_write(DEF_NOT_init_state_EQ_1_0___d49);
  if (DEF_NOT_init_state_EQ_0_AND_init_state_EQ_1_0_AND__ETC___d59)
    INST_init_done_flag.METH_write((tUInt8)1u);
  if (DEF_NOT_init_state_EQ_0_AND_init_state_EQ_1_0_AND__ETC___d59)
    INST_loop_done_flag.METH_write(DEF_init_state_EQ_1___d10);
  if (DEF_init_state_EQ_1_0_AND_outcome_buffer_1_EQ_0_2__ETC___d52)
    INST_print_state.METH_write((tUInt8)3u);
  if (DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d70)
    INST_read_transition.METH_write((tUInt8)1u);
  if (DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d70)
    INST_read_emission.METH_write((tUInt8)1u);
  if (DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d21)
    INST_transition_ready.METH_write((tUInt8)0u);
  if (DEF_init_state_EQ_1_0_AND_NOT_outcome_buffer_1_EQ__ETC___d21)
    INST_emission_ready.METH_write((tUInt8)0u);
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d46)
    INST_prev_buffer.METH_write(DEF_data_dup__h3094);
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d46)
    INST_adder.METH_clear_adder();
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d46)
    INST_i_ctr.METH_write(DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73);
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d57)
    INST_t_ctr.METH_write(DEF_x__h4309);
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d57)
    INST_machine_state.METH_write((tUInt8)0u);
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d78)
    INST_adder.METH_normalise();
  if (DEF_init_state_EQ_2_2_AND_adder_state_1_done__3_AN_ETC___d81)
    INST_adder.METH_add_mantissa();
  if (DEF_init_state_EQ_2_2_AND_NOT_adder_state_1_done__3_2___d83)
    INST_adder.METH_match_exponents(DEF_data2__h2856, DEF_data2_dup__h3086);
}

void MOD_mkViterbi::RL_loop_rule()
{
  tUInt8 DEF_machine_state_9_EQ_0_0_AND_NOT_read_outcome_9__ETC___d130;
  tUInt8 DEF_machine_state_9_EQ_1_6_AND_outcome_buffer_1_EQ_ETC___d131;
  tUInt8 DEF_machine_state_9_EQ_1_6_AND_NOT_outcome_buffer__ETC___d135;
  tUInt8 DEF_machine_state_9_EQ_1_6_AND_NOT_outcome_buffer__ETC___d137;
  tUInt8 DEF_machine_state_9_EQ_2_01_AND_NOT_read_transitio_ETC___d139;
  tUInt8 DEF_machine_state_9_EQ_3_04_AND_prev_ready_05___d203;
  tUInt8 DEF_machine_state_9_EQ_3_04_AND_NOT_read_prev_98_9_ETC___d202;
  tUInt8 DEF_NOT_machine_state_9_EQ_3_04___d108;
  tUInt8 DEF_NOT_machine_state_9_EQ_2_01___d103;
  tUInt8 DEF_NOT_machine_state_9_EQ_1_6___d100;
  tUInt8 DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d143;
  tUInt8 DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d156;
  tUInt8 DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d161;
  tUInt8 DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d171;
  tUInt8 DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d180;
  tUInt8 DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d187;
  tUInt8 DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d194;
  tUInt8 DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d206;
  tUInt8 DEF_NOT_machine_state_9_EQ_0_0___d94;
  tUInt8 DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d214;
  tUInt8 DEF_NOT_outcome_buffer_1_EQ_0xFFFFFFFF_7___d132;
  tUInt8 DEF_machine_state_9_EQ_6_1_AND_NOT_i_ctr_6_ULT_n_r_ETC___d92;
  tUInt8 DEF_machine_state_9_EQ_0_0_OR_machine_state_9_EQ_6_ETC___d93;
  tUInt8 DEF_machine_state_9_EQ_3_04_AND_prev_ready_05_AND__ETC___d107;
  tUInt8 DEF_machine_state_9_EQ_3_04_AND_prev_ready_05_AND__ETC___d152;
  tUInt8 DEF_machine_state_9_EQ_7___d208;
  tUInt8 DEF_machine_state_9_EQ_0___d90;
  tUInt8 DEF_IF_machine_state_9_EQ_0_0_THEN_1_ELSE_IF_machi_ETC___d129;
  tUInt8 DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d97;
  tUInt8 DEF_machine_state_9_EQ_1___d96;
  tUInt8 DEF_machine_state_9_EQ_2___d101;
  tUInt8 DEF_machine_state_9_EQ_5___d109;
  tUInt8 DEF_machine_state_9_EQ_6___d91;
  tUInt8 DEF_IF_machine_state_9_EQ_6_1_THEN_IF_i_ctr_6_ULT__ETC___d215;
  tUInt8 DEF_IF_machine_state_9_EQ_3_04_THEN_j_ctr_21_ELSE_0___d162;
  tUInt8 DEF_x__h3046;
  tUInt8 DEF_IF_machine_state_9_EQ_3_04_THEN_j_ctr_21_PLUS__ETC___d173;
  tUInt32 DEF_IF_machine_state_9_EQ_3_04_THEN_adder_get_res__ETC___d157;
  tUInt32 DEF_IF_machine_state_9_EQ_3_04_THEN_prev_buffer_95_ETC___d196;
  tUInt8 DEF_machine_state_9_EQ_3___d104;
  tUInt32 DEF_IF_machine_state_9_EQ_3_04_THEN_transition_buf_ETC___d197;
  tUInt32 DEF_data1_dup__h3085;
  tUInt8 DEF_machine_state_9_EQ_0_0_AND_outcome_ready___d95;
  tUInt8 DEF_machine_state_9_EQ_5_09_AND_adder_state_1_done_ETC___d110;
  tUInt8 DEF_machine_state__h2291;
  tUInt8 DEF_NOT_machine_state_9_EQ_3_04_08_AND_machine_sta_ETC___d112;
  tUInt8 DEF_machine_state_9_EQ_2_01_AND_transition_ready_7___d102;
  tUInt8 DEF_machine_state_9_EQ_0_0_AND_outcome_ready_5_OR__ETC___d119;
  tUInt8 DEF_j_ctr_21_ULT_n_reg_7_MINUS_1_8___d122;
  tUInt8 DEF_prev_ready__h2533;
  DEF_adder_state_1_done____d23 = INST_adder.METH_state_1_done();
  DEF_adder_state_3_done____d25 = INST_adder.METH_state_3_done();
  DEF_adder_state_2_done____d24 = INST_adder.METH_state_2_done();
  DEF_prev_ready__h2533 = INST_prev_ready.METH_read();
  DEF_read_prev__h2530 = INST_read_prev.METH_read();
  DEF_machine_state__h2291 = INST_machine_state.METH_read();
  DEF_outcome_ready__h1568 = INST_outcome_ready.METH_read();
  DEF_transition_ready__h1771 = INST_transition_ready.METH_read();
  DEF_emission_ready__h1778 = INST_emission_ready.METH_read();
  DEF_read_transition__h1774 = INST_read_transition.METH_read();
  DEF_read_emission__h1782 = INST_read_emission.METH_read();
  DEF_data2__h2856 = INST_transition_buffer.METH_read();
  DEF_x__h2304 = INST_outcome_buffer.METH_read();
  DEF_read_outcome__h1565 = INST_read_outcome.METH_read();
  DEF_data2_dup__h3086 = INST_emission_buffer.METH_read();
  DEF_data1_dup__h3085 = INST_max_reg.METH_read();
  DEF_data_dup__h3094 = INST_adder.METH_get_res();
  DEF_data1__h2855 = INST_prev_buffer.METH_read();
  DEF_x__h4996 = INST_t_ctr.METH_read();
  DEF_x__h3065 = INST_j_ctr.METH_read();
  DEF_x__h3549 = INST_n_reg.METH_read();
  DEF_x__h4045 = INST_i_ctr.METH_read();
  DEF_machine_state_9_EQ_3___d104 = DEF_machine_state__h2291 == (tUInt8)3u;
  DEF_IF_machine_state_9_EQ_3_04_THEN_transition_buf_ETC___d197 = DEF_machine_state_9_EQ_3___d104 ? DEF_data2__h2856 : DEF_data2_dup__h3086;
  DEF_IF_machine_state_9_EQ_3_04_THEN_prev_buffer_95_ETC___d196 = DEF_machine_state_9_EQ_3___d104 ? DEF_data1__h2855 : DEF_data1_dup__h3085;
  DEF_IF_machine_state_9_EQ_3_04_THEN_adder_get_res__ETC___d157 = DEF_machine_state_9_EQ_3___d104 ? DEF_data_dup__h3094 : 4294967295u;
  DEF_x__h4041 = (tUInt8)31u & (DEF_x__h4045 + (tUInt8)1u);
  DEF_x__h3046 = (tUInt8)31u & (DEF_x__h3065 + (tUInt8)1u);
  DEF_IF_machine_state_9_EQ_3_04_THEN_j_ctr_21_PLUS__ETC___d173 = DEF_machine_state_9_EQ_3___d104 ? DEF_x__h3046 : (tUInt8)0u;
  DEF_IF_machine_state_9_EQ_3_04_THEN_j_ctr_21_ELSE_0___d162 = DEF_machine_state_9_EQ_3___d104 ? DEF_x__h3065 : (tUInt8)0u;
  DEF_machine_state_9_EQ_6___d91 = DEF_machine_state__h2291 == (tUInt8)6u;
  DEF_machine_state_9_EQ_5___d109 = DEF_machine_state__h2291 == (tUInt8)5u;
  DEF_machine_state_9_EQ_2___d101 = DEF_machine_state__h2291 == (tUInt8)2u;
  DEF_machine_state_9_EQ_2_01_AND_transition_ready_7___d102 = DEF_machine_state_9_EQ_2___d101 && DEF_transition_ready__h1771;
  DEF_machine_state_9_EQ_1___d96 = DEF_machine_state__h2291 == (tUInt8)1u;
  DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d97 = DEF_x__h2304 == 4294967295u;
  DEF_machine_state_9_EQ_0___d90 = DEF_machine_state__h2291 == (tUInt8)0u;
  DEF_machine_state_9_EQ_0_0_AND_outcome_ready___d95 = DEF_machine_state_9_EQ_0___d90 && DEF_outcome_ready__h1568;
  DEF_machine_state_9_EQ_7___d208 = DEF_machine_state__h2291 == (tUInt8)7u;
  DEF_machine_state_9_EQ_3_04_AND_prev_ready_05_AND__ETC___d152 = DEF_machine_state_9_EQ_3___d104 && (DEF_prev_ready__h2533 && (DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && (DEF_adder_state_3_done____d25 && (DEF_data_dup__h3094 < DEF_data1_dup__h3085 && DEF_x__h3065 < DEF_x__h3549)))));
  DEF_NOT_outcome_buffer_1_EQ_0xFFFFFFFF_7___d132 = !DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d97;
  DEF_NOT_machine_state_9_EQ_0_0___d94 = !DEF_machine_state_9_EQ_0___d90;
  DEF_NOT_machine_state_9_EQ_1_6___d100 = !DEF_machine_state_9_EQ_1___d96;
  DEF_NOT_machine_state_9_EQ_2_01___d103 = !DEF_machine_state_9_EQ_2___d101;
  DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d161 = DEF_NOT_machine_state_9_EQ_0_0___d94 && (DEF_NOT_machine_state_9_EQ_1_6___d100 && (DEF_NOT_machine_state_9_EQ_2_01___d103 && (DEF_machine_state_9_EQ_3_04_AND_prev_ready_05_AND__ETC___d152 || DEF_machine_state_9_EQ_6___d91)));
  DEF_NOT_machine_state_9_EQ_3_04___d108 = !DEF_machine_state_9_EQ_3___d104;
  DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d214 = DEF_NOT_machine_state_9_EQ_0_0___d94 && (DEF_NOT_machine_state_9_EQ_1_6___d100 && (DEF_NOT_machine_state_9_EQ_2_01___d103 && (DEF_NOT_machine_state_9_EQ_3_04___d108 && (!DEF_machine_state_9_EQ_5___d109 && (DEF_machine_state_9_EQ_6___d91 || DEF_machine_state_9_EQ_7___d208)))));
  DEF_NOT_adder_state_1_done__3___d82 = !DEF_adder_state_1_done____d23;
  DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d194 = DEF_NOT_machine_state_9_EQ_0_0___d94 && (DEF_NOT_machine_state_9_EQ_1_6___d100 && (DEF_NOT_machine_state_9_EQ_2_01___d103 && ((DEF_machine_state_9_EQ_3___d104 && (DEF_prev_ready__h2533 && DEF_NOT_adder_state_1_done__3___d82)) || (DEF_machine_state_9_EQ_5___d109 && DEF_NOT_adder_state_1_done__3___d82))));
  DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80 = DEF_adder_state_1_done____d23 && !DEF_adder_state_2_done____d24;
  DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d187 = DEF_NOT_machine_state_9_EQ_0_0___d94 && (DEF_NOT_machine_state_9_EQ_1_6___d100 && (DEF_NOT_machine_state_9_EQ_2_01___d103 && ((DEF_machine_state_9_EQ_3___d104 && (DEF_prev_ready__h2533 && DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80)) || (DEF_machine_state_9_EQ_5___d109 && DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80))));
  DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45 = DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && DEF_adder_state_3_done____d25);
  DEF_machine_state_9_EQ_5_09_AND_adder_state_1_done_ETC___d110 = DEF_machine_state_9_EQ_5___d109 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45;
  DEF_NOT_machine_state_9_EQ_3_04_08_AND_machine_sta_ETC___d112 = DEF_NOT_machine_state_9_EQ_3_04___d108 && (DEF_machine_state_9_EQ_5_09_AND_adder_state_1_done_ETC___d110 || DEF_machine_state_9_EQ_6___d91);
  DEF_machine_state_9_EQ_3_04_AND_prev_ready_05_AND__ETC___d107 = DEF_machine_state_9_EQ_3___d104 && (DEF_prev_ready__h2533 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45);
  DEF_machine_state_9_EQ_0_0_AND_outcome_ready_5_OR__ETC___d119 = DEF_machine_state_9_EQ_0_0_AND_outcome_ready___d95 || (DEF_NOT_machine_state_9_EQ_0_0___d94 && ((DEF_machine_state_9_EQ_1___d96 && (DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d97 || DEF_emission_ready__h1778)) || (DEF_NOT_machine_state_9_EQ_1_6___d100 && (DEF_machine_state_9_EQ_2_01_AND_transition_ready_7___d102 || (DEF_NOT_machine_state_9_EQ_2_01___d103 && (DEF_machine_state_9_EQ_3_04_AND_prev_ready_05_AND__ETC___d107 || DEF_NOT_machine_state_9_EQ_3_04_08_AND_machine_sta_ETC___d112))))));
  DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d206 = DEF_NOT_machine_state_9_EQ_0_0___d94 && (DEF_NOT_machine_state_9_EQ_1_6___d100 && (DEF_NOT_machine_state_9_EQ_2_01___d103 && DEF_NOT_machine_state_9_EQ_3_04_08_AND_machine_sta_ETC___d112));
  DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d156 = DEF_NOT_machine_state_9_EQ_0_0___d94 && (DEF_NOT_machine_state_9_EQ_1_6___d100 && (DEF_NOT_machine_state_9_EQ_2_01___d103 && (DEF_machine_state_9_EQ_3_04_AND_prev_ready_05_AND__ETC___d152 || DEF_machine_state_9_EQ_5_09_AND_adder_state_1_done_ETC___d110)));
  DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d143 = DEF_NOT_machine_state_9_EQ_0_0___d94 && (DEF_NOT_machine_state_9_EQ_1_6___d100 && (DEF_NOT_machine_state_9_EQ_2_01___d103 && (DEF_machine_state_9_EQ_3_04_AND_prev_ready_05_AND__ETC___d107 || DEF_machine_state_9_EQ_5_09_AND_adder_state_1_done_ETC___d110)));
  DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77 = DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && !DEF_adder_state_3_done____d25);
  DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d180 = DEF_NOT_machine_state_9_EQ_0_0___d94 && (DEF_NOT_machine_state_9_EQ_1_6___d100 && (DEF_NOT_machine_state_9_EQ_2_01___d103 && ((DEF_machine_state_9_EQ_3___d104 && (DEF_prev_ready__h2533 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77)) || (DEF_machine_state_9_EQ_5___d109 && DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77))));
  DEF_machine_state_9_EQ_3_04_AND_NOT_read_prev_98_9_ETC___d202 = DEF_machine_state_9_EQ_3___d104 && (!DEF_read_prev__h2530 && !DEF_prev_ready__h2533);
  DEF_machine_state_9_EQ_3_04_AND_prev_ready_05___d203 = DEF_machine_state_9_EQ_3___d104 && DEF_prev_ready__h2533;
  DEF_machine_state_9_EQ_1_6_AND_NOT_outcome_buffer__ETC___d137 = DEF_machine_state_9_EQ_1___d96 && (DEF_NOT_outcome_buffer_1_EQ_0xFFFFFFFF_7___d132 && DEF_emission_ready__h1778);
  DEF_machine_state_9_EQ_1_6_AND_outcome_buffer_1_EQ_ETC___d131 = DEF_machine_state_9_EQ_1___d96 && DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d97;
  DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42 = !DEF_read_outcome__h1565 && !DEF_outcome_ready__h1568;
  DEF_machine_state_9_EQ_0_0_AND_NOT_read_outcome_9__ETC___d130 = DEF_machine_state_9_EQ_0___d90 && DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42;
  DEF_NOT_read_emission_6___d67 = !DEF_read_emission__h1782;
  DEF_NOT_emission_ready_8___d64 = !DEF_emission_ready__h1778;
  DEF_machine_state_9_EQ_1_6_AND_NOT_outcome_buffer__ETC___d135 = DEF_machine_state_9_EQ_1___d96 && (DEF_NOT_outcome_buffer_1_EQ_0xFFFFFFFF_7___d132 && (DEF_NOT_read_emission_6___d67 && DEF_NOT_emission_ready_8___d64));
  DEF_NOT_read_transition_1___d62 = !DEF_read_transition__h1774;
  DEF_NOT_transition_ready_7___d60 = !DEF_transition_ready__h1771;
  DEF_machine_state_9_EQ_2_01_AND_NOT_read_transitio_ETC___d139 = DEF_machine_state_9_EQ_2___d101 && (DEF_NOT_read_transition_1___d62 && DEF_NOT_transition_ready_7___d60);
  DEF_x__h4309 = 1023u & (DEF_x__h4996 + 1u);
  DEF_y__h3548 = (tUInt8)31u & (DEF_x__h3549 - (tUInt8)1u);
  DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 = DEF_x__h4045 < DEF_y__h3548;
  DEF_j_ctr_21_ULT_n_reg_7_MINUS_1_8___d122 = DEF_x__h3065 < DEF_y__h3548;
  DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73 = DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 ? DEF_x__h4041 : (tUInt8)0u;
  DEF_IF_machine_state_9_EQ_6_1_THEN_IF_i_ctr_6_ULT__ETC___d215 = DEF_machine_state_9_EQ_6___d91 ? DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73 : (tUInt8)0u;
  switch (DEF_machine_state__h2291) {
  case (tUInt8)0u:
    DEF_IF_machine_state_9_EQ_0_0_THEN_1_ELSE_IF_machi_ETC___d129 = (tUInt8)1u;
    break;
  case (tUInt8)1u:
    DEF_IF_machine_state_9_EQ_0_0_THEN_1_ELSE_IF_machi_ETC___d129 = DEF_outcome_buffer_1_EQ_0xFFFFFFFF___d97 ? (tUInt8)7u : (tUInt8)2u;
    break;
  case (tUInt8)2u:
    DEF_IF_machine_state_9_EQ_0_0_THEN_1_ELSE_IF_machi_ETC___d129 = (tUInt8)3u;
    break;
  case (tUInt8)3u:
    DEF_IF_machine_state_9_EQ_0_0_THEN_1_ELSE_IF_machi_ETC___d129 = DEF_j_ctr_21_ULT_n_reg_7_MINUS_1_8___d122 ? (tUInt8)2u : (tUInt8)5u;
    break;
  case (tUInt8)5u:
    DEF_IF_machine_state_9_EQ_0_0_THEN_1_ELSE_IF_machi_ETC___d129 = (tUInt8)6u;
    break;
  default:
    DEF_IF_machine_state_9_EQ_0_0_THEN_1_ELSE_IF_machi_ETC___d129 = DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 ? (tUInt8)1u : (tUInt8)0u;
  }
  DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53 = !DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
  DEF_machine_state_9_EQ_6_1_AND_NOT_i_ctr_6_ULT_n_r_ETC___d92 = DEF_machine_state_9_EQ_6___d91 && DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53;
  DEF_machine_state_9_EQ_0_0_OR_machine_state_9_EQ_6_ETC___d93 = DEF_machine_state_9_EQ_0___d90 || DEF_machine_state_9_EQ_6_1_AND_NOT_i_ctr_6_ULT_n_r_ETC___d92;
  DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d171 = DEF_NOT_machine_state_9_EQ_0_0___d94 && (DEF_NOT_machine_state_9_EQ_1_6___d100 && (DEF_NOT_machine_state_9_EQ_2_01___d103 && ((DEF_machine_state_9_EQ_3___d104 && (DEF_prev_ready__h2533 && (DEF_adder_state_1_done____d23 && (DEF_adder_state_2_done____d24 && (DEF_adder_state_3_done____d25 && DEF_j_ctr_21_ULT_n_reg_7_MINUS_1_8___d122))))) || DEF_machine_state_9_EQ_5___d109)));
  if (DEF_machine_state_9_EQ_0_0_OR_machine_state_9_EQ_6_ETC___d93)
    INST_switch_prev_curr.METH_write(DEF_NOT_machine_state_9_EQ_0_0___d94);
  if (DEF_machine_state_9_EQ_0_0_AND_outcome_ready_5_OR__ETC___d119)
    INST_machine_state.METH_write(DEF_IF_machine_state_9_EQ_0_0_THEN_1_ELSE_IF_machi_ETC___d129);
  if (DEF_machine_state_9_EQ_0___d90)
    INST_write_to_prev_flag.METH_write((tUInt8)0u);
  if (DEF_machine_state_9_EQ_0_0_AND_NOT_read_outcome_9__ETC___d130)
    INST_read_outcome.METH_write((tUInt8)1u);
  if (DEF_machine_state_9_EQ_0_0_AND_NOT_read_outcome_9__ETC___d130)
    INST_outcome_idx.METH_write(DEF_x__h4996);
  if (DEF_machine_state_9_EQ_1_6_AND_outcome_buffer_1_EQ_ETC___d131)
    INST_reset_machine_flag.METH_write((tUInt8)1u);
  if (DEF_machine_state_9_EQ_0_0_AND_outcome_ready___d95)
    INST_outcome_ready.METH_write((tUInt8)0u);
  if (DEF_machine_state_9_EQ_1_6_AND_NOT_outcome_buffer__ETC___d135)
    INST_read_emission.METH_write((tUInt8)1u);
  if (DEF_machine_state_9_EQ_1_6_AND_NOT_outcome_buffer__ETC___d137)
    INST_emission_ready.METH_write((tUInt8)0u);
  if (DEF_machine_state_9_EQ_2_01_AND_NOT_read_transitio_ETC___d139)
    INST_read_transition.METH_write((tUInt8)1u);
  if (DEF_machine_state_9_EQ_2_01_AND_transition_ready_7___d102)
    INST_transition_ready.METH_write((tUInt8)0u);
  if (DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d143)
    INST_adder.METH_clear_adder();
  if (DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d161)
    INST_max_state_reg.METH_write(DEF_IF_machine_state_9_EQ_3_04_THEN_j_ctr_21_ELSE_0___d162);
  if (DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d156)
    INST_max_reg.METH_write(DEF_IF_machine_state_9_EQ_3_04_THEN_adder_get_res__ETC___d157);
  if (DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d171)
    INST_j_ctr.METH_write(DEF_IF_machine_state_9_EQ_3_04_THEN_j_ctr_21_PLUS__ETC___d173);
  if (DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d180)
    INST_adder.METH_normalise();
  if (DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d187)
    INST_adder.METH_add_mantissa();
  if (DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d194)
    INST_adder.METH_match_exponents(DEF_IF_machine_state_9_EQ_3_04_THEN_prev_buffer_95_ETC___d196,
				    DEF_IF_machine_state_9_EQ_3_04_THEN_transition_buf_ETC___d197);
  if (DEF_machine_state_9_EQ_3_04_AND_NOT_read_prev_98_9_ETC___d202)
    INST_read_prev.METH_write((tUInt8)1u);
  if (DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d206)
    INST_write_to_curr_flag.METH_write(DEF_machine_state_9_EQ_5___d109);
  if (DEF_machine_state_9_EQ_3_04_AND_prev_ready_05___d203)
    INST_prev_ready.METH_write((tUInt8)0u);
  if (DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d206)
    INST_write_to_bt_flag.METH_write(DEF_machine_state_9_EQ_5___d109);
  if (DEF_machine_state_9_EQ_5_09_AND_adder_state_1_done_ETC___d110)
    INST_curr_buffer.METH_write(DEF_data_dup__h3094);
  if (DEF_NOT_machine_state_9_EQ_0_0_4_AND_NOT_machine_s_ETC___d214)
    INST_i_ctr.METH_write(DEF_IF_machine_state_9_EQ_6_1_THEN_IF_i_ctr_6_ULT__ETC___d215);
  if (DEF_machine_state_9_EQ_6_1_AND_NOT_i_ctr_6_ULT_n_r_ETC___d92)
    INST_t_ctr.METH_write(DEF_x__h4309);
  if (DEF_machine_state_9_EQ_7___d208)
    INST_print_state.METH_write((tUInt8)0u);
  if (DEF_machine_state_9_EQ_7___d208)
    INST_loop_done_flag.METH_write((tUInt8)1u);
}

void MOD_mkViterbi::RL_print_rule()
{
  tUInt8 DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d271;
  tUInt8 DEF_NOT_bt_t_ctr_30_EQ_0_31___d232;
  tUInt8 DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d249;
  tUInt8 DEF_print_state_17_EQ_1___d229;
  tUInt8 DEF_print_state_17_EQ_2___d226;
  tUInt8 DEF_bt_t_ctr_30_EQ_0___d231;
  tUInt8 DEF_IF_print_state_17_EQ_0_18_THEN_1_ELSE_2___d261;
  tUInt8 DEF_IF_print_state_17_EQ_0_18_THEN_i_ctr_6_PLUS_1__ETC___d238;
  tUInt8 DEF_IF_print_state_17_EQ_0_18_THEN_i_ctr_6_PLUS_1__ETC___d251;
  tUInt32 DEF_x__h4224;
  tUInt32 DEF_x__h3674;
  tUInt32 DEF_IF_print_state_17_EQ_0_18_THEN_t_ctr_4_MINUS_t_ETC___d258;
  tUInt32 DEF_IF_print_state_17_EQ_0_18_THEN_curr_buffer_20__ETC___d228;
  tUInt8 DEF_x__h3766;
  tUInt8 DEF_print_state_17_EQ_0___d218;
  tUInt8 DEF_x__h4201;
  tUInt8 DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d227;
  tUInt8 DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d235;
  tUInt8 DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d244;
  tUInt8 DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d250;
  tUInt8 DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d252;
  tUInt8 DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d260;
  tUInt8 DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d265;
  tUInt8 DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d245;
  tUInt8 DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d236;
  tUInt8 DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d225;
  tUInt8 DEF_curr_ready__h3612;
  tUInt8 DEF_bt_ready__h3709;
  tUInt8 DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d253;
  tUInt8 DEF__dfoo2;
  tUInt8 DEF__dfoo4;
  tUInt8 DEF__dfoo3;
  tUInt8 DEF__dfoo1;
  DEF_print_state__h3543 = INST_print_state.METH_read();
  DEF_bt_ready__h3709 = INST_bt_ready.METH_read();
  DEF_x__h4228 = INST_bt_t_ctr.METH_read();
  DEF_curr_ready__h3612 = INST_curr_ready.METH_read();
  DEF_read_curr__h3609 = INST_read_curr.METH_read();
  DEF_read_bt__h3706 = INST_read_bt.METH_read();
  DEF_x__h4201 = INST_bt_buffer.METH_read();
  DEF_print_state_17_EQ_0___d218 = DEF_print_state__h3543 == (tUInt8)0u;
  DEF_y__h3911 = INST_bt_max.METH_read();
  DEF_currval__h3901 = INST_curr_buffer.METH_read();
  DEF_y__h4997 = INST_t_start.METH_read();
  DEF_x__h4996 = INST_t_ctr.METH_read();
  DEF_x__h3766 = INST_max_path.METH_read();
  DEF_x__h3549 = INST_n_reg.METH_read();
  DEF_x__h4045 = INST_i_ctr.METH_read();
  DEF_IF_print_state_17_EQ_0_18_THEN_curr_buffer_20__ETC___d228 = DEF_print_state_17_EQ_0___d218 ? DEF_currval__h3901 : 4294967295u;
  DEF_x__h4224 = 1023u & (DEF_x__h4228 - 1u);
  DEF_x__h4041 = (tUInt8)31u & (DEF_x__h4045 + (tUInt8)1u);
  DEF_IF_print_state_17_EQ_0_18_THEN_i_ctr_6_PLUS_1__ETC___d251 = DEF_print_state_17_EQ_0___d218 ? DEF_x__h4041 : (tUInt8)0u;
  DEF_IF_print_state_17_EQ_0_18_THEN_i_ctr_6_PLUS_1__ETC___d238 = DEF_print_state_17_EQ_0___d218 ? DEF_x__h4041 : DEF_x__h4201;
  DEF_IF_print_state_17_EQ_0_18_THEN_1_ELSE_2___d261 = DEF_print_state_17_EQ_0___d218 ? (tUInt8)1u : (tUInt8)2u;
  DEF_bt_t_ctr_30_EQ_0___d231 = DEF_x__h4228 == 0u;
  DEF_print_state_17_EQ_2___d226 = DEF_print_state__h3543 == (tUInt8)2u;
  DEF_print_state_17_EQ_1___d229 = DEF_print_state__h3543 == (tUInt8)1u;
  DEF_NOT_bt_t_ctr_30_EQ_0_31___d232 = !DEF_bt_t_ctr_30_EQ_0___d231;
  DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d244 = DEF_print_state_17_EQ_1___d229 && (DEF_NOT_bt_t_ctr_30_EQ_0_31___d232 && (!DEF_read_bt__h3706 && !DEF_bt_ready__h3709));
  DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d235 = DEF_print_state_17_EQ_1___d229 && (DEF_NOT_bt_t_ctr_30_EQ_0_31___d232 && DEF_bt_ready__h3709);
  DEF_y__h3548 = (tUInt8)31u & (DEF_x__h3549 - (tUInt8)1u);
  DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 = DEF_x__h4045 < DEF_y__h3548;
  DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d225 = DEF_print_state_17_EQ_0___d218 && (DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 && (DEF_curr_ready__h3612 && DEF_currval__h3901 < DEF_y__h3911));
  DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d236 = DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d225 || DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d235;
  DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d245 = DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d225 || DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d244;
  DEF__dfoo3 = DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d245 || DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d235;
  DEF__dfoo4 = DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d245 ? (DEF_print_state_17_EQ_0___d218 ? DEF_x__h4041 : DEF_x__h3766) : DEF_x__h4201;
  DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d227 = DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d225 || DEF_print_state_17_EQ_2___d226;
  DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d249 = DEF_print_state_17_EQ_0___d218 && (DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 && DEF_curr_ready__h3612);
  DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d250 = DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d249 || DEF_print_state_17_EQ_2___d226;
  DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d271 = DEF_print_state_17_EQ_0___d218 && (DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 && (!DEF_read_curr__h3609 && !DEF_curr_ready__h3612));
  DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53 = !DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
  DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d252 = DEF_print_state_17_EQ_0___d218 && DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53;
  DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d253 = DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d252 || DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d235;
  DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d265 = DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d252 || (!DEF_print_state_17_EQ_0___d218 && (DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d244 || DEF_print_state_17_EQ_2___d226));
  DEF__dfoo1 = DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d265 || DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d235;
  DEF__dfoo2 = DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d265 ? DEF_print_state_17_EQ_0___d218 : (tUInt8)1u;
  DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d260 = DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d252 || (DEF_print_state_17_EQ_1___d229 && DEF_bt_t_ctr_30_EQ_0___d231);
  DEF_x__h4994 = 1023u & (DEF_x__h4996 - DEF_y__h4997);
  DEF_x__h3674 = 1023u & (DEF_x__h4994 - 1u);
  DEF_IF_print_state_17_EQ_0_18_THEN_t_ctr_4_MINUS_t_ETC___d258 = DEF_print_state_17_EQ_0___d218 ? DEF_x__h3674 : DEF_x__h4224;
  DEF_x__h4309 = 1023u & (DEF_x__h4996 + 1u);
  if (DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d227)
    INST_bt_max.METH_write(DEF_IF_print_state_17_EQ_0_18_THEN_curr_buffer_20__ETC___d228);
  if (DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d236)
    INST_max_path.METH_write(DEF_IF_print_state_17_EQ_0_18_THEN_i_ctr_6_PLUS_1__ETC___d238);
  if (DEF__dfoo3)
    INST_path_buffer.METH_write(DEF__dfoo4);
  if (DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d253)
    INST_bt_t_ctr.METH_write(DEF_IF_print_state_17_EQ_0_18_THEN_t_ctr_4_MINUS_t_ETC___d258);
  if (DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d250)
    INST_i_ctr.METH_write(DEF_IF_print_state_17_EQ_0_18_THEN_i_ctr_6_PLUS_1__ETC___d251);
  if (DEF_print_state_17_EQ_0_18_AND_NOT_i_ctr_6_ULT_n_r_ETC___d260)
    INST_print_state.METH_write(DEF_IF_print_state_17_EQ_0_18_THEN_1_ELSE_2___d261);
  if (DEF__dfoo1)
    INST_path_ready.METH_write(DEF__dfoo2);
  if (DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d271)
    INST_read_curr.METH_write((tUInt8)1u);
  if (DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d244)
    INST_read_bt.METH_write((tUInt8)1u);
  if (DEF_print_state_17_EQ_0_18_AND_i_ctr_6_ULT_n_reg_7_ETC___d249)
    INST_curr_ready.METH_write((tUInt8)0u);
  if (DEF_print_state_17_EQ_1_29_AND_NOT_bt_t_ctr_30_EQ__ETC___d235)
    INST_bt_ready.METH_write((tUInt8)0u);
  if (DEF_print_state_17_EQ_2___d226)
    INST_j_ctr.METH_write((tUInt8)0u);
  if (DEF_print_state_17_EQ_2___d226)
    INST_t_ctr.METH_write(DEF_x__h4309);
  if (DEF_print_state_17_EQ_2___d226)
    INST_t_start.METH_write(DEF_x__h4309);
  if (DEF_print_state_17_EQ_2___d226)
    INST_max_reg.METH_write(4294967295u);
  if (DEF_print_state_17_EQ_2___d226)
    INST_max_state_reg.METH_write((tUInt8)0u);
  if (DEF_print_state_17_EQ_2___d226)
    INST_init_done_flag.METH_write((tUInt8)0u);
  if (DEF_print_state_17_EQ_2___d226)
    INST_machine_state.METH_write((tUInt8)0u);
  if (DEF_print_state_17_EQ_2___d226)
    INST_init_state.METH_write((tUInt8)0u);
}


/* Methods */

tUInt8 MOD_mkViterbi::METH_get_n_and_m_loaded()
{
  tUInt8 PORT_get_n_and_m_loaded;
  DEF_n_and_m_loaded__h1478 = INST_n_and_m_loaded.METH_read();
  PORT_get_n_and_m_loaded = DEF_n_and_m_loaded__h1478;
  return PORT_get_n_and_m_loaded;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_n_and_m_loaded()
{
  tUInt8 DEF_CAN_FIRE_get_n_and_m_loaded;
  tUInt8 PORT_RDY_get_n_and_m_loaded;
  DEF_CAN_FIRE_get_n_and_m_loaded = (tUInt8)1u;
  PORT_RDY_get_n_and_m_loaded = DEF_CAN_FIRE_get_n_and_m_loaded;
  return PORT_RDY_get_n_and_m_loaded;
}

void MOD_mkViterbi::METH_n_and_m_load(tUInt8 ARG_n_and_m_load_n, tUInt8 ARG_n_and_m_load_m)
{
  INST_n_reg.METH_write(ARG_n_and_m_load_n);
  INST_m_reg.METH_write(ARG_n_and_m_load_m);
  INST_n_and_m_loaded.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkViterbi::METH_RDY_n_and_m_load()
{
  tUInt8 DEF_CAN_FIRE_n_and_m_load;
  tUInt8 PORT_RDY_n_and_m_load;
  DEF_CAN_FIRE_n_and_m_load = (tUInt8)1u;
  PORT_RDY_n_and_m_load = DEF_CAN_FIRE_n_and_m_load;
  return PORT_RDY_n_and_m_load;
}

tUInt32 MOD_mkViterbi::METH_read_outcome_idx()
{
  tUInt32 PORT_read_outcome_idx;
  PORT_read_outcome_idx = INST_outcome_idx.METH_read();
  return PORT_read_outcome_idx;
}

tUInt8 MOD_mkViterbi::METH_RDY_read_outcome_idx()
{
  tUInt8 DEF_CAN_FIRE_read_outcome_idx;
  tUInt8 PORT_RDY_read_outcome_idx;
  DEF_CAN_FIRE_read_outcome_idx = (tUInt8)1u;
  PORT_RDY_read_outcome_idx = DEF_CAN_FIRE_read_outcome_idx;
  return PORT_RDY_read_outcome_idx;
}

void MOD_mkViterbi::METH_send_transition_data(tUInt32 ARG_send_transition_data_data)
{
  INST_transition_buffer.METH_write(ARG_send_transition_data_data);
  INST_transition_ready.METH_write((tUInt8)1u);
  INST_read_transition.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_transition_data()
{
  tUInt8 DEF_CAN_FIRE_send_transition_data;
  tUInt8 PORT_RDY_send_transition_data;
  DEF_CAN_FIRE_send_transition_data = (tUInt8)1u;
  PORT_RDY_send_transition_data = DEF_CAN_FIRE_send_transition_data;
  return PORT_RDY_send_transition_data;
}

void MOD_mkViterbi::METH_send_emission_data(tUInt32 ARG_send_emission_data_data)
{
  INST_emission_buffer.METH_write(ARG_send_emission_data_data);
  INST_emission_ready.METH_write((tUInt8)1u);
  INST_read_emission.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_emission_data()
{
  tUInt8 DEF_CAN_FIRE_send_emission_data;
  tUInt8 PORT_RDY_send_emission_data;
  DEF_CAN_FIRE_send_emission_data = (tUInt8)1u;
  PORT_RDY_send_emission_data = DEF_CAN_FIRE_send_emission_data;
  return PORT_RDY_send_emission_data;
}

void MOD_mkViterbi::METH_send_outcome_data(tUInt32 ARG_send_outcome_data_data)
{
  INST_outcome_buffer.METH_write(ARG_send_outcome_data_data);
  INST_outcome_ready.METH_write((tUInt8)1u);
  INST_read_outcome.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_outcome_data()
{
  tUInt8 DEF_CAN_FIRE_send_outcome_data;
  tUInt8 PORT_RDY_send_outcome_data;
  DEF_CAN_FIRE_send_outcome_data = (tUInt8)1u;
  PORT_RDY_send_outcome_data = DEF_CAN_FIRE_send_outcome_data;
  return PORT_RDY_send_outcome_data;
}

tUInt8 MOD_mkViterbi::METH_get_read_transition()
{
  tUInt8 PORT_get_read_transition;
  DEF_read_transition__h1774 = INST_read_transition.METH_read();
  PORT_get_read_transition = DEF_read_transition__h1774;
  return PORT_get_read_transition;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_transition()
{
  tUInt8 DEF_CAN_FIRE_get_read_transition;
  tUInt8 PORT_RDY_get_read_transition;
  DEF_CAN_FIRE_get_read_transition = (tUInt8)1u;
  PORT_RDY_get_read_transition = DEF_CAN_FIRE_get_read_transition;
  return PORT_RDY_get_read_transition;
}

void MOD_mkViterbi::METH_set_read_transition(tUInt8 ARG_set_read_transition_val)
{
  INST_read_transition.METH_write(ARG_set_read_transition_val);
}

tUInt8 MOD_mkViterbi::METH_RDY_set_read_transition()
{
  tUInt8 DEF_CAN_FIRE_set_read_transition;
  tUInt8 PORT_RDY_set_read_transition;
  DEF_CAN_FIRE_set_read_transition = (tUInt8)1u;
  PORT_RDY_set_read_transition = DEF_CAN_FIRE_set_read_transition;
  return PORT_RDY_set_read_transition;
}

tUInt8 MOD_mkViterbi::METH_get_read_emission()
{
  tUInt8 PORT_get_read_emission;
  DEF_read_emission__h1782 = INST_read_emission.METH_read();
  PORT_get_read_emission = DEF_read_emission__h1782;
  return PORT_get_read_emission;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_emission()
{
  tUInt8 DEF_CAN_FIRE_get_read_emission;
  tUInt8 PORT_RDY_get_read_emission;
  DEF_CAN_FIRE_get_read_emission = (tUInt8)1u;
  PORT_RDY_get_read_emission = DEF_CAN_FIRE_get_read_emission;
  return PORT_RDY_get_read_emission;
}

tUInt8 MOD_mkViterbi::METH_get_read_outcome()
{
  tUInt8 PORT_get_read_outcome;
  DEF_read_outcome__h1565 = INST_read_outcome.METH_read();
  PORT_get_read_outcome = DEF_read_outcome__h1565;
  return PORT_get_read_outcome;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_outcome()
{
  tUInt8 DEF_CAN_FIRE_get_read_outcome;
  tUInt8 PORT_RDY_get_read_outcome;
  DEF_CAN_FIRE_get_read_outcome = (tUInt8)1u;
  PORT_RDY_get_read_outcome = DEF_CAN_FIRE_get_read_outcome;
  return PORT_RDY_get_read_outcome;
}

tUInt8 MOD_mkViterbi::METH_get_reset_decoder()
{
  tUInt8 PORT_get_reset_decoder;
  PORT_get_reset_decoder = INST_reset_machine_flag.METH_read();
  return PORT_get_reset_decoder;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_reset_decoder()
{
  tUInt8 DEF_CAN_FIRE_get_reset_decoder;
  tUInt8 PORT_RDY_get_reset_decoder;
  DEF_CAN_FIRE_get_reset_decoder = (tUInt8)1u;
  PORT_RDY_get_reset_decoder = DEF_CAN_FIRE_get_reset_decoder;
  return PORT_RDY_get_reset_decoder;
}

tUInt8 MOD_mkViterbi::METH_get_print_state()
{
  tUInt8 PORT_get_print_state;
  DEF_print_state__h3543 = INST_print_state.METH_read();
  PORT_get_print_state = DEF_print_state__h3543;
  return PORT_get_print_state;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_print_state()
{
  tUInt8 DEF_CAN_FIRE_get_print_state;
  tUInt8 PORT_RDY_get_print_state;
  DEF_CAN_FIRE_get_print_state = (tUInt8)1u;
  PORT_RDY_get_print_state = DEF_CAN_FIRE_get_print_state;
  return PORT_RDY_get_print_state;
}

tUInt8 MOD_mkViterbi::METH_get_num_obs()
{
  tUInt32 DEF_x__h4978;
  tUInt8 PORT_get_num_obs;
  DEF_y__h4997 = INST_t_start.METH_read();
  DEF_x__h4996 = INST_t_ctr.METH_read();
  DEF_x__h4994 = 1023u & (DEF_x__h4996 - DEF_y__h4997);
  DEF_x__h4978 = 1023u & (DEF_x__h4994 + 1u);
  PORT_get_num_obs = (tUInt8)((tUInt8)63u & DEF_x__h4978);
  return PORT_get_num_obs;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_num_obs()
{
  tUInt8 DEF_CAN_FIRE_get_num_obs;
  tUInt8 PORT_RDY_get_num_obs;
  DEF_CAN_FIRE_get_num_obs = (tUInt8)1u;
  PORT_RDY_get_num_obs = DEF_CAN_FIRE_get_num_obs;
  return PORT_RDY_get_num_obs;
}

tUInt32 MOD_mkViterbi::METH_get_probab()
{
  tUInt32 PORT_get_probab;
  DEF_y__h3911 = INST_bt_max.METH_read();
  PORT_get_probab = DEF_y__h3911;
  return PORT_get_probab;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_probab()
{
  tUInt8 DEF_CAN_FIRE_get_probab;
  tUInt8 PORT_RDY_get_probab;
  DEF_CAN_FIRE_get_probab = (tUInt8)1u;
  PORT_RDY_get_probab = DEF_CAN_FIRE_get_probab;
  return PORT_RDY_get_probab;
}

tUInt8 MOD_mkViterbi::METH_get_init_done_flag()
{
  tUInt8 PORT_get_init_done_flag;
  DEF_init_done_flag__h1475 = INST_init_done_flag.METH_read();
  PORT_get_init_done_flag = DEF_init_done_flag__h1475;
  return PORT_get_init_done_flag;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_init_done_flag()
{
  tUInt8 DEF_CAN_FIRE_get_init_done_flag;
  tUInt8 PORT_RDY_get_init_done_flag;
  DEF_CAN_FIRE_get_init_done_flag = (tUInt8)1u;
  PORT_RDY_get_init_done_flag = DEF_CAN_FIRE_get_init_done_flag;
  return PORT_RDY_get_init_done_flag;
}

tUInt8 MOD_mkViterbi::METH_get_i_ctr()
{
  tUInt8 PORT_get_i_ctr;
  DEF_x__h4045 = INST_i_ctr.METH_read();
  PORT_get_i_ctr = DEF_x__h4045;
  return PORT_get_i_ctr;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_i_ctr()
{
  tUInt8 DEF_CAN_FIRE_get_i_ctr;
  tUInt8 PORT_RDY_get_i_ctr;
  DEF_CAN_FIRE_get_i_ctr = (tUInt8)1u;
  PORT_RDY_get_i_ctr = DEF_CAN_FIRE_get_i_ctr;
  return PORT_RDY_get_i_ctr;
}

tUInt8 MOD_mkViterbi::METH_get_j_ctr()
{
  tUInt8 PORT_get_j_ctr;
  DEF_x__h3065 = INST_j_ctr.METH_read();
  PORT_get_j_ctr = DEF_x__h3065;
  return PORT_get_j_ctr;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_j_ctr()
{
  tUInt8 DEF_CAN_FIRE_get_j_ctr;
  tUInt8 PORT_RDY_get_j_ctr;
  DEF_CAN_FIRE_get_j_ctr = (tUInt8)1u;
  PORT_RDY_get_j_ctr = DEF_CAN_FIRE_get_j_ctr;
  return PORT_RDY_get_j_ctr;
}

tUInt32 MOD_mkViterbi::METH_get_outcome()
{
  tUInt32 PORT_get_outcome;
  DEF_x__h2304 = INST_outcome_buffer.METH_read();
  PORT_get_outcome = DEF_x__h2304;
  return PORT_get_outcome;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_outcome()
{
  tUInt8 DEF_CAN_FIRE_get_outcome;
  tUInt8 PORT_RDY_get_outcome;
  DEF_CAN_FIRE_get_outcome = (tUInt8)1u;
  PORT_RDY_get_outcome = DEF_CAN_FIRE_get_outcome;
  return PORT_RDY_get_outcome;
}

tUInt8 MOD_mkViterbi::METH_get_write_to_bt_flag()
{
  tUInt8 PORT_get_write_to_bt_flag;
  PORT_get_write_to_bt_flag = INST_write_to_bt_flag.METH_read();
  return PORT_get_write_to_bt_flag;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_write_to_bt_flag()
{
  tUInt8 DEF_CAN_FIRE_get_write_to_bt_flag;
  tUInt8 PORT_RDY_get_write_to_bt_flag;
  DEF_CAN_FIRE_get_write_to_bt_flag = (tUInt8)1u;
  PORT_RDY_get_write_to_bt_flag = DEF_CAN_FIRE_get_write_to_bt_flag;
  return PORT_RDY_get_write_to_bt_flag;
}

tUInt8 MOD_mkViterbi::METH_get_max_stage_reg()
{
  tUInt8 PORT_get_max_stage_reg;
  PORT_get_max_stage_reg = INST_max_state_reg.METH_read();
  return PORT_get_max_stage_reg;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_max_stage_reg()
{
  tUInt8 DEF_CAN_FIRE_get_max_stage_reg;
  tUInt8 PORT_RDY_get_max_stage_reg;
  DEF_CAN_FIRE_get_max_stage_reg = (tUInt8)1u;
  PORT_RDY_get_max_stage_reg = DEF_CAN_FIRE_get_max_stage_reg;
  return PORT_RDY_get_max_stage_reg;
}

tUInt8 MOD_mkViterbi::METH_get_read_bt()
{
  tUInt8 PORT_get_read_bt;
  DEF_read_bt__h3706 = INST_read_bt.METH_read();
  PORT_get_read_bt = DEF_read_bt__h3706;
  return PORT_get_read_bt;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_bt()
{
  tUInt8 DEF_CAN_FIRE_get_read_bt;
  tUInt8 PORT_RDY_get_read_bt;
  DEF_CAN_FIRE_get_read_bt = (tUInt8)1u;
  PORT_RDY_get_read_bt = DEF_CAN_FIRE_get_read_bt;
  return PORT_RDY_get_read_bt;
}

tUInt32 MOD_mkViterbi::METH_get_bt_t_ctr()
{
  tUInt32 PORT_get_bt_t_ctr;
  DEF_x__h4228 = INST_bt_t_ctr.METH_read();
  PORT_get_bt_t_ctr = DEF_x__h4228;
  return PORT_get_bt_t_ctr;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_bt_t_ctr()
{
  tUInt8 DEF_CAN_FIRE_get_bt_t_ctr;
  tUInt8 PORT_RDY_get_bt_t_ctr;
  DEF_CAN_FIRE_get_bt_t_ctr = (tUInt8)1u;
  PORT_RDY_get_bt_t_ctr = DEF_CAN_FIRE_get_bt_t_ctr;
  return PORT_RDY_get_bt_t_ctr;
}

void MOD_mkViterbi::METH_send_bt_data(tUInt8 ARG_send_bt_data_data)
{
  INST_bt_buffer.METH_write(ARG_send_bt_data_data);
  INST_bt_ready.METH_write((tUInt8)1u);
  INST_read_bt.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_bt_data()
{
  tUInt8 DEF_CAN_FIRE_send_bt_data;
  tUInt8 PORT_RDY_send_bt_data;
  DEF_CAN_FIRE_send_bt_data = (tUInt8)1u;
  PORT_RDY_send_bt_data = DEF_CAN_FIRE_send_bt_data;
  return PORT_RDY_send_bt_data;
}

tUInt8 MOD_mkViterbi::METH_get_path_buffer()
{
  tUInt8 PORT_get_path_buffer;
  PORT_get_path_buffer = INST_path_buffer.METH_read();
  return PORT_get_path_buffer;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_path_buffer()
{
  tUInt8 DEF_CAN_FIRE_get_path_buffer;
  tUInt8 PORT_RDY_get_path_buffer;
  DEF_CAN_FIRE_get_path_buffer = (tUInt8)1u;
  PORT_RDY_get_path_buffer = DEF_CAN_FIRE_get_path_buffer;
  return PORT_RDY_get_path_buffer;
}

tUInt8 MOD_mkViterbi::METH_get_path_ready()
{
  tUInt8 PORT_get_path_ready;
  PORT_get_path_ready = INST_path_ready.METH_read();
  return PORT_get_path_ready;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_path_ready()
{
  tUInt8 DEF_CAN_FIRE_get_path_ready;
  tUInt8 PORT_RDY_get_path_ready;
  DEF_CAN_FIRE_get_path_ready = (tUInt8)1u;
  PORT_RDY_get_path_ready = DEF_CAN_FIRE_get_path_ready;
  return PORT_RDY_get_path_ready;
}

tUInt32 MOD_mkViterbi::METH_get_curr_buffer()
{
  tUInt32 PORT_get_curr_buffer;
  DEF_currval__h3901 = INST_curr_buffer.METH_read();
  PORT_get_curr_buffer = DEF_currval__h3901;
  return PORT_get_curr_buffer;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_curr_buffer()
{
  tUInt8 DEF_CAN_FIRE_get_curr_buffer;
  tUInt8 PORT_RDY_get_curr_buffer;
  DEF_CAN_FIRE_get_curr_buffer = (tUInt8)1u;
  PORT_RDY_get_curr_buffer = DEF_CAN_FIRE_get_curr_buffer;
  return PORT_RDY_get_curr_buffer;
}

tUInt8 MOD_mkViterbi::METH_get_write_to_curr_flag()
{
  tUInt8 PORT_get_write_to_curr_flag;
  PORT_get_write_to_curr_flag = INST_write_to_curr_flag.METH_read();
  return PORT_get_write_to_curr_flag;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_write_to_curr_flag()
{
  tUInt8 DEF_CAN_FIRE_get_write_to_curr_flag;
  tUInt8 PORT_RDY_get_write_to_curr_flag;
  DEF_CAN_FIRE_get_write_to_curr_flag = (tUInt8)1u;
  PORT_RDY_get_write_to_curr_flag = DEF_CAN_FIRE_get_write_to_curr_flag;
  return PORT_RDY_get_write_to_curr_flag;
}

tUInt8 MOD_mkViterbi::METH_get_read_curr()
{
  tUInt8 PORT_get_read_curr;
  DEF_read_curr__h3609 = INST_read_curr.METH_read();
  PORT_get_read_curr = DEF_read_curr__h3609;
  return PORT_get_read_curr;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_curr()
{
  tUInt8 DEF_CAN_FIRE_get_read_curr;
  tUInt8 PORT_RDY_get_read_curr;
  DEF_CAN_FIRE_get_read_curr = (tUInt8)1u;
  PORT_RDY_get_read_curr = DEF_CAN_FIRE_get_read_curr;
  return PORT_RDY_get_read_curr;
}

tUInt8 MOD_mkViterbi::METH_get_read_prev()
{
  tUInt8 PORT_get_read_prev;
  DEF_read_prev__h2530 = INST_read_prev.METH_read();
  PORT_get_read_prev = DEF_read_prev__h2530;
  return PORT_get_read_prev;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_prev()
{
  tUInt8 DEF_CAN_FIRE_get_read_prev;
  tUInt8 PORT_RDY_get_read_prev;
  DEF_CAN_FIRE_get_read_prev = (tUInt8)1u;
  PORT_RDY_get_read_prev = DEF_CAN_FIRE_get_read_prev;
  return PORT_RDY_get_read_prev;
}

void MOD_mkViterbi::METH_send_prev_data(tUInt32 ARG_send_prev_data_data)
{
  INST_prev_buffer.METH_write(ARG_send_prev_data_data);
  INST_prev_ready.METH_write((tUInt8)1u);
  INST_read_prev.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_prev_data()
{
  tUInt8 DEF_CAN_FIRE_send_prev_data;
  tUInt8 PORT_RDY_send_prev_data;
  DEF_CAN_FIRE_send_prev_data = (tUInt8)1u;
  PORT_RDY_send_prev_data = DEF_CAN_FIRE_send_prev_data;
  return PORT_RDY_send_prev_data;
}

void MOD_mkViterbi::METH_send_curr_data(tUInt32 ARG_send_curr_data_data)
{
  INST_curr_buffer.METH_write(ARG_send_curr_data_data);
  INST_curr_ready.METH_write((tUInt8)1u);
  INST_read_curr.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_curr_data()
{
  tUInt8 DEF_CAN_FIRE_send_curr_data;
  tUInt8 PORT_RDY_send_curr_data;
  DEF_CAN_FIRE_send_curr_data = (tUInt8)1u;
  PORT_RDY_send_curr_data = DEF_CAN_FIRE_send_curr_data;
  return PORT_RDY_send_curr_data;
}

tUInt8 MOD_mkViterbi::METH_get_switch_prev_curr()
{
  tUInt8 PORT_get_switch_prev_curr;
  PORT_get_switch_prev_curr = INST_switch_prev_curr.METH_read();
  return PORT_get_switch_prev_curr;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_switch_prev_curr()
{
  tUInt8 DEF_CAN_FIRE_get_switch_prev_curr;
  tUInt8 PORT_RDY_get_switch_prev_curr;
  DEF_CAN_FIRE_get_switch_prev_curr = (tUInt8)1u;
  PORT_RDY_get_switch_prev_curr = DEF_CAN_FIRE_get_switch_prev_curr;
  return PORT_RDY_get_switch_prev_curr;
}

tUInt8 MOD_mkViterbi::METH_get_write_to_prev_flag()
{
  tUInt8 PORT_get_write_to_prev_flag;
  PORT_get_write_to_prev_flag = INST_write_to_prev_flag.METH_read();
  return PORT_get_write_to_prev_flag;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_write_to_prev_flag()
{
  tUInt8 DEF_CAN_FIRE_get_write_to_prev_flag;
  tUInt8 PORT_RDY_get_write_to_prev_flag;
  DEF_CAN_FIRE_get_write_to_prev_flag = (tUInt8)1u;
  PORT_RDY_get_write_to_prev_flag = DEF_CAN_FIRE_get_write_to_prev_flag;
  return PORT_RDY_get_write_to_prev_flag;
}

tUInt32 MOD_mkViterbi::METH_get_prev_buffer()
{
  tUInt32 PORT_get_prev_buffer;
  DEF_data1__h2855 = INST_prev_buffer.METH_read();
  PORT_get_prev_buffer = DEF_data1__h2855;
  return PORT_get_prev_buffer;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_prev_buffer()
{
  tUInt8 DEF_CAN_FIRE_get_prev_buffer;
  tUInt8 PORT_RDY_get_prev_buffer;
  DEF_CAN_FIRE_get_prev_buffer = (tUInt8)1u;
  PORT_RDY_get_prev_buffer = DEF_CAN_FIRE_get_prev_buffer;
  return PORT_RDY_get_prev_buffer;
}


/* Reset routines */

void MOD_mkViterbi::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_write_to_prev_flag.reset_RST(ARG_rst_in);
  INST_write_to_curr_flag.reset_RST(ARG_rst_in);
  INST_write_to_bt_flag.reset_RST(ARG_rst_in);
  INST_transition_ready.reset_RST(ARG_rst_in);
  INST_transition_buffer.reset_RST(ARG_rst_in);
  INST_t_start.reset_RST(ARG_rst_in);
  INST_t_ctr.reset_RST(ARG_rst_in);
  INST_switch_prev_curr.reset_RST(ARG_rst_in);
  INST_reset_machine_flag.reset_RST(ARG_rst_in);
  INST_read_transition.reset_RST(ARG_rst_in);
  INST_read_prev.reset_RST(ARG_rst_in);
  INST_read_outcome.reset_RST(ARG_rst_in);
  INST_read_emission.reset_RST(ARG_rst_in);
  INST_read_curr.reset_RST(ARG_rst_in);
  INST_read_bt.reset_RST(ARG_rst_in);
  INST_print_state.reset_RST(ARG_rst_in);
  INST_prev_ready.reset_RST(ARG_rst_in);
  INST_prev_buffer.reset_RST(ARG_rst_in);
  INST_path_ready.reset_RST(ARG_rst_in);
  INST_path_buffer.reset_RST(ARG_rst_in);
  INST_outcome_ready.reset_RST(ARG_rst_in);
  INST_outcome_idx.reset_RST(ARG_rst_in);
  INST_outcome_buffer.reset_RST(ARG_rst_in);
  INST_n_reg.reset_RST(ARG_rst_in);
  INST_n_and_m_loaded.reset_RST(ARG_rst_in);
  INST_max_state_reg.reset_RST(ARG_rst_in);
  INST_max_reg.reset_RST(ARG_rst_in);
  INST_max_path.reset_RST(ARG_rst_in);
  INST_machine_state.reset_RST(ARG_rst_in);
  INST_m_reg.reset_RST(ARG_rst_in);
  INST_loop_done_flag.reset_RST(ARG_rst_in);
  INST_j_ctr.reset_RST(ARG_rst_in);
  INST_init_state.reset_RST(ARG_rst_in);
  INST_init_done_flag.reset_RST(ARG_rst_in);
  INST_i_ctr.reset_RST(ARG_rst_in);
  INST_emission_ready.reset_RST(ARG_rst_in);
  INST_emission_buffer.reset_RST(ARG_rst_in);
  INST_curr_ready.reset_RST(ARG_rst_in);
  INST_curr_buffer.reset_RST(ARG_rst_in);
  INST_bt_t_ctr.reset_RST(ARG_rst_in);
  INST_bt_ready.reset_RST(ARG_rst_in);
  INST_bt_max.reset_RST(ARG_rst_in);
  INST_bt_buffer.reset_RST(ARG_rst_in);
  INST_adder.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkViterbi::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkViterbi::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_adder.dump_state(indent + 2u);
  INST_bt_buffer.dump_state(indent + 2u);
  INST_bt_max.dump_state(indent + 2u);
  INST_bt_ready.dump_state(indent + 2u);
  INST_bt_t_ctr.dump_state(indent + 2u);
  INST_curr_buffer.dump_state(indent + 2u);
  INST_curr_ready.dump_state(indent + 2u);
  INST_emission_buffer.dump_state(indent + 2u);
  INST_emission_ready.dump_state(indent + 2u);
  INST_i_ctr.dump_state(indent + 2u);
  INST_init_done_flag.dump_state(indent + 2u);
  INST_init_state.dump_state(indent + 2u);
  INST_j_ctr.dump_state(indent + 2u);
  INST_loop_done_flag.dump_state(indent + 2u);
  INST_m_reg.dump_state(indent + 2u);
  INST_machine_state.dump_state(indent + 2u);
  INST_max_path.dump_state(indent + 2u);
  INST_max_reg.dump_state(indent + 2u);
  INST_max_state_reg.dump_state(indent + 2u);
  INST_n_and_m_loaded.dump_state(indent + 2u);
  INST_n_reg.dump_state(indent + 2u);
  INST_outcome_buffer.dump_state(indent + 2u);
  INST_outcome_idx.dump_state(indent + 2u);
  INST_outcome_ready.dump_state(indent + 2u);
  INST_path_buffer.dump_state(indent + 2u);
  INST_path_ready.dump_state(indent + 2u);
  INST_prev_buffer.dump_state(indent + 2u);
  INST_prev_ready.dump_state(indent + 2u);
  INST_print_state.dump_state(indent + 2u);
  INST_read_bt.dump_state(indent + 2u);
  INST_read_curr.dump_state(indent + 2u);
  INST_read_emission.dump_state(indent + 2u);
  INST_read_outcome.dump_state(indent + 2u);
  INST_read_prev.dump_state(indent + 2u);
  INST_read_transition.dump_state(indent + 2u);
  INST_reset_machine_flag.dump_state(indent + 2u);
  INST_switch_prev_curr.dump_state(indent + 2u);
  INST_t_ctr.dump_state(indent + 2u);
  INST_t_start.dump_state(indent + 2u);
  INST_transition_buffer.dump_state(indent + 2u);
  INST_transition_ready.dump_state(indent + 2u);
  INST_write_to_bt_flag.dump_state(indent + 2u);
  INST_write_to_curr_flag.dump_state(indent + 2u);
  INST_write_to_prev_flag.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkViterbi::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 88u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adder_state_1_done__3___d82", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_emission_ready_8___d64", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_read_emission_6___d67", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_read_transition_1___d62", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_transition_ready_7___d60", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_1_done__3_AND_adder_state_2_done___ETC___d45", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_1_done__3_AND_adder_state_2_done___ETC___d77", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_1_done____d23", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_2_done____d24", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adder_state_3_done____d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "currval__h3901", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "data1__h2855", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "data2__h2856", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "data2_dup__h3086", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "data_dup__h3094", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "emission_ready__h1778", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "init_done_flag__h1475", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_and_m_loaded__h1478", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "outcome_ready__h1568", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "print_state__h3543", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_bt__h3706", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_curr__h3609", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_emission__h1782", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_outcome__h1565", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_prev__h2530", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_transition__h1774", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "transition_ready__h1771", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h2304", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h3065", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h3549", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h4041", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h4045", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h4228", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h4309", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h4994", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h4996", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h3548", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h3911", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h4997", 10u);
  num = INST_bt_buffer.dump_VCD_defs(num);
  num = INST_bt_max.dump_VCD_defs(num);
  num = INST_bt_ready.dump_VCD_defs(num);
  num = INST_bt_t_ctr.dump_VCD_defs(num);
  num = INST_curr_buffer.dump_VCD_defs(num);
  num = INST_curr_ready.dump_VCD_defs(num);
  num = INST_emission_buffer.dump_VCD_defs(num);
  num = INST_emission_ready.dump_VCD_defs(num);
  num = INST_i_ctr.dump_VCD_defs(num);
  num = INST_init_done_flag.dump_VCD_defs(num);
  num = INST_init_state.dump_VCD_defs(num);
  num = INST_j_ctr.dump_VCD_defs(num);
  num = INST_loop_done_flag.dump_VCD_defs(num);
  num = INST_m_reg.dump_VCD_defs(num);
  num = INST_machine_state.dump_VCD_defs(num);
  num = INST_max_path.dump_VCD_defs(num);
  num = INST_max_reg.dump_VCD_defs(num);
  num = INST_max_state_reg.dump_VCD_defs(num);
  num = INST_n_and_m_loaded.dump_VCD_defs(num);
  num = INST_n_reg.dump_VCD_defs(num);
  num = INST_outcome_buffer.dump_VCD_defs(num);
  num = INST_outcome_idx.dump_VCD_defs(num);
  num = INST_outcome_ready.dump_VCD_defs(num);
  num = INST_path_buffer.dump_VCD_defs(num);
  num = INST_path_ready.dump_VCD_defs(num);
  num = INST_prev_buffer.dump_VCD_defs(num);
  num = INST_prev_ready.dump_VCD_defs(num);
  num = INST_print_state.dump_VCD_defs(num);
  num = INST_read_bt.dump_VCD_defs(num);
  num = INST_read_curr.dump_VCD_defs(num);
  num = INST_read_emission.dump_VCD_defs(num);
  num = INST_read_outcome.dump_VCD_defs(num);
  num = INST_read_prev.dump_VCD_defs(num);
  num = INST_read_transition.dump_VCD_defs(num);
  num = INST_reset_machine_flag.dump_VCD_defs(num);
  num = INST_switch_prev_curr.dump_VCD_defs(num);
  num = INST_t_ctr.dump_VCD_defs(num);
  num = INST_t_start.dump_VCD_defs(num);
  num = INST_transition_buffer.dump_VCD_defs(num);
  num = INST_transition_ready.dump_VCD_defs(num);
  num = INST_write_to_bt_flag.dump_VCD_defs(num);
  num = INST_write_to_curr_flag.dump_VCD_defs(num);
  num = INST_write_to_prev_flag.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_adder.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkViterbi::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkViterbi::vcd_defs(tVCDDumpType dt, MOD_mkViterbi &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 10u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73) != DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73, 5u);
	backing.DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73 = DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73;
      }
      ++num;
      if ((backing.DEF_NOT_adder_state_1_done__3___d82) != DEF_NOT_adder_state_1_done__3___d82)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adder_state_1_done__3___d82, 1u);
	backing.DEF_NOT_adder_state_1_done__3___d82 = DEF_NOT_adder_state_1_done__3___d82;
      }
      ++num;
      if ((backing.DEF_NOT_emission_ready_8___d64) != DEF_NOT_emission_ready_8___d64)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_emission_ready_8___d64, 1u);
	backing.DEF_NOT_emission_ready_8___d64 = DEF_NOT_emission_ready_8___d64;
      }
      ++num;
      if ((backing.DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53) != DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53, 1u);
	backing.DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53 = DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53;
      }
      ++num;
      if ((backing.DEF_NOT_read_emission_6___d67) != DEF_NOT_read_emission_6___d67)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_read_emission_6___d67, 1u);
	backing.DEF_NOT_read_emission_6___d67 = DEF_NOT_read_emission_6___d67;
      }
      ++num;
      if ((backing.DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42) != DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42, 1u);
	backing.DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42 = DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42;
      }
      ++num;
      if ((backing.DEF_NOT_read_transition_1___d62) != DEF_NOT_read_transition_1___d62)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_read_transition_1___d62, 1u);
	backing.DEF_NOT_read_transition_1___d62 = DEF_NOT_read_transition_1___d62;
      }
      ++num;
      if ((backing.DEF_NOT_transition_ready_7___d60) != DEF_NOT_transition_ready_7___d60)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_transition_ready_7___d60, 1u);
	backing.DEF_NOT_transition_ready_7___d60 = DEF_NOT_transition_ready_7___d60;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80) != DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80, 1u);
	backing.DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80 = DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80;
      }
      ++num;
      if ((backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45) != DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45, 1u);
	backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45 = DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45;
      }
      ++num;
      if ((backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77) != DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77, 1u);
	backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77 = DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77;
      }
      ++num;
      if ((backing.DEF_adder_state_1_done____d23) != DEF_adder_state_1_done____d23)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_1_done____d23, 1u);
	backing.DEF_adder_state_1_done____d23 = DEF_adder_state_1_done____d23;
      }
      ++num;
      if ((backing.DEF_adder_state_2_done____d24) != DEF_adder_state_2_done____d24)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_2_done____d24, 1u);
	backing.DEF_adder_state_2_done____d24 = DEF_adder_state_2_done____d24;
      }
      ++num;
      if ((backing.DEF_adder_state_3_done____d25) != DEF_adder_state_3_done____d25)
      {
	vcd_write_val(sim_hdl, num, DEF_adder_state_3_done____d25, 1u);
	backing.DEF_adder_state_3_done____d25 = DEF_adder_state_3_done____d25;
      }
      ++num;
      if ((backing.DEF_currval__h3901) != DEF_currval__h3901)
      {
	vcd_write_val(sim_hdl, num, DEF_currval__h3901, 32u);
	backing.DEF_currval__h3901 = DEF_currval__h3901;
      }
      ++num;
      if ((backing.DEF_data1__h2855) != DEF_data1__h2855)
      {
	vcd_write_val(sim_hdl, num, DEF_data1__h2855, 32u);
	backing.DEF_data1__h2855 = DEF_data1__h2855;
      }
      ++num;
      if ((backing.DEF_data2__h2856) != DEF_data2__h2856)
      {
	vcd_write_val(sim_hdl, num, DEF_data2__h2856, 32u);
	backing.DEF_data2__h2856 = DEF_data2__h2856;
      }
      ++num;
      if ((backing.DEF_data2_dup__h3086) != DEF_data2_dup__h3086)
      {
	vcd_write_val(sim_hdl, num, DEF_data2_dup__h3086, 32u);
	backing.DEF_data2_dup__h3086 = DEF_data2_dup__h3086;
      }
      ++num;
      if ((backing.DEF_data_dup__h3094) != DEF_data_dup__h3094)
      {
	vcd_write_val(sim_hdl, num, DEF_data_dup__h3094, 32u);
	backing.DEF_data_dup__h3094 = DEF_data_dup__h3094;
      }
      ++num;
      if ((backing.DEF_emission_ready__h1778) != DEF_emission_ready__h1778)
      {
	vcd_write_val(sim_hdl, num, DEF_emission_ready__h1778, 1u);
	backing.DEF_emission_ready__h1778 = DEF_emission_ready__h1778;
      }
      ++num;
      if ((backing.DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29) != DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29, 1u);
	backing.DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 = DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
      }
      ++num;
      if ((backing.DEF_init_done_flag__h1475) != DEF_init_done_flag__h1475)
      {
	vcd_write_val(sim_hdl, num, DEF_init_done_flag__h1475, 1u);
	backing.DEF_init_done_flag__h1475 = DEF_init_done_flag__h1475;
      }
      ++num;
      if ((backing.DEF_n_and_m_loaded__h1478) != DEF_n_and_m_loaded__h1478)
      {
	vcd_write_val(sim_hdl, num, DEF_n_and_m_loaded__h1478, 1u);
	backing.DEF_n_and_m_loaded__h1478 = DEF_n_and_m_loaded__h1478;
      }
      ++num;
      if ((backing.DEF_outcome_ready__h1568) != DEF_outcome_ready__h1568)
      {
	vcd_write_val(sim_hdl, num, DEF_outcome_ready__h1568, 1u);
	backing.DEF_outcome_ready__h1568 = DEF_outcome_ready__h1568;
      }
      ++num;
      if ((backing.DEF_print_state__h3543) != DEF_print_state__h3543)
      {
	vcd_write_val(sim_hdl, num, DEF_print_state__h3543, 2u);
	backing.DEF_print_state__h3543 = DEF_print_state__h3543;
      }
      ++num;
      if ((backing.DEF_read_bt__h3706) != DEF_read_bt__h3706)
      {
	vcd_write_val(sim_hdl, num, DEF_read_bt__h3706, 1u);
	backing.DEF_read_bt__h3706 = DEF_read_bt__h3706;
      }
      ++num;
      if ((backing.DEF_read_curr__h3609) != DEF_read_curr__h3609)
      {
	vcd_write_val(sim_hdl, num, DEF_read_curr__h3609, 1u);
	backing.DEF_read_curr__h3609 = DEF_read_curr__h3609;
      }
      ++num;
      if ((backing.DEF_read_emission__h1782) != DEF_read_emission__h1782)
      {
	vcd_write_val(sim_hdl, num, DEF_read_emission__h1782, 1u);
	backing.DEF_read_emission__h1782 = DEF_read_emission__h1782;
      }
      ++num;
      if ((backing.DEF_read_outcome__h1565) != DEF_read_outcome__h1565)
      {
	vcd_write_val(sim_hdl, num, DEF_read_outcome__h1565, 1u);
	backing.DEF_read_outcome__h1565 = DEF_read_outcome__h1565;
      }
      ++num;
      if ((backing.DEF_read_prev__h2530) != DEF_read_prev__h2530)
      {
	vcd_write_val(sim_hdl, num, DEF_read_prev__h2530, 1u);
	backing.DEF_read_prev__h2530 = DEF_read_prev__h2530;
      }
      ++num;
      if ((backing.DEF_read_transition__h1774) != DEF_read_transition__h1774)
      {
	vcd_write_val(sim_hdl, num, DEF_read_transition__h1774, 1u);
	backing.DEF_read_transition__h1774 = DEF_read_transition__h1774;
      }
      ++num;
      if ((backing.DEF_transition_ready__h1771) != DEF_transition_ready__h1771)
      {
	vcd_write_val(sim_hdl, num, DEF_transition_ready__h1771, 1u);
	backing.DEF_transition_ready__h1771 = DEF_transition_ready__h1771;
      }
      ++num;
      if ((backing.DEF_x__h2304) != DEF_x__h2304)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h2304, 32u);
	backing.DEF_x__h2304 = DEF_x__h2304;
      }
      ++num;
      if ((backing.DEF_x__h3065) != DEF_x__h3065)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h3065, 5u);
	backing.DEF_x__h3065 = DEF_x__h3065;
      }
      ++num;
      if ((backing.DEF_x__h3549) != DEF_x__h3549)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h3549, 5u);
	backing.DEF_x__h3549 = DEF_x__h3549;
      }
      ++num;
      if ((backing.DEF_x__h4041) != DEF_x__h4041)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h4041, 5u);
	backing.DEF_x__h4041 = DEF_x__h4041;
      }
      ++num;
      if ((backing.DEF_x__h4045) != DEF_x__h4045)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h4045, 5u);
	backing.DEF_x__h4045 = DEF_x__h4045;
      }
      ++num;
      if ((backing.DEF_x__h4228) != DEF_x__h4228)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h4228, 10u);
	backing.DEF_x__h4228 = DEF_x__h4228;
      }
      ++num;
      if ((backing.DEF_x__h4309) != DEF_x__h4309)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h4309, 10u);
	backing.DEF_x__h4309 = DEF_x__h4309;
      }
      ++num;
      if ((backing.DEF_x__h4994) != DEF_x__h4994)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h4994, 10u);
	backing.DEF_x__h4994 = DEF_x__h4994;
      }
      ++num;
      if ((backing.DEF_x__h4996) != DEF_x__h4996)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h4996, 10u);
	backing.DEF_x__h4996 = DEF_x__h4996;
      }
      ++num;
      if ((backing.DEF_y__h3548) != DEF_y__h3548)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h3548, 5u);
	backing.DEF_y__h3548 = DEF_y__h3548;
      }
      ++num;
      if ((backing.DEF_y__h3911) != DEF_y__h3911)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h3911, 32u);
	backing.DEF_y__h3911 = DEF_y__h3911;
      }
      ++num;
      if ((backing.DEF_y__h4997) != DEF_y__h4997)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h4997, 10u);
	backing.DEF_y__h4997 = DEF_y__h4997;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73, 5u);
      backing.DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73 = DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d73;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adder_state_1_done__3___d82, 1u);
      backing.DEF_NOT_adder_state_1_done__3___d82 = DEF_NOT_adder_state_1_done__3___d82;
      vcd_write_val(sim_hdl, num++, DEF_NOT_emission_ready_8___d64, 1u);
      backing.DEF_NOT_emission_ready_8___d64 = DEF_NOT_emission_ready_8___d64;
      vcd_write_val(sim_hdl, num++, DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53, 1u);
      backing.DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53 = DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d53;
      vcd_write_val(sim_hdl, num++, DEF_NOT_read_emission_6___d67, 1u);
      backing.DEF_NOT_read_emission_6___d67 = DEF_NOT_read_emission_6___d67;
      vcd_write_val(sim_hdl, num++, DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42, 1u);
      backing.DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42 = DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42;
      vcd_write_val(sim_hdl, num++, DEF_NOT_read_transition_1___d62, 1u);
      backing.DEF_NOT_read_transition_1___d62 = DEF_NOT_read_transition_1___d62;
      vcd_write_val(sim_hdl, num++, DEF_NOT_transition_ready_7___d60, 1u);
      backing.DEF_NOT_transition_ready_7___d60 = DEF_NOT_transition_ready_7___d60;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80, 1u);
      backing.DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80 = DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d80;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45, 1u);
      backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45 = DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d45;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77, 1u);
      backing.DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77 = DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d77;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_1_done____d23, 1u);
      backing.DEF_adder_state_1_done____d23 = DEF_adder_state_1_done____d23;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_2_done____d24, 1u);
      backing.DEF_adder_state_2_done____d24 = DEF_adder_state_2_done____d24;
      vcd_write_val(sim_hdl, num++, DEF_adder_state_3_done____d25, 1u);
      backing.DEF_adder_state_3_done____d25 = DEF_adder_state_3_done____d25;
      vcd_write_val(sim_hdl, num++, DEF_currval__h3901, 32u);
      backing.DEF_currval__h3901 = DEF_currval__h3901;
      vcd_write_val(sim_hdl, num++, DEF_data1__h2855, 32u);
      backing.DEF_data1__h2855 = DEF_data1__h2855;
      vcd_write_val(sim_hdl, num++, DEF_data2__h2856, 32u);
      backing.DEF_data2__h2856 = DEF_data2__h2856;
      vcd_write_val(sim_hdl, num++, DEF_data2_dup__h3086, 32u);
      backing.DEF_data2_dup__h3086 = DEF_data2_dup__h3086;
      vcd_write_val(sim_hdl, num++, DEF_data_dup__h3094, 32u);
      backing.DEF_data_dup__h3094 = DEF_data_dup__h3094;
      vcd_write_val(sim_hdl, num++, DEF_emission_ready__h1778, 1u);
      backing.DEF_emission_ready__h1778 = DEF_emission_ready__h1778;
      vcd_write_val(sim_hdl, num++, DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29, 1u);
      backing.DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29 = DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
      vcd_write_val(sim_hdl, num++, DEF_init_done_flag__h1475, 1u);
      backing.DEF_init_done_flag__h1475 = DEF_init_done_flag__h1475;
      vcd_write_val(sim_hdl, num++, DEF_n_and_m_loaded__h1478, 1u);
      backing.DEF_n_and_m_loaded__h1478 = DEF_n_and_m_loaded__h1478;
      vcd_write_val(sim_hdl, num++, DEF_outcome_ready__h1568, 1u);
      backing.DEF_outcome_ready__h1568 = DEF_outcome_ready__h1568;
      vcd_write_val(sim_hdl, num++, DEF_print_state__h3543, 2u);
      backing.DEF_print_state__h3543 = DEF_print_state__h3543;
      vcd_write_val(sim_hdl, num++, DEF_read_bt__h3706, 1u);
      backing.DEF_read_bt__h3706 = DEF_read_bt__h3706;
      vcd_write_val(sim_hdl, num++, DEF_read_curr__h3609, 1u);
      backing.DEF_read_curr__h3609 = DEF_read_curr__h3609;
      vcd_write_val(sim_hdl, num++, DEF_read_emission__h1782, 1u);
      backing.DEF_read_emission__h1782 = DEF_read_emission__h1782;
      vcd_write_val(sim_hdl, num++, DEF_read_outcome__h1565, 1u);
      backing.DEF_read_outcome__h1565 = DEF_read_outcome__h1565;
      vcd_write_val(sim_hdl, num++, DEF_read_prev__h2530, 1u);
      backing.DEF_read_prev__h2530 = DEF_read_prev__h2530;
      vcd_write_val(sim_hdl, num++, DEF_read_transition__h1774, 1u);
      backing.DEF_read_transition__h1774 = DEF_read_transition__h1774;
      vcd_write_val(sim_hdl, num++, DEF_transition_ready__h1771, 1u);
      backing.DEF_transition_ready__h1771 = DEF_transition_ready__h1771;
      vcd_write_val(sim_hdl, num++, DEF_x__h2304, 32u);
      backing.DEF_x__h2304 = DEF_x__h2304;
      vcd_write_val(sim_hdl, num++, DEF_x__h3065, 5u);
      backing.DEF_x__h3065 = DEF_x__h3065;
      vcd_write_val(sim_hdl, num++, DEF_x__h3549, 5u);
      backing.DEF_x__h3549 = DEF_x__h3549;
      vcd_write_val(sim_hdl, num++, DEF_x__h4041, 5u);
      backing.DEF_x__h4041 = DEF_x__h4041;
      vcd_write_val(sim_hdl, num++, DEF_x__h4045, 5u);
      backing.DEF_x__h4045 = DEF_x__h4045;
      vcd_write_val(sim_hdl, num++, DEF_x__h4228, 10u);
      backing.DEF_x__h4228 = DEF_x__h4228;
      vcd_write_val(sim_hdl, num++, DEF_x__h4309, 10u);
      backing.DEF_x__h4309 = DEF_x__h4309;
      vcd_write_val(sim_hdl, num++, DEF_x__h4994, 10u);
      backing.DEF_x__h4994 = DEF_x__h4994;
      vcd_write_val(sim_hdl, num++, DEF_x__h4996, 10u);
      backing.DEF_x__h4996 = DEF_x__h4996;
      vcd_write_val(sim_hdl, num++, DEF_y__h3548, 5u);
      backing.DEF_y__h3548 = DEF_y__h3548;
      vcd_write_val(sim_hdl, num++, DEF_y__h3911, 32u);
      backing.DEF_y__h3911 = DEF_y__h3911;
      vcd_write_val(sim_hdl, num++, DEF_y__h4997, 10u);
      backing.DEF_y__h4997 = DEF_y__h4997;
    }
}

void MOD_mkViterbi::vcd_prims(tVCDDumpType dt, MOD_mkViterbi &backing)
{
  INST_bt_buffer.dump_VCD(dt, backing.INST_bt_buffer);
  INST_bt_max.dump_VCD(dt, backing.INST_bt_max);
  INST_bt_ready.dump_VCD(dt, backing.INST_bt_ready);
  INST_bt_t_ctr.dump_VCD(dt, backing.INST_bt_t_ctr);
  INST_curr_buffer.dump_VCD(dt, backing.INST_curr_buffer);
  INST_curr_ready.dump_VCD(dt, backing.INST_curr_ready);
  INST_emission_buffer.dump_VCD(dt, backing.INST_emission_buffer);
  INST_emission_ready.dump_VCD(dt, backing.INST_emission_ready);
  INST_i_ctr.dump_VCD(dt, backing.INST_i_ctr);
  INST_init_done_flag.dump_VCD(dt, backing.INST_init_done_flag);
  INST_init_state.dump_VCD(dt, backing.INST_init_state);
  INST_j_ctr.dump_VCD(dt, backing.INST_j_ctr);
  INST_loop_done_flag.dump_VCD(dt, backing.INST_loop_done_flag);
  INST_m_reg.dump_VCD(dt, backing.INST_m_reg);
  INST_machine_state.dump_VCD(dt, backing.INST_machine_state);
  INST_max_path.dump_VCD(dt, backing.INST_max_path);
  INST_max_reg.dump_VCD(dt, backing.INST_max_reg);
  INST_max_state_reg.dump_VCD(dt, backing.INST_max_state_reg);
  INST_n_and_m_loaded.dump_VCD(dt, backing.INST_n_and_m_loaded);
  INST_n_reg.dump_VCD(dt, backing.INST_n_reg);
  INST_outcome_buffer.dump_VCD(dt, backing.INST_outcome_buffer);
  INST_outcome_idx.dump_VCD(dt, backing.INST_outcome_idx);
  INST_outcome_ready.dump_VCD(dt, backing.INST_outcome_ready);
  INST_path_buffer.dump_VCD(dt, backing.INST_path_buffer);
  INST_path_ready.dump_VCD(dt, backing.INST_path_ready);
  INST_prev_buffer.dump_VCD(dt, backing.INST_prev_buffer);
  INST_prev_ready.dump_VCD(dt, backing.INST_prev_ready);
  INST_print_state.dump_VCD(dt, backing.INST_print_state);
  INST_read_bt.dump_VCD(dt, backing.INST_read_bt);
  INST_read_curr.dump_VCD(dt, backing.INST_read_curr);
  INST_read_emission.dump_VCD(dt, backing.INST_read_emission);
  INST_read_outcome.dump_VCD(dt, backing.INST_read_outcome);
  INST_read_prev.dump_VCD(dt, backing.INST_read_prev);
  INST_read_transition.dump_VCD(dt, backing.INST_read_transition);
  INST_reset_machine_flag.dump_VCD(dt, backing.INST_reset_machine_flag);
  INST_switch_prev_curr.dump_VCD(dt, backing.INST_switch_prev_curr);
  INST_t_ctr.dump_VCD(dt, backing.INST_t_ctr);
  INST_t_start.dump_VCD(dt, backing.INST_t_start);
  INST_transition_buffer.dump_VCD(dt, backing.INST_transition_buffer);
  INST_transition_ready.dump_VCD(dt, backing.INST_transition_ready);
  INST_write_to_bt_flag.dump_VCD(dt, backing.INST_write_to_bt_flag);
  INST_write_to_curr_flag.dump_VCD(dt, backing.INST_write_to_curr_flag);
  INST_write_to_prev_flag.dump_VCD(dt, backing.INST_write_to_prev_flag);
}

void MOD_mkViterbi::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing)
{
  INST_adder.dump_VCD(dt, levels, backing.INST_adder);
}
