<profile>

<section name = "Vitis HLS Report for 'D_drain_IO_L3_out_serialize_x1'" level="0">
<item name = "Date">Fri Jul 15 00:34:03 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13382, 13382, 44.602 us, 44.602 us, 13382, 13382, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- D_drain_IO_L3_out_serialize_x1_loop_1">13312, 13312, 13, -, -, 1024, no</column>
<column name=" + D_drain_IO_L3_out_serialize_x1_loop_2">8, 8, 2, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 51, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 128, 129, -</column>
<column name="Multiplexer">-, -, -, 463, -</column>
<column name="Register">-, -, 678, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="mem_data_split_V_U">D_drain_IO_L3_out_serialize_x0_mem_data_split_V, 0, 128, 129, 0, 4, 128, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_fu_217_p2">+, 0, 0, 10, 3, 1</column>
<column name="i_V_1_fu_205_p2">+, 0, 0, 18, 11, 1</column>
<column name="icmp_ln878_65_fu_227_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln878_fu_211_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="D_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">357, 77, 1, 77</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fifo_D_drain_local_in_blk_n">9, 2, 1, 2</column>
<column name="gmem_D_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_D_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_D_blk_n_W">9, 2, 1, 2</column>
<column name="i_V_reg_163">9, 2, 11, 22</column>
<column name="mem_data_split_V_address0">20, 4, 2, 8</column>
<column name="mem_data_split_V_address1">14, 3, 2, 6</column>
<column name="p_V_reg_174">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_reg_281">3, 0, 3, 0</column>
<column name="ap_CS_fsm">76, 0, 76, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_V_1_reg_273">11, 0, 11, 0</column>
<column name="i_V_reg_163">11, 0, 11, 0</column>
<column name="p_V_reg_174">3, 0, 3, 0</column>
<column name="trunc_ln_reg_242">58, 0, 58, 0</column>
<column name="v1_V_reg_309">128, 0, 128, 0</column>
<column name="v2_V_1603_reg_299">128, 0, 128, 0</column>
<column name="v2_V_1604_reg_304">128, 0, 128, 0</column>
<column name="v2_V_reg_294">128, 0, 128, 0</column>
<column name="zext_ln878_reg_286">3, 0, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, D_drain_IO_L3_out_serialize_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, D_drain_IO_L3_out_serialize_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, D_drain_IO_L3_out_serialize_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, D_drain_IO_L3_out_serialize_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, D_drain_IO_L3_out_serialize_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, D_drain_IO_L3_out_serialize_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, D_drain_IO_L3_out_serialize_x1, return value</column>
<column name="m_axi_gmem_D_AWVALID">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWREADY">in, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWADDR">out, 64, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWID">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWLEN">out, 32, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWSIZE">out, 3, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWBURST">out, 2, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWLOCK">out, 2, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWCACHE">out, 4, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWPROT">out, 3, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWQOS">out, 4, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWREGION">out, 4, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_AWUSER">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_WVALID">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_WREADY">in, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_WDATA">out, 512, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_WSTRB">out, 64, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_WLAST">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_WID">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_WUSER">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARVALID">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARREADY">in, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARADDR">out, 64, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARID">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARLEN">out, 32, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARSIZE">out, 3, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARBURST">out, 2, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARLOCK">out, 2, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARCACHE">out, 4, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARPROT">out, 3, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARQOS">out, 4, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARREGION">out, 4, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_ARUSER">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_RVALID">in, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_RREADY">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_RDATA">in, 512, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_RLAST">in, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_RID">in, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_RUSER">in, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_RRESP">in, 2, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_BVALID">in, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_BREADY">out, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_BRESP">in, 2, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_BID">in, 1, m_axi, gmem_D, pointer</column>
<column name="m_axi_gmem_D_BUSER">in, 1, m_axi, gmem_D, pointer</column>
<column name="fifo_D_drain_local_in_dout">in, 128, ap_fifo, fifo_D_drain_local_in, pointer</column>
<column name="fifo_D_drain_local_in_empty_n">in, 1, ap_fifo, fifo_D_drain_local_in, pointer</column>
<column name="fifo_D_drain_local_in_read">out, 1, ap_fifo, fifo_D_drain_local_in, pointer</column>
<column name="D_dout">in, 64, ap_fifo, D, pointer</column>
<column name="D_empty_n">in, 1, ap_fifo, D, pointer</column>
<column name="D_read">out, 1, ap_fifo, D, pointer</column>
</table>
</item>
</section>
</profile>
