<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\PID Project\PID_Controller\synthesis\synlog\PSU_Top_Level_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>PSU_Top_Level|clk</data>
<data>100.0 MHz</data>
<data>33.8 MHz</data>
<data>-19.611</data>
</row>
<row>
<data>pll_80|GLA_inferred_clock</data>
<data>100.0 MHz</data>
<data>65.0 MHz</data>
<data>-5.373</data>
</row>
<row>
<data>pll_80|YC_inferred_clock</data>
<data>100.0 MHz</data>
<data>99.1 MHz</data>
<data>-0.094</data>
</row>
</report_table>
