Source Block: hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@249:259@HdlStmAssign
        sdi_fifo_almost_full,
        sdo_fifo_almost_empty,
        cmd_fifo_almost_empty
};

assign up_irq_pending = up_irq_mask & up_irq_source;

always @(posedge clk) begin
        if (rstn == 1'b0)
                irq <= 1'b0;
        else

Diff Content:
- 254 assign up_irq_pending = up_irq_mask & up_irq_source;

Clone Blocks:
