#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x8d83c0 .scope module, "fifo16" "fifo16" 2 105;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "valid"
    .port_info 3 /INPUT 6 "bits"
    .port_info 4 /OUTPUT 1 "out_valid"
    .port_info 5 /OUTPUT 16 "out_16"
v0x954930_0 .net *"_s10", 4 0, L_0x98db90;  1 drivers
L_0x7f28929120f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97d280_0 .net/2u *"_s14", 15 0, L_0x7f28929120f0;  1 drivers
v0x97d360_0 .net *"_s17", 15 0, L_0x98dc30;  1 drivers
L_0x7f2892912018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x97d450_0 .net/2u *"_s2", 4 0, L_0x7f2892912018;  1 drivers
L_0x7f2892912138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x97d530_0 .net/2u *"_s20", 0 0, L_0x7f2892912138;  1 drivers
L_0x7f2892912060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x97d660_0 .net/2u *"_s6", 4 0, L_0x7f2892912060;  1 drivers
L_0x7f28929120a8 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x97d740_0 .net/2u *"_s8", 4 0, L_0x7f28929120a8;  1 drivers
o0x7f289295b168 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x97d820_0 .net "bits", 5 0, o0x7f289295b168;  0 drivers
o0x7f289295b198 .functor BUFZ 1, C4<z>; HiZ drive
v0x97d900_0 .net "clk", 0 0, o0x7f289295b198;  0 drivers
v0x97da50_0 .var "counter", 4 0;
v0x97db30_0 .net "counter_up", 4 0, L_0x98ddd0;  1 drivers
v0x97dc10_0 .net "counter_wire", 4 0, L_0x98da90;  1 drivers
v0x97dcf0_0 .var/i "i", 31 0;
v0x97ddd0_0 .var/i "idx", 31 0;
v0x97deb0_0 .var/i "j", 31 0;
v0x97df90_0 .var "num_valid", 2 0;
v0x97e070_0 .var "num_valid_n", 2 0;
v0x97e220_0 .net "out_16", 15 0, L_0x99df70;  1 drivers
v0x97e2c0_0 .net "out_valid", 0 0, L_0x99e140;  1 drivers
v0x97e380_0 .var "out_valid_reg", 0 0;
v0x97e440_0 .var "register", 20 0;
o0x7f289295b408 .functor BUFZ 1, C4<z>; HiZ drive
v0x97e520_0 .net "reset", 0 0, o0x7f289295b408;  0 drivers
o0x7f289295b438 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x97e5e0_0 .net "valid", 5 0, o0x7f289295b438;  0 drivers
v0x97e6c0_0 .var "valid_bits", 5 0;
v0x97e7a0_0 .var "write_bits", 11 0;
v0x97e880_0 .net "writing", 0 0, L_0x98d9f0;  1 drivers
E_0x94b770 .event posedge, v0x97d900_0;
E_0x94b3d0/0 .event edge, v0x97ddd0_0, v0x97df90_0, v0x97e5e0_0, v0x97d820_0;
E_0x94b3d0/1 .event edge, v0x97e6c0_0;
E_0x94b3d0 .event/or E_0x94b3d0/0, E_0x94b3d0/1;
L_0x98d9f0 .part v0x97e7a0_0, 0, 1;
L_0x98da90 .functor MUXZ 5, v0x97da50_0, L_0x7f2892912018, o0x7f289295b408, C4<>;
L_0x98db90 .arith/sum 5, v0x97da50_0, L_0x7f28929120a8;
L_0x98ddd0 .functor MUXZ 5, L_0x98db90, L_0x7f2892912060, o0x7f289295b408, C4<>;
L_0x98dc30 .part v0x97e440_0, 0, 16;
L_0x99df70 .functor MUXZ 16, L_0x98dc30, L_0x7f28929120f0, o0x7f289295b408, C4<>;
L_0x99e140 .functor MUXZ 1, v0x97e380_0, L_0x7f2892912138, o0x7f289295b408, C4<>;
S_0x95a670 .scope module, "lfsr16" "lfsr16" 2 175;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 16 "in_bits"
    .port_info 3 /OUTPUT 1 "out_bit"
L_0x99e4a0 .functor XOR 1, L_0x99e310, L_0x99e400, C4<0>, C4<0>;
L_0x99e710 .functor XOR 1, L_0x99e4a0, L_0x99e5e0, C4<0>, C4<0>;
L_0x99e8a0 .functor XOR 1, L_0x99e710, L_0x99e800, C4<0>, C4<0>;
v0x97ea80_0 .net *"_s10", 0 0, L_0x99e710;  1 drivers
v0x97eb80_0 .net *"_s13", 0 0, L_0x99e800;  1 drivers
v0x97ec60_0 .net *"_s3", 0 0, L_0x99e310;  1 drivers
v0x97ed20_0 .net *"_s5", 0 0, L_0x99e400;  1 drivers
v0x97ee00_0 .net *"_s6", 0 0, L_0x99e4a0;  1 drivers
v0x97eee0_0 .net *"_s9", 0 0, L_0x99e5e0;  1 drivers
o0x7f289295b738 .functor BUFZ 1, C4<z>; HiZ drive
v0x97efc0_0 .net "clk", 0 0, o0x7f289295b738;  0 drivers
o0x7f289295b768 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x97f080_0 .net "in_bits", 15 0, o0x7f289295b768;  0 drivers
v0x97f160_0 .net "out_bit", 0 0, L_0x99e270;  1 drivers
v0x97f2b0_0 .var "register", 15 0;
o0x7f289295b7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x97f390_0 .net "reset", 0 0, o0x7f289295b7f8;  0 drivers
v0x97f450_0 .net "xor_bit", 0 0, L_0x99e8a0;  1 drivers
E_0x94ba30 .event posedge, v0x97efc0_0;
L_0x99e270 .part v0x97f2b0_0, 0, 1;
L_0x99e310 .part v0x97f2b0_0, 15, 1;
L_0x99e400 .part v0x97f2b0_0, 13, 1;
L_0x99e5e0 .part v0x97f2b0_0, 12, 1;
L_0x99e800 .part v0x97f2b0_0, 10, 1;
S_0x95d760 .scope module, "trng_tester" "trng_tester" 3 4;
 .timescale -9 -12;
v0x98d1b0_0 .var "clk", 0 0;
v0x98d270_0 .var "counter", 31 0;
v0x98d350_0 .var/i "data_file", 31 0;
L_0x7f2892912378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x98d410_0 .net "done", 0 0, L_0x7f2892912378;  1 drivers
v0x98d4d0_0 .var "latch_bit", 0 0;
v0x98d650_0 .net "out", 0 0, L_0x9a51b0;  1 drivers
v0x98d6f0_0 .net "out_valid", 0 0, L_0x9a5250;  1 drivers
v0x98d7e0_0 .var "reset", 0 0;
v0x98d880_0 .var/i "scan_file", 31 0;
S_0x97f590 .scope module, "dut" "trng" 3 17, 2 2 0, S_0x95d760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "latch_bit"
    .port_info 3 /OUTPUT 1 "out_valid"
    .port_info 4 /OUTPUT 1 "out"
v0x98cb50_0 .net "clk", 0 0, v0x98d1b0_0;  1 drivers
v0x98cc10_0 .net "ivn_out", 5 0, L_0x9a41e0;  1 drivers
v0x98ccd0_0 .net "ivn_valid", 5 0, L_0x9a4400;  1 drivers
v0x98cd70_0 .net "lane", 3 0, L_0x99ea20;  1 drivers
v0x98ce80_0 .net "latch_bit", 0 0, v0x98d4d0_0;  1 drivers
v0x98cf70_0 .net "out", 0 0, L_0x9a51b0;  alias, 1 drivers
v0x98d010_0 .net "out_valid", 0 0, L_0x9a5250;  alias, 1 drivers
v0x98d0b0_0 .net "reset", 0 0, v0x98d7e0_0;  1 drivers
S_0x97f7b0 .scope module, "buffer" "fifo" 2 33, 2 195 0, S_0x97f590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "valid"
    .port_info 3 /INPUT 6 "bits"
    .port_info 4 /OUTPUT 1 "out_valid"
    .port_info 5 /OUTPUT 1 "out"
v0x97fb70_0 .net *"_s10", 4 0, L_0x9a4f10;  1 drivers
L_0x7f2892912330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x97fc70_0 .net/2u *"_s16", 0 0, L_0x7f2892912330;  1 drivers
L_0x7f2892912258 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x97fd50_0 .net/2u *"_s2", 4 0, L_0x7f2892912258;  1 drivers
L_0x7f28929122a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x97fe40_0 .net/2u *"_s6", 4 0, L_0x7f28929122a0;  1 drivers
L_0x7f28929122e8 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x97ff20_0 .net/2u *"_s8", 4 0, L_0x7f28929122e8;  1 drivers
v0x980050_0 .net "bits", 5 0, L_0x9a41e0;  alias, 1 drivers
v0x980130_0 .net "clk", 0 0, v0x98d1b0_0;  alias, 1 drivers
v0x9801f0_0 .var "counter", 4 0;
v0x9802d0_0 .net "counter_up", 4 0, L_0x9a5070;  1 drivers
v0x980440_0 .net "counter_wire", 4 0, L_0x9a4e70;  1 drivers
v0x980520_0 .var/i "idx", 31 0;
v0x980600_0 .var/i "j", 31 0;
v0x9806e0_0 .var "num_valid", 2 0;
v0x9807c0_0 .var "num_valid_n", 2 0;
v0x9808a0_0 .net "out", 0 0, L_0x9a51b0;  alias, 1 drivers
v0x980960_0 .net "out_valid", 0 0, L_0x9a5250;  alias, 1 drivers
v0x980a20_0 .var "out_valid_reg", 0 0;
v0x980bd0_0 .var "register", 20 0;
v0x980c70_0 .net "reset", 0 0, v0x98d7e0_0;  alias, 1 drivers
v0x980d10_0 .net "valid", 5 0, L_0x9a4400;  alias, 1 drivers
v0x980df0_0 .var "valid_bits", 5 0;
v0x980ed0_0 .var "write_bits", 11 0;
v0x980fb0_0 .net "writing", 0 0, L_0x9a4d40;  1 drivers
E_0x97fa80 .event posedge, v0x980130_0;
E_0x97fb00/0 .event edge, v0x980520_0, v0x9806e0_0, v0x980d10_0, v0x980050_0;
E_0x97fb00/1 .event edge, v0x980df0_0;
E_0x97fb00 .event/or E_0x97fb00/0, E_0x97fb00/1;
L_0x9a4d40 .part v0x980ed0_0, 0, 1;
L_0x9a4e70 .functor MUXZ 5, v0x9801f0_0, L_0x7f2892912258, v0x98d7e0_0, C4<>;
L_0x9a4f10 .arith/sum 5, v0x9801f0_0, L_0x7f28929122e8;
L_0x9a5070 .functor MUXZ 5, L_0x9a4f10, L_0x7f28929122a0, v0x98d7e0_0, C4<>;
L_0x9a51b0 .part v0x980bd0_0, 0, 1;
L_0x9a5250 .functor MUXZ 1, v0x980a20_0, L_0x7f2892912330, v0x98d7e0_0, C4<>;
S_0x981170 .scope module, "ivn" "ivn_top" 2 22, 4 1 0, S_0x97f590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "lane"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "s_valid"
    .port_info 5 /OUTPUT 6 "s_vn"
    .port_info 6 /OUTPUT 6 "s_vn_valid"
P_0x981310 .param/l "LOAD" 0 4 22, C4<10>;
P_0x981350 .param/l "STORE" 0 4 21, C4<01>;
P_0x981390 .param/l "WAIT" 0 4 20, C4<00>;
v0x98b260_0 .net "clk", 0 0, v0x98d1b0_0;  alias, 1 drivers
v0x98b320_0 .var "current_lane", 3 0;
v0x98b400_0 .net "lane", 3 0, L_0x99ea20;  alias, 1 drivers
v0x98b4f0_0 .var "load", 0 0;
v0x98b5c0_0 .var "next_state", 1 0;
v0x98b680_0 .var "reg_lane", 3 0;
v0x98b740_0 .net "reset", 0 0, v0x98d7e0_0;  alias, 1 drivers
v0x98b7e0_0 .net "s", 0 0, v0x98d4d0_0;  alias, 1 drivers
v0x98b8b0_0 .net "s_load", 5 0, L_0x99ed20;  1 drivers
v0x98b9e0_0 .net "s_store", 5 0, L_0x9a47a0;  1 drivers
L_0x7f2892912210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x98bad0_0 .net "s_valid", 0 0, L_0x7f2892912210;  1 drivers
v0x98bb70_0 .net "s_valid_load", 5 0, L_0x99eff0;  1 drivers
v0x98bc60_0 .net "s_valid_store", 5 0, L_0x9a49d0;  1 drivers
v0x98bd70_0 .net "s_vn", 5 0, L_0x9a41e0;  alias, 1 drivers
v0x98be80_0 .net "s_vn_valid", 5 0, L_0x9a4400;  alias, 1 drivers
v0x98bf90_0 .var "state", 1 0;
v0x98c070_0 .var "wen", 0 0;
E_0x9815e0 .event edge, v0x98bf90_0, v0x98b320_0, v0x98b400_0;
S_0x981640 .scope module, "ivn_reg" "ivn_register" 4 62, 4 72 0, S_0x981170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "wen"
    .port_info 3 /INPUT 4 "lane"
    .port_info 4 /INPUT 6 "s_store"
    .port_info 5 /INPUT 6 "s_valid_store"
    .port_info 6 /OUTPUT 6 "s_load"
    .port_info 7 /OUTPUT 6 "s_valid_load"
v0x981950_0 .net *"_s0", 11 0, L_0x99ea90;  1 drivers
v0x981a50_0 .net *"_s10", 5 0, L_0x99eeb0;  1 drivers
L_0x7f28929121c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x981b30_0 .net *"_s13", 1 0, L_0x7f28929121c8;  1 drivers
v0x981bf0_0 .net *"_s2", 5 0, L_0x99eb90;  1 drivers
L_0x7f2892912180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x981cd0_0 .net *"_s5", 1 0, L_0x7f2892912180;  1 drivers
v0x981e00_0 .net *"_s8", 11 0, L_0x99ee10;  1 drivers
v0x981ee0_0 .net "clk", 0 0, v0x98d1b0_0;  alias, 1 drivers
v0x981f80_0 .net "lane", 3 0, v0x98b680_0;  1 drivers
v0x982040 .array "registers", 0 15, 11 0;
v0x982190_0 .net "reset", 0 0, v0x98d7e0_0;  alias, 1 drivers
v0x982260_0 .net "s_load", 5 0, L_0x99ed20;  alias, 1 drivers
v0x982340_0 .net "s_store", 5 0, L_0x9a47a0;  alias, 1 drivers
v0x982420_0 .net "s_valid_load", 5 0, L_0x99eff0;  alias, 1 drivers
v0x982500_0 .net "s_valid_store", 5 0, L_0x9a49d0;  alias, 1 drivers
v0x9825e0_0 .net "wen", 0 0, v0x98c070_0;  1 drivers
L_0x99ea90 .array/port v0x982040, L_0x99eb90;
L_0x99eb90 .concat [ 4 2 0 0], v0x98b680_0, L_0x7f2892912180;
L_0x99ed20 .part L_0x99ea90, 0, 6;
L_0x99ee10 .array/port v0x982040, L_0x99eeb0;
L_0x99eeb0 .concat [ 4 2 0 0], v0x98b680_0, L_0x7f28929121c8;
L_0x99eff0 .part L_0x99ee10, 6, 6;
S_0x9827a0 .scope module, "shared_logic" "ivn_logic" 4 66, 4 113 0, S_0x981170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 6 "s_load"
    .port_info 4 /INPUT 6 "s_valid_load"
    .port_info 5 /INPUT 1 "s"
    .port_info 6 /INPUT 1 "s_valid"
    .port_info 7 /OUTPUT 6 "s_store"
    .port_info 8 /OUTPUT 6 "s_valid_store"
    .port_info 9 /OUTPUT 6 "s_vn"
    .port_info 10 /OUTPUT 6 "s_vn_valid"
v0x98a150_0 .net "clk", 0 0, v0x98d1b0_0;  alias, 1 drivers
v0x98a320_0 .net "load", 0 0, v0x98b4f0_0;  1 drivers
v0x98a3c0_0 .net "reset", 0 0, v0x98d7e0_0;  alias, 1 drivers
v0x98a570_0 .net "s", 0 0, v0x98d4d0_0;  alias, 1 drivers
v0x98a610_0 .var "s_in", 5 0;
v0x98a6b0_0 .net "s_load", 5 0, L_0x99ed20;  alias, 1 drivers
v0x98a750_0 .net "s_r", 2 0, L_0x9a19a0;  1 drivers
v0x98a7f0_0 .net "s_r_valid", 2 0, L_0x9a1b30;  1 drivers
v0x98a890_0 .net "s_store", 5 0, L_0x9a47a0;  alias, 1 drivers
v0x98a9c0_0 .net "s_valid", 0 0, L_0x7f2892912210;  alias, 1 drivers
v0x98aa60_0 .var "s_valid_in", 5 0;
v0x98ab40_0 .net "s_valid_load", 5 0, L_0x99eff0;  alias, 1 drivers
v0x98ac00_0 .net "s_valid_store", 5 0, L_0x9a49d0;  alias, 1 drivers
v0x98acd0_0 .net "s_vn", 5 0, L_0x9a41e0;  alias, 1 drivers
v0x98ada0_0 .net "s_vn_valid", 5 0, L_0x9a4400;  alias, 1 drivers
v0x98ae70_0 .net "s_xor", 2 0, L_0x9a16d0;  1 drivers
v0x98af30_0 .net "s_xor_valid", 2 0, L_0x9a17c0;  1 drivers
E_0x982ab0/0 .event edge, v0x98a320_0, v0x982260_0, v0x982420_0, v0x98a570_0;
E_0x982ab0/1 .event edge, v0x98a9c0_0, v0x98ae70_0, v0x98af30_0, v0x98a750_0;
E_0x982ab0/2 .event edge, v0x98a7f0_0;
E_0x982ab0 .event/or E_0x982ab0/0, E_0x982ab0/1, E_0x982ab0/2;
L_0x99fbc0 .part v0x98a610_0, 0, 1;
L_0x99fcf0 .part v0x98aa60_0, 0, 1;
L_0x9a0810 .part v0x98a610_0, 1, 1;
L_0x9a0940 .part v0x98aa60_0, 1, 1;
L_0x9a1470 .part v0x98a610_0, 2, 1;
L_0x9a15a0 .part v0x98aa60_0, 2, 1;
L_0x9a16d0 .concat8 [ 1 1 1 0], L_0x99f660, L_0x9a0310, L_0x9a0f70;
L_0x9a17c0 .concat8 [ 1 1 1 0], L_0x99f760, L_0x9a0410, L_0x9a1070;
L_0x9a19a0 .concat8 [ 1 1 1 0], L_0x99f870, L_0x9a0520, L_0x9a1180;
L_0x9a1b30 .concat8 [ 1 1 1 0], L_0x99fab0, L_0x9a0700, L_0x9a1360;
L_0x9a2610 .part v0x98a610_0, 3, 1;
L_0x9a27d0 .part v0x98aa60_0, 3, 1;
L_0x9a32f0 .part v0x98a610_0, 4, 1;
L_0x9a3420 .part v0x98aa60_0, 4, 1;
L_0x9a3ef0 .part v0x98a610_0, 5, 1;
L_0x9a4020 .part v0x98aa60_0, 5, 1;
LS_0x9a41e0_0_0 .concat8 [ 1 1 1 1], L_0x99f230, L_0x99ffc0, L_0x9a0b80, L_0x9a1da0;
LS_0x9a41e0_0_4 .concat8 [ 1 1 0 0], L_0x9a2b40, L_0x9a36a0;
L_0x9a41e0 .concat8 [ 4 2 0 0], LS_0x9a41e0_0_0, LS_0x9a41e0_0_4;
LS_0x9a4400_0_0 .concat8 [ 1 1 1 1], L_0x99f4e0, L_0x9a01d0, L_0x9a0e30, L_0x9a1f70;
LS_0x9a4400_0_4 .concat8 [ 1 1 0 0], L_0x9a2d50, L_0x9a38b0;
L_0x9a4400 .concat8 [ 4 2 0 0], LS_0x9a4400_0_0, LS_0x9a4400_0_4;
LS_0x9a47a0_0_0 .concat8 [ 1 1 1 1], L_0x99f120, L_0x99fe20, L_0x9a0a70, L_0x9a1cc0;
LS_0x9a47a0_0_4 .concat8 [ 1 1 0 0], L_0x9a2a00, L_0x9a2990;
L_0x9a47a0 .concat8 [ 4 2 0 0], LS_0x9a47a0_0_0, LS_0x9a47a0_0_4;
LS_0x9a49d0_0_0 .concat8 [ 1 1 1 1], L_0x99f190, L_0x99fef0, L_0x9a0ae0, L_0x9a1d30;
LS_0x9a49d0_0_4 .concat8 [ 1 1 0 0], L_0x9a2a70, L_0x9a35d0;
L_0x9a49d0 .concat8 [ 4 2 0 0], LS_0x9a49d0_0_0, LS_0x9a49d0_0_4;
S_0x982b40 .scope module, "pe0" "ivn_pe" 4 158, 4 184 0, S_0x9827a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "s_valid"
    .port_info 4 /OUTPUT 1 "s_vn"
    .port_info 5 /OUTPUT 1 "s_vn_valid"
    .port_info 6 /OUTPUT 1 "s_xor"
    .port_info 7 /OUTPUT 1 "s_xor_valid"
    .port_info 8 /OUTPUT 1 "s_r"
    .port_info 9 /OUTPUT 1 "s_r_valid"
    .port_info 10 /OUTPUT 1 "s_store"
    .port_info 11 /OUTPUT 1 "s_valid_store"
L_0x99f120 .functor BUFZ 1, v0x9836d0_0, C4<0>, C4<0>, C4<0>;
L_0x99f190 .functor BUFZ 1, v0x983910_0, C4<0>, C4<0>, C4<0>;
L_0x99f230 .functor BUFZ 1, v0x9836d0_0, C4<0>, C4<0>, C4<0>;
L_0x99f320 .functor AND 1, v0x983910_0, L_0x99fcf0, C4<1>, C4<1>;
L_0x99f410 .functor XOR 1, v0x9836d0_0, L_0x99fbc0, C4<0>, C4<0>;
L_0x99f4e0 .functor AND 1, L_0x99f320, L_0x99f410, C4<1>, C4<1>;
L_0x99f660 .functor XOR 1, v0x9836d0_0, L_0x99fbc0, C4<0>, C4<0>;
L_0x99f760 .functor AND 1, v0x983910_0, L_0x99fcf0, C4<1>, C4<1>;
L_0x99f870 .functor BUFZ 1, v0x9836d0_0, C4<0>, C4<0>, C4<0>;
L_0x99f8e0 .functor AND 1, v0x983910_0, L_0x99fcf0, C4<1>, C4<1>;
L_0x99fa40 .functor XNOR 1, v0x9836d0_0, L_0x99fbc0, C4<0>, C4<0>;
L_0x99fab0 .functor AND 1, L_0x99f8e0, L_0x99fa40, C4<1>, C4<1>;
v0x982ed0_0 .net *"_s18", 0 0, L_0x99f8e0;  1 drivers
v0x982fb0_0 .net *"_s20", 0 0, L_0x99fa40;  1 drivers
v0x983070_0 .net *"_s6", 0 0, L_0x99f320;  1 drivers
v0x983110_0 .net *"_s8", 0 0, L_0x99f410;  1 drivers
v0x9831d0_0 .net "clk", 0 0, v0x98d1b0_0;  alias, 1 drivers
v0x983310_0 .net "reset", 0 0, v0x98d7e0_0;  alias, 1 drivers
v0x983400_0 .net "s", 0 0, L_0x99fbc0;  1 drivers
v0x9834c0_0 .net "s_r", 0 0, L_0x99f870;  1 drivers
v0x983580_0 .net "s_r_valid", 0 0, L_0x99fab0;  1 drivers
v0x9836d0_0 .var "s_reg", 0 0;
v0x983790_0 .net "s_store", 0 0, L_0x99f120;  1 drivers
v0x983850_0 .net "s_valid", 0 0, L_0x99fcf0;  1 drivers
v0x983910_0 .var "s_valid_reg", 0 0;
v0x9839d0_0 .net "s_valid_store", 0 0, L_0x99f190;  1 drivers
v0x983a90_0 .net "s_vn", 0 0, L_0x99f230;  1 drivers
v0x983b50_0 .net "s_vn_valid", 0 0, L_0x99f4e0;  1 drivers
v0x983c10_0 .net "s_xor", 0 0, L_0x99f660;  1 drivers
v0x983dc0_0 .net "s_xor_valid", 0 0, L_0x99f760;  1 drivers
S_0x984010 .scope module, "pe1" "ivn_pe" 4 162, 4 184 0, S_0x9827a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "s_valid"
    .port_info 4 /OUTPUT 1 "s_vn"
    .port_info 5 /OUTPUT 1 "s_vn_valid"
    .port_info 6 /OUTPUT 1 "s_xor"
    .port_info 7 /OUTPUT 1 "s_xor_valid"
    .port_info 8 /OUTPUT 1 "s_r"
    .port_info 9 /OUTPUT 1 "s_r_valid"
    .port_info 10 /OUTPUT 1 "s_store"
    .port_info 11 /OUTPUT 1 "s_valid_store"
L_0x99fe20 .functor BUFZ 1, v0x984a20_0, C4<0>, C4<0>, C4<0>;
L_0x99fef0 .functor BUFZ 1, v0x984c60_0, C4<0>, C4<0>, C4<0>;
L_0x99ffc0 .functor BUFZ 1, v0x984a20_0, C4<0>, C4<0>, C4<0>;
L_0x9a0060 .functor AND 1, v0x984c60_0, L_0x9a0940, C4<1>, C4<1>;
L_0x9a0100 .functor XOR 1, v0x984a20_0, L_0x9a0810, C4<0>, C4<0>;
L_0x9a01d0 .functor AND 1, L_0x9a0060, L_0x9a0100, C4<1>, C4<1>;
L_0x9a0310 .functor XOR 1, v0x984a20_0, L_0x9a0810, C4<0>, C4<0>;
L_0x9a0410 .functor AND 1, v0x984c60_0, L_0x9a0940, C4<1>, C4<1>;
L_0x9a0520 .functor BUFZ 1, v0x984a20_0, C4<0>, C4<0>, C4<0>;
L_0x9a0590 .functor AND 1, v0x984c60_0, L_0x9a0940, C4<1>, C4<1>;
L_0x9a0690 .functor XNOR 1, v0x984a20_0, L_0x9a0810, C4<0>, C4<0>;
L_0x9a0700 .functor AND 1, L_0x9a0590, L_0x9a0690, C4<1>, C4<1>;
v0x9842e0_0 .net *"_s18", 0 0, L_0x9a0590;  1 drivers
v0x9843a0_0 .net *"_s20", 0 0, L_0x9a0690;  1 drivers
v0x984460_0 .net *"_s6", 0 0, L_0x9a0060;  1 drivers
v0x984500_0 .net *"_s8", 0 0, L_0x9a0100;  1 drivers
v0x9845c0_0 .net "clk", 0 0, v0x98d1b0_0;  alias, 1 drivers
v0x9846b0_0 .net "reset", 0 0, v0x98d7e0_0;  alias, 1 drivers
v0x984750_0 .net "s", 0 0, L_0x9a0810;  1 drivers
v0x984810_0 .net "s_r", 0 0, L_0x9a0520;  1 drivers
v0x9848d0_0 .net "s_r_valid", 0 0, L_0x9a0700;  1 drivers
v0x984a20_0 .var "s_reg", 0 0;
v0x984ae0_0 .net "s_store", 0 0, L_0x99fe20;  1 drivers
v0x984ba0_0 .net "s_valid", 0 0, L_0x9a0940;  1 drivers
v0x984c60_0 .var "s_valid_reg", 0 0;
v0x984d20_0 .net "s_valid_store", 0 0, L_0x99fef0;  1 drivers
v0x984de0_0 .net "s_vn", 0 0, L_0x99ffc0;  1 drivers
v0x984ea0_0 .net "s_vn_valid", 0 0, L_0x9a01d0;  1 drivers
v0x984f60_0 .net "s_xor", 0 0, L_0x9a0310;  1 drivers
v0x985110_0 .net "s_xor_valid", 0 0, L_0x9a0410;  1 drivers
S_0x985360 .scope module, "pe2" "ivn_pe" 4 166, 4 184 0, S_0x9827a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "s_valid"
    .port_info 4 /OUTPUT 1 "s_vn"
    .port_info 5 /OUTPUT 1 "s_vn_valid"
    .port_info 6 /OUTPUT 1 "s_xor"
    .port_info 7 /OUTPUT 1 "s_xor_valid"
    .port_info 8 /OUTPUT 1 "s_r"
    .port_info 9 /OUTPUT 1 "s_r_valid"
    .port_info 10 /OUTPUT 1 "s_store"
    .port_info 11 /OUTPUT 1 "s_valid_store"
L_0x9a0a70 .functor BUFZ 1, v0x985e70_0, C4<0>, C4<0>, C4<0>;
L_0x9a0ae0 .functor BUFZ 1, v0x9860b0_0, C4<0>, C4<0>, C4<0>;
L_0x9a0b80 .functor BUFZ 1, v0x985e70_0, C4<0>, C4<0>, C4<0>;
L_0x9a0c70 .functor AND 1, v0x9860b0_0, L_0x9a15a0, C4<1>, C4<1>;
L_0x9a0d60 .functor XOR 1, v0x985e70_0, L_0x9a1470, C4<0>, C4<0>;
L_0x9a0e30 .functor AND 1, L_0x9a0c70, L_0x9a0d60, C4<1>, C4<1>;
L_0x9a0f70 .functor XOR 1, v0x985e70_0, L_0x9a1470, C4<0>, C4<0>;
L_0x9a1070 .functor AND 1, v0x9860b0_0, L_0x9a15a0, C4<1>, C4<1>;
L_0x9a1180 .functor BUFZ 1, v0x985e70_0, C4<0>, C4<0>, C4<0>;
L_0x9a11f0 .functor AND 1, v0x9860b0_0, L_0x9a15a0, C4<1>, C4<1>;
L_0x9a12f0 .functor XNOR 1, v0x985e70_0, L_0x9a1470, C4<0>, C4<0>;
L_0x9a1360 .functor AND 1, L_0x9a11f0, L_0x9a12f0, C4<1>, C4<1>;
v0x985610_0 .net *"_s18", 0 0, L_0x9a11f0;  1 drivers
v0x9856d0_0 .net *"_s20", 0 0, L_0x9a12f0;  1 drivers
v0x985790_0 .net *"_s6", 0 0, L_0x9a0c70;  1 drivers
v0x985830_0 .net *"_s8", 0 0, L_0x9a0d60;  1 drivers
v0x9858f0_0 .net "clk", 0 0, v0x98d1b0_0;  alias, 1 drivers
v0x985a70_0 .net "reset", 0 0, v0x98d7e0_0;  alias, 1 drivers
v0x985ba0_0 .net "s", 0 0, L_0x9a1470;  1 drivers
v0x985c60_0 .net "s_r", 0 0, L_0x9a1180;  1 drivers
v0x985d20_0 .net "s_r_valid", 0 0, L_0x9a1360;  1 drivers
v0x985e70_0 .var "s_reg", 0 0;
v0x985f30_0 .net "s_store", 0 0, L_0x9a0a70;  1 drivers
v0x985ff0_0 .net "s_valid", 0 0, L_0x9a15a0;  1 drivers
v0x9860b0_0 .var "s_valid_reg", 0 0;
v0x986170_0 .net "s_valid_store", 0 0, L_0x9a0ae0;  1 drivers
v0x986230_0 .net "s_vn", 0 0, L_0x9a0b80;  1 drivers
v0x9862f0_0 .net "s_vn_valid", 0 0, L_0x9a0e30;  1 drivers
v0x9863b0_0 .net "s_xor", 0 0, L_0x9a0f70;  1 drivers
v0x986560_0 .net "s_xor_valid", 0 0, L_0x9a1070;  1 drivers
S_0x9867b0 .scope module, "pe3" "ivn_pe" 4 170, 4 184 0, S_0x9827a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "s_valid"
    .port_info 4 /OUTPUT 1 "s_vn"
    .port_info 5 /OUTPUT 1 "s_vn_valid"
    .port_info 6 /OUTPUT 1 "s_xor"
    .port_info 7 /OUTPUT 1 "s_xor_valid"
    .port_info 8 /OUTPUT 1 "s_r"
    .port_info 9 /OUTPUT 1 "s_r_valid"
    .port_info 10 /OUTPUT 1 "s_store"
    .port_info 11 /OUTPUT 1 "s_valid_store"
L_0x9a1cc0 .functor BUFZ 1, v0x987170_0, C4<0>, C4<0>, C4<0>;
L_0x9a1d30 .functor BUFZ 1, v0x9873b0_0, C4<0>, C4<0>, C4<0>;
L_0x9a1da0 .functor BUFZ 1, v0x987170_0, C4<0>, C4<0>, C4<0>;
L_0x9a1e10 .functor AND 1, v0x9873b0_0, L_0x9a27d0, C4<1>, C4<1>;
L_0x9a1ed0 .functor XOR 1, v0x987170_0, L_0x9a2610, C4<0>, C4<0>;
L_0x9a1f70 .functor AND 1, L_0x9a1e10, L_0x9a1ed0, C4<1>, C4<1>;
L_0x9a20b0 .functor XOR 1, v0x987170_0, L_0x9a2610, C4<0>, C4<0>;
L_0x9a21b0 .functor AND 1, v0x9873b0_0, L_0x9a27d0, C4<1>, C4<1>;
L_0x9a22c0 .functor BUFZ 1, v0x987170_0, C4<0>, C4<0>, C4<0>;
L_0x9a2330 .functor AND 1, v0x9873b0_0, L_0x9a27d0, C4<1>, C4<1>;
L_0x9a2490 .functor XNOR 1, v0x987170_0, L_0x9a2610, C4<0>, C4<0>;
L_0x9a2500 .functor AND 1, L_0x9a2330, L_0x9a2490, C4<1>, C4<1>;
v0x986a60_0 .net *"_s18", 0 0, L_0x9a2330;  1 drivers
v0x986b40_0 .net *"_s20", 0 0, L_0x9a2490;  1 drivers
v0x986c00_0 .net *"_s6", 0 0, L_0x9a1e10;  1 drivers
v0x986ca0_0 .net *"_s8", 0 0, L_0x9a1ed0;  1 drivers
v0x986d60_0 .net "clk", 0 0, v0x98d1b0_0;  alias, 1 drivers
v0x986e00_0 .net "reset", 0 0, v0x98d7e0_0;  alias, 1 drivers
v0x986ea0_0 .net "s", 0 0, L_0x9a2610;  1 drivers
v0x986f60_0 .net "s_r", 0 0, L_0x9a22c0;  1 drivers
v0x987020_0 .net "s_r_valid", 0 0, L_0x9a2500;  1 drivers
v0x987170_0 .var "s_reg", 0 0;
v0x987230_0 .net "s_store", 0 0, L_0x9a1cc0;  1 drivers
v0x9872f0_0 .net "s_valid", 0 0, L_0x9a27d0;  1 drivers
v0x9873b0_0 .var "s_valid_reg", 0 0;
v0x987470_0 .net "s_valid_store", 0 0, L_0x9a1d30;  1 drivers
v0x987530_0 .net "s_vn", 0 0, L_0x9a1da0;  1 drivers
v0x9875f0_0 .net "s_vn_valid", 0 0, L_0x9a1f70;  1 drivers
v0x9876b0_0 .net "s_xor", 0 0, L_0x9a20b0;  1 drivers
v0x987860_0 .net "s_xor_valid", 0 0, L_0x9a21b0;  1 drivers
S_0x987ab0 .scope module, "pe4" "ivn_pe" 4 174, 4 184 0, S_0x9827a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "s_valid"
    .port_info 4 /OUTPUT 1 "s_vn"
    .port_info 5 /OUTPUT 1 "s_vn_valid"
    .port_info 6 /OUTPUT 1 "s_xor"
    .port_info 7 /OUTPUT 1 "s_xor_valid"
    .port_info 8 /OUTPUT 1 "s_r"
    .port_info 9 /OUTPUT 1 "s_r_valid"
    .port_info 10 /OUTPUT 1 "s_store"
    .port_info 11 /OUTPUT 1 "s_valid_store"
L_0x9a2a00 .functor BUFZ 1, v0x9884c0_0, C4<0>, C4<0>, C4<0>;
L_0x9a2a70 .functor BUFZ 1, v0x988700_0, C4<0>, C4<0>, C4<0>;
L_0x9a2b40 .functor BUFZ 1, v0x9884c0_0, C4<0>, C4<0>, C4<0>;
L_0x9a2be0 .functor AND 1, v0x988700_0, L_0x9a3420, C4<1>, C4<1>;
L_0x9a2c80 .functor XOR 1, v0x9884c0_0, L_0x9a32f0, C4<0>, C4<0>;
L_0x9a2d50 .functor AND 1, L_0x9a2be0, L_0x9a2c80, C4<1>, C4<1>;
L_0x9a2df0 .functor XOR 1, v0x9884c0_0, L_0x9a32f0, C4<0>, C4<0>;
L_0x9a2ef0 .functor AND 1, v0x988700_0, L_0x9a3420, C4<1>, C4<1>;
L_0x9a3000 .functor BUFZ 1, v0x9884c0_0, C4<0>, C4<0>, C4<0>;
L_0x9a3070 .functor AND 1, v0x988700_0, L_0x9a3420, C4<1>, C4<1>;
L_0x9a3170 .functor XNOR 1, v0x9884c0_0, L_0x9a32f0, C4<0>, C4<0>;
L_0x9a31e0 .functor AND 1, L_0x9a3070, L_0x9a3170, C4<1>, C4<1>;
v0x987d60_0 .net *"_s18", 0 0, L_0x9a3070;  1 drivers
v0x987e40_0 .net *"_s20", 0 0, L_0x9a3170;  1 drivers
v0x987f00_0 .net *"_s6", 0 0, L_0x9a2be0;  1 drivers
v0x987fa0_0 .net *"_s8", 0 0, L_0x9a2c80;  1 drivers
v0x988060_0 .net "clk", 0 0, v0x98d1b0_0;  alias, 1 drivers
v0x988150_0 .net "reset", 0 0, v0x98d7e0_0;  alias, 1 drivers
v0x9881f0_0 .net "s", 0 0, L_0x9a32f0;  1 drivers
v0x9882b0_0 .net "s_r", 0 0, L_0x9a3000;  1 drivers
v0x988370_0 .net "s_r_valid", 0 0, L_0x9a31e0;  1 drivers
v0x9884c0_0 .var "s_reg", 0 0;
v0x988580_0 .net "s_store", 0 0, L_0x9a2a00;  1 drivers
v0x988640_0 .net "s_valid", 0 0, L_0x9a3420;  1 drivers
v0x988700_0 .var "s_valid_reg", 0 0;
v0x9887c0_0 .net "s_valid_store", 0 0, L_0x9a2a70;  1 drivers
v0x988880_0 .net "s_vn", 0 0, L_0x9a2b40;  1 drivers
v0x988940_0 .net "s_vn_valid", 0 0, L_0x9a2d50;  1 drivers
v0x988a00_0 .net "s_xor", 0 0, L_0x9a2df0;  1 drivers
v0x988bb0_0 .net "s_xor_valid", 0 0, L_0x9a2ef0;  1 drivers
S_0x988e00 .scope module, "pe5" "ivn_pe" 4 178, 4 184 0, S_0x9827a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "s_valid"
    .port_info 4 /OUTPUT 1 "s_vn"
    .port_info 5 /OUTPUT 1 "s_vn_valid"
    .port_info 6 /OUTPUT 1 "s_xor"
    .port_info 7 /OUTPUT 1 "s_xor_valid"
    .port_info 8 /OUTPUT 1 "s_r"
    .port_info 9 /OUTPUT 1 "s_r_valid"
    .port_info 10 /OUTPUT 1 "s_store"
    .port_info 11 /OUTPUT 1 "s_valid_store"
L_0x9a2990 .functor BUFZ 1, v0x989810_0, C4<0>, C4<0>, C4<0>;
L_0x9a35d0 .functor BUFZ 1, v0x989a50_0, C4<0>, C4<0>, C4<0>;
L_0x9a36a0 .functor BUFZ 1, v0x989810_0, C4<0>, C4<0>, C4<0>;
L_0x9a3740 .functor AND 1, v0x989a50_0, L_0x9a4020, C4<1>, C4<1>;
L_0x9a37e0 .functor XOR 1, v0x989810_0, L_0x9a3ef0, C4<0>, C4<0>;
L_0x9a38b0 .functor AND 1, L_0x9a3740, L_0x9a37e0, C4<1>, C4<1>;
L_0x9a39f0 .functor XOR 1, v0x989810_0, L_0x9a3ef0, C4<0>, C4<0>;
L_0x9a3af0 .functor AND 1, v0x989a50_0, L_0x9a4020, C4<1>, C4<1>;
L_0x9a3c00 .functor BUFZ 1, v0x989810_0, C4<0>, C4<0>, C4<0>;
L_0x9a3c70 .functor AND 1, v0x989a50_0, L_0x9a4020, C4<1>, C4<1>;
L_0x9a3d70 .functor XNOR 1, v0x989810_0, L_0x9a3ef0, C4<0>, C4<0>;
L_0x9a3de0 .functor AND 1, L_0x9a3c70, L_0x9a3d70, C4<1>, C4<1>;
v0x9890b0_0 .net *"_s18", 0 0, L_0x9a3c70;  1 drivers
v0x989190_0 .net *"_s20", 0 0, L_0x9a3d70;  1 drivers
v0x989250_0 .net *"_s6", 0 0, L_0x9a3740;  1 drivers
v0x9892f0_0 .net *"_s8", 0 0, L_0x9a37e0;  1 drivers
v0x9893b0_0 .net "clk", 0 0, v0x98d1b0_0;  alias, 1 drivers
v0x9894a0_0 .net "reset", 0 0, v0x98d7e0_0;  alias, 1 drivers
v0x989540_0 .net "s", 0 0, L_0x9a3ef0;  1 drivers
v0x989600_0 .net "s_r", 0 0, L_0x9a3c00;  1 drivers
v0x9896c0_0 .net "s_r_valid", 0 0, L_0x9a3de0;  1 drivers
v0x989810_0 .var "s_reg", 0 0;
v0x9898d0_0 .net "s_store", 0 0, L_0x9a2990;  1 drivers
v0x989990_0 .net "s_valid", 0 0, L_0x9a4020;  1 drivers
v0x989a50_0 .var "s_valid_reg", 0 0;
v0x989b10_0 .net "s_valid_store", 0 0, L_0x9a35d0;  1 drivers
v0x989bd0_0 .net "s_vn", 0 0, L_0x9a36a0;  1 drivers
v0x989c90_0 .net "s_vn_valid", 0 0, L_0x9a38b0;  1 drivers
v0x989d50_0 .net "s_xor", 0 0, L_0x9a39f0;  1 drivers
v0x989f00_0 .net "s_xor_valid", 0 0, L_0x9a3af0;  1 drivers
S_0x98c2a0 .scope module, "router" "markov16" 2 12, 2 77 0, S_0x97f590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "bit_in"
    .port_info 3 /OUTPUT 4 "lane"
    .port_info 4 /OUTPUT 1 "bit_out"
L_0x99e9b0 .functor BUFZ 1, v0x98d4d0_0, C4<0>, C4<0>, C4<0>;
L_0x99ea20 .functor BUFZ 4, v0x98c9d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x98c510_0 .net "bit_in", 0 0, v0x98d4d0_0;  alias, 1 drivers
v0x98c620_0 .net "bit_out", 0 0, L_0x99e9b0;  1 drivers
v0x98c6e0_0 .net "clk", 0 0, v0x98d1b0_0;  alias, 1 drivers
v0x98c780_0 .net "lane", 3 0, L_0x99ea20;  alias, 1 drivers
v0x98c820_0 .var "next_state", 3 0;
v0x98c930_0 .net "reset", 0 0, v0x98d7e0_0;  alias, 1 drivers
v0x98c9d0_0 .var "state", 3 0;
E_0x97f9a0 .event edge, v0x98c9d0_0, v0x98a570_0;
    .scope S_0x8d83c0;
T_0 ;
    %wait E_0x94b3d0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x97df90_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x97e6c0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x97ddd0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x97ddd0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x97df90_0;
    %load/vec4 v0x97e5e0_0;
    %load/vec4 v0x97ddd0_0;
    %part/s 1;
    %pad/u 3;
    %add;
    %store/vec4 v0x97df90_0, 0, 3;
    %load/vec4 v0x97e5e0_0;
    %load/vec4 v0x97ddd0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x97d820_0;
    %load/vec4 v0x97ddd0_0;
    %part/s 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x97e6c0_0;
    %load/vec4 v0x97df90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %load/vec4 v0x97df90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x97e6c0_0, 4, 1;
    %load/vec4 v0x97ddd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x97ddd0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 6, 0, 4;
    %load/vec4 v0x97df90_0;
    %pad/u 4;
    %sub;
    %pad/u 3;
    %store/vec4 v0x97e070_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x97e6c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x97e7a0_0, 0, 12;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x8d83c0;
T_1 ;
    %wait E_0x94b770;
    %load/vec4 v0x97e520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x97da50_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x97e440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97e380_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x97dc10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x97e5e0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x97dc10_0;
    %load/vec4 v0x97df90_0;
    %pad/u 5;
    %add;
    %subi 15, 0, 5;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x97dc10_0;
    %subi 15, 0, 5;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0x97da50_0, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x97dcf0_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x97dcf0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x97e440_0;
    %load/vec4 v0x97dcf0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x97dcf0_0;
    %subi 15, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x97e440_0, 4, 5;
    %load/vec4 v0x97dcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x97dcf0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x97deb0_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x97deb0_0;
    %load/vec4 v0x97df90_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.9, 5;
    %load/vec4 v0x97e7a0_0;
    %load/vec4 v0x97deb0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x97dc10_0;
    %pad/u 32;
    %subi 15, 0, 32;
    %load/vec4 v0x97deb0_0;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x97e440_0, 4, 5;
    %load/vec4 v0x97deb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x97deb0_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %load/vec4 v0x97dc10_0;
    %pad/u 32;
    %load/vec4 v0x97df90_0;
    %pad/u 32;
    %add;
    %subi 15, 0, 32;
    %store/vec4 v0x97deb0_0, 0, 32;
T_1.10 ;
    %load/vec4 v0x97deb0_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_1.11, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x97deb0_0;
    %assign/vec4/off/d v0x97e440_0, 4, 5;
    %load/vec4 v0x97deb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x97deb0_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97e380_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x97deb0_0, 0, 32;
T_1.12 ;
    %load/vec4 v0x97deb0_0;
    %load/vec4 v0x97df90_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.13, 5;
    %load/vec4 v0x97e7a0_0;
    %load/vec4 v0x97deb0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x97dc10_0;
    %pad/u 32;
    %load/vec4 v0x97deb0_0;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x97e440_0, 4, 5;
    %load/vec4 v0x97deb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x97deb0_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %load/vec4 v0x97e5e0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0x97dc10_0;
    %load/vec4 v0x97df90_0;
    %pad/u 5;
    %add;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %load/vec4 v0x97da50_0;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x97da50_0, 0;
    %load/vec4 v0x97e5e0_0;
    %or/r;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x97dc10_0;
    %pad/u 32;
    %load/vec4 v0x97df90_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %pad/s 1;
    %assign/vec4 v0x97e380_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x95a670;
T_2 ;
    %wait E_0x94ba30;
    %load/vec4 v0x97f390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x97f080_0;
    %assign/vec4 v0x97f2b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x97f2b0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x97f450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x97f2b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x98c2a0;
T_3 ;
    %wait E_0x97f9a0;
    %load/vec4 v0x98c9d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x98c510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x98c820_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x98c2a0;
T_4 ;
    %wait E_0x97fa80;
    %load/vec4 v0x98c930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x98c9d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x98c820_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x98c820_0;
    %assign/vec4 v0x98c9d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x981640;
T_5 ;
    %wait E_0x97fa80;
    %load/vec4 v0x982190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
T_5.0 ;
    %load/vec4 v0x9825e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x982340_0;
    %load/vec4 v0x981f80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 0, 4;
    %load/vec4 v0x982500_0;
    %load/vec4 v0x981f80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x982040, 4, 5;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x982b40;
T_6 ;
    %wait E_0x97fa80;
    %load/vec4 v0x983310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9836d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x983910_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x983400_0;
    %assign/vec4 v0x9836d0_0, 0;
    %load/vec4 v0x983850_0;
    %assign/vec4 v0x983910_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x984010;
T_7 ;
    %wait E_0x97fa80;
    %load/vec4 v0x9846b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x984a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x984c60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x984750_0;
    %assign/vec4 v0x984a20_0, 0;
    %load/vec4 v0x984ba0_0;
    %assign/vec4 v0x984c60_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x985360;
T_8 ;
    %wait E_0x97fa80;
    %load/vec4 v0x985a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x985e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9860b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x985ba0_0;
    %assign/vec4 v0x985e70_0, 0;
    %load/vec4 v0x985ff0_0;
    %assign/vec4 v0x9860b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x9867b0;
T_9 ;
    %wait E_0x97fa80;
    %load/vec4 v0x986e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x987170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9873b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x986ea0_0;
    %assign/vec4 v0x987170_0, 0;
    %load/vec4 v0x9872f0_0;
    %assign/vec4 v0x9873b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x987ab0;
T_10 ;
    %wait E_0x97fa80;
    %load/vec4 v0x988150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9884c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x988700_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x9881f0_0;
    %assign/vec4 v0x9884c0_0, 0;
    %load/vec4 v0x988640_0;
    %assign/vec4 v0x988700_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x988e00;
T_11 ;
    %wait E_0x97fa80;
    %load/vec4 v0x9894a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989a50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x989540_0;
    %assign/vec4 v0x989810_0, 0;
    %load/vec4 v0x989990_0;
    %assign/vec4 v0x989a50_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x9827a0;
T_12 ;
    %wait E_0x982ab0;
    %load/vec4 v0x98a320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x98a6b0_0;
    %store/vec4 v0x98a610_0, 0, 6;
    %load/vec4 v0x98ab40_0;
    %store/vec4 v0x98aa60_0, 0, 6;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x98a570_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98a610_0, 4, 1;
    %load/vec4 v0x98a9c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa60_0, 4, 1;
    %load/vec4 v0x98ae70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98a610_0, 4, 1;
    %load/vec4 v0x98af30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa60_0, 4, 1;
    %load/vec4 v0x98a750_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98a610_0, 4, 1;
    %load/vec4 v0x98a7f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa60_0, 4, 1;
    %load/vec4 v0x98ae70_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98a610_0, 4, 1;
    %load/vec4 v0x98af30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa60_0, 4, 1;
    %load/vec4 v0x98a750_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98a610_0, 4, 1;
    %load/vec4 v0x98a7f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa60_0, 4, 1;
    %load/vec4 v0x98ae70_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98a610_0, 4, 1;
    %load/vec4 v0x98af30_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa60_0, 4, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x981170;
T_13 ;
    %wait E_0x9815e0;
    %load/vec4 v0x98bf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98c070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98b4f0_0, 0, 1;
    %load/vec4 v0x98b320_0;
    %load/vec4 v0x98b400_0;
    %cmp/ne;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x98b5c0_0, 0, 2;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x98b5c0_0, 0, 2;
T_13.5 ;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v0x98b320_0;
    %store/vec4 v0x98b680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x98c070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98b4f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x98b5c0_0, 0, 2;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x98b400_0;
    %store/vec4 v0x98b680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98c070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x98b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x98b5c0_0, 0, 2;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x981170;
T_14 ;
    %wait E_0x97fa80;
    %load/vec4 v0x98b740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x98bf90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x98b320_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x98b5c0_0;
    %assign/vec4 v0x98bf90_0, 0;
    %load/vec4 v0x98bf90_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x98b400_0;
    %assign/vec4 v0x98b320_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x97f7b0;
T_15 ;
    %wait E_0x97fb00;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x9806e0_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x980df0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x980520_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x980520_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0x9806e0_0;
    %load/vec4 v0x980d10_0;
    %load/vec4 v0x980520_0;
    %part/s 1;
    %pad/u 3;
    %add;
    %store/vec4 v0x9806e0_0, 0, 3;
    %load/vec4 v0x980d10_0;
    %load/vec4 v0x980520_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0 T_15.2, 8;
    %load/vec4 v0x980050_0;
    %load/vec4 v0x980520_0;
    %part/s 1;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v0x980df0_0;
    %load/vec4 v0x9806e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %load/vec4 v0x9806e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x980df0_0, 4, 1;
    %load/vec4 v0x980520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x980520_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 6, 0, 4;
    %load/vec4 v0x9806e0_0;
    %pad/u 4;
    %sub;
    %pad/u 3;
    %store/vec4 v0x9807c0_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x980df0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x980ed0_0, 0, 12;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x97f7b0;
T_16 ;
    %wait E_0x97fa80;
    %load/vec4 v0x980c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x9801f0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x980bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x980a20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x980600_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x980600_0;
    %load/vec4 v0x980440_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_16.3, 5;
    %load/vec4 v0x980bd0_0;
    %load/vec4 v0x980600_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x980600_0;
    %assign/vec4/off/d v0x980bd0_0, 4, 5;
    %load/vec4 v0x980600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x980600_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %load/vec4 v0x9806e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x980440_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x980bd0_0, 4, 5;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x980600_0, 0, 32;
T_16.6 ;
    %load/vec4 v0x980600_0;
    %load/vec4 v0x9806e0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_16.7, 5;
    %load/vec4 v0x980440_0;
    %pad/u 32;
    %load/vec4 v0x980600_0;
    %add;
    %cmpi/u 21, 0, 32;
    %jmp/0xz  T_16.8, 5;
    %load/vec4 v0x980ed0_0;
    %load/vec4 v0x980600_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x980440_0;
    %pad/u 32;
    %load/vec4 v0x980600_0;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x980bd0_0, 4, 5;
T_16.8 ;
    %load/vec4 v0x980600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x980600_0, 0, 32;
    %jmp T_16.6;
T_16.7 ;
T_16.5 ;
    %load/vec4 v0x980d10_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_16.10, 8;
    %load/vec4 v0x980440_0;
    %pad/u 32;
    %load/vec4 v0x9806e0_0;
    %pad/u 32;
    %add;
    %cmpi/u 21, 0, 32;
    %flag_mov 9, 5;
    %jmp/0 T_16.12, 9;
    %load/vec4 v0x980440_0;
    %load/vec4 v0x9806e0_0;
    %pad/u 5;
    %add;
    %subi 1, 0, 5;
    %jmp/1 T_16.13, 9;
T_16.12 ; End of true expr.
    %pushi/vec4 20, 0, 5;
    %jmp/0 T_16.13, 9;
 ; End of false expr.
    %blend;
T_16.13;
    %jmp/1 T_16.11, 8;
T_16.10 ; End of true expr.
    %load/vec4 v0x980440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_16.14, 9;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.15, 9;
T_16.14 ; End of true expr.
    %load/vec4 v0x980440_0;
    %subi 1, 0, 5;
    %jmp/0 T_16.15, 9;
 ; End of false expr.
    %blend;
T_16.15;
    %jmp/0 T_16.11, 8;
 ; End of false expr.
    %blend;
T_16.11;
    %assign/vec4 v0x9801f0_0, 0;
    %load/vec4 v0x980440_0;
    %load/vec4 v0x9806e0_0;
    %pad/u 5;
    %add;
    %or/r;
    %assign/vec4 v0x980a20_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x95d760;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98d1b0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x95d760;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98d7e0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x95d760;
T_19 ;
    %delay 10000, 0;
    %load/vec4 v0x98d1b0_0;
    %inv;
    %assign/vec4 v0x98d1b0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x95d760;
T_20 ;
    %vpi_call 3 30 "$dumpfile", "trng_test1.vcd" {0 0 0};
    %vpi_call 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x97f590 {0 0 0};
    %vpi_func 3 33 "$fopen" 32, "out_10ms770mv.txt", "r" {0 0 0};
    %store/vec4 v0x98d350_0, 0, 32;
    %load/vec4 v0x98d350_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 3 35 "$display", "data_file handle was NULL" {0 0 0};
    %vpi_call 3 36 "$finish" {0 0 0};
T_20.0 ;
    %wait E_0x97fa80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x98d7e0_0, 0, 1;
    %wait E_0x97fa80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98d7e0_0, 0, 1;
    %pushi/vec4 2500, 0, 32;
T_20.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.3, 5;
    %jmp/1 T_20.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x97fa80;
    %jmp T_20.2;
T_20.3 ;
    %pop/vec4 1;
    %load/vec4 v0x98d410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %vpi_call 3 46 "$display", "Failure: Timing out after 10000 cycles" {0 0 0};
    %vpi_call 3 47 "$finish" {0 0 0};
T_20.4 ;
    %vpi_call 3 52 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x95d760;
T_21 ;
    %wait E_0x97fa80;
    %load/vec4 v0x98d270_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x98d270_0, 0;
    %vpi_func 3 59 "$fscanf" 32, v0x98d350_0, "%d\012", v0x98d4d0_0 {0 0 0};
    %store/vec4 v0x98d880_0, 0, 32;
    %load/vec4 v0x98d880_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 3 60 "$finish" {0 0 0};
T_21.0 ;
    %load/vec4 v0x98d6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %vpi_call 3 62 "$display", "%b", v0x98d650_0 {0 0 0};
T_21.2 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "markov.v";
    "trng_test.v";
    "ivn.v";
