// Seed: 2498816144
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1) if (id_6 == id_3) id_7 <= 1;
  wire id_9 = 1'b0;
  wire id_10;
  module_0 modCall_1 (id_10);
  assign id_1[1] = 1'd0 ? id_4 : id_1;
endmodule
