// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2023 MediaTek Inc.
 * Author: Chong-ming Wei <chong-ming.wei@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up@0 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x0>;
		clocks =
			<&cksys_clk CLK_CK_MFG_REF_SEL>,
			<&cksys_clk CLK_CK_MFG_EB_SEL>,
			<&cksys_clk CLK_CK_UART_SEL>,
			<&cksys_clk CLK_CK_SPI0_BCLK_SEL>,
			<&cksys_clk CLK_CK_SPI1_BCLK_SEL>,
			<&cksys_clk CLK_CK_SPI2_BCLK_SEL>,
			<&cksys_clk CLK_CK_SPI3_BCLK_SEL>,
			<&cksys_clk CLK_CK_SPI4_BCLK_SEL>,
			<&cksys_clk CLK_CK_SPI5_BCLK_SEL>,
			<&cksys_clk CLK_CK_SPI6_BCLK_SEL>,
			<&cksys_clk CLK_CK_SPI7_BCLK_SEL>,
			<&cksys_clk CLK_CK_USB_TOP_1P_SEL>,
			<&cksys_clk CLK_CK_USB_XHCI_1P_SEL>,
			<&cksys_clk CLK_CK_USB_FMCNT_P1_SEL>,
			<&cksys_clk CLK_CK_I2C_P_SEL>,
			<&cksys_clk CLK_CK_I2C_EAST_SEL>,
			<&cksys_clk CLK_CK_I2C_WEST_SEL>,
			<&cksys_clk CLK_CK_I2C_NORTH_SEL>,
			<&cksys_clk CLK_CK_AES_UFSFDE_SEL>,
			<&cksys_clk CLK_CK_SEL>,
			<&cksys_clk CLK_CK_AUD_1_SEL>,
			<&cksys_clk CLK_CK_AUD_2_SEL>,
			<&cksys_clk CLK_CK_ADSP_SEL>,
			<&cksys_clk CLK_CK_ADSP_UARTHUB_BCLK_SEL>,
			<&cksys_clk CLK_CK_DPMAIF_MAIN_SEL>,
			<&cksys_clk CLK_CK_IPSEAST_SEL>,
			<&cksys_clk CLK_CK_TL_SEL>,
			<&cksys_clk CLK_CK_TL_P1_SEL>,
			<&cksys_clk CLK_CK_TL_P2_SEL>,
			<&cksys_clk CLK_CK_UARTHUB_BCLK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SIN0_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SIN1_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SIN2_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SIN3_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SIN4_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SIN6_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SOUT0_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SOUT1_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SOUT2_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SOUT3_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SOUT4_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SOUT6_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_FMI2S_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_TDMOUT_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SIN0>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SIN1>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SIN2>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SIN3>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SIN4>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SIN6>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SOUT0>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SOUT1>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SOUT2>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SOUT3>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SOUT4>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SOUT6>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_FMI2S>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_TDMOUT_M>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_TDMOUT_B>,
			<&apmixedsys_clk CLK_APMIXED_UNIVPLL>,
			<&apmixedsys_clk CLK_APMIXED_ADSPPLL>,
			<&cksys_gp2_clk CLK_CK2_SENINF0_SEL>,
			<&cksys_gp2_clk CLK_CK2_SENINF1_SEL>,
			<&cksys_gp2_clk CLK_CK2_SENINF2_SEL>,
			<&cksys_gp2_clk CLK_CK2_SENINF3_SEL>,
			<&cksys_gp2_clk CLK_CK2_SENINF4_SEL>,
			<&cksys_gp2_clk CLK_CK2_SENINF5_SEL>,
			<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
			<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>,
			<&cksys_gp2_clk CLK_CK2_DPE_SEL>,
			<&cksys_gp2_clk CLK_CK2_VDEC_SEL>,
			<&cksys_gp2_clk CLK_CK2_CCUSYS_SEL>,
			<&cksys_gp2_clk CLK_CK2_CCUTM_SEL>,
			<&cksys_gp2_clk CLK_CK2_VENC_SEL>,
			<&cksys_gp2_clk CLK_CK2_DP1_SEL>,
			<&cksys_gp2_clk CLK_CK2_DP0_SEL>,
			<&cksys_gp2_clk CLK_CK2_DISP_SEL>,
			<&cksys_gp2_clk CLK_CK2_MDP_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMINFRA_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMINFRA_SNOC_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMUP_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMINFRA_AO_SEL>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_MAINPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_UNIVPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_MMPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_IMGPLL>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_TVDPLL1>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_TVDPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_TVDPLL3>,
			<&vlp_cksys_clk CLK_VLP_CK_VLP_APLL1>,
			<&vlp_cksys_clk CLK_VLP_CK_VLP_APLL2>,
			<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_CAMTG1_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_CAMTG2_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_CAMTG3_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_CAMTG4_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_CAMTG5_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_CAMTG6_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_CAMTG7_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_MMINFRA_VLP_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_USB_TOP_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_USB_XHCI_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_AUDIO_H_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_AUD_ENGEN1_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_AUD_ENGEN2_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_AUD_INTBUS_SEL>,
			<&mfgpll_pll_ctrl_clk CLK_MFG_AO_MFGPLL>,
			<&mfgpll_sc0_pll_ctrl_clk CLK_MFGSC0_AO_MFGPLL_SC0>,
			<&mfgpll_sc1_pll_ctrl_clk CLK_MFGSC1_AO_MFGPLL_SC1>;
	};
	bring-up-disp@1 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1>;
		clocks =
			<&disp_vdisp_ao_config_clk CLK_MM_V_DISP_VDISP_AO_CONFIG_DISP>,
			<&disp_vdisp_ao_config_clk CLK_MM_V_DISP_DPC_DISP>,
			<&dispsys_config_clk CLK_MM_CONFIG_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_MUTEX0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC1_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC2_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC3_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC4_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC5_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC6_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC7_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC8_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC9_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC10_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC11_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC12_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC13_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC14_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC15_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC1_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC2_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC3_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC4_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC5_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC6_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC7_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC8_DISP>,
			<&dispsys_config_clk CLK_MM_MDP_RDMA0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK1_DISP>,
			<&dispsys_config_clk CLK_MM_MDP_RSZ0_DISP>,
			<&dispsys_config_clk CLK_MM_MDP_RSZ1_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_SPR0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_WDMA0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_Y2R0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_FAKE_ENG0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISPSYS1_CONFIG_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISPSYS1_S_CONFIG_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MUTEX0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC20_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC21_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC22_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC23_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC24_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC25_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC26_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC27_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC28_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DP_INTF0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DP_INTF1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DVO0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_GDMA0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_R2Y0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_VDCM0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA4_DISP>,
			<&dispsys1_config_clk CLK_MM1_MDP_RDMA1_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD1_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD2_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD3_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD4_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD5_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG0_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG1_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG2_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG3_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG4_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG5_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG6_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG7_DISP>,
			<&dispsys1_config_clk CLK_MM1_F26M_DISP>,
			<&ovlsys_config_clk CLK_OVLSYS_CONFIG_DISP>,
			<&ovlsys_config_clk CLK_OVL_FAKE_ENG0_DISP>,
			<&ovlsys_config_clk CLK_OVL_FAKE_ENG1_DISP>,
			<&ovlsys_config_clk CLK_OVL_MUTEX0_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA1_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA2_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA3_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA4_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA5_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA6_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA7_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA8_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA9_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER0_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER1_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER2_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER3_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER4_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER5_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER6_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER7_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER8_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER9_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC0_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC1_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC2_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC3_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC4_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC5_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RSZ0_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RSZ1_DISP>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA1_DISP>,
			<&ovlsys_config_clk CLK_OVL_UFBC_WDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RDMA1_DISP>,
			<&ovlsys_config_clk CLK_OVL_BWM0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI1_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI2_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI3_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI4_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI5_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI6_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI7_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI8_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO1_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO2_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO3_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO4_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO5_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO6_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO7_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO8_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO9_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO10_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO11_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO12_DISP>,
			<&ovlsys_config_clk CLK_OVLSYS_RELAY0_DISP>,
			<&ovlsys_config_clk CLK_OVL_INLINEROT0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVLSYS_CONFIG_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_FAKE_ENG0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_FAKE_ENG1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MUTEX0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA9_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER9_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RSZ0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RSZ1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_DISP_WDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_DISP_WDMA1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_UFBC_WDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RDMA1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BWM0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO9_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO10_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO11_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO12_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVLSYS_RELAY0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_INLINEROT0_DISP>;
	};
	bring-up-venc@2 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x2>;
		clocks =
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE29_VENC_ADAB_CTRL_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE29_VENC_XPC_CTRL_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE6_GALS_SRAM_VENC>,
			<&venc_gcon_clk CLK_VEN1_RES_FLAT_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE5_GALS_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE29_VENC_XPC_CTRL_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE6_GALS_SRAM_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_RES_FLAT_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE0_LARB_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE1_VENC_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE5_GALS_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE29_VENC_XPC_CTRL_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE6_GALS_SRAM_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_RES_FLAT_VENC>;
	};
	bring-up-uisp@3 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x3>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_UISP>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_UISP_UISP>;
	};
	bring-up-aestop@4 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x4>;
		clocks =
			<&ssr_top_clk CLK_SSR_TOP_RG_RW_AES_TOP_BCLK_TEST_CK_EN_AESTOP>;
	};
	bring-up-camraw@5 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x5>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_FAKE_ENG_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_IPS_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_QOF_CON_1_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_BLS_FULL_CON_1_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_BLS_PART_CON_1_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_RTCQ_CON_1_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_SUB_COMMON_DCM_DIS_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_CAMRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_SUB_COMMON_DCM_DIS_CAMRAW>,
			<&cam_vcore_r1a_clk CLK__26M>,
			<&cam_vcore_r1a_clk CLK_VCORE_CAMRAW>,
			<&cam_vcore_r1a_clk CLK__26M_CAMRAW>,
			<&cam_vcore_r1a_clk CLK_2MM0_SUBCOMMON_DCM_DIS_CAMRAW>,
			<&cam_vcore_r1a_clk CLK_CAM_V_MM0_SUBCOMM_CAMRAW>;
	};
	bring-up-pdaf@6 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x6>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_PDAF>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_CAMTG_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW0_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW1_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW2_PDAF>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW3_PDAF>;
	};
	bring-up-smi@7 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x7>;
		clocks =
			<&vdec_soc_gcon_base_clk CLK_VDE1_LARB1_CKEN_SMI>,
			<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_SMI>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE0_LARB_SMI>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE1_VENC_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB27_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_SMI>,
			<&cam_vcore_r1a_clk CLK__26M>,
			<&cam_vcore_r1a_clk CLK__26M_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_CAMTG_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW0_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW1_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW2_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW3_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA0_SMI>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA>,
			<&camsys_yuva_clk CLK_CAM_YA_LARBX_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&camsys_yuvb_clk CLK_CAM_YB_LARBX_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC>,
			<&camsys_rawc_clk CLK_CAM_RC_LARBX_SMI>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC>,
			<&camsys_yuvc_clk CLK_CAM_YC_LARBX_SMI>,
			<&ccu_main_clk CLK_CCLARB30_CON_SMI>,
			<&ccu_main_clk CLK_CCUSYS_CCU0_CON_SMI>,
			<&disp_vdisp_ao_config_clk CLK_MM_V_SMI_SUB_SOMM0_SMI>,
			<&dispsys_config_clk CLK_MM_SMI_SUB_COMM0_SMI>,
			<&dispsys1_config_clk CLK_MM1_SMI_LARB0_SMI>,
			<&ovlsys_config_clk CLK_OVL_SMI_SMI>,
			<&ovlsys1_config_clk CLK_OVL1_SMI_SMI>,
			<&mdpsys_config_clk CLK_MDP_SMI0_SMI>,
			<&mdpsys1_config_clk CLK_MDP1_SMI0_SMI>;
	};
	bring-up-i2c@8 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x8>;
		clocks =
			<&imp_iic_wrap_e_clk CLK_IMPE_I2C5_I2C>,
			<&imp_iic_wrap_w_clk CLK_IMPW_I2C0_I2C>,
			<&imp_iic_wrap_w_clk CLK_IMPW_I2C3_I2C>,
			<&imp_iic_wrap_w_clk CLK_IMPW_I2C6_I2C>,
			<&imp_iic_wrap_w_clk CLK_IMPW_I2C10_I2C>,
			<&imp_iic_wrap_n_clk CLK_IMPN_I2C1_I2C>,
			<&imp_iic_wrap_n_clk CLK_IMPN_I2C2_I2C>,
			<&imp_iic_wrap_n_clk CLK_IMPN_I2C4_I2C>,
			<&imp_iic_wrap_n_clk CLK_IMPN_I2C7_I2C>,
			<&imp_iic_wrap_n_clk CLK_IMPN_I2C8_I2C>,
			<&imp_iic_wrap_n_clk CLK_IMPN_I2C9_I2C>,
			<&imp_iic_wrap_c_clk CLK_IMPC_I2C11_I2C>,
			<&imp_iic_wrap_c_clk CLK_IMPC_I2C12_I2C>,
			<&imp_iic_wrap_c_clk CLK_IMPC_I2C13_I2C>,
			<&imp_iic_wrap_c_clk CLK_IMPC_I2C14_I2C>,
			<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
	};
	bring-up-jpgdec@9 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x9>;
		clocks =
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB_JPGDEC>,
			<&venc_gcon_clk CLK_VEN1_CKE3_JPGDEC_JPGDEC>,
			<&venc_gcon_clk CLK_VEN1_CKE4_JPGDEC_C1_JPGDEC>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS_JPGDEC>,
			<&venc_gcon_clk CLK_VEN1_CKE29_VENC_XPC_CTRL_JPGDEC>,
			<&venc_gcon_clk CLK_VEN1_RES_FLAT_JPGDEC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_JPGDEC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE3_JPGDEC_JPGDEC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE5_GALS_JPGDEC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE29_VENC_XPC_CTRL_JPGDEC>,
			<&venc_gcon_core1_clk CLK_VEN2_RES_FLAT_JPGDEC>;
	};
	bring-up-pq@a {
		compatible = "mediatek,clk-bring-up";
		reg = <0xa>;
		clocks =
			<&dispsys_config_clk CLK_MM_DISP_AAL0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_AAL1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D2_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D3_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR2_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR3_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA1_PQ>,
			<&dispsys_config_clk CLK_MM_MDP_AAL0_PQ>,
			<&dispsys_config_clk CLK_MM_MDP_AAL1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP1_PQ>,
			<&dispsys1_config_clk CLK_MM1_DISP_ODDMR0_PQ>,
			<&dispsys1_config_clk CLK_MM1_DISP_POSTALIGN0_PQ>,
			<&dispsys1_config_clk CLK_MM1_DISP_DITHER2_PQ>;
	};
	bring-up-ccu@b {
		compatible = "mediatek,clk-bring-up";
		reg = <0xb>;
		clocks =
			<&cam_vcore_r1a_clk CLK__26M>,
			<&cam_vcore_r1a_clk CLK_CAM_V_MM0_SUBCOMM_CCU>,
			<&ccu_main_clk CLK_CCLARB30_CON_CCU>,
			<&ccu_main_clk CLK_CCU2INFRA_GALS_CON_CCU>,
			<&ccu_main_clk CLK_CCU2MM0_GALS_CON_CCU>;
	};
	bring-up-mml@c {
		compatible = "mediatek,clk-bring-up";
		reg = <0xc>;
		clocks =
			<&mdpsys_config_clk CLK_MDP_MDP_MUTEX0_MML>,
			<&mdpsys_config_clk CLK_MDP_SMI0_MML>,
			<&mdpsys_config_clk CLK_MDP_APB_BUS_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_RDMA0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_RDMA1_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_RDMA2_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_BIRSZ0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_HDR0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_AAL0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_RSZ0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_RSZ2_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_TDSHP0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_COLOR0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_WROT0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_WROT1_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_WROT2_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_FAKE_ENG0_MML>,
			<&mdpsys_config_clk CLK_MDP_APB_DB_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_DLI_ASYNC0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_DLI_ASYNC1_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_DLO_ASYNC0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_DLO_ASYNC1_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_DLI_ASYNC2_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_DLO_ASYNC2_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_DLO_ASYNC3_MML>,
			<&mdpsys_config_clk CLK_MDP_IMG_DL_ASYNC0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_RROT0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_MERGE0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_C3D0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_FG0_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_CLA2_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_DLO_ASYNC4_MML>,
			<&mdpsys_config_clk CLK_MDP_VPP_RSZ0_MML>,
			<&mdpsys_config_clk CLK_MDP_VPP_RSZ1_MML>,
			<&mdpsys_config_clk CLK_MDP_MDP_DLO_ASYNC5_MML>,
			<&mdpsys_config_clk CLK_MDP_IMG0_MML>,
			<&mdpsys_config_clk CLK_MDP_IMG_DL_RELAY0_MML>,
			<&mdpsys_config_clk CLK_MDP_IMG_DL_RELAY1_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_MUTEX0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_APB_BUS_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_RDMA0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_RDMA1_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_RDMA2_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_BIRSZ0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_HDR0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_AAL0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_RSZ0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_RSZ2_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_TDSHP0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_COLOR0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_WROT0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_WROT1_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_WROT2_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_FAKE_ENG0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_APB_DB_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_DLI_ASYNC0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_DLI_ASYNC1_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC1_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_DLI_ASYNC2_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC2_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC3_MML>,
			<&mdpsys1_config_clk CLK_MDP1_IMG_DL_ASYNC0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_RROT0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_MERGE0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_C3D0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_FG0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_CLA2_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC4_MML>,
			<&mdpsys1_config_clk CLK_MDP1_VPP_RSZ0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_VPP_RSZ1_MML>,
			<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC5_MML>,
			<&mdpsys1_config_clk CLK_MDP1_IMG0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_IMG_DL_RELAY0_MML>,
			<&mdpsys1_config_clk CLK_MDP1_IMG_DL_RELAY1_MML>;
	};
	bring-up-uart@d {
		compatible = "mediatek,clk-bring-up";
		reg = <0xd>;
		clocks =
			<&pericfg_ao_clk CLK_PERAO_UART0_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART1_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART2_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART3_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART4_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART5_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_UART>;
	};
	bring-up-camera-p2@e {
		compatible = "mediatek,clk-bring-up";
		reg = <0xe>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_DPE_CAMERA_P2>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS_CAMERA_P2>;
	};
	bring-up-spu@f {
		compatible = "mediatek,clk-bring-up";
		reg = <0xf>;
		clocks =
			<&ssr_top_clk CLK_SSR_TOP_RG_RW_SPCK_EN_SPU>;
	};
	bring-up-spi@10 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x10>;
		clocks =
			<&pericfg_ao_clk CLK_PERAO_SPI0_BCLK_SPI>,
			<&pericfg_ao_clk CLK_PERAO_SPI1_BCLK_SPI>,
			<&pericfg_ao_clk CLK_PERAO_SPI2_BCLK_SPI>,
			<&pericfg_ao_clk CLK_PERAO_SPI3_BCLK_SPI>,
			<&pericfg_ao_clk CLK_PERAO_SPI4_BCLK_SPI>,
			<&pericfg_ao_clk CLK_PERAO_SPI5_BCLK_SPI>,
			<&pericfg_ao_clk CLK_PERAO_SPI6_BCLK_SPI>,
			<&pericfg_ao_clk CLK_PERAO_SPI7_BCLK_SPI>;
	};
	bring-up-cambwr@11 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x11>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_BWR_CON_1_CAMBWR>;
	};
	bring-up-camrawa@12 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x12>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLRD_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLWR_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX_CAMRAWA>,
			<&camsys_rawa_clk CLK_CAM_RA_CAM_CAMRAWA>,
			<&camsys_rawa_clk CLK_CAM_RA_CAMTG_CAMRAWA>,
			<&camsys_rawa_clk CLK_CAM_RA_RAW2MM_GALS_CAMRAWA>,
			<&camsys_rawa_clk CLK_CAM_RA_YUV2RAW2MM_GALS_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA>,
			<&camsys_yuva_clk CLK_CAM_YA_LARBX_CAMRAWA>,
			<&camsys_yuva_clk CLK_CAM_YA_CAM_CAMRAWA>,
			<&camsys_yuva_clk CLK_CAM_YA_CAMTG_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA>,
			<&camsys_rmsa_clk CLK_CAMSYS_RMSA_LARBX_CAMRAWA>,
			<&camsys_rmsa_clk CLK_CAMSYS_RMSA_CAM_CAMRAWA>,
			<&camsys_rmsa_clk CLK_CAMSYS_RMSA_CAMTG_CAMRAWA>;
	};
	bring-up-sej@13 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x13>;
		clocks =
			<&ssr_top_clk CLK_SSR_TOP_RG_RW_SEJ_BCLK_TEST_CK_EN_SEJ>,
			<&ssr_top_clk CLK_SSR_TOP_DXCC_PTCK_SEJ>,
			<&ssr_top_clk CLK_SSR_TOP_RG_RW_SEJ_F13M_TEST_CK_EN_SEJ>;
	};
	bring-up-vdec@14 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x14>;
		clocks =
			<&vdec_soc_gcon_base_clk CLK_VDE1_LARB1_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_ACTIVE_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN_ENG_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_ACTIVE_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN_ENG_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_SOC_APTV_EN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_SOC_APTV_TOP_EN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_SOC_IPS_EN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LAT_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LAT_ACTIVE_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LAT_CKEN_ENG_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_ACTIVE_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN_ENG_VDEC>;
	};
	bring-up-cam-seninf@15 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x15>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAM_SENINF>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CAM_SENINF>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_SENINF_CAM_SENINF>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_ASG_CAM_SENINF>;
	};
	bring-up-scp-i2c@16 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x16>;
		clocks =
			<&scp_i3c_clk CLK_SCP_I3C_I2C1_SCP_I2C>;
	};
	bring-up-afe@17 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x17>;
		clocks =
			<&afe_clk CLK_AFE_PCM1_AFE>,
			<&afe_clk CLK_AFE_PCM0_AFE>,
			<&afe_clk CLK_AFE_CM2_AFE>,
			<&afe_clk CLK_AFE_CM1_AFE>,
			<&afe_clk CLK_AFE_CM0_AFE>,
			<&afe_clk CLK_AFE_STF_AFE>,
			<&afe_clk CLK_AFE_HW_GAIN23_AFE>,
			<&afe_clk CLK_AFE_HW_GAIN01_AFE>,
			<&afe_clk CLK_AFE_FM_I2S_AFE>,
			<&afe_clk CLK_AFE_MTKAIFV4_AFE>,
			<&afe_clk CLK_AFE_UL2_ADC_HIRES_TML_AFE>,
			<&afe_clk CLK_AFE_UL2_ADC_HIRES_AFE>,
			<&afe_clk CLK_AFE_UL2_TML_AFE>,
			<&afe_clk CLK_AFE_UL2_ADC_AFE>,
			<&afe_clk CLK_AFE_UL1_ADC_HIRES_TML_AFE>,
			<&afe_clk CLK_AFE_UL1_ADC_HIRES_AFE>,
			<&afe_clk CLK_AFE_UL1_TML_AFE>,
			<&afe_clk CLK_AFE_UL1_ADC_AFE>,
			<&afe_clk CLK_AFE_UL0_ADC_HIRES_TML_AFE>,
			<&afe_clk CLK_AFE_UL0_ADC_HIRES_AFE>,
			<&afe_clk CLK_AFE_UL0_TML_AFE>,
			<&afe_clk CLK_AFE_UL0_ADC_AFE>,
			<&afe_clk CLK_AFE_ETDM_IN6_AFE>,
			<&afe_clk CLK_AFE_ETDM_IN5_AFE>,
			<&afe_clk CLK_AFE_ETDM_IN4_AFE>,
			<&afe_clk CLK_AFE_ETDM_IN3_AFE>,
			<&afe_clk CLK_AFE_ETDM_IN2_AFE>,
			<&afe_clk CLK_AFE_ETDM_IN1_AFE>,
			<&afe_clk CLK_AFE_ETDM_IN0_AFE>,
			<&afe_clk CLK_AFE_ETDM_OUT6_AFE>,
			<&afe_clk CLK_AFE_ETDM_OUT5_AFE>,
			<&afe_clk CLK_AFE_ETDM_OUT4_AFE>,
			<&afe_clk CLK_AFE_ETDM_OUT3_AFE>,
			<&afe_clk CLK_AFE_ETDM_OUT2_AFE>,
			<&afe_clk CLK_AFE_ETDM_OUT1_AFE>,
			<&afe_clk CLK_AFE_ETDM_OUT0_AFE>,
			<&afe_clk CLK_AFE_TDM_OUT_AFE>,
			<&afe_clk CLK_AFE_GENERAL15_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL14_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL13_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL12_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL11_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL10_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL9_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL8_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL7_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL6_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL5_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL4_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL3_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL2_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL1_ASRC_AFE>,
			<&afe_clk CLK_AFE_GENERAL0_ASRC_AFE>,
			<&afe_clk CLK_AFE_CONNSYS_I2S_ASRC_AFE>,
			<&afe_clk CLK_AFE_AUDIO_HOPPING_AFE>,
			<&afe_clk CLK_AFE_AUDIO_F26M_AFE>,
			<&afe_clk CLK_AFE_APLL1_AFE>,
			<&afe_clk CLK_AFE_APLL2_AFE>,
			<&afe_clk CLK_AFE_H208M_AFE>,
			<&afe_clk CLK_AFE_APLL_TUNER2_AFE>,
			<&afe_clk CLK_AFE_APLL_TUNER1_AFE>;
	};
	bring-up-camrawb@18 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x18>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLRD_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLWR_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX_CAMRAWB>,
			<&camsys_rawb_clk CLK_CAM_RB_CAM_CAMRAWB>,
			<&camsys_rawb_clk CLK_CAM_RB_CAMTG_CAMRAWB>,
			<&camsys_rawb_clk CLK_CAM_RB_RAW2MM_GALS_CAMRAWB>,
			<&camsys_rawb_clk CLK_CAM_RB_YUV2RAW2MM_GALS_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&camsys_yuvb_clk CLK_CAM_YB_LARBX_CAMRAWB>,
			<&camsys_yuvb_clk CLK_CAM_YB_CAM_CAMRAWB>,
			<&camsys_yuvb_clk CLK_CAM_YB_CAMTG_CAMRAWB>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&camsys_rmsb_clk CLK_CAMSYS_RMSB_LARBX_CAMRAWB>,
			<&camsys_rmsb_clk CLK_CAMSYS_RMSB_CAM_CAMRAWB>,
			<&camsys_rmsb_clk CLK_CAMSYS_RMSB_CAMTG_CAMRAWB>;
	};
	bring-up-camrawc@19 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x19>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLRD_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_ADLWR_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC>,
			<&camsys_rawc_clk CLK_CAM_RC_LARBX_CAMRAWC>,
			<&camsys_rawc_clk CLK_CAM_RC_CAM_CAMRAWC>,
			<&camsys_rawc_clk CLK_CAM_RC_CAMTG_CAMRAWC>,
			<&camsys_rawc_clk CLK_CAM_RC_RAW2MM_GALS_CAMRAWC>,
			<&camsys_rawc_clk CLK_CAM_RC_YUV2RAW2MM_GALS_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC>,
			<&camsys_yuvc_clk CLK_CAM_YC_LARBX_CAMRAWC>,
			<&camsys_yuvc_clk CLK_CAM_YC_CAM_CAMRAWC>,
			<&camsys_yuvc_clk CLK_CAM_YC_CAMTG_CAMRAWC>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC>,
			<&camsys_rmsc_clk CLK_CAMSYS_RMSC_LARBX_CAMRAWC>,
			<&camsys_rmsc_clk CLK_CAMSYS_RMSC_CAM_CAMRAWC>,
			<&camsys_rmsc_clk CLK_CAMSYS_RMSC_CAMTG_CAMRAWC>;
	};
	bring-up-ccu1@1a {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1a>;
		clocks =
			<&ccu_main_clk CLK_CCUSYS_CCU1_CON_CCU1>;
	};
	bring-up-camsv@1d {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1d>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_A_CON_1_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_B_CON_1_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_C_CON_1_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_D_CON_1_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_E_CON_1_CAMSV>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CON_1_CAMSV>;
	};
	bring-up-ccci@1e {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1e>;
		clocks =
			<&apifrbus_ao_mem_reg_clk CLK_IFR_MEM_DPMAIF_MAIN_CCCI>,
			<&apifrbus_ao_mem_reg_clk CLK_IFR_MEM_DPMAIF_26M_CCCI>;
	};
	bring-up-jpgenc@1f {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1f>;
		clocks =
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB_JPGENC>,
			<&venc_gcon_clk CLK_VEN1_CKE2_JPGENC_JPGENC>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS_JPGENC>,
			<&venc_gcon_clk CLK_VEN1_CKE29_VENC_XPC_CTRL_JPGENC>,
			<&venc_gcon_clk CLK_VEN1_RES_FLAT_JPGENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_JPGENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE2_JPGENC_JPGENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE5_GALS_JPGENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE29_VENC_XPC_CTRL_JPGENC>,
			<&venc_gcon_core1_clk CLK_VEN2_RES_FLAT_JPGENC>;
	};
	bring-up-pda@20 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x20>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA0_PDA>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1_PDA>;
	};
	bring-up-ufs@21 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x21>;
		clocks =
			<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_TX_SYM_UFS>,
			<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_RX_SYM0_UFS>,
			<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_RX_SYM1_UFS>,
			<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_SYS_UFS>,
			<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_SAP_UFS>,
			<&ufscfg_ao_clk CLK_UFSAO_PHY_SAP_UFS>,
			<&ufscfg_ao_clk CLK_UFSAO_UFSHCI_UFS_UFS>,
			<&ufscfg_ao_clk CLK_UFSAO_UFSHCI_AES_UFS>;
	};
	bring-up-pcie@22 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x22>;
		clocks =
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_TL_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_REF_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_PHY_P0_MCU_BUS_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_PHY_P0_PEXTP_REF_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_AXI_250_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_AHB_APB_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_PL_P_PCIE>,
			<&pextp0cfg_ao_clk CLK_PEXT_PEXTP_VLP_AO_P0_LP_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_TL_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_REF_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_TL_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_REF_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P1_MCU_BUS_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P1_PEXTP_REF_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P2_MCU_BUS_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P2_PEXTP_REF_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_AXI_250_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_AHB_APB_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_PL_P_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_AXI_250_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_AHB_APB_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_PL_P_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_VLP_AO_P1_LP_PCIE>,
			<&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_VLP_AO_P2_LP_PCIE>;
	};
	bring-up-ccu0@24 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x24>;
		clocks =
			<&ccu_main_clk CLK_CCUSYS_CCU0_CON_CCU0>;
	};
	bring-up-pd-ssusb-dp-phy-p0@25 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x25>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_SSUSB_DP_PHY_P0>;
	};
	bring-up-pd-ssusb-p0@26 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x26>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_SSUSB_P0>;
	};
	bring-up-pd-ssusb-p1@27 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x27>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_SSUSB_P1>;
	};
	bring-up-pd-ssusb-p23@28 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x28>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_SSUSB_P23>;
	};
	bring-up-pd-ssusb-phy-p2@29 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x29>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_SSUSB_PHY_P2>;
	};
	bring-up-pd-pextp-mac0@2a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2a>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_MAC0>;
	};
	bring-up-pd-pextp-mac1@2b {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2b>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_MAC1>;
	};
	bring-up-pd-pextp-mac2@2c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2c>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_MAC2>;
	};
	bring-up-pd-pextp-phy0@2d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2d>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_PHY0>;
	};
	bring-up-pd-pextp-phy1@2e {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2e>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_PHY1>;
	};
	bring-up-pd-pextp-phy2@2f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2f>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_PHY2>;
	};
	bring-up-pd-audio@30 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x30>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_AUDIO>;
	};
	bring-up-pd-adsp-top-dormant@31 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x31>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_ADSP_TOP_DORMANT>;
	};
	bring-up-pd-adsp-infra@32 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x32>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_ADSP_INFRA>;
	};
	bring-up-pd-adsp-ao@33 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x33>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_ADSP_AO>;
	};
	bring-up-pd-mm-proc-dormant@34 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x34>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_MM_PROC_DORMANT>;
	};
	bring-up-pd-ssrsys@35 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x35>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_SSR>;
	};
	bring-up-pd-spu-ise@36 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x36>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_SPU_ISE>;
	};
	bring-up-pd-spu-hwrot@37 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x37>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_SPU_HWROT>;
	};
	bring-up-pd-vde0@3f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3f>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE0>;
	};
	bring-up-pd-vde1@40 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x40>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE1>;
	};
	bring-up-pd-vde-vcore0@41 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x41>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE_VCORE0>;
	};
	bring-up-pd-ven0@42 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x42>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN0>;
	};
	bring-up-pd-ven1@43 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x43>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN1>;
	};
	bring-up-pd-ven2@44 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x44>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN2>;
	};
	bring-up-pd-cam-mraw@45 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x45>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MRAW>;
	};
	bring-up-pd-cam-rawa@46 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x46>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWA>;
	};
	bring-up-pd-cam-rawb@47 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x47>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWB>;
	};
	bring-up-pd-cam-rawc@48 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x48>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWC>;
	};
	bring-up-pd-cam-rmsa@49 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x49>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RMSA>;
	};
	bring-up-pd-cam-rmsb@4a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4a>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RMSB>;
	};
	bring-up-pd-cam-rmsc@4b {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4b>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RMSC>;
	};
	bring-up-pd-cam-main@4c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4c>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
	};
	bring-up-pd-cam-vcore@4d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4d>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_VCORE>;
	};
	bring-up-pd-cam-ccu@4e {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4e>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_CCU>;
	};
	bring-up-pd-disp-vcore@4f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4f>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_VCORE>;
	};
	bring-up-pd-dis0-dormant@50 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x50>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DIS0_DORMANT>;
	};
	bring-up-pd-dis1-dormant@51 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x51>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DIS1_DORMANT>;
	};
	bring-up-pd-ovl0-dormant@52 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x52>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL0_DORMANT>;
	};
	bring-up-pd-ovl1-dormant@53 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x53>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL1_DORMANT>;
	};
	bring-up-pd-disp-edptx-dormant@54 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x54>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_EDPTX_DORMANT>;
	};
	bring-up-pd-disp-dptx-dormant@55 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x55>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_DPTX_DORMANT>;
	};
	bring-up-pd-mml0-dormant@56 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x56>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MML0_DORMANT>;
	};
	bring-up-pd-mml1-dormant@57 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x57>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MML1_DORMANT>;
	};
	bring-up-pd-mm-infra0@58 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x58>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA0>;
	};
	bring-up-pd-mm-infra1@59 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x59>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>;
	};
	bring-up-pd-mm-infra-ao@5a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5a>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA_AO>;
	};
	bring-up-pd-csi-bs-rx@5b {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5b>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CSI_BS_RX>;
	};
	bring-up-pd-csi-ls-rx@5c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5c>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CSI_LS_RX>;
	};
	bring-up-pd-dsi-phy0@5d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5d>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DSI_PHY0>;
	};
	bring-up-pd-dsi-phy1@5e {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5e>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DSI_PHY1>;
	};
	bring-up-pd-dsi-phy2@5f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5f>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DSI_PHY2>;
	};
};
