<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="MGCChapter" />
<meta name="DC.Title" content="Verilog and SystemVerilog Simulation" />
<meta name="abstract" content="Introduction to the process of compiling and simulating Verilog and SystemVerilog designs with Questa SIM." />
<meta name="description" content="Introduction to the process of compiling and simulating Verilog and SystemVerilog designs with Questa SIM." />
<meta name="DC.subject" content="Verilog-XL, compatibility with" />
<meta name="keywords" content="Verilog-XL, compatibility with" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ide0ef3c7a-b032-45c7-8919-3f585ba5623d" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Verilog and SystemVerilog Simulation</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Verilog and SystemVerilog Simulation" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="ide0ef3c7a-b032-45c7-8919-3f585ba5623d">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1"> Verilog and SystemVerilog Simulation</h1>
<div class="abstract MGCAbstract"><span class="shortdesc">Introduction
to the process of compiling and simulating Verilog and SystemVerilog
designs with <span class="ph fmvar:ProductName">Questa SIM</span>. </span>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Contain_StandardsNomenclatureConventions_idfd7cb045.html" title="SystemVerilog is an extension of IEEE Std 1364 for the Verilog HDL and improves the productivity, readability, and re-usability of Verilog-based code. ">Standards, Nomenclature, and Conventions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_BasicVerilogUsage_id4f48a931.html" title="Basic Verilog usage include the steps of compiling, optimizing, loading, and simulating. ">Basic Verilog Usage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VerilogSimulation_idc8760065.html" title="A Verilog design is ready for simulation after you compile it with vlog and, if desired, you optimize it with vopt. You can then invoke the simulator with the names of the top-level modules (many designs contain only one top-level module) or the name(s) you assigned to the optimized version(s) of the design.">Verilog Simulation</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_CellLibraries_idc8098903.html" title="Many ASIC and FPGA vendors’ Verilog cell libraries are compatible with Questa SIM Verilog. ">Cell Libraries</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_SystemverilogSystemTasksFunctions_id7283c7df.html" title="SystemVerilog system tasks and functions are built into the simulator, although some designs depend on user-defined system tasks implemented with the various programming and procedural interfaces. ">SystemVerilog System Tasks and Functions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_CompilerDirectives_id14f7741f.html" title="The Questa SIM simulator support of SystemVerilog includes all of the compiler directives defined in the IEEE Std 1800, some Verilog-XL compiler directives, and some that are proprietary.">Compiler Directives</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_DigitalMixedSignalForVerilogAndSystemVerilog_id902c93c5.html" title="Questa SIM simulation allows you to model digital mixed-signal (DMS) behavior by supporting the constructs for modeling real numbers provided by both Verilog‑AMS and SystemVerilog. ">Digital Mixed-Signal for Verilog and SystemVerilog</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_SparseMemoryModeling_id44a9c578.html" title="Sparse memories are a mechanism for allocating storage for memory elements only when they are needed. You mark which memories should be treated as sparse, and Questa SIM dynamically allocates memory for the accessed addresses during simulation.">Sparse Memory Modeling</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_UnmatchedVirtualInterfaceDeclarations_idb9daa8f2.html" title="The [1800-2012 SV] LRM does not address the relationship between interfaces as design elements and virtual interfaces as types. The Questa SIM flow allows virtual interfaces to exist even when the underlying interface design unit does not exist, even in the design libraries.">Unmatched Virtual Interface Declarations</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VerilogPliSystemverilogDpi_idae14fbea.html" title="Questa SIM supports the use of several interfaces.">Verilog PLI and SystemVerilog DPI</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_SystemverilogClassDebugging_ide2ad2bd7.html" title="Debugging your design starts with an understanding of how the design is put together; the hierarchy, the environments, the class types. The Questa SIM debug environment gives you a number of avenues for exploring your design, finding the areas of the design that are causing trouble, pinpointing the specific part of the code that is at fault, making the changes necessary to fix the code, then running the simulation again.">SystemVerilog Class Debugging</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_OvmAwareDebug_idc04ba890.html" title="OVM-aware debugging provides you, the verification or design engineer, with information, at the OVM abstraction level, that connects you to the OVM base-class library. ">OVM-Aware Debug</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_UvmAwareDebug_id4f99919e.html" title="UVM-Aware Debug provides information at the UVM abstraction level that connects you to the UVM base-class library. ">UVM-Aware Debug</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_AutofindloopandAutofindloopReport_ide55fe154.html" title="When a simulation enters a zero delay loop, and the iteration count exceeds the iteration limit setting, autofindloop (vsim –autofindloop) attempts to detect the loop and to create a report describing it. When possible, the report identifies the active processes and event and signal activity. ">Autofindloop and the Autofindloop Report</a></strong></li>
</ul>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Verilog and SystemVerilog Simulation"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/MGCChap_VerilogSystemverilogSimulation_ide0ef3c7a.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>