// Seed: 3741463069
module module_0 (
    output wor id_0,
    output logic id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wor id_5,
    output supply1 id_6
);
  wand id_8, id_9;
  always id_1 <= id_2 > id_9;
  timeprecision 1ps;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output uwire id_2,
    output supply1 id_3,
    output tri id_4,
    input tri0 id_5,
    output logic id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wire id_9,
    input tri0 id_10,
    input wire id_11,
    output wor id_12,
    input wire id_13,
    input tri1 id_14
);
  supply0 id_16;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_14,
      id_5,
      id_5,
      id_3,
      id_2
  );
  always
    if (1) begin : LABEL_0
      id_6 <= "";
      begin : LABEL_0
        id_16 = 1;
        id_6  = ~id_13;
      end
    end
endmodule
