module DFF_REG (q,d,reset, clk);
 
 output logic [31:0][63:0] q;
 input logic [31:0][63:0] d;
 input logic clk, reset; 

genvar i;
 
 generate
	for(i=0; i< 32; i++) begin : eachDff
 
		DFF_VAR REG (.q(q[i]), .d(d[i]), .clk, .reset);
		
	end
 
 endgenerate
 
endmodule 