// Seed: 1033247678
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    input  tri1 id_2
);
  assign id_0 = 1'b0;
  module_2 modCall_1 ();
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd13,
    parameter id_5 = 32'd57
) (
    input  tri  id_0,
    input  tri0 _id_1,
    output tri  id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  wire _id_5;
  logic id_6;
  wire [-1 : id_1] id_7;
  wire id_8;
endmodule
module module_2;
  logic id_1;
  ;
  assign module_0.id_2 = 0;
endmodule
module module_3 #(
    parameter id_7 = 32'd47
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  output wire _id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout reg id_3;
  module_2 modCall_1 ();
  assign modCall_1.type_2 = 0;
  inout wire id_2;
  inout wire id_1;
  always @(1 or posedge -1) begin : LABEL_0
    id_3 = 1;
  end
  logic [-1 : id_7] id_8;
  assign id_1 = id_1;
endmodule
