{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19993,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.19997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 7.19808e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 9.96338e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.83562e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 9.96338e-05,
	"finish__design__instance__count__class:macro": 2,
	"finish__design__instance__area__class:macro": 129139,
	"finish__design__instance__count__class:input_pad": 8,
	"finish__design__instance__area__class:input_pad": 115200,
	"finish__design__instance__count__class:output_pad": 7,
	"finish__design__instance__area__class:output_pad": 100800,
	"finish__design__instance__count__class:input_output_pad": 33,
	"finish__design__instance__area__class:input_output_pad": 475200,
	"finish__design__instance__count__class:power_pad": 16,
	"finish__design__instance__area__class:power_pad": 230400,
	"finish__design__instance__count__class:pad_spacer": 312,
	"finish__design__instance__area__class:pad_spacer": 562680,
	"finish__design__instance__count__class:cover": 64,
	"finish__design__instance__area__class:cover": 313600,
	"finish__design__instance__count__class:antenna_cell": 8382,
	"finish__design__instance__area__class:antenna_cell": 45624.9,
	"finish__design__instance__count__class:buffer": 65911,
	"finish__design__instance__area__class:buffer": 478978,
	"finish__design__instance__count__class:clock_buffer": 2450,
	"finish__design__instance__area__class:clock_buffer": 100768,
	"finish__design__instance__count__class:timing_repair_buffer": 259,
	"finish__design__instance__area__class:timing_repair_buffer": 2251.67,
	"finish__design__instance__count__class:inverter": 1233,
	"finish__design__instance__area__class:inverter": 6834.84,
	"finish__design__instance__count__class:clock_inverter": 769,
	"finish__design__instance__area__class:clock_inverter": 5617.38,
	"finish__design__instance__count__class:sequential_cell": 11077,
	"finish__design__instance__area__class:sequential_cell": 522551,
	"finish__design__instance__count__class:multi_input_combinational_cell": 53409,
	"finish__design__instance__area__class:multi_input_combinational_cell": 586563,
	"finish__design__instance__count": 143932,
	"finish__design__instance__area": 3.67621e+06,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 41.3603,
	"finish__clock__skew__setup": 0.460772,
	"finish__clock__skew__hold": 0.34571,
	"finish__timing__drv__max_slew_limit": -3.09803,
	"finish__timing__drv__max_slew": 72,
	"finish__timing__drv__max_cap_limit": -9.74802,
	"finish__timing__drv__max_cap": 133,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 384,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00890585,
	"finish__power__switching__total": 0.00711515,
	"finish__power__leakage__total": 8.15415e-05,
	"finish__power__total": 0.0161025,
	"finish__design__io": 52,
	"finish__design__die__area": 6.35963e+06,
	"finish__design__core__area": 2.99086e+06,
	"finish__design__instance__count": 143932,
	"finish__design__instance__area": 1.87833e+06,
	"finish__design__instance__count__stdcell": 143490,
	"finish__design__instance__area__stdcell": 1.74919e+06,
	"finish__design__instance__count__macros": 2,
	"finish__design__instance__area__macros": 129139,
	"finish__design__instance__count__padcells": 376,
	"finish__design__instance__area__padcells": 1.48428e+06,
	"finish__design__instance__count__cover": 64,
	"finish__design__instance__area__cover": 313600,
	"finish__design__instance__utilization": 0.628024,
	"finish__design__instance__utilization__stdcell": 0.611238,
	"finish__design__rows": 600,
	"finish__design__rows:CoreSite": 600,
	"finish__design__sites": 1573987,
	"finish__design__sites:CoreSite": 1573987,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}