\doxysubsubsubsection{I2C Own Address2 Masks}
\hypertarget{group__I2C__OWN__ADDRESS2__MASKS}{}\label{group__I2C__OWN__ADDRESS2__MASKS}\index{I2C Own Address2 Masks@{I2C Own Address2 Masks}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_ga3ca5e6cf8afdde67a7f1b8a0c796f9c9}{I2\+C\+\_\+\+OA2\+\_\+\+NOMASK}}~((uint8\+\_\+t)0x00U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_gae6a0d4381368915b3a36235fd98bb8a4}{I2\+C\+\_\+\+OA2\+\_\+\+MASK01}}~((uint8\+\_\+t)0x01U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_ga2306a30b54449efa6e21a1f8ee951f8d}{I2\+C\+\_\+\+OA2\+\_\+\+MASK02}}~((uint8\+\_\+t)0x02U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_gac3e3c0ca814b770569cbfa51cace949f}{I2\+C\+\_\+\+OA2\+\_\+\+MASK03}}~((uint8\+\_\+t)0x03U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_ga6b72221d08566e6c92efb029d4ee235e}{I2\+C\+\_\+\+OA2\+\_\+\+MASK04}}~((uint8\+\_\+t)0x04U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_gafe58a35152ba38ddc639402f20d35471}{I2\+C\+\_\+\+OA2\+\_\+\+MASK05}}~((uint8\+\_\+t)0x05U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_gab25ccebde410e4481356cb115dd170ff}{I2\+C\+\_\+\+OA2\+\_\+\+MASK06}}~((uint8\+\_\+t)0x06U)
\item 
\#define \mbox{\hyperlink{group__I2C__OWN__ADDRESS2__MASKS_gaa86f61452707ac8b4054a3bc2127ed97}{I2\+C\+\_\+\+OA2\+\_\+\+MASK07}}~((uint8\+\_\+t)0x07U)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__I2C__OWN__ADDRESS2__MASKS_gae6a0d4381368915b3a36235fd98bb8a4}\label{group__I2C__OWN__ADDRESS2__MASKS_gae6a0d4381368915b3a36235fd98bb8a4} 
\index{I2C Own Address2 Masks@{I2C Own Address2 Masks}!I2C\_OA2\_MASK01@{I2C\_OA2\_MASK01}}
\index{I2C\_OA2\_MASK01@{I2C\_OA2\_MASK01}!I2C Own Address2 Masks@{I2C Own Address2 Masks}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OA2\_MASK01}{I2C\_OA2\_MASK01}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OA2\+\_\+\+MASK01~((uint8\+\_\+t)0x01U)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source_l00336}{336}} of file \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source}{stm32wlxx\+\_\+hal\+\_\+i2c.\+h}}.

\Hypertarget{group__I2C__OWN__ADDRESS2__MASKS_ga2306a30b54449efa6e21a1f8ee951f8d}\label{group__I2C__OWN__ADDRESS2__MASKS_ga2306a30b54449efa6e21a1f8ee951f8d} 
\index{I2C Own Address2 Masks@{I2C Own Address2 Masks}!I2C\_OA2\_MASK02@{I2C\_OA2\_MASK02}}
\index{I2C\_OA2\_MASK02@{I2C\_OA2\_MASK02}!I2C Own Address2 Masks@{I2C Own Address2 Masks}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OA2\_MASK02}{I2C\_OA2\_MASK02}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OA2\+\_\+\+MASK02~((uint8\+\_\+t)0x02U)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source_l00337}{337}} of file \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source}{stm32wlxx\+\_\+hal\+\_\+i2c.\+h}}.

\Hypertarget{group__I2C__OWN__ADDRESS2__MASKS_gac3e3c0ca814b770569cbfa51cace949f}\label{group__I2C__OWN__ADDRESS2__MASKS_gac3e3c0ca814b770569cbfa51cace949f} 
\index{I2C Own Address2 Masks@{I2C Own Address2 Masks}!I2C\_OA2\_MASK03@{I2C\_OA2\_MASK03}}
\index{I2C\_OA2\_MASK03@{I2C\_OA2\_MASK03}!I2C Own Address2 Masks@{I2C Own Address2 Masks}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OA2\_MASK03}{I2C\_OA2\_MASK03}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OA2\+\_\+\+MASK03~((uint8\+\_\+t)0x03U)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source_l00338}{338}} of file \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source}{stm32wlxx\+\_\+hal\+\_\+i2c.\+h}}.

\Hypertarget{group__I2C__OWN__ADDRESS2__MASKS_ga6b72221d08566e6c92efb029d4ee235e}\label{group__I2C__OWN__ADDRESS2__MASKS_ga6b72221d08566e6c92efb029d4ee235e} 
\index{I2C Own Address2 Masks@{I2C Own Address2 Masks}!I2C\_OA2\_MASK04@{I2C\_OA2\_MASK04}}
\index{I2C\_OA2\_MASK04@{I2C\_OA2\_MASK04}!I2C Own Address2 Masks@{I2C Own Address2 Masks}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OA2\_MASK04}{I2C\_OA2\_MASK04}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OA2\+\_\+\+MASK04~((uint8\+\_\+t)0x04U)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source_l00339}{339}} of file \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source}{stm32wlxx\+\_\+hal\+\_\+i2c.\+h}}.

\Hypertarget{group__I2C__OWN__ADDRESS2__MASKS_gafe58a35152ba38ddc639402f20d35471}\label{group__I2C__OWN__ADDRESS2__MASKS_gafe58a35152ba38ddc639402f20d35471} 
\index{I2C Own Address2 Masks@{I2C Own Address2 Masks}!I2C\_OA2\_MASK05@{I2C\_OA2\_MASK05}}
\index{I2C\_OA2\_MASK05@{I2C\_OA2\_MASK05}!I2C Own Address2 Masks@{I2C Own Address2 Masks}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OA2\_MASK05}{I2C\_OA2\_MASK05}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OA2\+\_\+\+MASK05~((uint8\+\_\+t)0x05U)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source_l00340}{340}} of file \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source}{stm32wlxx\+\_\+hal\+\_\+i2c.\+h}}.

\Hypertarget{group__I2C__OWN__ADDRESS2__MASKS_gab25ccebde410e4481356cb115dd170ff}\label{group__I2C__OWN__ADDRESS2__MASKS_gab25ccebde410e4481356cb115dd170ff} 
\index{I2C Own Address2 Masks@{I2C Own Address2 Masks}!I2C\_OA2\_MASK06@{I2C\_OA2\_MASK06}}
\index{I2C\_OA2\_MASK06@{I2C\_OA2\_MASK06}!I2C Own Address2 Masks@{I2C Own Address2 Masks}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OA2\_MASK06}{I2C\_OA2\_MASK06}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OA2\+\_\+\+MASK06~((uint8\+\_\+t)0x06U)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source_l00341}{341}} of file \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source}{stm32wlxx\+\_\+hal\+\_\+i2c.\+h}}.

\Hypertarget{group__I2C__OWN__ADDRESS2__MASKS_gaa86f61452707ac8b4054a3bc2127ed97}\label{group__I2C__OWN__ADDRESS2__MASKS_gaa86f61452707ac8b4054a3bc2127ed97} 
\index{I2C Own Address2 Masks@{I2C Own Address2 Masks}!I2C\_OA2\_MASK07@{I2C\_OA2\_MASK07}}
\index{I2C\_OA2\_MASK07@{I2C\_OA2\_MASK07}!I2C Own Address2 Masks@{I2C Own Address2 Masks}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OA2\_MASK07}{I2C\_OA2\_MASK07}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OA2\+\_\+\+MASK07~((uint8\+\_\+t)0x07U)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source_l00342}{342}} of file \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source}{stm32wlxx\+\_\+hal\+\_\+i2c.\+h}}.

\Hypertarget{group__I2C__OWN__ADDRESS2__MASKS_ga3ca5e6cf8afdde67a7f1b8a0c796f9c9}\label{group__I2C__OWN__ADDRESS2__MASKS_ga3ca5e6cf8afdde67a7f1b8a0c796f9c9} 
\index{I2C Own Address2 Masks@{I2C Own Address2 Masks}!I2C\_OA2\_NOMASK@{I2C\_OA2\_NOMASK}}
\index{I2C\_OA2\_NOMASK@{I2C\_OA2\_NOMASK}!I2C Own Address2 Masks@{I2C Own Address2 Masks}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OA2\_NOMASK}{I2C\_OA2\_NOMASK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OA2\+\_\+\+NOMASK~((uint8\+\_\+t)0x00U)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source_l00335}{335}} of file \mbox{\hyperlink{stm32wlxx__hal__i2c_8h_source}{stm32wlxx\+\_\+hal\+\_\+i2c.\+h}}.

