<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">SSS Orbital<span id="projectnumber">&#160;v1.0.0</span>
   </div>
   <div id="projectbrief">API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_defs_a.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
&#160;

<h3><a id="index_a" name="index_a"></a>- a -</h3><ul>
<li>ADC1&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">stm32l476xx.h</a></li>
<li>ADC123_COMMON&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga813de18391e45c0854aafd470c2d547f">stm32l476xx.h</a></li>
<li>ADC123_COMMON_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga58b9980508ab28022e3be7edc4eda72e">stm32l476xx.h</a></li>
<li>ADC1_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">stm32l476xx.h</a></li>
<li>ADC1_IRQHandler&#160;:&#160;<a class="el" href="group__stm32l476xx.html#gacfad9f182b248bceb2ebedd9ae366546">stm32l476xx.h</a></li>
<li>ADC1_IRQn&#160;:&#160;<a class="el" href="group__stm32l476xx.html#gaa7d642ec0ffe7089d01841fe5992321c">stm32l476xx.h</a></li>
<li>ADC2&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e">stm32l476xx.h</a></li>
<li>ADC2_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6">stm32l476xx.h</a></li>
<li>ADC3&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">stm32l476xx.h</a></li>
<li>ADC3_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbded0e6f8693b64865e54209a190442">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefd9de42f1d351ae398c15f248f5c320">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae9ca5224499a762297a5cb49c7a6da">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9e7823a49ef25c0d34b283c22b77bc1">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5beaff04c063ecc2a61a642337e785e1">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf56cfd88d9320ab98505317c9a93735">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga663d5e6406051947ef94c8573032993c">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae6c93bd70561bbb40c23a0acfdd33bd">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a851caa977d3fbd98529662f70d905b">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7b90dada15c9e4fe90905362cd60e6">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76da903e269a6aefe0a47fb5883f9c">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663">stm32l476xx.h</a></li>
<li>ADC_AWD2CR_AWD2CH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19e35d6d73c8775cae09e11340d3290d">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b2a5b362c41ec27a36885a6e3652220">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a129326f31ee47afa9bb833e2e23c93">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7aa336b112be95de2bc99d4bada112f">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fc30b341dc0b888486c56c031583a4">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad648e2ed7a860dc84519a181a604cc6d">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21773d70cff14af2cf94a2e51c7805c3">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03fb456336aa5a568c10f2cc11943021">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd495e164cd4e2e130e249609fde008f">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac393d55175c4cb35e808846985e80c3b">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f">stm32l476xx.h</a></li>
<li>ADC_AWD3CR_AWD3CH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_D&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_D_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ec4921a37f4ed0651ec050fbe37f229">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_D_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf40dcda5498d6f21e17c0e2944f6121b">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_D_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga671ddf6a4870847d36f555ca9e7b1351">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_D_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga897d1455ac6f2fcbe8815f9b6ee7c867">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_D_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe02daf2126d428bd2a86d9388b41d3e">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_D_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31b36b568f797f326cf01a1e51ca7a25">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_D_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41084de6d3e108e3831c75316deff899">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_D_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bd70477ece587bd8201260434eaaf65">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_D_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga274e339bf532e44124798f83e40f28d4">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_S&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_S_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga932a8aebb82a20d467d8b12b3e72781d">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_S_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga159578db6da1268f63b94f8a07c5ac30">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_S_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bd7f26e0de08556dabfa25c54eef2b6">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_S_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbdcfba4320c6174860080e3db340a47">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_S_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga007a6cc2763d222cc020003f700635a7">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_S_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae664b900c2418dbd3218d607fa9a378">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_S_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43be120d3a9e72df2c10f295a2a7fa44">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_S_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9120454095996094d3f0701b1bbdc56e">stm32l476xx.h</a></li>
<li>ADC_CALFACT_CALFACT_S_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01e644ee4deb0ad26c2b1711a976cf0e">stm32l476xx.h</a></li>
<li>ADC_CCR_CKMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">stm32l476xx.h</a></li>
<li>ADC_CCR_CKMODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62319b4946a41b6f92be9abd551a3656">stm32l476xx.h</a></li>
<li>ADC_CCR_CKMODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2fdc82fb3e94b7fb69dd04da3bd31c8">stm32l476xx.h</a></li>
<li>ADC_CCR_CKMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be59b7dba46480625743c8891dbc647">stm32l476xx.h</a></li>
<li>ADC_CCR_CKMODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga069c49f0cca59818caa829dd47a9e46f">stm32l476xx.h</a></li>
<li>ADC_CCR_DELAY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">stm32l476xx.h</a></li>
<li>ADC_CCR_DELAY_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b">stm32l476xx.h</a></li>
<li>ADC_CCR_DELAY_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573">stm32l476xx.h</a></li>
<li>ADC_CCR_DELAY_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb">stm32l476xx.h</a></li>
<li>ADC_CCR_DELAY_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862">stm32l476xx.h</a></li>
<li>ADC_CCR_DELAY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415">stm32l476xx.h</a></li>
<li>ADC_CCR_DELAY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3">stm32l476xx.h</a></li>
<li>ADC_CCR_DMACFG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebd124d19cd84bfe2381ac05cacf7e46">stm32l476xx.h</a></li>
<li>ADC_CCR_DMACFG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga353e7ef1092349daae7fd502d2df23c0">stm32l476xx.h</a></li>
<li>ADC_CCR_DMACFG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9cf402395c6a1178f477bf2d3adee60">stm32l476xx.h</a></li>
<li>ADC_CCR_DUAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">stm32l476xx.h</a></li>
<li>ADC_CCR_DUAL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97c936e953e3285762dd2a338902e60e">stm32l476xx.h</a></li>
<li>ADC_CCR_DUAL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9483aadf5a658cd8308c70be518bbaeb">stm32l476xx.h</a></li>
<li>ADC_CCR_DUAL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77840f131e71e865667a9ac051e37507">stm32l476xx.h</a></li>
<li>ADC_CCR_DUAL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81210f9d2a7b9a1a666a6726c746b512">stm32l476xx.h</a></li>
<li>ADC_CCR_DUAL_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdcd77d1ecad36eedafc0079da769cee">stm32l476xx.h</a></li>
<li>ADC_CCR_DUAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac14a83522a85b5992ece3a2b0d609193">stm32l476xx.h</a></li>
<li>ADC_CCR_DUAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dc5e3540a1f3544b0bd636cb14b08c0">stm32l476xx.h</a></li>
<li>ADC_CCR_MDMA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff">stm32l476xx.h</a></li>
<li>ADC_CCR_MDMA_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae64a0382adf16c16d48c9eca412b5303">stm32l476xx.h</a></li>
<li>ADC_CCR_MDMA_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87e2175d58f845e3fd15652a9a2ddcab">stm32l476xx.h</a></li>
<li>ADC_CCR_MDMA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga397c2f059d14e8c535091ce7482fc6de">stm32l476xx.h</a></li>
<li>ADC_CCR_MDMA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga634518870f9cd6d206d57c32d6f333bc">stm32l476xx.h</a></li>
<li>ADC_CCR_PRESC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">stm32l476xx.h</a></li>
<li>ADC_CCR_PRESC_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">stm32l476xx.h</a></li>
<li>ADC_CCR_PRESC_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">stm32l476xx.h</a></li>
<li>ADC_CCR_PRESC_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f">stm32l476xx.h</a></li>
<li>ADC_CCR_PRESC_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461">stm32l476xx.h</a></li>
<li>ADC_CCR_PRESC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101">stm32l476xx.h</a></li>
<li>ADC_CCR_PRESC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">stm32l476xx.h</a></li>
<li>ADC_CCR_TSEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">stm32l476xx.h</a></li>
<li>ADC_CCR_TSEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070">stm32l476xx.h</a></li>
<li>ADC_CCR_TSEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d249828559456628051dfb177da1a">stm32l476xx.h</a></li>
<li>ADC_CCR_VBATEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">stm32l476xx.h</a></li>
<li>ADC_CCR_VBATEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11">stm32l476xx.h</a></li>
<li>ADC_CCR_VBATEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cb3016a3acfed2d88b40124af68a459">stm32l476xx.h</a></li>
<li>ADC_CCR_VREFEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">stm32l476xx.h</a></li>
<li>ADC_CCR_VREFEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9">stm32l476xx.h</a></li>
<li>ADC_CCR_VREFEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f090284807523a73618d65e544615e0">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga588fd6c0f172ca0e7683bb54034564fe">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff18be520df445cf1804f0983ef8f992">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0dd509e62137e5328bcd1cd902b9f0e">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2bb451970af5ef70d5d5dfc897f1d30">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga968554df9500efa650cf55e0287c5adc">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee27a3cf12e72838cf5cad5c1472bfde">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3417438828108bd45aae555ec35a098d">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa87e0db3c200471fed90fa81e1398862">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac6a4f5b7f32296dfa5121fe70f98637">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3e76db30a631e02c76bb971cedbeb">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee1262d43ce04fd9afa0b1a2fa24ef70">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b09e2df8156854358916f2194c58d91">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f863283c94d67a1d3c00f8b61982808">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0548cc2ca273165e666f208451e0459">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a680e881e19571a9f875220438b921">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad336e15c2092c95e6ecdd5106f07ebb">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1702cac434e39b61a569b93ffac6c2a">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc59ae1ae54289109d3c8b328c8d3a0f">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae54d38dee68b9957db45b9918ef5262c">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad582026e4b62991d8281b51494902a33">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bd0f45279268bc14dfc647d043cf869">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e0162630ff444461976989fd9facff4">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a62bcdff1ced56c2588e47f5f7667ca">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacf105a5f1e3dc17c6c36ba03701aec9">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e9dfd5d9046f02bd50e14cd1ea26007">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a79389d9dfa2d5dfaaa74607c733cb">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9eaa2966d9097b8c2132dd258e5ab6ae">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d69025f2532a62426ed76b52d5a6c1">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bab6f95044eb47ab770ecb7ad743b55">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf59308914f831b26ee054c81a8c9ae6">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c675167e0875b30829444b32c7cd2ef">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3308e3971b55cc10bc89700d57c6d0">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa269885c1bde0efcf847c3761b536e">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3387217abaa18c781ff453a5c5aff790">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac705ae99167d25d3289036cf9b69da43">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8925ce725baf0c5fbe83b6172f8bab46">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf3deedceb10f630d9ff204588499325">stm32l476xx.h</a></li>
<li>ADC_CDR_RDATA_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad374574baaff1d435597f1b34904ef55">stm32l476xx.h</a></li>
<li>ADC_CFGR2_JOVSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616">stm32l476xx.h</a></li>
<li>ADC_CFGR2_JOVSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00271fbb7f3cec753b7c13f5a665e7bc">stm32l476xx.h</a></li>
<li>ADC_CFGR2_JOVSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0c16e4857758b9e949e4b8a9d68f2a3">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a80cacb01dd07755248ff3dae0874d">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38e1712d2987a07d2528fd206ec954f4">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42d6903b72afd52ffc65a95f94a8b248">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54cd1d224d98b9396e1f037715639c7f">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d">stm32l476xx.h</a></li>
<li>ADC_CFGR2_OVSS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">stm32l476xx.h</a></li>
<li>ADC_CFGR2_ROVSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a">stm32l476xx.h</a></li>
<li>ADC_CFGR2_ROVSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bc0d65c2d62f9cd066c1c348be34928">stm32l476xx.h</a></li>
<li>ADC_CFGR2_ROVSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc38f2ba18fa6aadc572d4eeabbf5a2">stm32l476xx.h</a></li>
<li>ADC_CFGR2_ROVSM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70">stm32l476xx.h</a></li>
<li>ADC_CFGR2_ROVSM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38747afffb3a4546f2499e08900c3b57">stm32l476xx.h</a></li>
<li>ADC_CFGR2_ROVSM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae724f6781019c9463c3eb36f87fd5d34">stm32l476xx.h</a></li>
<li>ADC_CFGR2_TROVS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352">stm32l476xx.h</a></li>
<li>ADC_CFGR2_TROVS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4e352cc5393f8e53057de8a434cba1">stm32l476xx.h</a></li>
<li>ADC_CFGR2_TROVS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fff772807c99d0ab59565963a9ed7d6">stm32l476xx.h</a></li>
<li>ADC_CFGR_ALIGN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642">stm32l476xx.h</a></li>
<li>ADC_CFGR_ALIGN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba7f66602ab6cc16771118bbe95aa28">stm32l476xx.h</a></li>
<li>ADC_CFGR_ALIGN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33156022d6d125cd2e707b2fe2950c9c">stm32l476xx.h</a></li>
<li>ADC_CFGR_AUTDLY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">stm32l476xx.h</a></li>
<li>ADC_CFGR_AUTDLY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a5805f1346391c1187b35bddc45657e">stm32l476xx.h</a></li>
<li>ADC_CFGR_AUTDLY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39d25ef9afd97e0944cbfa7a32a77380">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1CH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1CH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adfd1f80d0f1e91bdd4392b8bb58145">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1CH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8953ce1783e6b85f9f6cf98fb95148c">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1CH_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce31917ecfe6fda27195687ef008f2f">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1CH_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae70f493fea6448e214aad775526fbf">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1CH_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb51a00e42594b0c477a0d288963a8d3">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1CH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec737fd67e66b3364530caaabd8244b">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1CH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6199fc9eee7c2bade8a144575f3388df">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad433c24faf296e6439ff44f1f86b6e24">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ebc472d999df43f5de5e09bbc1740de">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1SGL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1SGL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb9472196fea3daf0ef3f1af112fd883">stm32l476xx.h</a></li>
<li>ADC_CFGR_AWD1SGL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b849c2be80838cff176ea35355a7e06">stm32l476xx.h</a></li>
<li>ADC_CFGR_CONT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">stm32l476xx.h</a></li>
<li>ADC_CFGR_CONT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7d0b1394f011c8a6f8f22d3250b4f5b">stm32l476xx.h</a></li>
<li>ADC_CFGR_CONT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81544fe2a826de141da3b0f27fdfc94b">stm32l476xx.h</a></li>
<li>ADC_CFGR_DISCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">stm32l476xx.h</a></li>
<li>ADC_CFGR_DISCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefa8b98ff16a14c7c6a4b37e7f78b3ff">stm32l476xx.h</a></li>
<li>ADC_CFGR_DISCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4846aec29e682f5b88fea2bf0e9d98d2">stm32l476xx.h</a></li>
<li>ADC_CFGR_DISCNUM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">stm32l476xx.h</a></li>
<li>ADC_CFGR_DISCNUM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c0e780ad9f10c1c8e71e1fe03bd1f36">stm32l476xx.h</a></li>
<li>ADC_CFGR_DISCNUM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2207a91c578ab4dfa0f6b2fbae8f3940">stm32l476xx.h</a></li>
<li>ADC_CFGR_DISCNUM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aad1441dd41ef4d4ce7ea365c5c5026">stm32l476xx.h</a></li>
<li>ADC_CFGR_DISCNUM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga193e3936ee547d9c72cc255a7b220f91">stm32l476xx.h</a></li>
<li>ADC_CFGR_DISCNUM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab07dd2f35a26d61a95c8106c4334dd58">stm32l476xx.h</a></li>
<li>ADC_CFGR_DMACFG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">stm32l476xx.h</a></li>
<li>ADC_CFGR_DMACFG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2f3716da655546de6bd3ed34a2b841">stm32l476xx.h</a></li>
<li>ADC_CFGR_DMACFG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd5eadd88837ed4365d901e9a8fc0144">stm32l476xx.h</a></li>
<li>ADC_CFGR_DMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">stm32l476xx.h</a></li>
<li>ADC_CFGR_DMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd9db6d4d3f0ff211b283ec56db4be7">stm32l476xx.h</a></li>
<li>ADC_CFGR_DMAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7bf0adceef4a7afd14d6aeaf256a324">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTEN_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa87582210aab60007d7e66b879c4c4cc">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTEN_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga134b2b43983c99c5bab9ff2cea31c13d">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga174205f3752c0629fc6b2faa76fc475c">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac59a123d659364c581a4bc7261d8f913">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3cb3b6f3c35f7b4193163f4f9d34415">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fd9e517a88674014aab20101a7da115">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7525758d4efc4c48107589b0944bb5ed">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTSEL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf1131ab203faacfae481746d06c7b91">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb1956530e58fa67550a75b4a813e63">stm32l476xx.h</a></li>
<li>ADC_CFGR_EXTSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2af46a2dbfd4f190d1a826e12548ee58">stm32l476xx.h</a></li>
<li>ADC_CFGR_JAUTO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">stm32l476xx.h</a></li>
<li>ADC_CFGR_JAUTO_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dd43ca7e9956bf730047a2ce2444f1d">stm32l476xx.h</a></li>
<li>ADC_CFGR_JAUTO_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccb82a927d35360cbddd34029755d16c">stm32l476xx.h</a></li>
<li>ADC_CFGR_JAWD1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">stm32l476xx.h</a></li>
<li>ADC_CFGR_JAWD1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga348ddd96ce2ca5a2374e3b74c2d9da42">stm32l476xx.h</a></li>
<li>ADC_CFGR_JAWD1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53902776a638ad681d7deb7f541f9100">stm32l476xx.h</a></li>
<li>ADC_CFGR_JDISCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">stm32l476xx.h</a></li>
<li>ADC_CFGR_JDISCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89149bdd3e2393675c3c6b787a5e67e7">stm32l476xx.h</a></li>
<li>ADC_CFGR_JDISCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6870a46f875d3be1756d38fc21497725">stm32l476xx.h</a></li>
<li>ADC_CFGR_JQDIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d">stm32l476xx.h</a></li>
<li>ADC_CFGR_JQDIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd126e10753847ae458475eaa9e3d2d">stm32l476xx.h</a></li>
<li>ADC_CFGR_JQDIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc12a36b320bfdc4cbade88a86d5bb41">stm32l476xx.h</a></li>
<li>ADC_CFGR_JQM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">stm32l476xx.h</a></li>
<li>ADC_CFGR_JQM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f0492df5abdf28dba26078b87ff0f26">stm32l476xx.h</a></li>
<li>ADC_CFGR_JQM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69c6ce8890d0b3193ae650d984fd76c5">stm32l476xx.h</a></li>
<li>ADC_CFGR_OVRMOD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">stm32l476xx.h</a></li>
<li>ADC_CFGR_OVRMOD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17df813b82fe29cd6e2810429e422dc0">stm32l476xx.h</a></li>
<li>ADC_CFGR_OVRMOD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21cfdbbd6b18e14ba85f66b8b0ae8424">stm32l476xx.h</a></li>
<li>ADC_CFGR_RES&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">stm32l476xx.h</a></li>
<li>ADC_CFGR_RES_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a16ca67d91b7088e166a482c8ccdafb">stm32l476xx.h</a></li>
<li>ADC_CFGR_RES_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e12f88cd7f5df295e7043bd30f4f37b">stm32l476xx.h</a></li>
<li>ADC_CFGR_RES_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884d26277fcbbab9a2306fa0f3a08b06">stm32l476xx.h</a></li>
<li>ADC_CFGR_RES_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga602b264dbccf40d3599f32658a7f2e1f">stm32l476xx.h</a></li>
<li>ADC_CR_ADCAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">stm32l476xx.h</a></li>
<li>ADC_CR_ADCAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">stm32l476xx.h</a></li>
<li>ADC_CR_ADCAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4930e9200637ddd5530b0b56f7667874">stm32l476xx.h</a></li>
<li>ADC_CR_ADCALDIF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6">stm32l476xx.h</a></li>
<li>ADC_CR_ADCALDIF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc6fb007c268fc6b4f746d2f4a6e3bb">stm32l476xx.h</a></li>
<li>ADC_CR_ADCALDIF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga999d1e5e7a4e605fcf9015e8fbe68953">stm32l476xx.h</a></li>
<li>ADC_CR_ADDIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">stm32l476xx.h</a></li>
<li>ADC_CR_ADDIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">stm32l476xx.h</a></li>
<li>ADC_CR_ADDIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd40135f101178cb34f7b44cfa70d20">stm32l476xx.h</a></li>
<li>ADC_CR_ADEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">stm32l476xx.h</a></li>
<li>ADC_CR_ADEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">stm32l476xx.h</a></li>
<li>ADC_CR_ADEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gababb1708515c068f7551691c855032e1">stm32l476xx.h</a></li>
<li>ADC_CR_ADSTART&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">stm32l476xx.h</a></li>
<li>ADC_CR_ADSTART_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">stm32l476xx.h</a></li>
<li>ADC_CR_ADSTART_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91ee3b14e6b8c22f2abf7b4990d12181">stm32l476xx.h</a></li>
<li>ADC_CR_ADSTP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">stm32l476xx.h</a></li>
<li>ADC_CR_ADSTP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">stm32l476xx.h</a></li>
<li>ADC_CR_ADSTP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85ffa93cc8555d8d083dc9c0f34b3b81">stm32l476xx.h</a></li>
<li>ADC_CR_ADVREGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">stm32l476xx.h</a></li>
<li>ADC_CR_ADVREGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">stm32l476xx.h</a></li>
<li>ADC_CR_ADVREGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca6812db3fec59db7d200ac442f083e">stm32l476xx.h</a></li>
<li>ADC_CR_DEEPPWD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">stm32l476xx.h</a></li>
<li>ADC_CR_DEEPPWD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c476eee5e28872a97747be4afc84b3a">stm32l476xx.h</a></li>
<li>ADC_CR_DEEPPWD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca70d6258b796e86a1ee847fd988f8ae">stm32l476xx.h</a></li>
<li>ADC_CR_JADSTART&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">stm32l476xx.h</a></li>
<li>ADC_CR_JADSTART_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7abad7f3ee1d2ae306185d1c6b3be9">stm32l476xx.h</a></li>
<li>ADC_CR_JADSTART_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15506622c4eb5cf5914ca99af5059f6a">stm32l476xx.h</a></li>
<li>ADC_CR_JADSTP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">stm32l476xx.h</a></li>
<li>ADC_CR_JADSTP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44e7da4b53b66898243818cb77d0eb8a">stm32l476xx.h</a></li>
<li>ADC_CR_JADSTP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57ed6e1bc950d57d1ec10ed245eee1c1">stm32l476xx.h</a></li>
<li>ADC_CSR_ADRDY_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga363c4baa77a2a55d75ab15825780f36b">stm32l476xx.h</a></li>
<li>ADC_CSR_ADRDY_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga287bf640ff71b540f1ea2e0b3cc4b927">stm32l476xx.h</a></li>
<li>ADC_CSR_ADRDY_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa969fee01dba6a051932c7f8dcbb99b0">stm32l476xx.h</a></li>
<li>ADC_CSR_ADRDY_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0cbefbb00d6b3f888a0b46f360eb17b">stm32l476xx.h</a></li>
<li>ADC_CSR_ADRDY_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1dc32c73e0374782a92838bf1906900">stm32l476xx.h</a></li>
<li>ADC_CSR_ADRDY_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1df5f799f3db09701ef6a86aaea58bbb">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD1_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9e760a89ee69a39b038237f9a252bde">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD1_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90fd5294cf66a0cb265ac0738dd29dc4">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD1_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad44e22d0f6cfa0af4ff3efa9938870">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD1_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0531777f248f2d8a954afc78a23ccd44">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD1_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac8856a5e862990cb9f64010144e0da0">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD1_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd78ae3d02f0c4324a63c114bd1ba11c">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD2_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0979e63035a45186a9da27816a89f03">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD2_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8336227c21d9e7a4d59aa9222b074a">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD2_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5c8f5dce01537368eaf2428a8bf23c3">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD2_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f827ecc13461312054617bc5be7f9ca">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD2_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4dfd003ca15655e1f2de9d1bc31997e">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD2_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccb20b2f6c6bc3ce2573b0db5bb2285d">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD3_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace561ffa960b234da7f1bcdae7f24242">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD3_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d43ee034d6c30210b93c502c265d3fc">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD3_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03a334f0c765e16012fee56350628451">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD3_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e4439f523dd2ff6ee0a547d798f81b">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD3_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44055e48d99b5203edc608830483e64c">stm32l476xx.h</a></li>
<li>ADC_CSR_AWD3_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee4a33b18f733d4b89ad55c844c1e4f0">stm32l476xx.h</a></li>
<li>ADC_CSR_EOC_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacc674c57735123cbb2842fefff55671">stm32l476xx.h</a></li>
<li>ADC_CSR_EOC_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c506151c3461f49b0fa3fb2cd5597fc">stm32l476xx.h</a></li>
<li>ADC_CSR_EOC_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga067eca1dc95969670f566fee48cecf52">stm32l476xx.h</a></li>
<li>ADC_CSR_EOC_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac16e61d9236080ff6992fe1fb95903a8">stm32l476xx.h</a></li>
<li>ADC_CSR_EOC_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88a8a562974a619252e00957dce9d240">stm32l476xx.h</a></li>
<li>ADC_CSR_EOC_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d4576f327763498e8250008ce3c04a0">stm32l476xx.h</a></li>
<li>ADC_CSR_EOS_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20f6c1dc3e6f539d8278488b0ec564eb">stm32l476xx.h</a></li>
<li>ADC_CSR_EOS_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga494e649237731d4628d676adb0b2d17f">stm32l476xx.h</a></li>
<li>ADC_CSR_EOS_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf33d878f9dcc2a15de3fc0ebc50ee8c3">stm32l476xx.h</a></li>
<li>ADC_CSR_EOS_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb74b0eb7fedb0dd6328adcc25ca538f">stm32l476xx.h</a></li>
<li>ADC_CSR_EOS_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga675f130eb27e11452c673327fe3130a6">stm32l476xx.h</a></li>
<li>ADC_CSR_EOS_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca333da9c745f33eb2d73028f26322">stm32l476xx.h</a></li>
<li>ADC_CSR_EOSMP_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c019742346d8471abf506b5d70a219e">stm32l476xx.h</a></li>
<li>ADC_CSR_EOSMP_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef233cd2c50308531f23f1f9c46b913a">stm32l476xx.h</a></li>
<li>ADC_CSR_EOSMP_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf5e0c3a350c7ca3fa454e17dd22aa80">stm32l476xx.h</a></li>
<li>ADC_CSR_EOSMP_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7793a7543890e8292a35ca4c9720d185">stm32l476xx.h</a></li>
<li>ADC_CSR_EOSMP_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1751dd3001a5a74d8c13ee3188094316">stm32l476xx.h</a></li>
<li>ADC_CSR_EOSMP_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a146a77be464bbbf0fa2d8472d248bb">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOC_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga307cef04f4e0e39a1d316bb79cfdb84c">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOC_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab51d3e6aa00952823429c6f750242656">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOC_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e67ac425bc7dfa7cfb55a2cffd28b94">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOC_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a196799a84469ddea76fdb7a4b0ca">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOC_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4d95bb72664f52d2981e7adc996038">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOC_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1aebc05c56a29880d5dc0dbcf0b914b">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOS_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38c32dd3da4503bb4882965e86d2fa77">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOS_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57bce9a1c4ee661d87045444ce4a44ae">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOS_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad228e1b5966ee8301ca3cc9ebb78f590">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOS_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga893cd39cdf68ecbe045ee0484d8495f7">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOS_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f5cdef39b42faceef4e6d3f5fe71b5">stm32l476xx.h</a></li>
<li>ADC_CSR_JEOS_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9500ecddbccc90c957a86b859afc22">stm32l476xx.h</a></li>
<li>ADC_CSR_JQOVF_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53eb3decc04766dc174f0ab849dd8e2f">stm32l476xx.h</a></li>
<li>ADC_CSR_JQOVF_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae79e467cb0438e4fac2df4cf526d335d">stm32l476xx.h</a></li>
<li>ADC_CSR_JQOVF_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65be63022fa0d88ccda861776f06e003">stm32l476xx.h</a></li>
<li>ADC_CSR_JQOVF_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a20199a4ccce037041f1f099a1f3c54">stm32l476xx.h</a></li>
<li>ADC_CSR_JQOVF_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5187f6433dbadbf030e58785b50805ca">stm32l476xx.h</a></li>
<li>ADC_CSR_JQOVF_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga304437de9dbf69480c965fd9c9549b0e">stm32l476xx.h</a></li>
<li>ADC_CSR_OVR_MST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5afddd4e5800a9fe49ed48d8e929db32">stm32l476xx.h</a></li>
<li>ADC_CSR_OVR_MST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga576bb24ca2143b1b423ebf95a3ec2f93">stm32l476xx.h</a></li>
<li>ADC_CSR_OVR_MST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e64bf265262e75533484f0c718e8e73">stm32l476xx.h</a></li>
<li>ADC_CSR_OVR_SLV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10e122204a63a8360084bb9fce845c9c">stm32l476xx.h</a></li>
<li>ADC_CSR_OVR_SLV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4a599b34dbee34e65378b9e9e3fc79">stm32l476xx.h</a></li>
<li>ADC_CSR_OVR_SLV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe78aba35299333c392c4561e5896f59">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee2eaeb1a88b51e1b785a0420a58115a">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd0b54b767025544ff7645ce1aaa50a">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3232bc80445814d64ee9c5cb699768e">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2f5e1b9ac5ee675837c681e9f6652b0">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba46b34438edcef1c54312c4ef8a159">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39be3ac6fc0fb8842affc0ad6b678998">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga253efbdf46719ba8675acad710b9cef3">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92967f5d6f44e43793c64640cde44a2b">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6f016421b21840137b9886f062caf81">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc036ba777e7813b77f96f0c88675361">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ae1c5277d868cb92eb1cced7ed7b846">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ec5288a30f5ab50ffdd5c79863fcba1">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga398389af74f8095a18043723451a14f7">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7fd69e3369f1d13272927f8e2c2759b">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f261bac8f9c86242262860054913203">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27206fd77df1a23754dd3b2518c20dfc">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga834268a915e0229c8179fc4ba93f6088">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff7cc8024909322977ed6679b8df1ba">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae00ffe8068b0b4b6f18917c523205190">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd844d9bb3f81aeb0a66998bd880c1d0">stm32l476xx.h</a></li>
<li>ADC_DIFSEL_DIFSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14fac1ed528cdd03fb37f7f647b71617">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44b7525357056053fe08e522151538e0">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95e07977aa60f36227625a1388dbf062">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc918b73020f3878533c6b22848543b3">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf68443923f8a0f35bf6b64734a8bc1be">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2031fb78cc5837294d2de09d338fa02">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae90fb09c612b3b23359138b9f1adca50">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa572c13c354c1976063fcffbd0454295">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50881c9403cdcf7a6c44a70ef0a03c42">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d373e0cc37348b8890e0e9237ddc0f7">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72c110a83edbc4eed3503577b4dea182">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8920d0dacd4be84100805eddcffd76e9">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga533de8c0bad97cca2ee56d24856d79fb">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be9fdacefbfb9aa761deac19746e742">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf7ed60b10cf90d85eae39b2aa7fe913">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa14a45a442ba4b271a3346d8b9016f73">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c965f964e86fee7381c9ffe4011a0bb">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3875cb0f8b0450a27c01916eb7638ca7">stm32l476xx.h</a></li>
<li>ADC_DR_RDATA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32e518c40219c8d83b22c8ce8942308f">stm32l476xx.h</a></li>
<li>ADC_IER_ADRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga033ba09edd4f75e3ac96fc4c21cd1ea3">stm32l476xx.h</a></li>
<li>ADC_IER_ADRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">stm32l476xx.h</a></li>
<li>ADC_IER_ADRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">stm32l476xx.h</a></li>
<li>ADC_IER_ADRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeccda127223b6b216f423d43b9467c3a">stm32l476xx.h</a></li>
<li>ADC_IER_AWD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ae4f086fac0dbe6e67900537edb013">stm32l476xx.h</a></li>
<li>ADC_IER_AWD1IE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">stm32l476xx.h</a></li>
<li>ADC_IER_AWD1IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">stm32l476xx.h</a></li>
<li>ADC_IER_AWD1IE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f24b791120130865b6bd81bb051350c">stm32l476xx.h</a></li>
<li>ADC_IER_AWD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7308dc63967af2eb490c057cf92bb862">stm32l476xx.h</a></li>
<li>ADC_IER_AWD2IE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3">stm32l476xx.h</a></li>
<li>ADC_IER_AWD2IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a">stm32l476xx.h</a></li>
<li>ADC_IER_AWD2IE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45fad178efb22e7bde70bed64dbc640f">stm32l476xx.h</a></li>
<li>ADC_IER_AWD3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga860b4564dfaa399f58db514f9b9e45e7">stm32l476xx.h</a></li>
<li>ADC_IER_AWD3IE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c">stm32l476xx.h</a></li>
<li>ADC_IER_AWD3IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26">stm32l476xx.h</a></li>
<li>ADC_IER_AWD3IE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1007214aed4912e62c43ca0efc2d55d">stm32l476xx.h</a></li>
<li>ADC_IER_EOC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga767c96b00a96b71faa41fb6bb6438de8">stm32l476xx.h</a></li>
<li>ADC_IER_EOCIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">stm32l476xx.h</a></li>
<li>ADC_IER_EOCIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">stm32l476xx.h</a></li>
<li>ADC_IER_EOCIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada2e1b245365e1e24c2e7659a0b6f65c">stm32l476xx.h</a></li>
<li>ADC_IER_EOS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf02919d76e481143cba97393d34a20da">stm32l476xx.h</a></li>
<li>ADC_IER_EOSIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">stm32l476xx.h</a></li>
<li>ADC_IER_EOSIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">stm32l476xx.h</a></li>
<li>ADC_IER_EOSIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2bd2c0f26782ff0dd2177f329ced50">stm32l476xx.h</a></li>
<li>ADC_IER_EOSMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc95e7d4a0abe7dd166d4e8a7926980">stm32l476xx.h</a></li>
<li>ADC_IER_EOSMPIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">stm32l476xx.h</a></li>
<li>ADC_IER_EOSMPIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">stm32l476xx.h</a></li>
<li>ADC_IER_EOSMPIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38b4712f97cc8cb749debb6ecb09c69c">stm32l476xx.h</a></li>
<li>ADC_IER_JEOC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf96ad3772c5d15526c625ad2ccd47983">stm32l476xx.h</a></li>
<li>ADC_IER_JEOCIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50">stm32l476xx.h</a></li>
<li>ADC_IER_JEOCIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7">stm32l476xx.h</a></li>
<li>ADC_IER_JEOCIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2ce3fcd140a0b59d9e25ac30b419ef">stm32l476xx.h</a></li>
<li>ADC_IER_JEOS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecd65d64637ffec538205cccf257700b">stm32l476xx.h</a></li>
<li>ADC_IER_JEOSIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8">stm32l476xx.h</a></li>
<li>ADC_IER_JEOSIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65">stm32l476xx.h</a></li>
<li>ADC_IER_JEOSIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e1dc143f5693cb6598d3ecb154dfa27">stm32l476xx.h</a></li>
<li>ADC_IER_JQOVF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1aaa21a8a07634ab28061fa27cc1bf">stm32l476xx.h</a></li>
<li>ADC_IER_JQOVFIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884">stm32l476xx.h</a></li>
<li>ADC_IER_JQOVFIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a">stm32l476xx.h</a></li>
<li>ADC_IER_JQOVFIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b8f0d6a31cabcc9717ed7d0a8f6e39">stm32l476xx.h</a></li>
<li>ADC_IER_OVR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5833608a54fb66537c8cfbbcee44a9">stm32l476xx.h</a></li>
<li>ADC_IER_OVRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">stm32l476xx.h</a></li>
<li>ADC_IER_OVRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">stm32l476xx.h</a></li>
<li>ADC_IER_OVRIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a3d46ce8771a632ba8371bbf060ffc9">stm32l476xx.h</a></li>
<li>ADC_ISR_ADRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">stm32l476xx.h</a></li>
<li>ADC_ISR_ADRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">stm32l476xx.h</a></li>
<li>ADC_ISR_ADRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad19c4fef6f7378b0add98d47391bb9cd">stm32l476xx.h</a></li>
<li>ADC_ISR_AWD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">stm32l476xx.h</a></li>
<li>ADC_ISR_AWD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">stm32l476xx.h</a></li>
<li>ADC_ISR_AWD1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ec99e5d3bc6d63237978753b8f4e5fb">stm32l476xx.h</a></li>
<li>ADC_ISR_AWD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696">stm32l476xx.h</a></li>
<li>ADC_ISR_AWD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f">stm32l476xx.h</a></li>
<li>ADC_ISR_AWD2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a97bdc9663ce09aec4255a0b195293d">stm32l476xx.h</a></li>
<li>ADC_ISR_AWD3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f">stm32l476xx.h</a></li>
<li>ADC_ISR_AWD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5">stm32l476xx.h</a></li>
<li>ADC_ISR_AWD3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6800606914bab819905dd54bb7132928">stm32l476xx.h</a></li>
<li>ADC_ISR_EOC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">stm32l476xx.h</a></li>
<li>ADC_ISR_EOC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">stm32l476xx.h</a></li>
<li>ADC_ISR_EOC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0383b50a0b7c34b07143b4babf541f4a">stm32l476xx.h</a></li>
<li>ADC_ISR_EOS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">stm32l476xx.h</a></li>
<li>ADC_ISR_EOS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">stm32l476xx.h</a></li>
<li>ADC_ISR_EOS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2abd0a8f62130cb6ad98665158cfd5c">stm32l476xx.h</a></li>
<li>ADC_ISR_EOSMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">stm32l476xx.h</a></li>
<li>ADC_ISR_EOSMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">stm32l476xx.h</a></li>
<li>ADC_ISR_EOSMP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad6d6d7f86820ba6a5601ce928859372">stm32l476xx.h</a></li>
<li>ADC_ISR_JEOC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga399f91d7a99478c39f3b1af135aa2d74">stm32l476xx.h</a></li>
<li>ADC_ISR_JEOC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga494345d2e70ffc08c3a44d9df419d54f">stm32l476xx.h</a></li>
<li>ADC_ISR_JEOC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a7cbfbcab9ec9ba48a08858253d3c58">stm32l476xx.h</a></li>
<li>ADC_ISR_JEOS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada657b2ea5dcfce0c60ea6c9a0018da4">stm32l476xx.h</a></li>
<li>ADC_ISR_JEOS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05f3bc591a821e3910266054a4839eb5">stm32l476xx.h</a></li>
<li>ADC_ISR_JEOS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c141366f5eb12af614b1b918705d780">stm32l476xx.h</a></li>
<li>ADC_ISR_JQOVF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6a4052be04c997a1cab7082f27f6fc">stm32l476xx.h</a></li>
<li>ADC_ISR_JQOVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2666319ac1137734a439fa19679cf13">stm32l476xx.h</a></li>
<li>ADC_ISR_JQOVF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f17107de302b254c57a424811229387">stm32l476xx.h</a></li>
<li>ADC_ISR_OVR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">stm32l476xx.h</a></li>
<li>ADC_ISR_OVR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">stm32l476xx.h</a></li>
<li>ADC_ISR_OVR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdbc3d6b8db4b5680d83ad61b6484d4">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20bbc6ec9c0b29091f695ee8ba777395">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa35739c9b06dca1ad930886d4bd1f92c">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga630211e05706fbead495f471a6c45b0f">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13a1885ff70859484dea35c92911f88f">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03be91eae8c5f91923d3f6be1a7e3000">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga939a254473cbeb48a4f5409aff03a22b">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78a999861d07b26419eac3f7864e8582">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4906ba5c48cd848b1b2c5f364aa41d09">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3488e839fd87aa40dfb50fafd204e1e3">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga323fee0db075c5bc82666f1e5b55d015">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac483ac3f0c8fd824c98e229356c0df95">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdf982e6d802d5d6ad7f9c6f9623b908">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab00d61a3e0b153d6c9b5c560e01af221">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cccca124d592de2e91fbdf48d2e6ba4">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36494ccaf087750af50052b8e71c7c0">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0970efab81e06caab040e9246858303f">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d">stm32l476xx.h</a></li>
<li>ADC_JDR1_JDATA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb0c0f7960a790d485b1ae99aed0e8c7">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga452e02ccb000386a15d20ed728b2849c">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5035246176ff6e3302e6b7fc6884d68e">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c42f0f147c8a3d624922e573ed7fb33">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11e9130a6d87c6a24ffb363d1d6e2b22">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e0829c58969816523108f2740f6bf36">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45cb477791616e2376dffdafa8153f5f">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a073f02125354e5e67e88ed6a0c6eb9">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb24f0641ef9363be2a9cb4351b445cb">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5ea74c57bae6a39c9cfa543c035169">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0398cf9899f443e76d726ce5916798e">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8480ad41a2510c157c549a433b07e441">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf330256dd858cc83f00b3701486be8d">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6057cdf9911b02a12098a0f08182a8c0">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3619875334b6279ea0079f207b056c33">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb58fcc7145a25828db2689897ec623">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99fc2cf74cd39e4b873ad82adaf5b918">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670">stm32l476xx.h</a></li>
<li>ADC_JDR2_JDATA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e02f5dbe30f9da55c112634b5636b3d">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac62aae27b59bf2695d133c1dff18b78a">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8662a7a910bb25f0b188777e2ff87dc9">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga905d55a8d0a16d5d4f905f6d6e602f05">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94208bd20c01aa52303e1abf35308e69">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6f17b2482956c86526fda4f4e0a0dce">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92ba57f97141b32cb4e899f7e15a82ac">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94bd5f6ba03eec068ccc134b341ede83">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9970b6020ec225c127b8bcf129d4d">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92d6bac4b8a03dbd68c2b6b7b1b5742f">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3b59ce244d62fb46cb393d135482c81">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40d3508ec373817749115447a3b81d4a">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08d5a0a35f3bcc74082a789c776bc2d8">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec18427b22b891d653b476f019f63a5c">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad4525dc2e44f745e2fafee6af9a60d8">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae032db7d495b77190b7bf0796a701de4">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5ee7b3e3c0a305fe0298cefcd85d16f">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683">stm32l476xx.h</a></li>
<li>ADC_JDR3_JDATA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga382b9639cc85f4dc0c4603b83e4e3246">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55faccfece20f539ec023dfccc4236ec">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf987953abf8b057cd48b26684ad7677e">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a566158f0b14ad5ef30f55d4fbf33e0">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46adc997e8faec19dfb8ff9f179c38b4">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdf1ea5e9919cd63dda2cf87d213e745">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3795a00aa85dfebe400656601c01287b">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b33dbd0c18e498c04b30a3780338cea">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7e8a3c7d3e2eb6d2414edf694aa62c4">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacbebed8b24a63db6bb3d25a4ca4f364">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81c24e98224492dbfacb519d2ee1349e">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89adb17d7dfceee6e4cc2c7ce17d5058">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga799950b05cc6785b033678a90480f2f9">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04a89c2e10c31ce3d111da8413c9c3d">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b06de2d4b10e5454971446bf5779a75">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea8ede58d7ed87682155b50e89feefd8">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f456cdb859f59db600d839564b0ae5">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef">stm32l476xx.h</a></li>
<li>ADC_JDR4_JDATA_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa993f3df2df14e7be95b96543bd4873f">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTEN_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f52a4af826de1bcfa5cd6db9d3e7ce8">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTEN_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e81ea3a379455b49cc3d40fb431cbb6">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc3fed84855675ca9a8d056aa9eaf17">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae44549c0712b73dca2bf8685f270623d">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcbc123a8fab93405a5defde61fc5c0b">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17e399d531a12e42861ea7749bde5dc1">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c313e13190298bb35cc7f2c0af33bcf">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTSEL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4ed510fc95d191754a981fc26a2a3e7">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdba60b235a884cc77321c6382515a4">stm32l476xx.h</a></li>
<li>ADC_JSQR_JEXTSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43a8187287a51b6bc2814e88c13e7a27">stm32l476xx.h</a></li>
<li>ADC_JSQR_JL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">stm32l476xx.h</a></li>
<li>ADC_JSQR_JL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">stm32l476xx.h</a></li>
<li>ADC_JSQR_JL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">stm32l476xx.h</a></li>
<li>ADC_JSQR_JL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">stm32l476xx.h</a></li>
<li>ADC_JSQR_JL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ1_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ1_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ1_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ2_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ2_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ2_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ3_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ3_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ3_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ4_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ4_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ4_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">stm32l476xx.h</a></li>
<li>ADC_JSQR_JSQ4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a">stm32l476xx.h</a></li>
<li>ADC_MULTIMODE_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2d417bccd8d576e16729c3e5a25cb8">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5213c3bd815c20ed779ad375dee3771f">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe487e2a9ac6c29d0a32dc556515c54">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab3de2a27e58d9864c56a9b750f3f3e7">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ad9524f45565cc5ab562a793fe6beb7">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace9be16d1121ae0468126a2af3005dc7">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffaa1433d64fe20128707c46a4100c8">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee81078fcb1cac2dd87c4039a4b8e22a">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e60e5e3fee0182d6861c48ec507a42b">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b537eee8b5d56c59b49a47f8f4cc2c2">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada5c06e2c758ce50fc86aa925e199aef">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga892746923b1357d2d72ac7f679afc5e1">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeff933e766afe682e11a1de5050830c3">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_CH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_CH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6771691b66263d52d2237c02e028c9ca">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_CH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28da6c98439636c6b3d62124b2ddf340">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_CH_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c32b982991b0a905496e92670bab448">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_CH_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2207887ce2435a8928e4018b6f9ed4b9">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_CH_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ac01cb6adf46ec13ebf4e3d553e4aa1">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_CH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fed1f61392a2ef3e37ae5209dd1d128">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_CH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6019ba474e588f4b2d79d2479b5d05d1">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e3b2b0a3bf4cc518f51f152bc6e8be4">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc4301d5cc137d003ed825192a00d57c">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1baece300161b812b7d25e9068b4914">stm32l476xx.h</a></li>
<li>ADC_OFR1_OFFSET1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa91c880a62a6c04b37f1b8810df1ecc8">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fed0b6e4a2e124d5d43237645c2602f">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86682d244766d197e1184c786aff6ace">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacca7eeac7b9b2f38c1cdea8d5667be75">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a806040986c09e143b5487179321802">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3131174158542048297b73f14b3a58d">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6d4eba692aad2900d92a81b0f041254">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28fd43478059f95548cd9b2f446b4e0b">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e93ffc6e4b2d5841fcd707c523a3358">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad855e14e2662d3a652392af262c8dec8">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga039e13998a97d231eb9bc2f715fe8964">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b59a99a69695331d7a6f131703e05c6">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0ca18400591614b66a04645b2159c23">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_CH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_CH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1dc052ac4abb4db53d9985b228ad701">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_CH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad971b55b660ad3ec7b454d3e1177e1a7">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_CH_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f8e1fc9496f1ae21bb90d3147b63fa">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_CH_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2a4088f69ffb20ac59a3149d09ce52a">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_CH_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0226029046cf5cb2982ee7050eb69653">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_CH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa4b36fb250d4ab3f884dfb4d6c83513">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_CH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75b99d06a2f25e2af19304ed69299900">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5b676fe37139fb1a3d265b19639edb">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5ddcb4c0a99ba82efb17440e3b0575">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3d633cb4c3e66b8c4515afa3b360b30">stm32l476xx.h</a></li>
<li>ADC_OFR2_OFFSET2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0893c3c82b130bfd1155857a2158644a">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41999486ba29e575fd31138826485023">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ece298a4bb5043e942196bcdde97702">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf80af40e83e0c3b58ebc26f1db242018">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f2fa7ab450277a0bdf1c950816446c7">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ae6d0bed882f993185c347e5cf3b1b">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d99180a56c89859c60910a70cda955b">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6099b9c5f8ab2677f64a5b2baefec4c9">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaecf54b4c5545403792c77252f44f15">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a862af4dfcbb5e950e5e1a3a935918d">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31a5710d601d40283e67f6df9ced666c">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9694bacc932fcb34f019426890ca8e6b">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31c320788c0c762d67622d7a64f9c3fc">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_CH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_CH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10219b5b71df792c91e0c0225c54553a">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_CH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga588c61f2002a84aa6e9e9d2bdf16869d">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_CH_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16d8df2d7afe5329e166204a09fa34da">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_CH_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dab5a0c331787fdd6b3d7c644591605">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_CH_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19b05333761452e464db71b14c95dac7">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_CH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcb2e2377f0d2e1b87fac77f8a921461">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_CH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5b5b7a5a85356f25be2b2d54cb2bc4c">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ebb3745e59269f59610f28c0768c7b3">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ddee96f01f6c0f755044057b2fdc62">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2df157f029f00a635b17333ffc4ecbdf">stm32l476xx.h</a></li>
<li>ADC_OFR3_OFFSET3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed0ec6c7986cd519a52f12f03ad1a1b">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26450a24b51cd7bc4dcc68ffaad82c88">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga288943fe7b92dab8bd9bb56d9d9d6017">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04dd8fc20a4972efea31f769581e7281">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5b45f4eadb682bc747dcd2fcc972b1">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd522b3a85763b7d41ea5ce0daeab25c">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6dd66b711d801739c47a7a84dbd56c88">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace023a4ddcc9763bbc5893dcc492f962">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace7caf0abbccacefb50fa570b51c6f8a">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99b14202b4f786dd15843fc46ee56b7f">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga702e9d09f3d40b021d37228990ce3328">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc7a0d2a6d1dabad9338a992be5efc03">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ee576252d705d94389050950fa366b">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_CH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_CH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecdfa92877cf83783f1f17f5b7a0fcc">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_CH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d46cbe6b27cd681be2722f4579c9b87">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_CH_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63f2ba426a708b67c23976659bae1cf4">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_CH_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1b03079a82bf8cbf7dea7b68e35075b">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_CH_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78250ff66fd8c6a6c58f918ffc01a160">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_CH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85cfb68712505fe5b103b3ea8facbd7b">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_CH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bd1760cbfcc7109b96635622c4729d5">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14c27ee14afe9beb4f22d14dd7a3d72f">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad017b2c0cb0678b321e143bdb7f97574">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7d88bc4f3ab00f3ca6fddb167dfc122">stm32l476xx.h</a></li>
<li>ADC_OFR4_OFFSET4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a8d2f04e44ad5ca9fd95689a9301a60">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP0_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac566e39c3b86efc909500a9588942413">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP0_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1d81691982d91f9224767bb5784a391">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP0_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4642472560d0667a1c61619184cbf028">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3178223e998eaa1910b2bc57534be358">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47f03d56ce87f27e70a1e585f029c35b">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dae73eb7d9bfa25033b021296f57083">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc93f54c3087634329ec7e864388c0a">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP1_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01d9e4584f7c66fbdab22580ac297918">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga495929da331dc8c49ca02e1511653b57">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a3ad426f07cbe0d6cc08135cfdae30">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbd8fd3aa5b0fdf0feef37eab7289124">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac570af6315b4fdda16202c59066a84f8">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP2_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3c20e357f2b828bc648dd38fc949e9c">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3654835327c3e21e839985eea7a50c54">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc8bd1220a6bb466299d323edfca2d">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga135939802c1085c3ffe367f7eba4289b">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1af0b2b7284b7c5e6d22058da2e973">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP3_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga027f68900560979cd0dac4c61d0328ed">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c91b4425e052fb99de6ad5a8b6467d4">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf52091fea96711632ee42dc6eb2a6fb4">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05f3bb7d0882d3652c15ff34fcc5e805">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95745ecc6926a2eda3ae6121846dba99">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP4_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b45c90f2b61502d246fb8ad87ec109c">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga572943d24d3d77b30378b72259a0ef20">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fcc9e5c7743f44a2de7d093e17c0adc">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0167a630d2a1cfa980574c82d1aa6bbb">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab561bae47260b54f285d0e4b242e51">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP5_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f80920dd8e4bd26b117b2cecf7e135">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4159a76c2886b68621725d9de6eeec46">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54dbfc1138c3af44893a945f7417979e">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d3d93662896f81d20d879d1e42f036a">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3a98cd87ebc60a90d91137462a5608">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP6_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee77200264c0a8f0ab3c2eeb250e9e76">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aec661b1c16744f8f56459166bc1f48">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0caf1d67fd9c87c9146ecf3cdb8ba990">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68c8a6b2e2604fef144de8c9752743c6">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b96aff1fdca529774066740e2ddcbfd">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP7_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ed1fcfd6c79a585f8fd442595c81be6">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga878a6a4d1e0415217e65e426a2e0b2de">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2dcc84f18d18e1fb7cc07ca9d5c56c3">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21e61794b5b383f65324c3aae9a0049c">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9109ccdc0dda8b90df6b0868a72155f4">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP8_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ccd76eb0915fef45bf6f4ea99e89c7">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4634b55ab6417e28a394bcdcd389c952">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40633e70260ca3bb8d709de87a674f17">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc9ae5d202932eac4af8975829111e0c">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac1925c138e5abd9433e73c5b3858baa">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP9_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3d6ef8ed13f8bf9733179396f558a5">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5886181cc3ac6ae5ece59319bcf59631">stm32l476xx.h</a></li>
<li>ADC_SMPR1_SMP9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga345cb4839a49db915453976f3b8864c6">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP10_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacac417606d3498e87a0891036fec22c2">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP11_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga656748b78dc96c41a046562a21b1cf60">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP12_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b08955cebcdfbb9b24fce0473fd4595">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP13_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb2d7eb6cf205f6a2ab0e06eea2bf8a2">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP14_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa49c576f9e3468d780f6d058fa5986bb">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP15_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8260aec6d12db7c4f36e99c2e4f6c04a">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP16_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP16_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP16_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP16_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP16_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad438ceb4e200d64b9ca89c147d1e1b99">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP17_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP17_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP17_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP17_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP17_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06c2336e96456284394e2edcf7d86c53">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP18_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP18_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP18_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP18_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3">stm32l476xx.h</a></li>
<li>ADC_SMPR2_SMP18_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19b90db43754837154be4d227995bd26">stm32l476xx.h</a></li>
<li>ADC_SQR1_L&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">stm32l476xx.h</a></li>
<li>ADC_SQR1_L_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">stm32l476xx.h</a></li>
<li>ADC_SQR1_L_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">stm32l476xx.h</a></li>
<li>ADC_SQR1_L_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">stm32l476xx.h</a></li>
<li>ADC_SQR1_L_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">stm32l476xx.h</a></li>
<li>ADC_SQR1_L_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">stm32l476xx.h</a></li>
<li>ADC_SQR1_L_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5007c22b52a990d59edc308db4aa7e0e">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d39791a254c747d7fc563ef2835a25d">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ1_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a53d42007635294719b5693c952d9a2">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ1_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7d8280dceec8e6d639b833f4b95071b">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ1_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2c76753c6a1f558daf51306509b1ae">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga493e2bed9826e8656de8a78d6342a841">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeeb076bbba10c059697ab4da7e7f42aa">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989924c002433367cc6f37b0c607b3ab">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc7e21751a905a670a9063621539373b">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ2_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4e1157841449c278c8bd4934ec4753f">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ2_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga553275f2c613beab2dd8831c13bcbdee">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ2_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85137fd8238de4ec77ae677bbe4a744b">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaea393f3c02ce20146925440868fb1f">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga568b56e302ddfbe111f40646687cff3b">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09654a4d05c16c32e00747df3b95f73d">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ3_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43e3000a620505c83df4a22ce5999a5f">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ3_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a69f9692300a6928f1849270dba9f04">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ3_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2fd07904b3f9cb2b40aa07f76e16e6a">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0cc76d373489a7be43052a7e61c0359">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ4_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb003f3b7e8d3a230cf4142073530a4">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ4_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44a1f4c32b74f4667792398a0d29136f">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ4_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73931ce6ed6335310849923555adc310">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ4_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga801e01f1894057870a05a1c9972d814a">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ4_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fa5c7dca8607c798ab9c2f759707ec">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb">stm32l476xx.h</a></li>
<li>ADC_SQR1_SQ4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4315d28d66e85ab77fa4f3a2410e7a7">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ5_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ac54c7cf718ace4ea1da71f92a7f7e9">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ5_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca546c00944585ead8ac5cc31ca12e5">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ5_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f73b3de68f2443e1cff75b6a191654">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ5_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab3e92554b922734bd18089a6e8ad36">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ5_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3de0cbaeece893f7520c4461035e4e70">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga747326d08c8c3f116a2545fefcce364a">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ6_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae942db459355fae1c00115036f8960">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ6_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga020e35f63b9c49018bf98e46cf854ded">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ6_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50c52bce328fdd2bb57e243ea617554c">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ6_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4877dfb909e7df70c52261f8d51e32c">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ6_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52e5ac2144b1253dcc5c1ab28177ca20">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9429038964d6bbec803d114c73cfa6e">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9394e33f6018da573007de4b2b6b9afe">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ7_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ7_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ7_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ7_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ7_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ8_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ8_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ8_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ8_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ8_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ9_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ9_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ9_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ9_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ9_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a">stm32l476xx.h</a></li>
<li>ADC_SQR2_SQ9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ10_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2447e3d0233b503d22c25a008dbd6bb2">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ10_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga746fb81840cfee527ad71abeea7e16c1">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ10_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad868e3e146ea4018c6712b7b5e5c917c">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ10_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43376bf9f160fb90ace40cf271ac98b9">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ10_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf540f93e6895ca3a0d924c07281c3231">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbd343dc4d904b45555858cd88737791">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f684bb965d71438886ddea5982b6570">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ11_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65dc4b1ae0f46728af8625948d5c9c7">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ11_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc0f722bf58a73bd56cf871d2c6944d">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ11_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5931d581d840109eb43b27e1e9700196">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ11_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fd2cba7aa9266b5c230cf72ced3213d">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ11_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3df184578b8142e10d85420a539c7a">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4212aeb2623145b990fc5ca3ab6b372">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd04faa8e47de613b440b84ba2de6ef9">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ12_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb9b4a95a41b45efdfbabb2c254dff54">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ12_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04b51fe9857ed674dddf0eb3cf7bd1aa">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ12_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad492e4d36d0b1fb6c5a48887d772ea18">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ12_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3daa0897dd698b9a92289657a509211">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ12_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74472cf9b337b11e7394093712ab81ee">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd3de565eb75eef45ca4b1714d0b725f">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8f3d7f48c6e29bf6bfbb7333515bfd7">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ13_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ13_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ13_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ13_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ13_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee0564d33ba33305bd21e0a949487107">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ14_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ14_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ14_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ14_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ14_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7">stm32l476xx.h</a></li>
<li>ADC_SQR3_SQ14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31d372c13876791fec7ae22b294f6306">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ15_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e7757a178103514b6bb17a2d5829f44">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ15_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecc393f44825a919be717c9aa0af726b">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ15_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe8d627766e2892795485ad4258d1a8a">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ15_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad04e2f3a5921812cbc9bd1725e877f3d">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ15_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48b1d4173373befa56ba07cb4d6efa9e">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2595c8459384c97b4673e910922778c5">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b9cc0bdb58cadf483b117a194b17109">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ16_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c87c49d25dd3aa26ab0d3565847d06c">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ16_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8b4799f17a5bd7488a2ea22e05dee36">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ16_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03206a57021b7acf10821cfcd0646a8b">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ16_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga955130a7bd74a23fed2e3520356a0b3c">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ16_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdc929a12c1f98b9df7a5cdcf76d7632">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ16_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1816f43d18d70c9b2330f2b910b1b3f">stm32l476xx.h</a></li>
<li>ADC_SQR4_SQ16_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6112c6828350ee051c57cf03a06e4826">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7">stm32l476xx.h</a></li>
<li>ADC_TR1_HT1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb876d83bea9a745b6dd32d9efc46d00">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545">stm32l476xx.h</a></li>
<li>ADC_TR1_LT1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff008dca1619ebb07b82861fb9003b02">stm32l476xx.h</a></li>
<li>ADC_TR2_HT2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f">stm32l476xx.h</a></li>
<li>ADC_TR2_HT2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74b3b1e829f61faaae29c3c2dda23eef">stm32l476xx.h</a></li>
<li>ADC_TR2_HT2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga026f0d39dff596f96ba18389e3e83c81">stm32l476xx.h</a></li>
<li>ADC_TR2_HT2_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50c72193f37168c1cae5eef1df911935">stm32l476xx.h</a></li>
<li>ADC_TR2_HT2_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a">stm32l476xx.h</a></li>
<li>ADC_TR2_HT2_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db">stm32l476xx.h</a></li>
<li>ADC_TR2_HT2_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5">stm32l476xx.h</a></li>
<li>ADC_TR2_HT2_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga845afafcc3c1121253967b5b565dd317">stm32l476xx.h</a></li>
<li>ADC_TR2_HT2_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8">stm32l476xx.h</a></li>
<li>ADC_TR2_HT2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb94e3f590b0b6f35f94a4f67b03a317">stm32l476xx.h</a></li>
<li>ADC_TR2_HT2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad78eed2b788487ed4dca1bcfe49e991e">stm32l476xx.h</a></li>
<li>ADC_TR2_LT2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144">stm32l476xx.h</a></li>
<li>ADC_TR2_LT2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34ecb878d29b2299faafb578852f8a47">stm32l476xx.h</a></li>
<li>ADC_TR2_LT2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a">stm32l476xx.h</a></li>
<li>ADC_TR2_LT2_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d">stm32l476xx.h</a></li>
<li>ADC_TR2_LT2_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52de181b6536eedc3c69bf8c1d21084d">stm32l476xx.h</a></li>
<li>ADC_TR2_LT2_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597">stm32l476xx.h</a></li>
<li>ADC_TR2_LT2_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d52b371e77f5d5946e086863a07b8d2">stm32l476xx.h</a></li>
<li>ADC_TR2_LT2_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga077bff6b42847a0b971b72c917b99cd8">stm32l476xx.h</a></li>
<li>ADC_TR2_LT2_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5">stm32l476xx.h</a></li>
<li>ADC_TR2_LT2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5">stm32l476xx.h</a></li>
<li>ADC_TR2_LT2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8608b5d32a005c8b358fa2ad65ca8339">stm32l476xx.h</a></li>
<li>ADC_TR3_HT3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7">stm32l476xx.h</a></li>
<li>ADC_TR3_HT3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66cc86fe36a74112a7b665bede79a65e">stm32l476xx.h</a></li>
<li>ADC_TR3_HT3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f529e197af9adba119e8f4d976f8cd">stm32l476xx.h</a></li>
<li>ADC_TR3_HT3_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga608732060caf630f1b0d757e16323ae6">stm32l476xx.h</a></li>
<li>ADC_TR3_HT3_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef">stm32l476xx.h</a></li>
<li>ADC_TR3_HT3_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc5ee924871e9f36610345726a3780e0">stm32l476xx.h</a></li>
<li>ADC_TR3_HT3_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23161cc0272314389f78b5ba9ed36ccc">stm32l476xx.h</a></li>
<li>ADC_TR3_HT3_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1843adaf3799922879d63959750e519">stm32l476xx.h</a></li>
<li>ADC_TR3_HT3_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga794f95d883970ea727a0b649543425f7">stm32l476xx.h</a></li>
<li>ADC_TR3_HT3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f">stm32l476xx.h</a></li>
<li>ADC_TR3_HT3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc0fa5c38a2c80117cbd4235b0aab12">stm32l476xx.h</a></li>
<li>ADC_TR3_LT3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be">stm32l476xx.h</a></li>
<li>ADC_TR3_LT3_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9160eb1deeecf0c7597d911d088ab3b">stm32l476xx.h</a></li>
<li>ADC_TR3_LT3_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612">stm32l476xx.h</a></li>
<li>ADC_TR3_LT3_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0881b45f3505329b69150505fb5189">stm32l476xx.h</a></li>
<li>ADC_TR3_LT3_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e">stm32l476xx.h</a></li>
<li>ADC_TR3_LT3_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93">stm32l476xx.h</a></li>
<li>ADC_TR3_LT3_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33">stm32l476xx.h</a></li>
<li>ADC_TR3_LT3_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11">stm32l476xx.h</a></li>
<li>ADC_TR3_LT3_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c">stm32l476xx.h</a></li>
<li>ADC_TR3_LT3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc0ec961a8f75fc312716aa4f5493d73">stm32l476xx.h</a></li>
<li>ADC_TR3_LT3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa42c5cee63bd4ee8e203b96b4dc12d3b">stm32l476xx.h</a></li>
<li>AHB1PERIPH_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">stm32l476xx.h</a></li>
<li>AHB2PERIPH_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">stm32l476xx.h</a></li>
<li>APB1PERIPH_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">stm32l476xx.h</a></li>
<li>APB2PERIPH_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">stm32l476xx.h</a></li>
<li>APSR_C_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">core_cm4.h</a></li>
<li>APSR_C_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">core_cm4.h</a></li>
<li>APSR_GE_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">core_cm4.h</a></li>
<li>APSR_GE_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc">core_cm4.h</a></li>
<li>APSR_N_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">core_cm4.h</a></li>
<li>APSR_N_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">core_cm4.h</a></li>
<li>APSR_Q_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002">core_cm4.h</a></li>
<li>APSR_Q_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411">core_cm4.h</a></li>
<li>APSR_V_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">core_cm4.h</a></li>
<li>APSR_V_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">core_cm4.h</a></li>
<li>APSR_Z_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">core_cm4.h</a></li>
<li>APSR_Z_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">core_cm4.h</a></li>
<li>ARM_MPU_ACCESS_&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a555b1db969f5c9349e5795c83d643d60">mpu_armv7.h</a></li>
<li>ARM_MPU_ACCESS_DEVICE&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a618e0048505edbffa2acd4a4e31bf965">mpu_armv7.h</a></li>
<li>ARM_MPU_ACCESS_NORMAL&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a2d4fa5b5bd1a5dd080521d85f6aa4746">mpu_armv7.h</a></li>
<li>ARM_MPU_ACCESS_ORDERED&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ae354557cf987b9fc9f6a444e83ec24fd">mpu_armv7.h</a></li>
<li>ARM_MPU_AP_FULL&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a7602141f21093b49b066fbf00c1404de">mpu_armv7.h</a></li>
<li>ARM_MPU_AP_NONE&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a119d3b75afe2f0b541d7fe348d6c6753">mpu_armv7.h</a></li>
<li>ARM_MPU_AP_PRIV&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a451d4d8a51682793cd17fa1e0c6bfac0">mpu_armv7.h</a></li>
<li>ARM_MPU_AP_PRO&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#aedf924cae01b2e697f67f3edc7113a3d">mpu_armv7.h</a></li>
<li>ARM_MPU_AP_RO&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a64e249c7c678144b52493a4b6f8f6b3c">mpu_armv7.h</a></li>
<li>ARM_MPU_AP_URO&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a827544a2fe4aaf34ff06cc120f107ef7">mpu_armv7.h</a></li>
<li>ARM_MPU_ARMV7_H&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a6b829bed5f3be4a67d25f5963b61fa6e">mpu_armv7.h</a></li>
<li>ARM_MPU_CACHEP_NOCACHE&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a3ea1c8c44b68ba9a3286a59f9e632187">mpu_armv7.h</a></li>
<li>ARM_MPU_CACHEP_WB_NWA&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ab5d79c6c0b1e06af07ff5a941b57508f">mpu_armv7.h</a></li>
<li>ARM_MPU_CACHEP_WB_WRA&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#afc7563cb831818460b0e87ae00a410bc">mpu_armv7.h</a></li>
<li>ARM_MPU_CACHEP_WT_NWA&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ada2c26ffe2605826c3cb0ee22ac7588e">mpu_armv7.h</a></li>
<li>ARM_MPU_RASR&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a96b93785c92e2dbcb3a2356c25bf2adc">mpu_armv7.h</a></li>
<li>ARM_MPU_RASR_EX&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a332ed5f8969dd4df6b61c6ae32ec36dc">mpu_armv7.h</a></li>
<li>ARM_MPU_RBAR&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a3fead12dc24a6d00ad53f55a042486ca">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_128B&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ab600272e6ef9505f8737860a2c3dd576">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_128KB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a362c22f584b2822b8f451e356cba39d4">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_128MB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ae8fd2daf98ba641d02ff7ca3978a3ad9">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_16KB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#af7a1b511ea419cb40777e0eaf32cc7e2">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_16MB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#af3f56fa6ceeede9a0106d7f98b27a31e">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_1GB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ac8d05ede24fdfca60537ca47f86dce1d">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_1KB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ae5bf2b5255a76ff6b62dfaed01580e9d">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_1MB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#aa2f3cf8222d50742ff33c94b7c8b3612">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_256B&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ad9d8775a432b076a44a93cbf725e8619">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_256KB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ac489a9c4e5b9cdf9acd7748c9616499b">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_256MB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#acce8e377f172943311b6268118bfcfdf">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_2GB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a8f5d28ac5a55d84a4d0cf271e06bbb19">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_2KB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ad4d916f22b3737207c55b8d0d165caee">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_2MB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a2109105e7e283d5a5cf88772b776e441">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_32B&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a4a775008228aa58703c12d203a70fcdb">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_32KB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a4d0d0ebcc97c9f24618808b66847056a">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_32MB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a8b5fabd9bb7508e14e1bae69529a5853">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_4GB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ace58a7f0428b94180b8e61e29564f408">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_4KB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a0612fe51de2b25b49692290d072d829c">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_4MB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a5d38b84546726a09a19c28f8de770b11">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_512B&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a79a3000f14a4d30b77e513c4db53cbe5">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_512KB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a074f11c22a2c6e4deaf1e8f78717730d">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_512MB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a55ee4d5868b59de98bad7107243c2a95">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_64B&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ab329562fb195f702f3c746d5f37e8998">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_64KB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#ad0c79b123d9c7954c48fda30ef25b609">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_64MB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a8fb3e1bb94b66387331a84c5c488286a">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_8KB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a4ce38a1ed6641648a2d2a66f48dbcb24">mpu_armv7.h</a></li>
<li>ARM_MPU_REGION_SIZE_8MB&#160;:&#160;<a class="el" href="mpu__armv7_8h.html#a62bebf6281c66f54f1d35ca43429c631">mpu_armv7.h</a></li>
<li>ATOMIC_CLEAR_BIT&#160;:&#160;<a class="el" href="group___exported__macros.html#ga08dfef58d3b054b80745eda49e8907fb">stm32l4xx.h</a></li>
<li>ATOMIC_CLEARH_BIT&#160;:&#160;<a class="el" href="group___exported__macros.html#ga72150176ac8514f3a9f71b354d344661">stm32l4xx.h</a></li>
<li>ATOMIC_MODIFY_REG&#160;:&#160;<a class="el" href="group___exported__macros.html#ga89dc36b64605a58fd1666d76b51bde1c">stm32l4xx.h</a></li>
<li>ATOMIC_MODIFYH_REG&#160;:&#160;<a class="el" href="group___exported__macros.html#ga8774e17ec273484ebb30efd3f9307f3a">stm32l4xx.h</a></li>
<li>ATOMIC_SET_BIT&#160;:&#160;<a class="el" href="group___exported__macros.html#ga5daccb3b4245b833e81ff60fd1f4cf80">stm32l4xx.h</a></li>
<li>ATOMIC_SETH_BIT&#160;:&#160;<a class="el" href="group___exported__macros.html#ga567c489b25ec989c6ffcda6e1a49c4c2">stm32l4xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
