
AVRASM ver. 2.1.30  D:\Punya Koko\LPKTA\atmega128 test\List\test5.asm Mon Sep 30 01:39:53 2013

D:\Punya Koko\LPKTA\atmega128 test\List\test5.asm(1061): warning: Register r5 already defined by the .DEF directive
D:\Punya Koko\LPKTA\atmega128 test\List\test5.asm(1062): warning: Register r4 already defined by the .DEF directive
D:\Punya Koko\LPKTA\atmega128 test\List\test5.asm(1063): warning: Register r7 already defined by the .DEF directive
D:\Punya Koko\LPKTA\atmega128 test\List\test5.asm(1064): warning: Register r6 already defined by the .DEF directive
D:\Punya Koko\LPKTA\atmega128 test\List\test5.asm(1065): warning: Register r9 already defined by the .DEF directive
D:\Punya Koko\LPKTA\atmega128 test\List\test5.asm(1066): warning: Register r8 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega128
                 ;Program type             : Application
                 ;Clock frequency          : 11.059200 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 1024 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4351
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _rx_wr_index0=R5
                 	.DEF _rx_rd_index0=R4
                 	.DEF _rx_counter0=R7
                 	.DEF _tx_wr_index0=R6
                 	.DEF _tx_rd_index0=R9
                 	.DEF _tx_counter0=R8
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 005d 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0090 	JMP  _usart0_rx_isr
000026 940c 0000 	JMP  0x00
000028 940c 00af 	JMP  _usart0_tx_isr
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
000046 2710
000047 03e8
000048 0064
000049 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00004a 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00004b 1000
00004c 0100
00004d 0010
00004e 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00004f 0000      	.DW  0x0000
                 
                 _0x2000060:
D:\Punya Koko\LPKTA\atmega128 test\List\test5.asm(1122): warning: .cseg .db misalignment - padding zero byte
000050 0001      	.DB  0x1
                 _0x2000000:
000051 4e2d
000052 4e41
000053 4900
000054 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
D:\Punya Koko\LPKTA\atmega128 test\List\test5.asm(1125): warning: .cseg .db misalignment - padding zero byte
000055 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000056 0001      	.DW  0x01
000057 0002      	.DW  0x02
000058 009e      	.DW  __REG_BIT_VARS*2
                 
000059 0001      	.DW  0x01
00005a 054f      	.DW  __seed_G100
00005b 00a0      	.DW  _0x2000060*2
                 
                 _0xFFFFFFFF:
00005c 0000      	.DW  0
                 
                 __RESET:
00005d 94f8      	CLI
00005e 27ee      	CLR  R30
00005f bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000060 e0f1      	LDI  R31,1
000061 bff5      	OUT  MCUCR,R31
000062 bfe5      	OUT  MCUCR,R30
000063 93e0 006c 	STS  XMCRB,R30
                 
                 ;DISABLE WATCHDOG
000065 e1f8      	LDI  R31,0x18
000066 bdf1      	OUT  WDTCR,R31
000067 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000068 e08d      	LDI  R24,(14-2)+1
000069 e0a2      	LDI  R26,2
00006a 27bb      	CLR  R27
                 __CLEAR_REG:
00006b 93ed      	ST   X+,R30
00006c 958a      	DEC  R24
00006d f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00006e e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00006f e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000070 e0a0      	LDI  R26,LOW(__SRAM_START)
000071 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000072 93ed      	ST   X+,R30
000073 9701      	SBIW R24,1
000074 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000075 eaec      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000076 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000077 9185      	LPM  R24,Z+
000078 9195      	LPM  R25,Z+
000079 9700      	SBIW R24,0
00007a f061      	BREQ __GLOBAL_INI_END
00007b 91a5      	LPM  R26,Z+
00007c 91b5      	LPM  R27,Z+
00007d 9005      	LPM  R0,Z+
00007e 9015      	LPM  R1,Z+
00007f 01bf      	MOVW R22,R30
000080 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000081 9005      	LPM  R0,Z+
000082 920d      	ST   X+,R0
000083 9701      	SBIW R24,1
000084 f7e1      	BRNE __GLOBAL_INI_LOOP
000085 01fb      	MOVW R30,R22
000086 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
000087 bf8b      	OUT  RAMPZ,R24
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000088 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000089 bfed      	OUT  SPL,R30
00008a e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00008b bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00008c e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00008d e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00008e 940c 00ec 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 9/30/2013
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega128
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 11.059200 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*****************************************************/
                 ;
                 ;#include <mega128.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;#include <stdlib.h>
                 ;
                 ;#ifndef RXB8
                 ;#define RXB8 1
                 ;#endif
                 ;
                 ;#ifndef TXB8
                 ;#define TXB8 0
                 ;#endif
                 ;
                 ;#ifndef UPE
                 ;#define UPE 2
                 ;#endif
                 ;
                 ;#ifndef DOR
                 ;#define DOR 3
                 ;#endif
                 ;
                 ;#ifndef FE
                 ;#define FE 4
                 ;#endif
                 ;
                 ;#ifndef UDRE
                 ;#define UDRE 5
                 ;#endif
                 ;
                 ;#ifndef RXC
                 ;#define RXC 7
                 ;#endif
                 ;
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;
                 ;// USART0 Receiver buffer
                 ;#define RX_BUFFER_SIZE0 8
                 ;char rx_buffer0[RX_BUFFER_SIZE0];
                 ;
                 ;#if RX_BUFFER_SIZE0 <= 256
                 ;unsigned char rx_wr_index0,rx_rd_index0,rx_counter0;
                 ;#else
                 ;unsigned int rx_wr_index0,rx_rd_index0,rx_counter0;
                 ;#endif
                 ;
                 ;// This flag is set on USART0 Receiver buffer overflow
                 ;bit rx_buffer_overflow0;
                 ;
                 ;// USART0 Receiver interrupt service routine
                 ;interrupt [USART0_RXC] void usart0_rx_isr(void)
                 ; 0000 004E {
                 
                 	.CSEG
                 _usart0_rx_isr:
000090 93ea      	ST   -Y,R30
000091 93fa      	ST   -Y,R31
000092 b7ef      	IN   R30,SREG
000093 93ea      	ST   -Y,R30
                 ; 0000 004F char status,data;
                 ; 0000 0050 status=UCSR0A;
000094 931a      	ST   -Y,R17
000095 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
000096 b11b      	IN   R17,11
                 ; 0000 0051 data=UDR0;
000097 b10c      	IN   R16,12
                 ; 0000 0052 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000098 2fe1      	MOV  R30,R17
000099 71ec      	ANDI R30,LOW(0x1C)
00009a f489      	BRNE _0x3
                 ; 0000 0053    {
                 ; 0000 0054    rx_buffer0[rx_wr_index0++]=data;
00009b 2de5      	MOV  R30,R5
00009c 9453      	INC  R5
00009d e0f0      	LDI  R31,0
00009e 50e0      	SUBI R30,LOW(-_rx_buffer0)
00009f 4ffb      	SBCI R31,HIGH(-_rx_buffer0)
0000a0 8300      	ST   Z,R16
                 ; 0000 0055 #if RX_BUFFER_SIZE0 == 256
                 ; 0000 0056    // special case for receiver buffer size=256
                 ; 0000 0057    if (++rx_counter0 == 0)
                 ; 0000 0058       {
                 ; 0000 0059 #else
                 ; 0000 005A    if (rx_wr_index0 == RX_BUFFER_SIZE0) rx_wr_index0=0;
0000a1 e0e8      	LDI  R30,LOW(8)
0000a2 15e5      	CP   R30,R5
0000a3 f409      	BRNE _0x4
0000a4 2455      	CLR  R5
                 ; 0000 005B    if (++rx_counter0 == RX_BUFFER_SIZE0)
                 _0x4:
0000a5 9473      	INC  R7
0000a6 e0e8      	LDI  R30,LOW(8)
0000a7 15e7      	CP   R30,R7
0000a8 f419      	BRNE _0x5
                 ; 0000 005C       {
                 ; 0000 005D       rx_counter0=0;
0000a9 2477      	CLR  R7
                 ; 0000 005E #endif
                 ; 0000 005F       rx_buffer_overflow0=1;
0000aa 9468      	SET
0000ab f820      	BLD  R2,0
                 ; 0000 0060       }
                 ; 0000 0061    }
                 _0x5:
                 ; 0000 0062 }
                 _0x3:
0000ac 9109      	LD   R16,Y+
0000ad 9119      	LD   R17,Y+
0000ae c012      	RJMP _0x1B
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART0 Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0069 {
                 ; 0000 006A char data;
                 ; 0000 006B while (rx_counter0==0);
                 ;	data -> R17
                 ; 0000 006C data=rx_buffer0[rx_rd_index0++];
                 ; 0000 006D #if RX_BUFFER_SIZE0 != 256
                 ; 0000 006E if (rx_rd_index0 == RX_BUFFER_SIZE0) rx_rd_index0=0;
                 ; 0000 006F #endif
                 ; 0000 0070 #asm("cli")
                 ; 0000 0071 --rx_counter0;
                 ; 0000 0072 #asm("sei")
                 ; 0000 0073 return data;
                 ; 0000 0074 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART0 Transmitter buffer
                 ;#define TX_BUFFER_SIZE0 8
                 ;char tx_buffer0[TX_BUFFER_SIZE0];
                 ;
                 ;#if TX_BUFFER_SIZE0 <= 256
                 ;unsigned char tx_wr_index0,tx_rd_index0,tx_counter0;
                 ;#else
                 ;unsigned int tx_wr_index0,tx_rd_index0,tx_counter0;
                 ;#endif
                 ;
                 ;// USART0 Transmitter interrupt service routine
                 ;interrupt [USART0_TXC] void usart0_tx_isr(void)
                 ; 0000 0084 {
                 _usart0_tx_isr:
0000af 93ea      	ST   -Y,R30
0000b0 93fa      	ST   -Y,R31
0000b1 b7ef      	IN   R30,SREG
0000b2 93ea      	ST   -Y,R30
                 ; 0000 0085 if (tx_counter0)
0000b3 2088      	TST  R8
0000b4 f061      	BREQ _0xA
                 ; 0000 0086    {
                 ; 0000 0087    --tx_counter0;
0000b5 948a      	DEC  R8
                 ; 0000 0088    UDR0=tx_buffer0[tx_rd_index0++];
0000b6 2de9      	MOV  R30,R9
0000b7 9493      	INC  R9
0000b8 e0f0      	LDI  R31,0
0000b9 5fe8      	SUBI R30,LOW(-_tx_buffer0)
0000ba 4ffa      	SBCI R31,HIGH(-_tx_buffer0)
0000bb 81e0      	LD   R30,Z
0000bc b9ec      	OUT  0xC,R30
                 ; 0000 0089 #if TX_BUFFER_SIZE0 != 256
                 ; 0000 008A    if (tx_rd_index0 == TX_BUFFER_SIZE0) tx_rd_index0=0;
0000bd e0e8      	LDI  R30,LOW(8)
0000be 15e9      	CP   R30,R9
0000bf f409      	BRNE _0xB
0000c0 2499      	CLR  R9
                 ; 0000 008B #endif
                 ; 0000 008C    }
                 _0xB:
                 ; 0000 008D }
                 _0xA:
                 _0x1B:
0000c1 91e9      	LD   R30,Y+
0000c2 bfef      	OUT  SREG,R30
0000c3 91f9      	LD   R31,Y+
0000c4 91e9      	LD   R30,Y+
0000c5 9518      	RETI
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART0 Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 0094 {
                 _putchar:
                 ; 0000 0095 while (tx_counter0 == TX_BUFFER_SIZE0);
                 ;	c -> Y+0
                 _0xC:
0000c6 e0e8      	LDI  R30,LOW(8)
0000c7 15e8      	CP   R30,R8
0000c8 f3e9      	BREQ _0xC
                 ; 0000 0096 #asm("cli")
0000c9 94f8      	cli
                 ; 0000 0097 if (tx_counter0 || ((UCSR0A & DATA_REGISTER_EMPTY)==0))
0000ca 2088      	TST  R8
0000cb f411      	BRNE _0x10
0000cc 995d      	SBIC 0xB,5
0000cd c00d      	RJMP _0xF
                 _0x10:
                 ; 0000 0098    {
                 ; 0000 0099    tx_buffer0[tx_wr_index0++]=c;
0000ce 2de6      	MOV  R30,R6
0000cf 9463      	INC  R6
0000d0 e0f0      	LDI  R31,0
0000d1 5fe8      	SUBI R30,LOW(-_tx_buffer0)
0000d2 4ffa      	SBCI R31,HIGH(-_tx_buffer0)
0000d3 81a8      	LD   R26,Y
0000d4 83a0      	STD  Z+0,R26
                 ; 0000 009A #if TX_BUFFER_SIZE0 != 256
                 ; 0000 009B    if (tx_wr_index0 == TX_BUFFER_SIZE0) tx_wr_index0=0;
0000d5 e0e8      	LDI  R30,LOW(8)
0000d6 15e6      	CP   R30,R6
0000d7 f409      	BRNE _0x12
0000d8 2466      	CLR  R6
                 ; 0000 009C #endif
                 ; 0000 009D    ++tx_counter0;
                 _0x12:
0000d9 9483      	INC  R8
                 ; 0000 009E    }
                 ; 0000 009F else
0000da c002      	RJMP _0x13
                 _0xF:
                 ; 0000 00A0    UDR0=c;
0000db 81e8      	LD   R30,Y
0000dc b9ec      	OUT  0xC,R30
                 ; 0000 00A1 #asm("sei")
                 _0x13:
0000dd 9478      	sei
                 ; 0000 00A2 }
0000de c00b      	RJMP _0x20A0001
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;#define ADC_VREF_TYPE 0x20
                 ;
                 ;// Read the 8 most significant bits
                 ;// of the AD conversion result
                 ;unsigned char read_adc(unsigned char adc_input)
                 ; 0000 00AE {
                 _read_adc:
                 ; 0000 00AF ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
0000df 81e8      	LD   R30,Y
0000e0 62e0      	ORI  R30,0x20
0000e1 b9e7      	OUT  0x7,R30
                 ; 0000 00B0 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 00B1 delay_us(10);
                +
0000e2 e285     +LDI R24 , LOW ( 37 )
                +__DELAY_USB_LOOP :
0000e3 958a     +DEC R24
0000e4 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 37
                 ; 0000 00B2 // Start the AD conversion
                 ; 0000 00B3 ADCSRA|=0x40;
0000e5 9a36      	SBI  0x6,6
                 ; 0000 00B4 // Wait for the AD conversion to complete
                 ; 0000 00B5 while ((ADCSRA & 0x10)==0);
                 _0x14:
0000e6 9b34      	SBIS 0x6,4
0000e7 cffe      	RJMP _0x14
                 ; 0000 00B6 ADCSRA|=0x10;
0000e8 9a34      	SBI  0x6,4
                 ; 0000 00B7 return ADCH;
0000e9 b1e5      	IN   R30,0x5
                 _0x20A0001:
0000ea 9621      	ADIW R28,1
0000eb 9508      	RET
                 ; 0000 00B8 }
                 ;
                 ;// Declare your global variables here
                 ;char s1[9];
                 ;char s2[9];
                 ;char s3[9];
                 ;char s4[9];
                 ;char s5[9];
                 ;char s6[9];
                 ;char s8[9];
                 ;
                 ;void main(void)
                 ; 0000 00C4 {
                 _main:
                 ; 0000 00C5 // Declare your local variables here
                 ; 0000 00C6 
                 ; 0000 00C7 // Input/Output Ports initialization
                 ; 0000 00C8 // Port A initialization
                 ; 0000 00C9 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00CA // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 00CB PORTA=0x00;
0000ec e0e0      	LDI  R30,LOW(0)
0000ed bbeb      	OUT  0x1B,R30
                 ; 0000 00CC DDRA=0x00;
0000ee bbea      	OUT  0x1A,R30
                 ; 0000 00CD 
                 ; 0000 00CE // Port B initialization
                 ; 0000 00CF // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00D0 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 00D1 PORTB=0x00;
0000ef bbe8      	OUT  0x18,R30
                 ; 0000 00D2 DDRB=0x00;
0000f0 bbe7      	OUT  0x17,R30
                 ; 0000 00D3 
                 ; 0000 00D4 // Port C initialization
                 ; 0000 00D5 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00D6 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 00D7 PORTC=0x00;
0000f1 bbe5      	OUT  0x15,R30
                 ; 0000 00D8 DDRC=0x00;
0000f2 bbe4      	OUT  0x14,R30
                 ; 0000 00D9 
                 ; 0000 00DA // Port D initialization
                 ; 0000 00DB // Func7=In Func6=In Func5=In Func4=In Func3=Out Func2=In Func1=In Func0=In
                 ; 0000 00DC // State7=T State6=T State5=T State4=T State3=1 State2=P State1=P State0=P
                 ; 0000 00DD PORTD=0x0F;
0000f3 e0ef      	LDI  R30,LOW(15)
0000f4 bbe2      	OUT  0x12,R30
                 ; 0000 00DE DDRD=0x08;
0000f5 e0e8      	LDI  R30,LOW(8)
0000f6 bbe1      	OUT  0x11,R30
                 ; 0000 00DF 
                 ; 0000 00E0 // Port E initialization
                 ; 0000 00E1 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=Out Func0=In
                 ; 0000 00E2 // State7=T State6=T State5=T State4=T State3=T State2=T State1=1 State0=P
                 ; 0000 00E3 PORTE=0x03;
0000f7 e0e3      	LDI  R30,LOW(3)
0000f8 b9e3      	OUT  0x3,R30
                 ; 0000 00E4 DDRE=0x02;
0000f9 e0e2      	LDI  R30,LOW(2)
0000fa b9e2      	OUT  0x2,R30
                 ; 0000 00E5 
                 ; 0000 00E6 // Port F initialization
                 ; 0000 00E7 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00E8 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 00E9 PORTF=0x00;
0000fb e0e0      	LDI  R30,LOW(0)
0000fc 93e0 0062 	STS  98,R30
                 ; 0000 00EA DDRF=0x00;
0000fe 93e0 0061 	STS  97,R30
                 ; 0000 00EB 
                 ; 0000 00EC // Port G initialization
                 ; 0000 00ED // Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00EE // State4=T State3=T State2=T State1=T State0=T
                 ; 0000 00EF PORTG=0x00;
000100 93e0 0065 	STS  101,R30
                 ; 0000 00F0 DDRG=0x00;
000102 93e0 0064 	STS  100,R30
                 ; 0000 00F1 
                 ; 0000 00F2 // Timer/Counter 0 initialization
                 ; 0000 00F3 // Clock source: System Clock
                 ; 0000 00F4 // Clock value: Timer 0 Stopped
                 ; 0000 00F5 // Mode: Normal top=0xFF
                 ; 0000 00F6 // OC0 output: Disconnected
                 ; 0000 00F7 ASSR=0x00;
000104 bfe0      	OUT  0x30,R30
                 ; 0000 00F8 TCCR0=0x00;
000105 bfe3      	OUT  0x33,R30
                 ; 0000 00F9 TCNT0=0x00;
000106 bfe2      	OUT  0x32,R30
                 ; 0000 00FA OCR0=0x00;
000107 bfe1      	OUT  0x31,R30
                 ; 0000 00FB 
                 ; 0000 00FC // Timer/Counter 1 initialization
                 ; 0000 00FD // Clock source: System Clock
                 ; 0000 00FE // Clock value: Timer1 Stopped
                 ; 0000 00FF // Mode: Normal top=0xFFFF
                 ; 0000 0100 // OC1A output: Discon.
                 ; 0000 0101 // OC1B output: Discon.
                 ; 0000 0102 // OC1C output: Discon.
                 ; 0000 0103 // Noise Canceler: Off
                 ; 0000 0104 // Input Capture on Falling Edge
                 ; 0000 0105 // Timer1 Overflow Interrupt: Off
                 ; 0000 0106 // Input Capture Interrupt: Off
                 ; 0000 0107 // Compare A Match Interrupt: Off
                 ; 0000 0108 // Compare B Match Interrupt: Off
                 ; 0000 0109 // Compare C Match Interrupt: Off
                 ; 0000 010A TCCR1A=0x00;
000108 bdef      	OUT  0x2F,R30
                 ; 0000 010B TCCR1B=0x00;
000109 bdee      	OUT  0x2E,R30
                 ; 0000 010C TCNT1H=0x00;
00010a bded      	OUT  0x2D,R30
                 ; 0000 010D TCNT1L=0x00;
00010b bdec      	OUT  0x2C,R30
                 ; 0000 010E ICR1H=0x00;
00010c bde7      	OUT  0x27,R30
                 ; 0000 010F ICR1L=0x00;
00010d bde6      	OUT  0x26,R30
                 ; 0000 0110 OCR1AH=0x00;
00010e bdeb      	OUT  0x2B,R30
                 ; 0000 0111 OCR1AL=0x00;
00010f bdea      	OUT  0x2A,R30
                 ; 0000 0112 OCR1BH=0x00;
000110 bde9      	OUT  0x29,R30
                 ; 0000 0113 OCR1BL=0x00;
000111 bde8      	OUT  0x28,R30
                 ; 0000 0114 OCR1CH=0x00;
000112 93e0 0079 	STS  121,R30
                 ; 0000 0115 OCR1CL=0x00;
000114 93e0 0078 	STS  120,R30
                 ; 0000 0116 
                 ; 0000 0117 // Timer/Counter 2 initialization
                 ; 0000 0118 // Clock source: System Clock
                 ; 0000 0119 // Clock value: Timer2 Stopped
                 ; 0000 011A // Mode: Normal top=0xFF
                 ; 0000 011B // OC2 output: Disconnected
                 ; 0000 011C TCCR2=0x00;
000116 bde5      	OUT  0x25,R30
                 ; 0000 011D TCNT2=0x00;
000117 bde4      	OUT  0x24,R30
                 ; 0000 011E OCR2=0x00;
000118 bde3      	OUT  0x23,R30
                 ; 0000 011F 
                 ; 0000 0120 // Timer/Counter 3 initialization
                 ; 0000 0121 // Clock source: System Clock
                 ; 0000 0122 // Clock value: Timer3 Stopped
                 ; 0000 0123 // Mode: Normal top=0xFFFF
                 ; 0000 0124 // OC3A output: Discon.
                 ; 0000 0125 // OC3B output: Discon.
                 ; 0000 0126 // OC3C output: Discon.
                 ; 0000 0127 // Noise Canceler: Off
                 ; 0000 0128 // Input Capture on Falling Edge
                 ; 0000 0129 // Timer3 Overflow Interrupt: Off
                 ; 0000 012A // Input Capture Interrupt: Off
                 ; 0000 012B // Compare A Match Interrupt: Off
                 ; 0000 012C // Compare B Match Interrupt: Off
                 ; 0000 012D // Compare C Match Interrupt: Off
                 ; 0000 012E TCCR3A=0x00;
000119 93e0 008b 	STS  139,R30
                 ; 0000 012F TCCR3B=0x00;
00011b 93e0 008a 	STS  138,R30
                 ; 0000 0130 TCNT3H=0x00;
00011d 93e0 0089 	STS  137,R30
                 ; 0000 0131 TCNT3L=0x00;
00011f 93e0 0088 	STS  136,R30
                 ; 0000 0132 ICR3H=0x00;
000121 93e0 0081 	STS  129,R30
                 ; 0000 0133 ICR3L=0x00;
000123 93e0 0080 	STS  128,R30
                 ; 0000 0134 OCR3AH=0x00;
000125 93e0 0087 	STS  135,R30
                 ; 0000 0135 OCR3AL=0x00;
000127 93e0 0086 	STS  134,R30
                 ; 0000 0136 OCR3BH=0x00;
000129 93e0 0085 	STS  133,R30
                 ; 0000 0137 OCR3BL=0x00;
00012b 93e0 0084 	STS  132,R30
                 ; 0000 0138 OCR3CH=0x00;
00012d 93e0 0083 	STS  131,R30
                 ; 0000 0139 OCR3CL=0x00;
00012f 93e0 0082 	STS  130,R30
                 ; 0000 013A 
                 ; 0000 013B // External Interrupt(s) initialization
                 ; 0000 013C // INT0: Off
                 ; 0000 013D // INT1: Off
                 ; 0000 013E // INT2: Off
                 ; 0000 013F // INT3: Off
                 ; 0000 0140 // INT4: Off
                 ; 0000 0141 // INT5: Off
                 ; 0000 0142 // INT6: Off
                 ; 0000 0143 // INT7: Off
                 ; 0000 0144 EICRA=0x00;
000131 93e0 006a 	STS  106,R30
                 ; 0000 0145 EICRB=0x00;
000133 bfea      	OUT  0x3A,R30
                 ; 0000 0146 EIMSK=0x00;
000134 bfe9      	OUT  0x39,R30
                 ; 0000 0147 
                 ; 0000 0148 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0149 TIMSK=0x00;
000135 bfe7      	OUT  0x37,R30
                 ; 0000 014A 
                 ; 0000 014B ETIMSK=0x00;
000136 93e0 007d 	STS  125,R30
                 ; 0000 014C 
                 ; 0000 014D // USART0 initialization
                 ; 0000 014E // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 014F // USART0 Receiver: On
                 ; 0000 0150 // USART0 Transmitter: On
                 ; 0000 0151 // USART0 Mode: Asynchronous
                 ; 0000 0152 // USART0 Baud Rate: 9600
                 ; 0000 0153 UCSR0A=0x00;
000138 b9eb      	OUT  0xB,R30
                 ; 0000 0154 UCSR0B=0xD8;
000139 ede8      	LDI  R30,LOW(216)
00013a b9ea      	OUT  0xA,R30
                 ; 0000 0155 UCSR0C=0x06;
00013b e0e6      	LDI  R30,LOW(6)
00013c 93e0 0095 	STS  149,R30
                 ; 0000 0156 UBRR0H=0x00;
00013e e0e0      	LDI  R30,LOW(0)
00013f 93e0 0090 	STS  144,R30
                 ; 0000 0157 UBRR0L=0x47;
000141 e4e7      	LDI  R30,LOW(71)
000142 b9e9      	OUT  0x9,R30
                 ; 0000 0158 
                 ; 0000 0159 // USART1 initialization
                 ; 0000 015A // USART1 disabled
                 ; 0000 015B UCSR1B=0x00;
000143 e0e0      	LDI  R30,LOW(0)
000144 93e0 009a 	STS  154,R30
                 ; 0000 015C 
                 ; 0000 015D // Analog Comparator initialization
                 ; 0000 015E // Analog Comparator: Off
                 ; 0000 015F // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0160 ACSR=0x80;
000146 e8e0      	LDI  R30,LOW(128)
000147 b9e8      	OUT  0x8,R30
                 ; 0000 0161 SFIOR=0x00;
000148 e0e0      	LDI  R30,LOW(0)
000149 bde0      	OUT  0x20,R30
                 ; 0000 0162 
                 ; 0000 0163 // ADC initialization
                 ; 0000 0164 // ADC Clock frequency: 691.200 kHz
                 ; 0000 0165 // ADC Voltage Reference: AREF pin
                 ; 0000 0166 // Only the 8 most significant bits of
                 ; 0000 0167 // the AD conversion result are used
                 ; 0000 0168 ADMUX=ADC_VREF_TYPE & 0xff;
00014a e2e0      	LDI  R30,LOW(32)
00014b b9e7      	OUT  0x7,R30
                 ; 0000 0169 ADCSRA=0x84;
00014c e8e4      	LDI  R30,LOW(132)
00014d b9e6      	OUT  0x6,R30
                 ; 0000 016A 
                 ; 0000 016B // SPI initialization
                 ; 0000 016C // SPI disabled
                 ; 0000 016D SPCR=0x00;
00014e e0e0      	LDI  R30,LOW(0)
00014f b9ed      	OUT  0xD,R30
                 ; 0000 016E 
                 ; 0000 016F // TWI initialization
                 ; 0000 0170 // TWI disabled
                 ; 0000 0171 TWCR=0x00;
000150 93e0 0074 	STS  116,R30
                 ; 0000 0172 
                 ; 0000 0173 // Global enable interrupts
                 ; 0000 0174 #asm("sei")
000152 9478      	sei
                 ; 0000 0175 
                 ; 0000 0176 while (1)
                 _0x17:
                 ; 0000 0177       {
                 ; 0000 0178       // Place your code here
                 ; 0000 0179         itoa(read_adc(0),s1);
000153 e0e0      	LDI  R30,LOW(0)
000154 940e 01e2 	CALL SUBOPT_0x0
000156 e1e0      	LDI  R30,LOW(_s1)
000157 e0f5      	LDI  R31,HIGH(_s1)
000158 940e 01e9 	CALL SUBOPT_0x1
                 ; 0000 017A         itoa(read_adc(1),s2);
00015a e0e1      	LDI  R30,LOW(1)
00015b 940e 01e2 	CALL SUBOPT_0x0
00015d e1e9      	LDI  R30,LOW(_s2)
00015e e0f5      	LDI  R31,HIGH(_s2)
00015f 940e 01e9 	CALL SUBOPT_0x1
                 ; 0000 017B         itoa(read_adc(2),s3);
000161 e0e2      	LDI  R30,LOW(2)
000162 940e 01e2 	CALL SUBOPT_0x0
000164 e2e2      	LDI  R30,LOW(_s3)
000165 e0f5      	LDI  R31,HIGH(_s3)
000166 940e 01e9 	CALL SUBOPT_0x1
                 ; 0000 017C         itoa(read_adc(3),s4);
000168 e0e3      	LDI  R30,LOW(3)
000169 940e 01e2 	CALL SUBOPT_0x0
00016b e2eb      	LDI  R30,LOW(_s4)
00016c e0f5      	LDI  R31,HIGH(_s4)
00016d 940e 01e9 	CALL SUBOPT_0x1
                 ; 0000 017D         itoa(read_adc(4),s5);
00016f e0e4      	LDI  R30,LOW(4)
000170 940e 01e2 	CALL SUBOPT_0x0
000172 e3e4      	LDI  R30,LOW(_s5)
000173 e0f5      	LDI  R31,HIGH(_s5)
000174 940e 01e9 	CALL SUBOPT_0x1
                 ; 0000 017E         itoa(read_adc(5),s6);
000176 e0e5      	LDI  R30,LOW(5)
000177 940e 01e2 	CALL SUBOPT_0x0
000179 e3ed      	LDI  R30,LOW(_s6)
00017a e0f5      	LDI  R31,HIGH(_s6)
00017b 940e 01e9 	CALL SUBOPT_0x1
                 ; 0000 017F         itoa(read_adc(7),s8);
00017d e0e7      	LDI  R30,LOW(7)
00017e 940e 01e2 	CALL SUBOPT_0x0
000180 e4e6      	LDI  R30,LOW(_s8)
000181 e0f5      	LDI  R31,HIGH(_s8)
000182 940e 01e9 	CALL SUBOPT_0x1
                 ; 0000 0180 
                 ; 0000 0181         puts(s1);putchar(13);
000184 e1e0      	LDI  R30,LOW(_s1)
000185 e0f5      	LDI  R31,HIGH(_s1)
000186 940e 01ed 	CALL SUBOPT_0x2
                 ; 0000 0182         puts(s2);putchar(13);
000188 e1e9      	LDI  R30,LOW(_s2)
000189 e0f5      	LDI  R31,HIGH(_s2)
00018a 940e 01ed 	CALL SUBOPT_0x2
                 ; 0000 0183         puts(s3);putchar(13);
00018c e2e2      	LDI  R30,LOW(_s3)
00018d e0f5      	LDI  R31,HIGH(_s3)
00018e 940e 01ed 	CALL SUBOPT_0x2
                 ; 0000 0184         puts(s4);putchar(13);
000190 e2eb      	LDI  R30,LOW(_s4)
000191 e0f5      	LDI  R31,HIGH(_s4)
000192 940e 01ed 	CALL SUBOPT_0x2
                 ; 0000 0185         puts(s5);putchar(13);
000194 e3e4      	LDI  R30,LOW(_s5)
000195 e0f5      	LDI  R31,HIGH(_s5)
000196 940e 01ed 	CALL SUBOPT_0x2
                 ; 0000 0186         puts(s6);putchar(13);
000198 e3ed      	LDI  R30,LOW(_s6)
000199 e0f5      	LDI  R31,HIGH(_s6)
00019a 940e 01ed 	CALL SUBOPT_0x2
                 ; 0000 0187         puts(s8);putchar(13);
00019c e4e6      	LDI  R30,LOW(_s8)
00019d e0f5      	LDI  R31,HIGH(_s8)
00019e 940e 01ed 	CALL SUBOPT_0x2
                 ; 0000 0188 
                 ; 0000 0189 
                 ; 0000 018A       }
0001a0 cfb2      	RJMP _0x17
                 ; 0000 018B }
                 _0x1A:
0001a1 cfff      	RJMP _0x1A
                 
                 	.CSEG
                 _itoa:
0001a2 91a9          ld   r26,y+
0001a3 91b9          ld   r27,y+
0001a4 91e9          ld   r30,y+
0001a5 91f9          ld   r31,y+
0001a6 9630          adiw r30,0
0001a7 f42a          brpl __itoa0
0001a8 95e0          com  r30
0001a9 95f0          com  r31
0001aa 9631          adiw r30,1
0001ab e26d          ldi  r22,'-'
0001ac 936d          st   x+,r22
                 __itoa0:
0001ad 94e8          clt
0001ae e180          ldi  r24,low(10000)
0001af e297          ldi  r25,high(10000)
0001b0 d00d          rcall __itoa1
0001b1 ee88          ldi  r24,low(1000)
0001b2 e093          ldi  r25,high(1000)
0001b3 d00a          rcall __itoa1
0001b4 e684          ldi  r24,100
0001b5 2799          clr  r25
0001b6 d007          rcall __itoa1
0001b7 e08a          ldi  r24,10
0001b8 d005          rcall __itoa1
0001b9 2f6e          mov  r22,r30
0001ba d010          rcall __itoa5
0001bb 2766          clr  r22
0001bc 936c          st   x,r22
0001bd 9508          ret
                 
                 __itoa1:
0001be 2766          clr	 r22
                 __itoa2:
0001bf 17e8          cp   r30,r24
0001c0 07f9          cpc  r31,r25
0001c1 f020          brlo __itoa3
0001c2 9563          inc  r22
0001c3 1be8          sub  r30,r24
0001c4 0bf9          sbc  r31,r25
0001c5 f7c9          brne __itoa2
                 __itoa3:
0001c6 2366          tst  r22
0001c7 f411          brne __itoa4
0001c8 f016          brts __itoa5
0001c9 9508          ret
                 __itoa4:
0001ca 9468          set
                 __itoa5:
0001cb 5d60          subi r22,-0x30
0001cc 936d          st   x+,r22
0001cd 9508          ret
                 
                 	.DSEG
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _puts:
0001ce 931a      	ST   -Y,R17
                 _0x2020003:
0001cf 81a9      	LDD  R26,Y+1
0001d0 81ba      	LDD  R27,Y+1+1
0001d1 91ed      	LD   R30,X+
0001d2 83a9      	STD  Y+1,R26
0001d3 83ba      	STD  Y+1+1,R27
0001d4 2f1e      	MOV  R17,R30
0001d5 30e0      	CPI  R30,0
0001d6 f021      	BREQ _0x2020005
0001d7 931a      	ST   -Y,R17
0001d8 940e 00c6 	CALL _putchar
0001da cff4      	RJMP _0x2020003
                 _0x2020005:
0001db e0ea      	LDI  R30,LOW(10)
0001dc 93ea      	ST   -Y,R30
0001dd 940e 00c6 	CALL _putchar
0001df 8118      	LDD  R17,Y+0
0001e0 9623      	ADIW R28,3
0001e1 9508      	RET
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer0:
000500           	.BYTE 0x8
                 _tx_buffer0:
000508           	.BYTE 0x8
                 _s1:
000510           	.BYTE 0x9
                 _s2:
000519           	.BYTE 0x9
                 _s3:
000522           	.BYTE 0x9
                 _s4:
00052b           	.BYTE 0x9
                 _s5:
000534           	.BYTE 0x9
                 _s6:
00053d           	.BYTE 0x9
                 _s8:
000546           	.BYTE 0x9
                 __seed_G100:
00054f           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:33 WORDS
                 SUBOPT_0x0:
0001e2 93ea      	ST   -Y,R30
0001e3 940e 00df 	CALL _read_adc
0001e5 e0f0      	LDI  R31,0
0001e6 93fa      	ST   -Y,R31
0001e7 93ea      	ST   -Y,R30
0001e8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x1:
0001e9 93fa      	ST   -Y,R31
0001ea 93ea      	ST   -Y,R30
0001eb 940c 01a2 	JMP  _itoa
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:33 WORDS
                 SUBOPT_0x2:
0001ed 93fa      	ST   -Y,R31
0001ee 93ea      	ST   -Y,R30
0001ef 940e 01ce 	CALL _puts
0001f1 e0ed      	LDI  R30,LOW(13)
0001f2 93ea      	ST   -Y,R30
0001f3 940c 00c6 	JMP  _putchar
                 
                 
                 	.CSEG
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128 register use summary:
r0 :   4 r1 :   1 r2 :   1 r3 :   0 r4 :   0 r5 :   4 r6 :   4 r7 :   3 
r8 :   5 r9 :   4 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   4 r17:   8 r18:   0 r19:   0 r20:   0 r21:   0 r22:  12 r23:   0 
r24:  16 r25:   7 r26:   8 r27:   6 r28:   3 r29:   1 r30: 167 r31:  36 
x  :   7 y  :  36 z  :  10 
Registers used: 22 out of 35 (62.9%)

ATmega128 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   4 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   4 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 
brlt  :   0 brmi  :   0 brne  :  12 brpl  :   1 brsh  :   0 brtc  :   0 
brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  25 
cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   2 cln   :   0 
clr   :   9 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :   6 cpc   :   1 cpi   :   1 cpse  :   0 dec   :   3 des   :   0 
elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   5 inc   :   6 jmp   :  38 ld    :  14 ldd   :   3 
ldi   :  84 lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   6 
movw  :   3 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 
or    :   0 ori   :   1 out   :  50 pop   :   0 push  :   0 rcall :   5 
ret   :   6 reti  :   1 rjmp  :   9 rol   :   0 ror   :   0 sbc   :   1 
sbci  :   3 sbi   :   2 sbic  :   1 sbis  :   1 sbiw  :   3 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 sei   :   2 sen   :   0 
ser   :   0 ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  26 std   :   3 sts   :  25 sub   :   1 subi  :   4 
swap  :   0 tst   :   3 wdr   :   0 
Instructions used: 46 out of 117 (39.3%)

ATmega128 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003ea    956     46   1002  131072   0.8%
[.dseg] 0x000100 0x000553      0     83     83    4351   1.9%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 8 warnings
