timestamp=1666485024078

[~A]
LastVerilogToplevel=tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*556*1130

[~MFT]
0=5|0work.mgf|1130|0
1=3|1work.mgf|1399|0
3=6|3work.mgf|1976|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c92167d52f392096c4940c5edff302dd51e89

[full_add]
A/full_add=22|../design.sv|2|1*374
BinL64/full_add=3*174
R=../design.sv|2
SLP=3*603
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|b065adebb80634d08487d796c5db619337d41cce7d3717084c2e219b4548e8ebef3d0d4a0a1667f516f6c35ac7cab8a3

[tb]
A/tb=22|../testbench.sv|3|1*1399
BinL64/tb=3*820
R=../testbench.sv|3
SLP=3*1976
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|8db8692708dc0985d408d2497dbc95fa985274e527539b1fb00e72e9c4405721

[~U]
$root=12|0*0|
full_add=12|0*182|
tb=12|0*390||0x10
