{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673865437620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673865437626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 19:37:17 2023 " "Processing started: Mon Jan 16 19:37:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673865437626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865437626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_5 -c NIOS_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_5 -c NIOS_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865437626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673865438849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673865438849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/core.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "core/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_irq_mapper " "Found entity 1: core_irq_mapper" {  } { { "core/synthesis/submodules/core_irq_mapper.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_1 " "Found entity 1: core_mm_interconnect_1" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_avalon_st_adapter " "Found entity 1: core_mm_interconnect_0_avalon_st_adapter" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "core/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "core/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_1_rsp_mux " "Found entity 1: core_mm_interconnect_1_rsp_mux" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446829 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_1_rsp_demux_001 " "Found entity 1: core_mm_interconnect_1_rsp_demux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_rsp_demux_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_1_rsp_demux " "Found entity 1: core_mm_interconnect_1_rsp_demux" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_1_cmd_mux " "Found entity 1: core_mm_interconnect_1_cmd_mux" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_1_cmd_demux " "Found entity 1: core_mm_interconnect_1_cmd_demux" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "core/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446841 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_1_router_001_default_decode " "Found entity 1: core_mm_interconnect_1_router_001_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446845 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_1_router_001 " "Found entity 2: core_mm_interconnect_1_router_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_1_router_default_decode " "Found entity 1: core_mm_interconnect_1_router_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446848 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_1_router " "Found entity 2: core_mm_interconnect_1_router" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "core/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "core/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0 " "Found entity 1: core_mm_interconnect_0" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_mux_001 " "Found entity 1: core_mm_interconnect_0_rsp_mux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_mux " "Found entity 1: core_mm_interconnect_0_rsp_mux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_demux_005 " "Found entity 1: core_mm_interconnect_0_rsp_demux_005" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_005.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_demux_001 " "Found entity 1: core_mm_interconnect_0_rsp_demux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_demux " "Found entity 1: core_mm_interconnect_0_rsp_demux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_mux_001 " "Found entity 1: core_mm_interconnect_0_cmd_mux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_mux " "Found entity 1: core_mm_interconnect_0_cmd_mux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_demux_001 " "Found entity 1: core_mm_interconnect_0_cmd_demux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_demux " "Found entity 1: core_mm_interconnect_0_cmd_demux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_003_default_decode " "Found entity 1: core_mm_interconnect_0_router_003_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446885 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router_003 " "Found entity 2: core_mm_interconnect_0_router_003" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_002_default_decode " "Found entity 1: core_mm_interconnect_0_router_002_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446886 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router_002 " "Found entity 2: core_mm_interconnect_0_router_002" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_001_default_decode " "Found entity 1: core_mm_interconnect_0_router_001_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446890 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router_001 " "Found entity 2: core_mm_interconnect_0_router_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865446891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_default_decode " "Found entity 1: core_mm_interconnect_0_router_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446892 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router " "Found entity 2: core_mm_interconnect_0_router" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_timer_0 " "Found entity 1: core_timer_0" {  } { { "core/synthesis/submodules/core_timer_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sysid_qsys_0 " "Found entity 1: core_sysid_qsys_0" {  } { { "core/synthesis/submodules/core_sysid_qsys_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_pio_1 " "Found entity 1: core_pio_1" {  } { { "core/synthesis/submodules/core_pio_1.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_pio_0 " "Found entity 1: core_pio_0" {  } { { "core/synthesis/submodules/core_pio_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_onchip_memory2_0 " "Found entity 1: core_onchip_memory2_0" {  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file core/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446908 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446908 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446908 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446908 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446908 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446908 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "core/synthesis/submodules/altera_onchip_flash.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "core/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865446997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865446997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0 " "Found entity 1: core_nios2_gen2_0" {  } { { "core/synthesis/submodules/core_nios2_gen2_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: core_nios2_gen2_0_cpu_ic_data_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: core_nios2_gen2_0_cpu_ic_tag_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "3 core_nios2_gen2_0_cpu_bht_module " "Found entity 3: core_nios2_gen2_0_cpu_bht_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "4 core_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: core_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "5 core_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: core_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "6 core_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: core_nios2_gen2_0_cpu_dc_tag_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "7 core_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: core_nios2_gen2_0_cpu_dc_data_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "8 core_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: core_nios2_gen2_0_cpu_dc_victim_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "9 core_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: core_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "10 core_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: core_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "11 core_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: core_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "12 core_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: core_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "13 core_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: core_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "14 core_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: core_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "15 core_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: core_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "16 core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "17 core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "18 core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "19 core_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: core_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1998 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "20 core_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: core_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "21 core_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: core_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "22 core_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: core_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "23 core_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: core_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "24 core_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: core_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "25 core_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: core_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "26 core_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: core_nios2_gen2_0_cpu_nios2_oci" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""} { "Info" "ISGN_ENTITY_NAME" "27 core_nios2_gen2_0_cpu " "Found entity 27: core_nios2_gen2_0_cpu" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: core_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: core_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: core_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_mult_cell " "Found entity 1: core_nios2_gen2_0_cpu_mult_cell" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_test_bench " "Found entity 1: core_nios2_gen2_0_cpu_test_bench" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_modular_adc_0 " "Found entity 1: core_modular_adc_0" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_modular_adc_0_avalon_st_adapter_001 " "Found entity 1: core_modular_adc_0_avalon_st_adapter_001" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1 " "Found entity 1: core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_modular_adc_0_avalon_st_adapter " "Found entity 1: core_modular_adc_0_avalon_st_adapter" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_modular_adc_0_avalon_st_adapter_timing_adapter_1 " "Found entity 1: core_modular_adc_0_avalon_st_adapter_timing_adapter_1" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_modular_adc_0_avalon_st_adapter_timing_adapter_0 " "Found entity 1: core_modular_adc_0_avalon_st_adapter_timing_adapter_0" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_modular_adc_0_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: core_modular_adc_0_avalon_st_adapter_data_format_adapter_0" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_splitter " "Found entity 1: altera_avalon_st_splitter" {  } { { "core/synthesis/submodules/altera_avalon_st_splitter.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_splitter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "core/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "core/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "core/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_modular_adc_0_adc_monitor_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0_adc_monitor_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_modular_adc_0_adc_monitor_internal " "Found entity 1: core_modular_adc_0_adc_monitor_internal" {  } { { "core/synthesis/submodules/core_modular_adc_0_adc_monitor_internal.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_adc_monitor_internal.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv 2 1 " "Found 2 design units, including 1 entities, in source file core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_trace_monitor_endpoint_wpackage (SystemVerilog) (core) " "Found design unit 1: altera_trace_monitor_endpoint_wpackage (SystemVerilog) (core)" {  } { { "core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447697 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_monitor_endpoint_wrapper " "Found entity 1: altera_trace_monitor_endpoint_wrapper" {  } { { "core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(148) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(148): always construct contains both blocking and non-blocking assignments" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1673865447699 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_trace_adc_monitor_core.sv(637) " "Verilog HDL warning at altera_trace_adc_monitor_core.sv(637): extended using \"x\" or \"z\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 637 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1673865447700 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(523) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(523): always construct contains both blocking and non-blocking assignments" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 523 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1673865447700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_trace_adc_monitor_core.sv 4 4 " "Found 4 design units, including 4 entities, in source file core/synthesis/submodules/altera_trace_adc_monitor_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_timestamp_manager " "Found entity 1: altera_trace_adc_monitor_timestamp_manager" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447702 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_trace_adc_monitor_issp " "Found entity 2: altera_trace_adc_monitor_issp" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447702 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_trace_adc_monitor_capture_interface " "Found entity 3: altera_trace_adc_monitor_capture_interface" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447702 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_trace_adc_monitor_core " "Found entity 4: altera_trace_adc_monitor_core" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa_inst " "Found entity 1: altera_trace_adc_monitor_wa_inst" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_trace_adc_monitor_wa.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_trace_adc_monitor_wa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa " "Found entity 1: altera_trace_adc_monitor_wa" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_wa.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_wa.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1673865447714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "core/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "core/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_0 " "Found entity 1: core_master_0" {  } { { "core/synthesis/submodules/core_master_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_0_p2b_adapter " "Found entity 1: core_master_0_p2b_adapter" {  } { { "core/synthesis/submodules/core_master_0_p2b_adapter.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_0_b2p_adapter " "Found entity 1: core_master_0_b2p_adapter" {  } { { "core/synthesis/submodules/core_master_0_b2p_adapter.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file core/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447745 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447745 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447745 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447745 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447745 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447745 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_0_timing_adt " "Found entity 1: core_master_0_timing_adt" {  } { { "core/synthesis/submodules/core_master_0_timing_adt.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file core/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447759 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447759 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "core/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "core/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_altpll_1.v 4 4 " "Found 4 design units, including 4 entities, in source file core/synthesis/submodules/core_altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_altpll_1_dffpipe_l2c " "Found entity 1: core_altpll_1_dffpipe_l2c" {  } { { "core/synthesis/submodules/core_altpll_1.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447777 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_altpll_1_stdsync_sv6 " "Found entity 2: core_altpll_1_stdsync_sv6" {  } { { "core/synthesis/submodules/core_altpll_1.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_1.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447777 ""} { "Info" "ISGN_ENTITY_NAME" "3 core_altpll_1_altpll_gr22 " "Found entity 3: core_altpll_1_altpll_gr22" {  } { { "core/synthesis/submodules/core_altpll_1.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_1.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447777 ""} { "Info" "ISGN_ENTITY_NAME" "4 core_altpll_1 " "Found entity 4: core_altpll_1" {  } { { "core/synthesis/submodules/core_altpll_1.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_1.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file core/synthesis/submodules/core_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_altpll_0_dffpipe_l2c " "Found entity 1: core_altpll_0_dffpipe_l2c" {  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447782 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_altpll_0_stdsync_sv6 " "Found entity 2: core_altpll_0_stdsync_sv6" {  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447782 ""} { "Info" "ISGN_ENTITY_NAME" "3 core_altpll_0_altpll_a3g2 " "Found entity 3: core_altpll_0_altpll_a3g2" {  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447782 ""} { "Info" "ISGN_ENTITY_NAME" "4 core_altpll_0 " "Found entity 4: core_altpll_0" {  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865447785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865447785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673865447990 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(46) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447990 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447990 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(61) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(61) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(64) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(64) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(67) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(67) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(70) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(70) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(73) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(73) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(76) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(76) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(96) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(96) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673865447991 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:u3 " "Elaborating entity \"core\" for hierarchy \"core:u3\"" {  } { { "DE10_LITE_Golden_Top.v" "u3" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_0 core:u3\|core_altpll_0:altpll_0 " "Elaborating entity \"core_altpll_0\" for hierarchy \"core:u3\|core_altpll_0:altpll_0\"" {  } { { "core/synthesis/core.v" "altpll_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_0_stdsync_sv6 core:u3\|core_altpll_0:altpll_0\|core_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"core_altpll_0_stdsync_sv6\" for hierarchy \"core:u3\|core_altpll_0:altpll_0\|core_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "core/synthesis/submodules/core_altpll_0.v" "stdsync2" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_0_dffpipe_l2c core:u3\|core_altpll_0:altpll_0\|core_altpll_0_stdsync_sv6:stdsync2\|core_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"core_altpll_0_dffpipe_l2c\" for hierarchy \"core:u3\|core_altpll_0:altpll_0\|core_altpll_0_stdsync_sv6:stdsync2\|core_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "core/synthesis/submodules/core_altpll_0.v" "dffpipe3" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_0_altpll_a3g2 core:u3\|core_altpll_0:altpll_0\|core_altpll_0_altpll_a3g2:sd1 " "Elaborating entity \"core_altpll_0_altpll_a3g2\" for hierarchy \"core:u3\|core_altpll_0:altpll_0\|core_altpll_0_altpll_a3g2:sd1\"" {  } { { "core/synthesis/submodules/core_altpll_0.v" "sd1" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_1 core:u3\|core_altpll_1:altpll_1 " "Elaborating entity \"core_altpll_1\" for hierarchy \"core:u3\|core_altpll_1:altpll_1\"" {  } { { "core/synthesis/core.v" "altpll_1" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_1_stdsync_sv6 core:u3\|core_altpll_1:altpll_1\|core_altpll_1_stdsync_sv6:stdsync2 " "Elaborating entity \"core_altpll_1_stdsync_sv6\" for hierarchy \"core:u3\|core_altpll_1:altpll_1\|core_altpll_1_stdsync_sv6:stdsync2\"" {  } { { "core/synthesis/submodules/core_altpll_1.v" "stdsync2" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_1.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_1_dffpipe_l2c core:u3\|core_altpll_1:altpll_1\|core_altpll_1_stdsync_sv6:stdsync2\|core_altpll_1_dffpipe_l2c:dffpipe3 " "Elaborating entity \"core_altpll_1_dffpipe_l2c\" for hierarchy \"core:u3\|core_altpll_1:altpll_1\|core_altpll_1_stdsync_sv6:stdsync2\|core_altpll_1_dffpipe_l2c:dffpipe3\"" {  } { { "core/synthesis/submodules/core_altpll_1.v" "dffpipe3" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_1.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_1_altpll_gr22 core:u3\|core_altpll_1:altpll_1\|core_altpll_1_altpll_gr22:sd1 " "Elaborating entity \"core_altpll_1_altpll_gr22\" for hierarchy \"core:u3\|core_altpll_1:altpll_1\|core_altpll_1_altpll_gr22:sd1\"" {  } { { "core/synthesis/submodules/core_altpll_1.v" "sd1" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_1.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_0 core:u3\|core_master_0:master_0 " "Elaborating entity \"core_master_0\" for hierarchy \"core:u3\|core_master_0:master_0\"" {  } { { "core/synthesis/core.v" "master_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "core/synthesis/submodules/core_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865448186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865448186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865448186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865448186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865448186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865448186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865448186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865448186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865448186 ""}  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865448186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448194 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865448972 ""}  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865448972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865448979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449058 ""}  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865449058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_0_timing_adt core:u3\|core_master_0:master_0\|core_master_0_timing_adt:timing_adt " "Elaborating entity \"core_master_0_timing_adt\" for hierarchy \"core:u3\|core_master_0:master_0\|core_master_0_timing_adt:timing_adt\"" {  } { { "core/synthesis/submodules/core_master_0.v" "timing_adt" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449152 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready core_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at core_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "core/synthesis/submodules/core_master_0_timing_adt.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865449152 "|DE10_LITE_Golden_Top|core:u3|core_master_0:master_0|core_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u3\|core_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "core/synthesis/submodules/core_master_0.v" "fifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets core:u3\|core_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "core/synthesis/submodules/core_master_0.v" "b2p" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes core:u3\|core_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "core/synthesis/submodules/core_master_0.v" "p2b" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master core:u3\|core_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "core/synthesis/submodules/core_master_0.v" "transacto" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master core:u3\|core_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_0_b2p_adapter core:u3\|core_master_0:master_0\|core_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"core_master_0_b2p_adapter\" for hierarchy \"core:u3\|core_master_0:master_0\|core_master_0_b2p_adapter:b2p_adapter\"" {  } { { "core/synthesis/submodules/core_master_0.v" "b2p_adapter" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel core_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at core_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "core/synthesis/submodules/core_master_0_b2p_adapter.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865449250 "|DE10_LITE_Golden_Top|core:u3|core_master_0:master_0|core_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 core_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at core_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "core/synthesis/submodules/core_master_0_b2p_adapter.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673865449250 "|DE10_LITE_Golden_Top|core:u3|core_master_0:master_0|core_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_0_p2b_adapter core:u3\|core_master_0:master_0\|core_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"core_master_0_p2b_adapter\" for hierarchy \"core:u3\|core_master_0:master_0\|core_master_0_p2b_adapter:p2b_adapter\"" {  } { { "core/synthesis/submodules/core_master_0.v" "p2b_adapter" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core:u3\|core_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "core/synthesis/submodules/core_master_0.v" "rst_controller" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer core:u3\|core_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer core:u3\|core_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"core:u3\|core_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "core/synthesis/core.v" "mm_clock_crossing_bridge_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "core/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "core/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_modular_adc_0 core:u3\|core_modular_adc_0:modular_adc_0 " "Elaborating entity \"core_modular_adc_0\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\"" {  } { { "core/synthesis/core.v" "modular_adc_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "control_internal" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865449473 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449506 ""}  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865449506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865449736 ""}  } { { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865449736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865449785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865449785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865449811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865449811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865449836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865449836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865449886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865449886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865449942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865449942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865449946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865449997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865449997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_modular_adc_0_adc_monitor_internal core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal " "Elaborating entity \"core_modular_adc_0_adc_monitor_internal\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\"" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "adc_monitor_internal" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_core core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core " "Elaborating entity \"altera_trace_adc_monitor_core\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\"" {  } { { "core/synthesis/submodules/core_modular_adc_0_adc_monitor_internal.v" "core" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_adc_monitor_internal.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_capture_interface core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface " "Elaborating entity \"altera_trace_adc_monitor_capture_interface\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "capture_interface" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_issp core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp " "Elaborating entity \"altera_trace_adc_monitor_issp\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Elaborating entity \"altsource_probe\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Elaborated megafunction instantiation \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Instantiated megafunction \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id ADC0 " "Parameter \"instance_id\" = \"ADC0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 19 " "Parameter \"probe_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 20 " "Parameter \"source_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450152 ""}  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865450152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsource_probe.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_timestamp_manager core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_timestamp_manager:timestamp_manager " "Elaborating entity \"altera_trace_adc_monitor_timestamp_manager\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_timestamp_manager:timestamp_manager\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "timestamp_manager" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_wa_inst core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter " "Elaborating entity \"altera_trace_adc_monitor_wa_inst\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "format_adapter" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_wa core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst " "Elaborating entity \"altera_trace_adc_monitor_wa\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" "altera_trace_adc_monitor_wa_inst" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_monitor_endpoint_wrapper core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint " "Elaborating entity \"altera_trace_monitor_endpoint_wrapper\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\"" {  } { { "core/synthesis/submodules/core_modular_adc_0_adc_monitor_internal.v" "trace_endpoint" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_adc_monitor_internal.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_monitor_endpoint core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborating entity \"altera_trace_monitor_endpoint\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "inst" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450512 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altera_trace_monitor_endpoint.vhd(127) " "VHDL warning at altera_trace_monitor_endpoint.vhd(127): ignored assignment of value to null range" {  } { { "altera_trace_monitor_endpoint.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 127 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1673865450512 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_monitor_endpoint_wrapper:trace_endpoint|altera_trace_monitor_endpoint:inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborated megafunction instantiation \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Instantiated megafunction \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "TRACE_WIDTH 8 " "Parameter \"TRACE_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDR_WIDTH 5 " "Parameter \"ADDR_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_LATENCY 1 " "Parameter \"READ_LATENCY\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "HAS_READDATAVALID 0 " "Parameter \"HAS_READDATAVALID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "PREFER_TRACEID  " "Parameter \"PREFER_TRACEID\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_RATE_CLK 10000000 " "Parameter \"CLOCK_RATE_CLK\" = \"10000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450521 ""}  } { { "core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865450521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_trace_monitor_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborated megafunction instantiation \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "altera_trace_monitor_endpoint.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 238 0 0 } } { "core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\"" {  } { { "core/synthesis/submodules/core_modular_adc_0_adc_monitor_internal.v" "rst_controller" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_adc_monitor_internal.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "sequencer_internal" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "core/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "core/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "sample_store_internal" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "core/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sample_store.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865450770 ""}  } { { "core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865450770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865450826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865450826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter core:u3\|core_modular_adc_0:modular_adc_0\|altera_avalon_st_splitter:st_splitter_internal " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_avalon_st_splitter:st_splitter_internal\"" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "st_splitter_internal" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_modular_adc_0_avalon_st_adapter core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"core_modular_adc_0_avalon_st_adapter\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "avalon_st_adapter" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_modular_adc_0_avalon_st_adapter_data_format_adapter_0 core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|core_modular_adc_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"core_modular_adc_0_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|core_modular_adc_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter.v" "data_format_adapter_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_modular_adc_0_avalon_st_adapter_timing_adapter_0 core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|core_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"core_modular_adc_0_avalon_st_adapter_timing_adapter_0\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|core_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450885 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv(88) " "Verilog HDL or VHDL warning at core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv(88): object \"in_ready\" assigned a value but never read" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865450885 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|core_modular_adc_0_avalon_st_adapter:avalon_st_adapter|core_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_modular_adc_0_avalon_st_adapter_timing_adapter_1 core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|core_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1 " "Elaborating entity \"core_modular_adc_0_avalon_st_adapter_timing_adapter_1\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|core_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1\"" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter.v" "timing_adapter_1" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_modular_adc_0_avalon_st_adapter_001 core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"core_modular_adc_0_avalon_st_adapter_001\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "avalon_st_adapter_001" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0 core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|core_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0 core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0\"" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001.v" "timing_adapter_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450920 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv(90) " "Verilog HDL or VHDL warning at core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv(90): object \"in_ready\" assigned a value but never read" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865450920 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|core_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|core_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1 core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1 " "Elaborating entity \"core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1\" for hierarchy \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|core_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1\"" {  } { { "core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001.v" "timing_adapter_1" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0_avalon_st_adapter_001.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0 core:u3\|core_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"core_nios2_gen2_0\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\"" {  } { { "core/synthesis/core.v" "nios2_gen2_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu " "Elaborating entity \"core_nios2_gen2_0_cpu\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0.v" "cpu" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865450990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_test_bench core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_test_bench:the_core_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"core_nios2_gen2_0_cpu_test_bench\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_test_bench:the_core_nios2_gen2_0_cpu_test_bench\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_test_bench" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 6037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_ic_data_module core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"core_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_ic_data" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 7039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_koc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koc1 " "Found entity 1: altsyncram_koc1" {  } { { "db/altsyncram_koc1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_koc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865451517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865451517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koc1 core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated " "Elaborating entity \"altsyncram_koc1\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_ic_tag_module core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"core_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_ic_tag" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 7105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_phc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_phc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_phc1 " "Found entity 1: altsyncram_phc1" {  } { { "db/altsyncram_phc1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_phc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865451685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865451685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_phc1 core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_phc1:auto_generated " "Elaborating entity \"altsyncram_phc1\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_phc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_bht_module core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht " "Elaborating entity \"core_nios2_gen2_0_cpu_bht_module\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_bht" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 7303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865451867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865451867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_register_bank_a_module core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"core_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_register_bank_a" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 8260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865451963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865452032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865452032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_register_bank_b_module core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_b_module:core_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"core_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_b_module:core_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_register_bank_b" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 8278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_mult_cell core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"core_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_mult_cell" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 8863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865452237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865452237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865452942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865453392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865453520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865453545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865453597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865453623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865453682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865453743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_dc_tag_module core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"core_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_dc_tag" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 9285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ltb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ltb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ltb1 " "Found entity 1: altsyncram_ltb1" {  } { { "db/altsyncram_ltb1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_ltb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865456260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865456260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ltb1 core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ltb1:auto_generated " "Elaborating entity \"altsyncram_ltb1\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ltb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_dc_data_module core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"core_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_dc_data" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 9351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865456408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865456408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_dc_victim_module core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"core_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_dc_victim" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 9463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865456557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865456557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 10242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_debug core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_break core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_break:the_core_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_break:the_core_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_xbrk core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_xbrk:the_core_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_xbrk:the_core_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_dbrk core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dbrk:the_core_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dbrk:the_core_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_itrace core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_itrace:the_core_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_itrace:the_core_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_dtrace core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865456993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_td_mode core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace\|core_nios2_gen2_0_cpu_nios2_oci_td_mode:core_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace\|core_nios2_gen2_0_cpu_nios2_oci_td_mode:core_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_fifo core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_pib core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_pib:the_core_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_pib:the_core_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_im core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_im:the_core_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_im:the_core_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_avalon_reg core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_avalon_reg:the_core_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_avalon_reg:the_core_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_ocimem core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_ociram_sp_ram_module core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"core_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865457644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865457644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_debug_slave_wrapper core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"core_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_debug_slave_tck core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_tck:the_core_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"core_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_tck:the_core_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_core_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_debug_slave_sysclk core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_sysclk:the_core_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"core_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_sysclk:the_core_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_core_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "core_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash core:u3\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"core:u3\|altera_onchip_flash:onchip_flash_0\"" {  } { { "core/synthesis/core.v" "onchip_flash_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "core/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "core/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"read_count\" assigned a value but never read" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865457905 "|DE10_LITE_Golden_Top|core:u3|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865457967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865457967 ""}  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865457967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458045 ""}  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865458045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "core/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_onchip_memory2_0 core:u3\|core_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"core_onchip_memory2_0\" for hierarchy \"core:u3\|core_onchip_memory2_0:onchip_memory2_0\"" {  } { { "core/synthesis/core.v" "onchip_memory2_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u3\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u3\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "the_altsyncram" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"core:u3\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"core:u3\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file core_onchip_memory2_0.hex " "Parameter \"init_file\" = \"core_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865458215 ""}  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865458215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5g1 " "Found entity 1: altsyncram_v5g1" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_v5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865458270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865458270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5g1 core:u3\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v5g1:auto_generated " "Elaborating entity \"altsyncram_v5g1\" for hierarchy \"core:u3\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_pio_0 core:u3\|core_pio_0:pio_0 " "Elaborating entity \"core_pio_0\" for hierarchy \"core:u3\|core_pio_0:pio_0\"" {  } { { "core/synthesis/core.v" "pio_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_pio_1 core:u3\|core_pio_1:pio_1 " "Elaborating entity \"core_pio_1\" for hierarchy \"core:u3\|core_pio_1:pio_1\"" {  } { { "core/synthesis/core.v" "pio_1" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sysid_qsys_0 core:u3\|core_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"core_sysid_qsys_0\" for hierarchy \"core:u3\|core_sysid_qsys_0:sysid_qsys_0\"" {  } { { "core/synthesis/core.v" "sysid_qsys_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_timer_0 core:u3\|core_timer_0:timer_0 " "Elaborating entity \"core_timer_0\" for hierarchy \"core:u3\|core_timer_0:timer_0\"" {  } { { "core/synthesis/core.v" "timer_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0 core:u3\|core_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"core_mm_interconnect_0\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\"" {  } { { "core/synthesis/core.v" "mm_interconnect_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "onchip_flash_0_csr_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "modular_adc_0_sequencer_csr_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "onchip_flash_0_csr_agent" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865458990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "onchip_flash_0_csr_agent_rsp_fifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_agent_rsp_fifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_agent_rdata_fifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "modular_adc_0_sequencer_csr_agent_rdata_fifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router " "Elaborating entity \"core_mm_interconnect_0_router\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_default_decode core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\|core_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_default_decode\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\|core_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_001 core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"core_mm_interconnect_0_router_001\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router_001" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_001_default_decode core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001\|core_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_001_default_decode\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001\|core_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_002 core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"core_mm_interconnect_0_router_002\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router_002" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_002_default_decode core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002\|core_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_002_default_decode\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002\|core_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_003 core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"core_mm_interconnect_0_router_003\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router_003" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_003_default_decode core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003\|core_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_003_default_decode\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_003:router_003\|core_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_demux core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"core_mm_interconnect_0_cmd_demux\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_demux" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_demux_001 core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"core_mm_interconnect_0_cmd_demux_001\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_mux core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"core_mm_interconnect_0_cmd_mux\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_mux" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_mux_001 core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"core_mm_interconnect_0_cmd_mux_001\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_demux core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"core_mm_interconnect_0_rsp_demux\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_demux" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_demux_001 core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"core_mm_interconnect_0_rsp_demux_001\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_demux_005 core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"core_mm_interconnect_0_rsp_demux_005\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_demux_005" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_mux core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"core_mm_interconnect_0_rsp_mux\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_mux" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_mux_001 core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"core_mm_interconnect_0_rsp_mux_001\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 2991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "crosser" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 3025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_avalon_st_adapter core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"core_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0.v" 3156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865459992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"core_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"core:u3\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_1 core:u3\|core_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"core_mm_interconnect_1\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\"" {  } { { "core/synthesis/core.v" "mm_interconnect_1" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "sysid_qsys_0_control_slave_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "pio_0_s1_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "timer_0_s1_translator" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_agent" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "sysid_qsys_0_control_slave_agent" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "sysid_qsys_0_control_slave_agent_rsp_fifo" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_1_router core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_router:router " "Elaborating entity \"core_mm_interconnect_1_router\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_router:router\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "router" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_1_router_default_decode core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_router:router\|core_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_1_router_default_decode\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_router:router\|core_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_1_router_001 core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"core_mm_interconnect_1_router_001\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_router_001:router_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "router_001" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_1_router_001_default_decode core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_router_001:router_001\|core_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_1_router_001_default_decode\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_router_001:router_001\|core_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_limiter" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_1_cmd_demux core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"core_mm_interconnect_1_cmd_demux\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "cmd_demux" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_1_cmd_mux core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"core_mm_interconnect_1_cmd_mux\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "cmd_mux" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_1_rsp_demux core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"core_mm_interconnect_1_rsp_demux\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "rsp_demux" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_1_rsp_demux_001 core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"core_mm_interconnect_1_rsp_demux_001\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "rsp_demux_001" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_1_rsp_mux core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"core_mm_interconnect_1_rsp_mux\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "rsp_mux" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|core_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_1.v" "crosser" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_mm_interconnect_1.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"core:u3\|core_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_irq_mapper core:u3\|core_irq_mapper:irq_mapper " "Elaborating entity \"core_irq_mapper\" for hierarchy \"core:u3\|core_irq_mapper:irq_mapper\"" {  } { { "core/synthesis/core.v" "irq_mapper" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser core:u3\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"core:u3\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "core/synthesis/core.v" "irq_synchronizer" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "core/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "core/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865460608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865460608 ""}  } { { "core/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865460608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460616 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"core:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "core/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core:u3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core:u3\|altera_reset_controller:rst_controller\"" {  } { { "core/synthesis/core.v" "rst_controller" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core:u3\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core:u3\|altera_reset_controller:rst_controller_002\"" {  } { { "core/synthesis/core.v" "rst_controller_002" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core:u3\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core:u3\|altera_reset_controller:rst_controller_004\"" {  } { { "core/synthesis/core.v" "rst_controller_004" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865460668 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_core_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_core_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3274 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1673865462187 "|DE10_LITE_Golden_Top|core:u3|core_nios2_gen2_0:nios2_gen2_0|core_nios2_gen2_0_cpu:cpu|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci|core_nios2_gen2_0_cpu_nios2_oci_itrace:the_core_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1673865463120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.01.16.19:37:46 Progress: Loading sldc974bc88/alt_sld_fab_wrapper_hw.tcl " "2023.01.16.19:37:46 Progress: Loading sldc974bc88/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865466313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: Avalon Trace fabric agents which did not specify prefer_traceid were connected to auto " "Alt_sld_fab.alt_sld_fab: Avalon Trace fabric agents which did not specify prefer_traceid were connected to auto" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865477353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865477353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865477353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865477353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The source data signal is 8 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted. " "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The source data signal is 8 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865477353 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.jtag: Clock rate is less than 20MHz.  This component may not function properly due to clock crossing constraints. " "Alt_sld_fab.alt_sld_fab.host_link_jtag.jtag: Clock rate is less than 20MHz.  This component may not function properly due to clock crossing constraints." {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865477355 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865477532 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865488495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865488625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865488758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865490723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865490723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865490723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865491432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865491432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865491432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has address signal 7 bit wide, but the slave is 5 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has address signal 7 bit wide, but the slave is 5 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865491432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865491432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865491432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0 " "Avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865492139 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trfabric: \"alt_sld_fab\" instantiated altera_trace_fabric \"trfabric\" " "Trfabric: \"alt_sld_fab\" instantiated altera_trace_fabric \"trfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865494033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Host_link_jtag: \"alt_sld_fab\" instantiated altera_jtag_debug_link_internal \"host_link_jtag\" " "Host_link_jtag: \"alt_sld_fab\" instantiated altera_jtag_debug_link_internal \"host_link_jtag\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865494689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Stfabric: \"alt_sld_fab\" instantiated altera_debug_fabric \"stfabric\" " "Stfabric: \"alt_sld_fab\" instantiated altera_debug_fabric \"stfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495426 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495553 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_pipeline: \"trfabric\" instantiated altera_avalon_st_pipeline_stage \"h2t_pipeline\" " "H2t_pipeline: \"trfabric\" instantiated altera_avalon_st_pipeline_stage \"h2t_pipeline\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Demux: \"trfabric\" instantiated demultiplexer \"demux\" " "Demux: \"trfabric\" instantiated demultiplexer \"demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495568 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mux: \"trfabric\" instantiated multiplexer \"mux\" " "Mux: \"trfabric\" instantiated multiplexer \"mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0: \"trfabric\" instantiated altera_trace_transacto_lite \"trans0\" " "Trans0: \"trfabric\" instantiated altera_trace_transacto_lite \"trans0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom: \"trfabric\" instantiated altera_trace_rom \"rom\" " "Rom: \"trfabric\" instantiated altera_trace_rom \"rom\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture: \"trfabric\" instantiated altera_trace_capture_controller \"capture\" " "Capture: \"trfabric\" instantiated altera_trace_capture_controller \"capture\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495583 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_width: \"trfabric\" instantiated data_format_adapter \"capture_width\" " "Capture_width: \"trfabric\" instantiated data_format_adapter \"capture_width\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem' " "Mem: Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/hiphop/AppData/Local/Temp/alt9373_8603522135456778010.dir/0017_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/hiphop/AppData/Local/Temp/alt9373_8603522135456778010.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  \] " "Mem:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/hiphop/AppData/Local/Temp/alt9373_8603522135456778010.dir/0017_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/hiphop/AppData/Local/Temp/alt9373_8603522135456778010.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem' " "Mem: Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: \"trfabric\" instantiated altera_avalon_onchip_memory2 \"mem\" " "Mem: \"trfabric\" instantiated altera_avalon_onchip_memory2 \"mem\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495854 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_remap: \"trfabric\" instantiated altera_trace_channel_mapper \"capture_remap\" " "Capture_remap: \"trfabric\" instantiated altera_trace_channel_mapper \"capture_remap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_mux0: \"trfabric\" instantiated multiplexer \"capture_mux0\" " "Capture_mux0: \"trfabric\" instantiated multiplexer \"capture_mux0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495867 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sync0: \"trfabric\" instantiated altera_trace_timestamp_monitor \"sync0\" " "Sync0: \"trfabric\" instantiated altera_trace_timestamp_monitor \"sync0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Bridge_0: \"trfabric\" instantiated altera_avalon_mm_bridge \"bridge_0\" " "Bridge_0: \"trfabric\" instantiated altera_avalon_mm_bridge \"bridge_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865495872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865497972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865498313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865498639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865499976 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865500960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865501956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"trfabric\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"trfabric\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rst_controller: \"trfabric\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"trfabric\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Jtag: \"host_link_jtag\" instantiated altera_jtag_dc_streaming \"jtag\" " "Jtag: \"host_link_jtag\" instantiated altera_jtag_dc_streaming \"jtag\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_timing: \"host_link_jtag\" instantiated timing_adapter \"h2t_timing\" " "H2t_timing: \"host_link_jtag\" instantiated timing_adapter \"h2t_timing\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_fifo: \"host_link_jtag\" instantiated altera_avalon_sc_fifo \"h2t_fifo\" " "H2t_fifo: \"host_link_jtag\" instantiated altera_avalon_sc_fifo \"h2t_fifo\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "B2p: \"host_link_jtag\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"host_link_jtag\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "P2b: \"host_link_jtag\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"host_link_jtag\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Demux: \"stfabric\" instantiated demultiplexer \"demux\" " "Demux: \"stfabric\" instantiated demultiplexer \"demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502664 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mux: \"stfabric\" instantiated multiplexer \"mux\" " "Mux: \"stfabric\" instantiated multiplexer \"mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_demux: \"stfabric\" instantiated demultiplexer \"mgmt_demux\" " "Mgmt_demux: \"stfabric\" instantiated demultiplexer \"mgmt_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_demux_port_adap: \"stfabric\" instantiated channel_adapter \"mgmt_demux_port_adap\" " "Mgmt_demux_port_adap: \"stfabric\" instantiated channel_adapter \"mgmt_demux_port_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502681 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_channel_adap: \"stfabric\" instantiated channel_adapter \"h2t_channel_adap\" " "H2t_channel_adap: \"stfabric\" instantiated channel_adapter \"h2t_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "T2h_channel_adap: \"stfabric\" instantiated channel_adapter \"t2h_channel_adap\" " "T2h_channel_adap: \"stfabric\" instantiated channel_adapter \"t2h_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_channel_adap: \"stfabric\" instantiated channel_adapter \"mgmt_channel_adap\" " "Mgmt_channel_adap: \"stfabric\" instantiated channel_adapter \"mgmt_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502699 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_time_adap: \"stfabric\" instantiated timing_adapter \"mgmt_time_adap\" " "Mgmt_time_adap: \"stfabric\" instantiated timing_adapter \"mgmt_time_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_reset_0: \"stfabric\" instantiated altera_mgmt_reset \"mgmt_reset_0\" " "Mgmt_reset_0: \"stfabric\" instantiated altera_mgmt_reset \"mgmt_reset_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t0_fifo: \"stfabric\" instantiated altera_avalon_dc_fifo \"h2t0_fifo\" " "H2t0_fifo: \"stfabric\" instantiated altera_avalon_dc_fifo \"h2t0_fifo\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502710 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_std_synchronizer_nocut.v " "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"trans0_master_translator\" " "Trans0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"trans0_master_translator\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom_rom_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"rom_rom_translator\" " "Rom_rom_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"rom_rom_translator\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"trans0_master_agent\" " "Trans0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"trans0_master_agent\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom_rom_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"rom_rom_agent\" " "Rom_rom_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"rom_rom_agent\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"trans0_master_limiter\" " "Trans0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"trans0_master_limiter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502776 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502788 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865502791 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865503431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Data_format_adapter_0: \"avalon_st_adapter\" instantiated data_format_adapter \"data_format_adapter_0\" " "Data_format_adapter_0: \"avalon_st_adapter\" instantiated data_format_adapter \"data_format_adapter_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865503447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865503456 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 55 modules, 83 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 55 modules, 83 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865503457 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1673865504338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc974bc88/alt_sld_fab.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865504641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865504641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865504776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865504776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_host_link_jtag " "Found entity 1: alt_sld_fab_alt_sld_fab_host_link_jtag" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865504780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865504780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing " "Found entity 1: alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865504785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865504785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865504790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865504790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865504891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865504891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505010 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_demux" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505138 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505154 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_1stage_pipeline" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mux" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505170 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_mux0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_mux0" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505213 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_remap " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_remap" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_demux" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505240 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mem " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mem" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865505276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865505276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_default_decode " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505279 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865505283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673865505283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505286 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001 " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mux" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505314 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_dc_fifo.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_dc_fifo.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "db/ip/sldc974bc88/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/sldc974bc88/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sldc974bc88/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/sldc974bc88/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/sldc974bc88/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/sldc974bc88/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/sldc974bc88/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_st_jtag_interface.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_st_jtag_interface.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/sldc974bc88/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/sldc974bc88/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "db/ip/sldc974bc88/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/sldc974bc88/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/sldc974bc88/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505402 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/sldc974bc88/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505402 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/sldc974bc88/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/sldc974bc88/submodules/altera_jtag_sld_node.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/sldc974bc88/submodules/altera_jtag_streaming.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sldc974bc88/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sldc974bc88/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505423 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sldc974bc88/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sldc974bc88/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sldc974bc88/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sldc974bc88/submodules/altera_merlin_master_translator.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sldc974bc88/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/sldc974bc88/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505454 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/sldc974bc88/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sldc974bc88/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sldc974bc88/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/sldc974bc88/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_mgmt_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_mgmt_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mgmt_reset " "Found entity 1: altera_mgmt_reset" {  } { { "db/ip/sldc974bc88/submodules/altera_mgmt_reset.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_mgmt_reset.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_reset_controller.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sldc974bc88/submodules/altera_reset_controller.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sldc974bc88/submodules/altera_reset_controller.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sldc974bc88/submodules/altera_reset_synchronizer.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/sldc974bc88/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_trace_capture_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_trace_capture_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_controller " "Found entity 1: altera_trace_capture_controller" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_capture_controller.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_capture_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_trace_capture_header_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_trace_capture_header_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_header_parser " "Found entity 1: altera_trace_capture_header_parser" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_capture_header_parser.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_capture_header_parser.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_trace_capture_rd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_trace_capture_rd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_rd_control " "Found entity 1: altera_trace_capture_rd_control" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_capture_rd_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_capture_rd_control.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_trace_capture_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_trace_capture_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_regs " "Found entity 1: altera_trace_capture_regs" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_capture_regs.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_capture_regs.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_trace_capture_segmentiser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_trace_capture_segmentiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_segmentiser " "Found entity 1: altera_trace_capture_segmentiser" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_capture_segmentiser.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_capture_segmentiser.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_trace_capture_wr_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_trace_capture_wr_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_wr_control " "Found entity 1: altera_trace_capture_wr_control" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_capture_wr_control.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_capture_wr_control.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_trace_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_trace_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_rom " "Found entity 1: altera_trace_rom" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_rom.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_rom.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_trace_timestamp_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_trace_timestamp_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_timestamp_monitor " "Found entity 1: altera_trace_timestamp_monitor" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_timestamp_monitor.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_timestamp_monitor.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_trace_transacto_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_trace_transacto_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_transacto_lite " "Found entity 1: altera_trace_transacto_lite" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_transacto_lite.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_transacto_lite.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_trace_ts_req_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_trace_ts_req_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_ts_req_generator " "Found entity 1: altera_trace_ts_req_generator" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_ts_req_generator.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_ts_req_generator.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/altera_trace_wr_control_pl_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/altera_trace_wr_control_pl_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_wr_control_pl_stage " "Found entity 1: altera_trace_wr_control_pl_stage" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_wr_control_pl_stage.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_wr_control_pl_stage.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865505571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865505571 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_trace_transacto_lite.v(206) " "Verilog HDL Case Statement information at altera_trace_transacto_lite.v(206): all case item expressions in this case statement are onehot" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_transacto_lite.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_transacto_lite.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673865506721 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_trace_transacto_lite.v(314) " "Verilog HDL Case Statement information at altera_trace_transacto_lite.v(314): all case item expressions in this case statement are onehot" {  } { { "db/ip/sldc974bc88/submodules/altera_trace_transacto_lite.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/altera_trace_transacto_lite.v" 314 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673865506721 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(92) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(92): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865508003 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(96) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(96): object \"state_d1\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865508004 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(98) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(98): object \"in_ready_d1\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865508004 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(117) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(117): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865508004 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(123) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(123): object \"mem_readdata0\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865508004 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(128) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(128): object \"mem_readdata1\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865508004 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(133) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(133): object \"mem_readdata2\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865508004 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(140) " "Verilog HDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(140): object state_waitrequest used but never assigned" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 140 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1673865508004 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(141) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(141): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865508004 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(144) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(144): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865508004 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(147) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(147): object \"out_empty\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865508004 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(150) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(150): object \"out_error\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865508004 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(285) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(285): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673865508006 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(301) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(301): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673865508006 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(317) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(317): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673865508007 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(334) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(334): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673865508007 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(92) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(92): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865509025 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(137) " "Verilog HDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(137): object state_waitrequest used but never assigned" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 137 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1673865509025 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(138) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(138): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865509025 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(141) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(141): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865509025 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(147) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(147): object \"out_error\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865509025 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(290) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(290): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673865509027 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(311) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(311): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673865509027 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(334) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(334): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673865509027 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(353) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(353): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673865509028 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv(82) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865509385 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing:h2t_timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv(74) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv(74): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865509618 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap:mgmt_demux_port_adap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv(84) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv(84): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673865509665 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap:mgmt_time_adap"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_altpll_1:altpll_1\|core_altpll_1_altpll_gr22:sd1\|wire_pll7_clk\[0\] " "Synthesized away node \"core:u3\|core_altpll_1:altpll_1\|core_altpll_1_altpll_gr22:sd1\|wire_pll7_clk\[0\]\"" {  } { { "core/synthesis/submodules/core_altpll_1.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_1.v" 192 -1 0 } } { "core/synthesis/submodules/core_altpll_1.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_1.v" 290 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 171 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865511524 "|DE10_LITE_Golden_Top|core:u3|core_altpll_1:altpll_1|core_altpll_1_altpll_gr22:sd1|pll7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1673865511524 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1673865511524 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513323 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1673865513323 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1673865513323 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"core:u3\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_modular_adc_0.v" 132 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 245 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865513561 "|DE10_LITE_Golden_Top|core:u3|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1673865513561 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1673865513561 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:u3\|core_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:u3\|core_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673865516974 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1673865516974 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1673865516974 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865516976 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865516976 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865516976 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1673865516976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"core:u3\|core_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865517014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"core:u3\|core_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517014 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865517014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_m4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865517072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865517072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865517106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517106 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865517106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7c1 " "Found entity 1: altsyncram_c7c1" {  } { { "db/altsyncram_c7c1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_c7c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865517164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865517164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865517201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"core:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865517201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cac1 " "Found entity 1: altsyncram_cac1" {  } { { "db/altsyncram_cac1.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/altsyncram_cac1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865517259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865517259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865517377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517377 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865517377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865517434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865517434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865517476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"core:u3\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673865517476 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673865517476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673865517531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865517531 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1673865518744 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1673865518744 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1673865518815 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1673865518815 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1673865518815 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1673865518815 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1673865518815 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673865518840 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673865519041 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1673865519041 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "core/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_dc_fifo.v" 200 -1 0 } } { "core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 7709 -1 0 } } { "core/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2670 -1 0 } } { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 5961 -1 0 } } { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 7718 -1 0 } } { "core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 4103 -1 0 } } { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 5880 -1 0 } } { "core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "core/synthesis/submodules/core_timer_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_timer_0.v" 167 -1 0 } } { "core/synthesis/submodules/core_timer_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_timer_0.v" 176 -1 0 } } { "core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "core/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_modular_adc_sample_store.v" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1673865519091 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1673865519092 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673865521915 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673865521915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865522401 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "246 " "246 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673865526201 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_enable_unsync " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_enable_unsync\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_enable_unsync" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 145 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[1\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[1\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[1\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[0\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[0\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[0\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[2\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[2\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[2\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[3\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[3\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[3\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[4\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[4\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[4\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_run_unsync " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_run_unsync\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_run_unsync" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 144 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[0\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[0\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[0\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[1\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[1\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[1\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[2\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[2\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[2\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[3\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[3\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[3\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[4\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[4\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[4\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[5\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[5\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[5\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[6\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[6\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[6\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[7\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[7\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[7\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[8\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[8\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[8\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[9\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[9\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[9\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[10\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[10\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[10\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[11\] " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[11\]\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[11\]" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_unsync " "Logic cell \"core:u3\|core_modular_adc_0:modular_adc_0\|core_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_unsync\"" {  } { { "core/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_write_unsync" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_trace_adc_monitor_core.sv" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865526233 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1673865526233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865526506 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MSEE/5362/Week1/NIOS_OK/output_files/NIOS_5.map.smsg " "Generated suppressed messages file D:/MSEE/5362/Week1/NIOS_OK/output_files/NIOS_5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865527960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673865532081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673865532081 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "core:u3\|core_altpll_0:altpll_0\|core_altpll_0_altpll_a3g2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"core:u3\|core_altpll_0:altpll_0\|core_altpll_0_altpll_a3g2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 150 -1 0 } } { "core/synthesis/submodules/core_altpll_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 298 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 144 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1673865532511 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865533025 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865533025 "|DE10_LITE_Golden_Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865533025 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865533025 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673865533025 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673865533025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11422 " "Implemented 11422 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673865533026 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673865533026 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1673865533026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10722 " "Implemented 10722 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673865533026 ""} { "Info" "ICUT_CUT_TM_RAMS" "501 " "Implemented 501 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1673865533026 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1673865533026 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1673865533026 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1673865533026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673865533026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 267 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 267 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5065 " "Peak virtual memory: 5065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673865533150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 19:38:53 2023 " "Processing ended: Mon Jan 16 19:38:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673865533150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673865533150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673865533150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673865533150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1673865534734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673865534741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 19:38:54 2023 " "Processing started: Mon Jan 16 19:38:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673865534741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673865534741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NIOS_5 -c NIOS_5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NIOS_5 -c NIOS_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673865534741 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673865534904 ""}
{ "Info" "0" "" "Project  = NIOS_5" {  } {  } 0 0 "Project  = NIOS_5" 0 0 "Fitter" 0 0 1673865534904 ""}
{ "Info" "0" "" "Revision = NIOS_5" {  } {  } 0 0 "Revision = NIOS_5" 0 0 "Fitter" 0 0 1673865534904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1673865535169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1673865535169 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOS_5 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"NIOS_5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673865535252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673865535291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673865535291 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "core:u3\|core_altpll_0:altpll_0\|core_altpll_0_altpll_a3g2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"core:u3\|core_altpll_0:altpll_0\|core_altpll_0_altpll_a3g2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "core:u3\|core_altpll_0:altpll_0\|core_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[0\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for core:u3\|core_altpll_0:altpll_0\|core_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[0\] port" {  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/MSEE/5362/Week1/NIOS_OK/" { { 0 { 0 ""} 0 7209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1673865535352 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "core:u3\|core_altpll_0:altpll_0\|core_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[2\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for core:u3\|core_altpll_0:altpll_0\|core_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[2\] port" {  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/MSEE/5362/Week1/NIOS_OK/" { { 0 { 0 ""} 0 7211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1673865535352 ""}  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/core_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/MSEE/5362/Week1/NIOS_OK/" { { 0 { 0 ""} 0 7209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1673865535352 ""}
{ "Error" "ECUT_CUT_INCONSISTENT_SETTING" "Configuration mode core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|ufm_block " "Configuration mode on atom \"core:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|ufm_block\" does not match the project setting. Update and regenerate the Qsys system to match the project setting." {  } { { "core/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/rtl/altera_onchip_flash_block.v" 98 -1 0 } } { "core/synthesis/submodules/altera_onchip_flash.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } } { "core/synthesis/core.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/core/synthesis/core.v" 341 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "D:/MSEE/5362/Week1/NIOS_OK/DE10_LITE_Golden_Top.v" 145 0 0 } }  } 0 14740 "%1!s! on atom \"%2!s!\" does not match the project setting. Update and regenerate the Qsys system to match the project setting." 0 0 "Fitter" 0 -1 1673865535564 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1  1  Quartus Prime " "Quartus Prime Fitter was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673865536470 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 16 19:38:56 2023 " "Processing ended: Mon Jan 16 19:38:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673865536470 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673865536470 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673865536470 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673865536470 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 268 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 268 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673865537189 ""}
