all: clean comp run
clean:
\rm -rf simv* csrc* *.log
comp:
vcs -timescale=1ns/1ps -sverilog +define+TRACE_VPD -debug_access+r -l comp.log saed32nm_hvt.v RAM_memory.v reg_D_0.v reg_D_6.v reg_D_5.v reg_D_4.v reg_D_3.v reg_D_2.v reg_D_1.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_0.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_31.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_30.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_29.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_28.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_27.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_26.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_25.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_24.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_23.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_22.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_21.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_20.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_19.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_18.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_17.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_16.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_15.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_14.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_13.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_12.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_11.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_10.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_9.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_8.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_7.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_6.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_5.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_4.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_3.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_2.v ram_dp_DATA_WIDTH4_ADDR_WIDTH4_1.v encoder_2_1_0.v encoder_2_1_7.v encoder_2_1_6.v encoder_2_1_5.v encoder_2_1_4.v encoder_2_1_3.v encoder_2_1_2.v encoder_2_1_1.v encoder_WIDTH16.v cam_DATA_WIDTH128_ADDR_WIDTH4.v add_round_keys_0.v keygen_0.v sbox_0.v sbox_15.v sbox_14.v sbox_13.v sbox_12.v sbox_11.v sbox_10.v sbox_9.v sbox_8.v sbox_7.v sbox_6.v sbox_5.v sbox_4.v sbox_3.v sbox_2.v sbox_1.v subbytes.v shift_rows.v Mix_Column.v add_round_keys_1.v round.v aes.v inv_shift_rows.v inv_sbox_0.v inv_sbox_15.v inv_sbox_14.v inv_sbox_13.v inv_sbox_12.v inv_sbox_11.v inv_sbox_10.v inv_sbox_9.v inv_sbox_8.v inv_sbox_7.v inv_sbox_6.v inv_sbox_5.v inv_sbox_4.v inv_sbox_3.v inv_sbox_2.v inv_sbox_1.v inv_subbytes.v inv_add_round_keys.v inv_Mix_Column.v inv_round.v keygen_1.v Get_key.v inv_aes.v cde.v FSM.v Top_level.v Hw_wrapper.v interface1.sv test_enc.sv

./simv test -debug_all -debug_access+r -l run.log