# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/NotGate1.vhd" \
"../../../../ALU.srcs/sources_1/new/NotGate16.vhd" \
"../../../../ALU.srcs/sources_1/new/NotGate2.vhd" \
"../../../../ALU.srcs/sources_1/new/NotGate32.vhd" \
"../../../../ALU.srcs/sources_1/new/NotGate4.vhd" \
"../../../../ALU.srcs/sources_1/new/NotGate8.vhd" \
"../../../../ALU.srcs/sources_1/new/NotGate.vhd" \

# Do not sort compile order
nosort
