<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_fpga_behav.wdb" id="1">
         <top_modules>
            <top_module name="bus_pkg" />
            <top_module name="glbl" />
            <top_module name="tb_fpga" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="11177291000fs"></ZoomStartTime>
      <ZoomEndTime time="13503291001fs"></ZoomEndTime>
      <Cursor1Time time="12735000000fs"></Cursor1Time>
   </zoom_setting>
   <WVObjectSize size="4" />
   <wave_markers>
      <marker time="17108311000" label="" />
      <marker time="17061456000" label="" />
      <marker time="17014601000" label="" />
      <marker time="16967746000" label="" />
      <marker time="16920891000" label="" />
      <marker time="16874037000" label="" />
      <marker time="12581291000" label="" />
      <marker time="12539291000" label="" />
   </wave_markers>
   <wvobject type="divider" fp_name="divider246">
      <obj_property name="label">Node 0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#008000</obj_property>
   </wvobject>
   <wvobject fp_name="group220" type="group">
      <obj_property name="label">Node0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/clk_pad" type="logic">
         <obj_property name="ElementShortName">clk_pad</obj_property>
         <obj_property name="ObjectShortName">clk_pad</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/rst_n" type="logic">
         <obj_property name="ElementShortName">rst_n</obj_property>
         <obj_property name="ObjectShortName">rst_n</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/sw" type="array">
         <obj_property name="ElementShortName">sw[3:0]</obj_property>
         <obj_property name="ObjectShortName">sw[3:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/btn" type="array">
         <obj_property name="ElementShortName">btn[3:0]</obj_property>
         <obj_property name="ObjectShortName">btn[3:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/d_inA" type="logic">
         <obj_property name="ElementShortName">d_inA</obj_property>
         <obj_property name="ObjectShortName">d_inA</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/d_outB" type="logic">
         <obj_property name="ElementShortName">d_outB</obj_property>
         <obj_property name="ObjectShortName">d_outB</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/clk_tx" type="logic">
         <obj_property name="ElementShortName">clk_tx</obj_property>
         <obj_property name="ObjectShortName">clk_tx</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/clk_rx" type="logic">
         <obj_property name="ElementShortName">clk_rx</obj_property>
         <obj_property name="ObjectShortName">clk_rx</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/display" type="array">
         <obj_property name="ElementShortName">display[7:0]</obj_property>
         <obj_property name="ObjectShortName">display[7:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/ExPktA" type="array">
         <obj_property name="ElementShortName">ExPktA</obj_property>
         <obj_property name="ObjectShortName">ExPktA</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/ExPktA.din" type="array">
            <obj_property name="ElementShortName">.din[7:0]</obj_property>
            <obj_property name="ObjectShortName">ExPktA.din[7:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/ExPktA.wr_en" type="logic">
            <obj_property name="ElementShortName">.wr_en</obj_property>
            <obj_property name="ObjectShortName">ExPktA.wr_en</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/ExPktA.rd_en" type="logic">
            <obj_property name="ElementShortName">.rd_en</obj_property>
            <obj_property name="ObjectShortName">ExPktA.rd_en</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/ExPktA.eop1_rcvd" type="logic">
            <obj_property name="ElementShortName">.eop1_rcvd</obj_property>
            <obj_property name="ObjectShortName">ExPktA.eop1_rcvd</obj_property>
         </wvobject>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/ExPktB" type="array">
         <obj_property name="ElementShortName">ExPktB</obj_property>
         <obj_property name="ObjectShortName">ExPktB</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/PktExA" type="array">
         <obj_property name="ElementShortName">PktExA</obj_property>
         <obj_property name="ObjectShortName">PktExA</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/PktExB" type="array">
         <obj_property name="ElementShortName">PktExB</obj_property>
         <obj_property name="ObjectShortName">PktExB</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/packet" type="other">
         <obj_property name="ElementShortName">packet</obj_property>
         <obj_property name="ObjectShortName">packet</obj_property>
      </wvobject>
      <wvobject fp_name="group7372" type="group">
         <obj_property name="label">reset</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RST_man/clk" type="logic">
            <obj_property name="ElementShortName">clk</obj_property>
            <obj_property name="ObjectShortName">clk</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RST_man/rstn_hw" type="logic">
            <obj_property name="ElementShortName">rstn_hw</obj_property>
            <obj_property name="ObjectShortName">rstn_hw</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RST_man/RxRst" type="array">
            <obj_property name="ElementShortName">RxRst</obj_property>
            <obj_property name="ObjectShortName">RxRst</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RST_man/reset_n" type="logic">
            <obj_property name="ElementShortName">reset_n</obj_property>
            <obj_property name="ObjectShortName">reset_n</obj_property>
         </wvobject>
         <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RST_man/rsting" type="logic">
            <obj_property name="ElementShortName">rsting</obj_property>
            <obj_property name="ObjectShortName">rsting</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">RXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#FFFF00</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">RXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="group18287" type="group">
            <obj_property name="label">sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/s_in" type="logic">
               <obj_property name="ElementShortName">s_in</obj_property>
               <obj_property name="ObjectShortName">s_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/time_out" type="logic">
               <obj_property name="ElementShortName">time_out</obj_property>
               <obj_property name="ObjectShortName">time_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/d_ff1" type="logic">
               <obj_property name="ElementShortName">d_ff1</obj_property>
               <obj_property name="ObjectShortName">d_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/d_ff2" type="logic">
               <obj_property name="ElementShortName">d_ff2</obj_property>
               <obj_property name="ObjectShortName">d_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/s_ff1" type="logic">
               <obj_property name="ElementShortName">s_ff1</obj_property>
               <obj_property name="ObjectShortName">s_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/s_ff2" type="logic">
               <obj_property name="ElementShortName">s_ff2</obj_property>
               <obj_property name="ObjectShortName">s_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/enable" type="logic">
               <obj_property name="ElementShortName">enable</obj_property>
               <obj_property name="ObjectShortName">enable</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/signal_rx_inst/fst_d_rcvd" type="logic">
               <obj_property name="ElementShortName">fst_d_rcvd</obj_property>
               <obj_property name="ObjectShortName">fst_d_rcvd</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/link_actv" type="logic">
               <obj_property name="ElementShortName">link_actv</obj_property>
               <obj_property name="ObjectShortName">link_actv</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/debug" type="array">
               <obj_property name="ElementShortName">debug[35:0]</obj_property>
               <obj_property name="ObjectShortName">debug[35:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/dtct_null" type="logic">
               <obj_property name="ElementShortName">dtct_null</obj_property>
               <obj_property name="ObjectShortName">dtct_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/char_rx_ins/temp_cnt" type="array">
               <obj_property name="ElementShortName">temp_cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">temp_cnt[3:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group3670" type="group">
            <obj_property name="label">exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/full" type="logic">
               <obj_property name="ElementShortName">full</obj_property>
               <obj_property name="ObjectShortName">full</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/parity_err" type="logic">
               <obj_property name="ElementShortName">parity_err</obj_property>
               <obj_property name="ObjectShortName">parity_err</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/wr_en" type="logic">
               <obj_property name="ElementShortName">wr_en</obj_property>
               <obj_property name="ObjectShortName">wr_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/char" type="array">
               <obj_property name="ElementShortName">char[7:0]</obj_property>
               <obj_property name="ObjectShortName">char[7:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/total_parity" type="logic">
               <obj_property name="ElementShortName">total_parity</obj_property>
               <obj_property name="ObjectShortName">total_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/half_null_dtcd" type="logic">
               <obj_property name="ElementShortName">half_null_dtcd</obj_property>
               <obj_property name="ObjectShortName">half_null_dtcd</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/temp_char_req_cnt" type="array">
               <obj_property name="ElementShortName">temp_char_req_cnt[3:0]</obj_property>
               <obj_property name="ObjectShortName">temp_char_req_cnt[3:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/send_fcc" type="logic">
               <obj_property name="ElementShortName">send_fcc</obj_property>
               <obj_property name="ObjectShortName">send_fcc</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/ExTxRx" type="array">
               <obj_property name="ElementShortName">ExTxRx</obj_property>
               <obj_property name="ObjectShortName">ExTxRx</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/ExRxTx_rst" type="array">
               <obj_property name="ElementShortName">ExRxTx_rst</obj_property>
               <obj_property name="ObjectShortName">ExRxTx_rst</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/debug" type="array">
               <obj_property name="ElementShortName">debug[35:0]</obj_property>
               <obj_property name="ObjectShortName">debug[35:0]</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">Packet</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#FFFF00</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">Packet</obj_property>
         <obj_property name="DisplayName">label</obj_property>
      </wvobject>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">TXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#FFFF00</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">TXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="group2481" type="group">
            <obj_property name="label">exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/PktEx" type="array">
               <obj_property name="ElementShortName">PktEx</obj_property>
               <obj_property name="ObjectShortName">PktEx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/rd_en" type="logic">
               <obj_property name="ElementShortName">rd_en</obj_property>
               <obj_property name="ObjectShortName">rd_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/send_end_null" type="logic">
               <obj_property name="ElementShortName">send_end_null</obj_property>
               <obj_property name="ObjectShortName">send_end_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/char_reg" type="array">
               <obj_property name="ElementShortName">char_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/Exchange_tx/send_eop1" type="logic">
               <obj_property name="ElementShortName">send_eop1</obj_property>
               <obj_property name="ObjectShortName">send_eop1</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/char_in" type="array">
               <obj_property name="ElementShortName">char_in[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_in[9:0]</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/char_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/s_out" type="logic">
               <obj_property name="ElementShortName">s_out</obj_property>
               <obj_property name="ObjectShortName">s_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/TX_pipeline/signal_tx_ins/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">RXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#00FFFF</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">RX B</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/s_in" type="logic">
               <obj_property name="ElementShortName">s_in</obj_property>
               <obj_property name="ObjectShortName">s_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/time_out" type="logic">
               <obj_property name="ElementShortName">time_out</obj_property>
               <obj_property name="ObjectShortName">time_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/d_ff1" type="logic">
               <obj_property name="ElementShortName">d_ff1</obj_property>
               <obj_property name="ObjectShortName">d_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/d_ff2" type="logic">
               <obj_property name="ElementShortName">d_ff2</obj_property>
               <obj_property name="ObjectShortName">d_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/s_ff1" type="logic">
               <obj_property name="ElementShortName">s_ff1</obj_property>
               <obj_property name="ObjectShortName">s_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/s_ff2" type="logic">
               <obj_property name="ElementShortName">s_ff2</obj_property>
               <obj_property name="ObjectShortName">s_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/signal_rx_inst/enable" type="logic">
               <obj_property name="ElementShortName">enable</obj_property>
               <obj_property name="ObjectShortName">enable</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/char_rx_ins/dtct_null" type="logic">
               <obj_property name="ElementShortName">dtct_null</obj_property>
               <obj_property name="ObjectShortName">dtct_null</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/full" type="logic">
               <obj_property name="ElementShortName">full</obj_property>
               <obj_property name="ObjectShortName">full</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/parity_err" type="logic">
               <obj_property name="ElementShortName">parity_err</obj_property>
               <obj_property name="ObjectShortName">parity_err</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/wr_en" type="logic">
               <obj_property name="ElementShortName">wr_en</obj_property>
               <obj_property name="ObjectShortName">wr_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/char" type="array">
               <obj_property name="ElementShortName">char[7:0]</obj_property>
               <obj_property name="ObjectShortName">char[7:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/total_parity" type="logic">
               <obj_property name="ElementShortName">total_parity</obj_property>
               <obj_property name="ObjectShortName">total_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/half_null_dtcd" type="logic">
               <obj_property name="ElementShortName">half_null_dtcd</obj_property>
               <obj_property name="ObjectShortName">half_null_dtcd</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/send_fcc" type="logic">
               <obj_property name="ElementShortName">send_fcc</obj_property>
               <obj_property name="ObjectShortName">send_fcc</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_B/RX_pipeline/Exchange_rx/ExRxTx_rst" type="array">
               <obj_property name="ElementShortName">ExRxTx_rst</obj_property>
               <obj_property name="ObjectShortName">ExRxTx_rst</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">Packet</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#00FFFF</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">Packet</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">TX A</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#00FFFF</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">TX A</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/PktEx" type="array">
               <obj_property name="ElementShortName">PktEx</obj_property>
               <obj_property name="ObjectShortName">PktEx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/rd_en" type="logic">
               <obj_property name="ElementShortName">rd_en</obj_property>
               <obj_property name="ObjectShortName">rd_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/send_end_null" type="logic">
               <obj_property name="ElementShortName">send_end_null</obj_property>
               <obj_property name="ObjectShortName">send_end_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/char_reg" type="array">
               <obj_property name="ElementShortName">char_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/Exchange_tx/send_eop1" type="logic">
               <obj_property name="ElementShortName">send_eop1</obj_property>
               <obj_property name="ObjectShortName">send_eop1</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/char_in" type="array">
               <obj_property name="ElementShortName">char_in[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_in[9:0]</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject fp_name="group3641" type="group">
               <obj_property name="label">exc</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/clk" type="logic">
                  <obj_property name="ElementShortName">clk</obj_property>
                  <obj_property name="ObjectShortName">clk</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/char_valid" type="logic">
                  <obj_property name="ElementShortName">char_valid</obj_property>
                  <obj_property name="ObjectShortName">char_valid</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/reset_n" type="logic">
                  <obj_property name="ElementShortName">reset_n</obj_property>
                  <obj_property name="ObjectShortName">reset_n</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/full" type="logic">
                  <obj_property name="ElementShortName">full</obj_property>
                  <obj_property name="ObjectShortName">full</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/ExTxRx" type="array">
                  <obj_property name="ElementShortName">ExTxRx</obj_property>
                  <obj_property name="ObjectShortName">ExTxRx</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/pc_char" type="array">
                  <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
                  <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/parity_err" type="logic">
                  <obj_property name="ElementShortName">parity_err</obj_property>
                  <obj_property name="ObjectShortName">parity_err</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/wr_en" type="logic">
                  <obj_property name="ElementShortName">wr_en</obj_property>
                  <obj_property name="ObjectShortName">wr_en</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/char" type="array">
                  <obj_property name="ElementShortName">char[7:0]</obj_property>
                  <obj_property name="ObjectShortName">char[7:0]</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/ExRxTx" type="array">
                  <obj_property name="ElementShortName">ExRxTx</obj_property>
                  <obj_property name="ObjectShortName">ExRxTx</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/debug" type="array">
                  <obj_property name="ElementShortName">debug[35:0]</obj_property>
                  <obj_property name="ObjectShortName">debug[35:0]</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/state" type="other">
                  <obj_property name="ElementShortName">state</obj_property>
                  <obj_property name="ObjectShortName">state</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/data_parity" type="logic">
                  <obj_property name="ElementShortName">data_parity</obj_property>
                  <obj_property name="ObjectShortName">data_parity</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/total_parity" type="logic">
                  <obj_property name="ElementShortName">total_parity</obj_property>
                  <obj_property name="ObjectShortName">total_parity</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/half_null_dtcd" type="logic">
                  <obj_property name="ElementShortName">half_null_dtcd</obj_property>
                  <obj_property name="ObjectShortName">half_null_dtcd</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/temp_char_req_cnt" type="array">
                  <obj_property name="ElementShortName">temp_char_req_cnt[3:0]</obj_property>
                  <obj_property name="ObjectShortName">temp_char_req_cnt[3:0]</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/send_fcc" type="logic">
                  <obj_property name="ElementShortName">send_fcc</obj_property>
                  <obj_property name="ObjectShortName">send_fcc</obj_property>
               </wvobject>
               <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/RX_pipeline/Exchange_rx/ExRxTx_rst" type="array">
                  <obj_property name="ElementShortName">ExRxTx_rst</obj_property>
                  <obj_property name="ObjectShortName">ExRxTx_rst</obj_property>
               </wvobject>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/char_tx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/s_out" type="logic">
               <obj_property name="ElementShortName">s_out</obj_property>
               <obj_property name="ObjectShortName">s_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_0/Side_A/TX_pipeline/signal_tx_ins/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider246">
      <obj_property name="label">Node 1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#008000</obj_property>
   </wvobject>
   <wvobject fp_name="group220" type="group">
      <obj_property name="label">Node0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">RXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#FAAFBE</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">RXA</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/s_in" type="logic">
               <obj_property name="ElementShortName">s_in</obj_property>
               <obj_property name="ObjectShortName">s_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/time_out" type="logic">
               <obj_property name="ElementShortName">time_out</obj_property>
               <obj_property name="ObjectShortName">time_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/d_ff1" type="logic">
               <obj_property name="ElementShortName">d_ff1</obj_property>
               <obj_property name="ObjectShortName">d_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/d_ff2" type="logic">
               <obj_property name="ElementShortName">d_ff2</obj_property>
               <obj_property name="ObjectShortName">d_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/s_ff1" type="logic">
               <obj_property name="ElementShortName">s_ff1</obj_property>
               <obj_property name="ObjectShortName">s_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/s_ff2" type="logic">
               <obj_property name="ElementShortName">s_ff2</obj_property>
               <obj_property name="ObjectShortName">s_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/signal_rx_inst/enable" type="logic">
               <obj_property name="ElementShortName">enable</obj_property>
               <obj_property name="ObjectShortName">enable</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/char_rx_ins/dtct_null" type="logic">
               <obj_property name="ElementShortName">dtct_null</obj_property>
               <obj_property name="ObjectShortName">dtct_null</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/full" type="logic">
               <obj_property name="ElementShortName">full</obj_property>
               <obj_property name="ObjectShortName">full</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/parity_err" type="logic">
               <obj_property name="ElementShortName">parity_err</obj_property>
               <obj_property name="ObjectShortName">parity_err</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/wr_en" type="logic">
               <obj_property name="ElementShortName">wr_en</obj_property>
               <obj_property name="ObjectShortName">wr_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/char" type="array">
               <obj_property name="ElementShortName">char[7:0]</obj_property>
               <obj_property name="ObjectShortName">char[7:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/total_parity" type="logic">
               <obj_property name="ElementShortName">total_parity</obj_property>
               <obj_property name="ObjectShortName">total_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/half_null_dtcd" type="logic">
               <obj_property name="ElementShortName">half_null_dtcd</obj_property>
               <obj_property name="ObjectShortName">half_null_dtcd</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/send_fcc" type="logic">
               <obj_property name="ElementShortName">send_fcc</obj_property>
               <obj_property name="ObjectShortName">send_fcc</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/RX_pipeline/Exchange_rx/ExRxTx_rst" type="array">
               <obj_property name="ElementShortName">ExRxTx_rst</obj_property>
               <obj_property name="ObjectShortName">ExRxTx_rst</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">Packet</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#FAAFBE</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">Packet</obj_property>
         <obj_property name="DisplayName">label</obj_property>
      </wvobject>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">TXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#FAAFBE</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">TXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/rd_en" type="logic">
               <obj_property name="ElementShortName">rd_en</obj_property>
               <obj_property name="ObjectShortName">rd_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/send_end_null" type="logic">
               <obj_property name="ElementShortName">send_end_null</obj_property>
               <obj_property name="ObjectShortName">send_end_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/char_reg" type="array">
               <obj_property name="ElementShortName">char_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/Exchange_tx/send_eop1" type="logic">
               <obj_property name="ElementShortName">send_eop1</obj_property>
               <obj_property name="ObjectShortName">send_eop1</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/char_in" type="array">
               <obj_property name="ElementShortName">char_in[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_in[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/char_tx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/s_out" type="logic">
               <obj_property name="ElementShortName">s_out</obj_property>
               <obj_property name="ObjectShortName">s_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/TX_pipeline/signal_tx_ins/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">RXB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#00FF7F</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">RX B</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/s_in" type="logic">
               <obj_property name="ElementShortName">s_in</obj_property>
               <obj_property name="ObjectShortName">s_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/time_out" type="logic">
               <obj_property name="ElementShortName">time_out</obj_property>
               <obj_property name="ObjectShortName">time_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/d_ff1" type="logic">
               <obj_property name="ElementShortName">d_ff1</obj_property>
               <obj_property name="ObjectShortName">d_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/d_ff2" type="logic">
               <obj_property name="ElementShortName">d_ff2</obj_property>
               <obj_property name="ObjectShortName">d_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/s_ff1" type="logic">
               <obj_property name="ElementShortName">s_ff1</obj_property>
               <obj_property name="ObjectShortName">s_ff1</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/s_ff2" type="logic">
               <obj_property name="ElementShortName">s_ff2</obj_property>
               <obj_property name="ObjectShortName">s_ff2</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/signal_rx_inst/enable" type="logic">
               <obj_property name="ElementShortName">enable</obj_property>
               <obj_property name="ObjectShortName">enable</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/bit_valid" type="logic">
               <obj_property name="ElementShortName">bit_valid</obj_property>
               <obj_property name="ObjectShortName">bit_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/char_rx_ins/dtct_null" type="logic">
               <obj_property name="ElementShortName">dtct_null</obj_property>
               <obj_property name="ObjectShortName">dtct_null</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/full" type="logic">
               <obj_property name="ElementShortName">full</obj_property>
               <obj_property name="ObjectShortName">full</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/parity_err" type="logic">
               <obj_property name="ElementShortName">parity_err</obj_property>
               <obj_property name="ObjectShortName">parity_err</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/wr_en" type="logic">
               <obj_property name="ElementShortName">wr_en</obj_property>
               <obj_property name="ObjectShortName">wr_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/char" type="array">
               <obj_property name="ElementShortName">char[7:0]</obj_property>
               <obj_property name="ObjectShortName">char[7:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/total_parity" type="logic">
               <obj_property name="ElementShortName">total_parity</obj_property>
               <obj_property name="ObjectShortName">total_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/half_null_dtcd" type="logic">
               <obj_property name="ElementShortName">half_null_dtcd</obj_property>
               <obj_property name="ObjectShortName">half_null_dtcd</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_B/RX_pipeline/Exchange_rx/ExRxTx_rst" type="array">
               <obj_property name="ElementShortName">ExRxTx_rst</obj_property>
               <obj_property name="ObjectShortName">ExRxTx_rst</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">Packet</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#00FF7F</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">Packet</obj_property>
         <obj_property name="DisplayName">label</obj_property>
      </wvobject>
      <wvobject type="divider" fp_name="divider246">
         <obj_property name="label">TX A</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="BkColor">#00FF7F</obj_property>
      </wvobject>
      <wvobject fp_name="group220" type="group">
         <obj_property name="label">TX A</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">exc</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/ExRxTx" type="array">
               <obj_property name="ElementShortName">ExRxTx</obj_property>
               <obj_property name="ObjectShortName">ExRxTx</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/rd_en" type="logic">
               <obj_property name="ElementShortName">rd_en</obj_property>
               <obj_property name="ObjectShortName">rd_en</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/pc_char" type="array">
               <obj_property name="ElementShortName">pc_char[9:0]</obj_property>
               <obj_property name="ObjectShortName">pc_char[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/state" type="other">
               <obj_property name="ElementShortName">state</obj_property>
               <obj_property name="ObjectShortName">state</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/data_parity" type="logic">
               <obj_property name="ElementShortName">data_parity</obj_property>
               <obj_property name="ObjectShortName">data_parity</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/send_end_null" type="logic">
               <obj_property name="ElementShortName">send_end_null</obj_property>
               <obj_property name="ObjectShortName">send_end_null</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/char_reg" type="array">
               <obj_property name="ElementShortName">char_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_reg[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/Exchange_tx/send_eop1" type="logic">
               <obj_property name="ElementShortName">send_eop1</obj_property>
               <obj_property name="ObjectShortName">send_eop1</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">char</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/char_valid" type="logic">
               <obj_property name="ElementShortName">char_valid</obj_property>
               <obj_property name="ObjectShortName">char_valid</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/char_in" type="array">
               <obj_property name="ElementShortName">char_in[9:0]</obj_property>
               <obj_property name="ObjectShortName">char_in[9:0]</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/char_tx_ins/shft_reg" type="array">
               <obj_property name="ElementShortName">shft_reg[9:0]</obj_property>
               <obj_property name="ObjectShortName">shft_reg[9:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group220" type="group">
            <obj_property name="label">sig</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/clk" type="logic">
               <obj_property name="ElementShortName">clk</obj_property>
               <obj_property name="ObjectShortName">clk</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/reset_n" type="logic">
               <obj_property name="ElementShortName">reset_n</obj_property>
               <obj_property name="ObjectShortName">reset_n</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/d_in" type="logic">
               <obj_property name="ElementShortName">d_in</obj_property>
               <obj_property name="ObjectShortName">d_in</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/d_out" type="logic">
               <obj_property name="ElementShortName">d_out</obj_property>
               <obj_property name="ObjectShortName">d_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/s_out" type="logic">
               <obj_property name="ElementShortName">s_out</obj_property>
               <obj_property name="ObjectShortName">s_out</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/d_hold" type="logic">
               <obj_property name="ElementShortName">d_hold</obj_property>
               <obj_property name="ObjectShortName">d_hold</obj_property>
            </wvobject>
            <wvobject db_ref_id="1" fp_name="/tb_fpga/node_1/Side_A/TX_pipeline/signal_tx_ins/s_hold" type="logic">
               <obj_property name="ElementShortName">s_hold</obj_property>
               <obj_property name="ObjectShortName">s_hold</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
   </wvobject>
</wave_config>
