$date
	Thu Jul 18 12:45:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 8 ! o [7:0] $end
$var reg 8 " d [7:0] $end
$var reg 3 # s [2:0] $end
$scope module m $end
$var wire 8 $ d [7:0] $end
$var wire 3 % s [2:0] $end
$var wire 8 & o [7:0] $end
$upscope $end
$upscope $end
$scope module mux_tb $end
$scope module m $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0x &
bx %
b10101010 $
bx #
b10101010 "
b0x !
$end
#10
b0 !
b0 &
b0 #
b0 %
#20
b1 !
b1 &
b1 #
b1 %
#30
b0 !
b0 &
b10 #
b10 %
#40
b100 #
b100 %
#50
b1 !
b1 &
b11 #
b11 %
#60
b0 !
b0 &
b110 #
b110 %
#70
b1 !
b1 &
b101 #
b101 %
#80
b111 #
b111 %
