$date
	Sun Oct 23 00:33:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#140828
b10000 !
1"
#140830
b10000 &
b10000 %
1$
#140831
0"
#140834
b1000 &
b1000 %
#140838
b100 &
b100 %
#140842
b10 &
b10 %
#140846
b1 &
1#
b1 %
#140850
b0 &
b0 %
0#
0$
#1226359
b1111 !
1"
#1226362
b1111 &
b1111 %
1$
#1226363
0"
#1226366
b101110 &
b101110 %
#1226370
b10111 &
b10111 %
#1226374
b1000110 &
b1000110 %
#1226378
b100011 &
b100011 %
#1226382
b1101010 &
b1101010 %
#1226386
b110101 &
b110101 %
#1226390
b10100000 &
b10100000 %
#1226394
b1010000 &
b1010000 %
#1226398
b101000 &
b101000 %
#1226402
b10100 &
b10100 %
#1226406
b1010 &
b1010 %
#1226410
b101 &
b101 %
#1226414
b10000 &
b10000 %
#1226418
b1000 &
b1000 %
#1226422
b100 &
b100 %
#1226426
b10 &
b10 %
#1226430
b1 &
1#
b1 %
#1226434
b0 &
b0 %
0#
0$
#2206502
b101 &
b101 %
1$
b101 !
1"
#2206503
0"
#2206506
b10000 &
b10000 %
#2206510
b1000 &
b1000 %
#2206514
b100 &
b100 %
#2206518
b10 &
b10 %
#2206522
b1 &
b1 %
1#
#2206526
b0 &
0#
b0 %
0$
#4500012
