// Seed: 613878719
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output tri0 id_2
);
  reg  id_4;
  wire id_5;
  assign id_0 = 1;
  always #1 id_4 <= 1;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    output wor id_6,
    input wire id_7,
    output wor id_8,
    input tri id_9,
    input supply1 id_10,
    output tri id_11
);
  wire id_13;
  module_0(
      id_11, id_5, id_8
  );
endmodule
