{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"sdot.cl","line":68}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"sdot.cl:68 (xLoader_uX_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"sdot.cl","line":69}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"sdot.cl:69 (yLoader_uY_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"sdot.cl","line":71}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"sdot.cl:71 (Out_unloader_channel)","type":"resource"}],"data":[33,3186,27,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[237,209,2,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - 'uZ_1_shreg' (sdot.cl:108)\n - 'uZ_1_shreg_' (sdot.cl:113)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'k' (sdot.cl:114)","type":"resource"},{"data":[7,11,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"Register,\n1 reg, 7 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'kk' (sdot.cl:115)","type":"resource"},{"data":[1206,5193,0,0,0],"details":[{"text":"Type: Shift Register (63 or fewer tap points)","type":"text"},{"text":"63 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n63 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'uZ_1_shreg' (sdot.cl:108)","type":"resource"},{"children":[{"count":4,"data":[504,2103,1,0,56],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[506,2104,1,0,56],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"sdot.cl","line":114}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":114}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"sdot.cl","line":114}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":114}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":114}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":114}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":114}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":114}]],"name":"1-bit Or","type":"resource"}],"data":[230.5,36,0,0,0],"debug":[[{"filename":"sdot.cl","line":114}]],"name":"sdot.cl:114","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":108}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0,944,0,0,0],"debug":[[{"filename":"sdot.cl","line":108}]],"name":"State","type":"resource"}],"data":[27,944,0,0,0],"debug":[[{"filename":"sdot.cl","line":108}]],"name":"sdot.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":124}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"sdot.cl","line":124}]],"name":"32-bit Select","type":"resource"}],"data":[43,32,0,0,0],"debug":[[{"filename":"sdot.cl","line":124}]],"name":"sdot.cl:124","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,106.667,0,0,0],"debug":[[{"filename":"sdot.cl","line":119}]],"name":"State","type":"resource"}],"data":[0,106.667,0,0,0],"debug":[[{"filename":"sdot.cl","line":119}]],"name":"sdot.cl:119","type":"resource"},{"children":[{"count":1,"data":[0,53.3333,0,0,0],"debug":[[{"filename":"sdot.cl","line":129}]],"name":"State","type":"resource"}],"data":[0,53.3333,0,0,0],"debug":[[{"filename":"sdot.cl","line":129}]],"name":"sdot.cl:129","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":115}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":115}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":115}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":115}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":115}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[14.5,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":115}]],"name":"sdot.cl:115","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":122}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":122}]],"name":"sdot.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":123}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":123}]],"name":"sdot.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[0,0,0,16,0],"debug":[[{"filename":"sdot.cl","line":127}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,16,0],"debug":[[{"filename":"sdot.cl","line":127}]],"name":"sdot.cl:127","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"sdot.cl","line":143}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[176,480,0,65,0],"debug":[[{"filename":"sdot.cl","line":143}]],"name":"Hardened Dot Product of Size 63","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"sdot.cl","line":143}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[208,512,0,66,0],"debug":[[{"filename":"sdot.cl","line":143}]],"name":"sdot.cl:143","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5,2,0,0,0],"debug":[[{"filename":"sdot.cl","line":149}]],"name":"Channel Write","type":"resource"}],"data":[5,2,0,0,0],"debug":[[{"filename":"sdot.cl","line":149}]],"name":"sdot.cl:149","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3862,11788.0003,3,82,68],"debug":[[{"filename":"sdot.cl","line":108}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[3862,11788,3,82,68],"total_percent":[1.27345,0.611189,0.689841,0.110579,5.40184],"type":"function"},{"children":[{"data":[62,55,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":156}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":156}]],"name":"sdot.cl:156","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[304,1588,0,0,31],"debug":[[{"filename":"sdot.cl","line":159}]],"name":"Store","type":"resource"}],"data":[304,1588,0,0,31],"debug":[[{"filename":"sdot.cl","line":159}]],"name":"sdot.cl:159","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1705,4054,0,0,41],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[1705,4054,0,0,41],"total_percent":[0.509802,0.295529,0.237243,0,0],"type":"function"},{"children":[{"data":[68,52,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'addr' (sdot.cl:77)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'k' (sdot.cl:79)","type":"resource"},{"data":[7,11,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"Register,\n1 reg, 7 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'kk' (sdot.cl:80)","type":"resource"},{"children":[{"count":3,"data":[101,220,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[101,220,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"sdot.cl","line":79}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":79}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"sdot.cl","line":79}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":79}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":79}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":79}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":79}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":79}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":79}]],"name":"1-bit Or","type":"resource"}],"data":[225.5,36,0,0,0],"debug":[[{"filename":"sdot.cl","line":79}]],"name":"sdot.cl:79","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":80}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"sdot.cl","line":80}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":80}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":80}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":80}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":80}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[46.5,1,0,0,0],"debug":[[{"filename":"sdot.cl","line":80}]],"name":"sdot.cl:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"sdot.cl","line":81}]],"name":"Channel Write","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"sdot.cl","line":81}]],"name":"Load","type":"resource"}],"data":[687,2472,15,0,0],"debug":[[{"filename":"sdot.cl","line":81}]],"name":"sdot.cl:81","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":82}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":82}]],"name":"sdot.cl:82","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2526,5312,17,0,16],"debug":[[{"filename":"sdot.cl","line":77}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[2526,5312,17,0,16],"total_percent":[0.622417,0.333099,0.310861,0.626613,0],"type":"function"},{"children":[{"data":[68,52,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'addr' (sdot.cl:92)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'k' (sdot.cl:94)","type":"resource"},{"data":[7,11,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"Register,\n1 reg, 7 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'kk' (sdot.cl:95)","type":"resource"},{"children":[{"count":3,"data":[101,220,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[101,220,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"sdot.cl","line":94}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":94}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"sdot.cl","line":94}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":94}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":94}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":94}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":94}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":94}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":94}]],"name":"1-bit Or","type":"resource"}],"data":[225.5,36,0,0,0],"debug":[[{"filename":"sdot.cl","line":94}]],"name":"sdot.cl:94","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":95}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"sdot.cl","line":95}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":95}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":95}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":95}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":95}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[46.5,1,0,0,0],"debug":[[{"filename":"sdot.cl","line":95}]],"name":"sdot.cl:95","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"sdot.cl","line":96}]],"name":"Channel Write","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"sdot.cl","line":96}]],"name":"Load","type":"resource"}],"data":[687,2472,15,0,0],"debug":[[{"filename":"sdot.cl","line":96}]],"name":"sdot.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":97}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"sdot.cl","line":97}]],"name":"sdot.cl:97","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2526,5312,17,0,16],"debug":[[{"filename":"sdot.cl","line":92}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_yLoader","total_kernel_resources":[2526,5312,17,0,16],"total_percent":[0.622417,0.333099,0.310861,0.626613,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[19431,42264.0003,144,82,141],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[153931,214716,541,82,141],"total_percent":[29.2694,18.3463,12.5653,19.941,5.40184],"type":"module"}