// Seed: 2774840850
module module_0;
  logic id_0;
  logic id_1 = 1'h0;
  type_5(
      id_0, 1
  );
  reg id_2;
  always @(posedge id_0) begin
    id_2 <= 1;
  end
endmodule
