{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1459946802639 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1459946802750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459946802822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459946802822 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 6656 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1459946802893 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[1\] 1 1 -90 -5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-5000 ps) for DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[1\] port" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 6657 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1459946802893 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] port" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 6658 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1459946802893 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 6656 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1459946802893 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1459946803194 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1459946803203 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459946803922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459946803922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459946803922 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1459946803922 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459946803955 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459946803955 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459946803955 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459946803955 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1459946803966 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1459946804395 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1459946804796 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1459946804796 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1459946804796 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "TimeQuest Timing Analyzer is analyzing 50 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1459946806837 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459946806874 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1459946806874 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459946807129 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459946807151 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459946807197 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459946807212 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459946807212 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459946807212 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1459946807212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1459946807213 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0_IN\[0\] " "Node: GPIO_0_IN\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodRightA\|count\[0\] GPIO_0_IN\[0\] " "Register counter:ComptCodRightA\|count\[0\] is being clocked by GPIO_0_IN\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459946807269 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459946807269 "|DE0_NANO|GPIO_0_IN[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0_IN\[1\] " "Node: GPIO_0_IN\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodRightB\|count\[0\] GPIO_0_IN\[1\] " "Register counter:ComptCodRightB\|count\[0\] is being clocked by GPIO_0_IN\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459946807269 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459946807269 "|DE0_NANO|GPIO_0_IN[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[4\] " "Node: GPIO_0\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:CompteurTest\|count\[16\] GPIO_0\[4\] " "Register counter:CompteurTest\|count\[16\] is being clocked by GPIO_0\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459946807269 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459946807269 "|DE0_NANO|GPIO_0[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[1\] " "Node: GPIO_0\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodLeftA\|count\[0\] GPIO_0\[1\] " "Register counter:ComptCodLeftA\|count\[0\] is being clocked by GPIO_0\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459946807270 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459946807270 "|DE0_NANO|GPIO_0[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[2\] " "Node: GPIO_0\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:ComptCodLeftB\|count\[0\] GPIO_0\[2\] " "Register counter:ComptCodLeftB\|count\[0\] is being clocked by GPIO_0\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459946807270 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459946807270 "|DE0_NANO|GPIO_0[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[8\] " "Node: GPIO_0\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch GlitchHandler:GlitchSignLaser\|Buffer\[0\] GPIO_0\[8\] " "Latch GlitchHandler:GlitchSignLaser\|Buffer\[0\] is being clocked by GPIO_0\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459946807270 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459946807270 "|DE0_NANO|GPIO_0[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag " "Node: GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch GlitchHandler:GlitchSignLaser\|FinReception\[1\] GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag " "Latch GlitchHandler:GlitchSignLaser\|FinReception\[1\] is being clocked by GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\|flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459946807271 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459946807271 "|DE0_NANO|GlitchHandler:GlitchSignLaser|counter20Clk:Compteur|flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[7\] " "Node: GPIO_0\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NewTowerTurn GPIO_0\[7\] " "Register NewTowerTurn is being clocked by GPIO_0\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459946807271 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459946807271 "|DE0_NANO|GPIO_0[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[0\] " "Node: UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART_Dynamixel:myDyn\|UART_Dynamixel_TXD:txd\|UART_TX_BYTE:ubyte\|cnt\[2\] UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[0\] " "Register UART_Dynamixel:myDyn\|UART_Dynamixel_TXD:txd\|UART_TX_BYTE:ubyte\|cnt\[2\] is being clocked by UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1459946807271 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459946807271 "|DE0_NANO|UART_Dynamixel:myDyn|Baudrate_Generator:baudgen|cnt[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1459946807493 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1459946807498 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459946807499 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459946807499 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459946807499 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459946807499 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459946807499 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\] " "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459946807499 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " " 100.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459946807499 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1459946807499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[0\] " "Destination node UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[0\]" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 887 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[7\] " "Destination node UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[7\]" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 890 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[4\] " "Destination node UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[4\]" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 893 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[3\] " "Destination node UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[3\]" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 894 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[9\] " "Destination node UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[9\]" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 888 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[8\] " "Destination node UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[8\]" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 889 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[6\] " "Destination node UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[6\]" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 891 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[5\] " "Destination node UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[5\]" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 892 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[1\] " "Destination node UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[1\]" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 896 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[2\] " "Destination node UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|cnt\[2\]" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 895 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808457 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1459946808457 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459946808457 ""}  } { { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 22557 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808459 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 6656 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808459 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 6656 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808459 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 6656 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_0\[4\]~input (placed in PIN B3 (DATA12, DQS1T/CQ1T#,CDPCLK7)) " "Automatically promoted node GPIO_0\[4\]~input (placed in PIN B3 (DATA12, DQS1T/CQ1T#,CDPCLK7))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[5\]~output " "Destination node LED\[5\]~output" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 22426 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808459 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459946808459 ""}  } { { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 22543 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_0_IN\[0\]~input (placed in PIN A8 (CLK10, DIFFCLK_4n)) " "Automatically promoted node GPIO_0_IN\[0\]~input (placed in PIN A8 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[1\]~output " "Destination node LED\[1\]~output" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 22422 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808459 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459946808459 ""}  } { { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 22556 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_0_IN\[1\]~input (placed in PIN B8 (CLK11, DIFFCLK_4p)) " "Automatically promoted node GPIO_0_IN\[1\]~input (placed in PIN B8 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "positiveSpeedR~0 " "Destination node positiveSpeedR~0" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 398 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 16361 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[0\]~output " "Destination node LED\[0\]~output" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 22421 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808459 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459946808459 ""}  } { { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 22555 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808460 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 21661 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808460 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/15.0/qartussetupweb/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 21907 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808460 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459946808460 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/15.0/qartussetupweb/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 21745 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GlitchHandler:GlitchSignLaser\|always2~1  " "Automatically promoted node GlitchHandler:GlitchSignLaser\|always2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808460 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 14650 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808460 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/15.0/qartussetupweb/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 21767 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GlitchHandler:GlitchSignLaser\|always2~0  " "Automatically promoted node GlitchHandler:GlitchSignLaser\|always2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808460 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 14649 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GlitchHandler:GlitchSignLaser\|Buffer\[0\]~0  " "Automatically promoted node GlitchHandler:GlitchSignLaser\|Buffer\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808460 ""}  } { { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 686 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 15084 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|Equal1  " "Automatically promoted node UART_Dynamixel:myDyn\|Baudrate_Generator:baudgen\|Equal1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|UART_Dynamixel_TXD:txd\|UART_TX_BYTE:ubyte\|Selector0~1 " "Destination node UART_Dynamixel:myDyn\|UART_Dynamixel_TXD:txd\|UART_TX_BYTE:ubyte\|Selector0~1" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 159 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 13373 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Dynamixel:myDyn\|UART_Dynamixel_TXD:txd\|UART_TX_BYTE:ubyte\|Selector1~0 " "Destination node UART_Dynamixel:myDyn\|UART_Dynamixel_TXD:txd\|UART_TX_BYTE:ubyte\|Selector1~0" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 159 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 13374 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459946808461 ""}  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/UART_Dynamixel.sv" 337 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 899 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|bufferFlag~0 " "Destination node LT24_buffer:lt24_buf\|bufferFlag~0" {  } { { "LT24_buffer.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/LT24_buffer.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11259 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|screenState\[3\]~20 " "Destination node LT24_buffer:lt24_buf\|screenState\[3\]~20" {  } { { "LT24_buffer.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/LT24_buffer.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11262 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|screenState\[3\]~21 " "Destination node LT24_buffer:lt24_buf\|screenState\[3\]~21" {  } { { "LT24_buffer.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/LT24_buffer.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11263 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|pointerX~0 " "Destination node LT24_buffer:lt24_buf\|pointerX~0" {  } { { "LT24_buffer.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/LT24_buffer.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11701 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|always5~1 " "Destination node LT24_buffer:lt24_buf\|always5~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11702 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|pointerX~3 " "Destination node LT24_buffer:lt24_buf\|pointerX~3" {  } { { "LT24_buffer.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/LT24_buffer.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11705 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|pointerX~4 " "Destination node LT24_buffer:lt24_buf\|pointerX~4" {  } { { "LT24_buffer.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/LT24_buffer.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11706 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|pointerX~5 " "Destination node LT24_buffer:lt24_buf\|pointerX~5" {  } { { "LT24_buffer.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/LT24_buffer.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11707 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|pointerX~6 " "Destination node LT24_buffer:lt24_buf\|pointerX~6" {  } { { "LT24_buffer.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/LT24_buffer.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11708 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|pointerX~7 " "Destination node LT24_buffer:lt24_buf\|pointerX~7" {  } { { "LT24_buffer.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/LT24_buffer.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11709 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1459946808461 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459946808461 ""}  } { { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 22558 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/15.0/qartussetupweb/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 3372 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459946808462 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 10040 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 10040 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|active_rnw~3 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|active_rnw~3" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11903 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|active_cs_n~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|active_cs_n~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11918 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 11953 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[0\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[0\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 2474 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[2\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[2\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 2472 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[1\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[1\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 2473 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459946808462 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 6970 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 12480 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459946808463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459946808463 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 1265 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808463 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 6952 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459946808463 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 14506 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459946808463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1459946810851 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1459946810874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1459946810875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459946810902 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1459946810969 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1459946810972 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1459946810972 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459946810974 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1459946811028 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1459946813687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1459946813713 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1459946813713 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1459946813713 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1459946813713 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1459946813713 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1459946813713 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1459946813713 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 289 0 0 } } { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 185 0 0 } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 175 0 0 } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1459946814098 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459946814701 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1459946814721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1459946817482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459946820288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1459946820419 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1459946827069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459946827069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1459946829762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1459946838096 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1459946838096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459946840124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1459946840128 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1459946840128 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1459946840128 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.19 " "Total time spent on timing analysis during the Fitter is 8.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1459946840511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459946840693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459946841951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459946842033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459946843442 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459946846175 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1459946847164 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1459946847164 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1459946847164 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1459946847290 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 744 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1459946847407 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "81 Cyclone IV E " "81 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 748 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 754 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 687 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 688 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 689 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 750 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 685 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 686 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 692 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 695 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 698 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 699 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 700 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 701 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 702 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 703 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 704 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 705 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 706 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 707 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 708 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 709 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 710 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 712 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 714 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 715 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 716 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 660 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 661 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 662 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 663 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 664 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 665 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 666 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 667 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 668 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 669 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 670 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 671 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 672 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 673 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 674 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 675 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 678 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 630 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 679 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 680 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 621 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 622 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 681 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 629 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 682 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 683 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 684 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 623 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 690 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 691 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 693 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 694 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 696 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 697 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 711 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 713 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 628 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 717 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 625 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 626 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 627 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 624 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 719 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 718 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 736 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 640 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_PENIRQ_N 3.3-V LVTTL T9 " "Pin LT24_ADC_PENIRQ_N uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { LT24_ADC_PENIRQ_N } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_PENIRQ_N" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 760 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_BUSY 3.3-V LVTTL R9 " "Pin LT24_ADC_BUSY uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { LT24_ADC_BUSY } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_BUSY" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 758 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_DOUT 3.3-V LVTTL F13 " "Pin LT24_ADC_DOUT uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { LT24_ADC_DOUT } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DOUT" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 759 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 639 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 644 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 643 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 642 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 641 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847407 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1459946847407 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 744 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459946847417 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1459946847417 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "47 " "Following 47 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 750 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 685 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 686 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 692 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 695 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 698 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 699 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 700 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 701 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 702 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 703 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 704 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 705 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 706 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 707 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 708 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 709 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 710 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 712 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 714 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 715 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 716 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 678 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 679 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 680 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently enabled " "Pin GPIO_2\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 621 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently enabled " "Pin GPIO_2\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 622 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 681 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 629 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 682 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 683 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 684 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 623 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 690 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 691 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 693 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 694 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 696 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 697 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 711 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 713 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 628 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 717 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 625 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 626 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently enabled " "Pin GPIO_0\[32\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 627 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently enabled " "Pin GPIO_0\[33\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/qartussetupweb/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/qartussetupweb/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_Nano.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/" { { 0 { 0 ""} 0 624 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459946847417 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1459946847417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.fit.smsg " "Generated suppressed messages file C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/Megre_TL-Sensor-Dyna/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1459946848524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1613 " "Peak virtual memory: 1613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459946851111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 14:47:31 2016 " "Processing ended: Wed Apr 06 14:47:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459946851111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459946851111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459946851111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1459946851111 ""}
