# VSDBabySoC Overview ğŸ’»

**VSDBabySoC** is a compact, educational **System-on-Chip (SoC)** built around a **RISC-V processor (RVMYTH)**. It integrates a **PLL (Phase-Locked Loop)** for stable clock generation and a **10-bit DAC (Digital-to-Analog Converter)** for analog output. The design provides a hands-on platform to learn **SoC design, simulation, and digital-to-analog interfacing**.

---

## Key Components âš™ï¸

| Module         | Purpose                                                | Inputs                               | Outputs                |
| -------------- | ------------------------------------------------------ | ------------------------------------ | ---------------------- |
| **RVMYTH CPU** | Performs computation and generates 10-bit digital data | `CLK`, `reset`                       | `OUT[9:0]`             |
| **PLL**        | Generates a stable clock signal                        | `VCO_IN`, `ENb_CP`, `ENb_VCO`, `REF` | `CLK`                  |
| **DAC**        | Converts digital signals from CPU to analog voltage    | `D[9:0]`, `VREFH`                    | `OUT` (analog voltage) |

---

## Educational Objectives ğŸ“

* **Hands-on SoC Integration**: Combine CPU, PLL, and DAC modules.
* **Clock and Signal Management**: Learn how PLLs stabilize clocks.
* **Digital-to-Analog Conversion**: Convert binary outputs to analog signals.
* **Simulation and Verification**: Use **Icarus Verilog** and **GTKWave** for pre- and post-synthesis validation.

---

## Project Structure ğŸ“‚

```
/home/designer/VSDBabySoC
â”œâ”€â”€ LICENSE
â”œâ”€â”€ Makefile
â”œâ”€â”€ README.md
â”œâ”€â”€ compiled_rvmyth.v
â”œâ”€â”€ compiled_rvmyth_gen.v
â”œâ”€â”€ images
â”‚Â Â  â”œâ”€â”€ centralized_avsddac.png
â”‚Â Â  â”œâ”€â”€ inside_dac.png
â”‚Â Â  â”œâ”€â”€ inside_pll.png
â”‚Â Â  â”œâ”€â”€ openlane_flow.png
â”‚Â Â  â”œâ”€â”€ physical_design.png
â”‚Â Â  â”œâ”€â”€ post_routing_sim.png
â”‚Â Â  â”œâ”€â”€ post_synth_sim.png
â”‚Â Â  â”œâ”€â”€ pre_synth_sim.png
â”‚Â Â  â”œâ”€â”€ rvmyth_layout.png
â”‚Â Â  â”œâ”€â”€ selected_dac.png
â”‚Â Â  â”œâ”€â”€ selected_pll.png
â”‚Â Â  â”œâ”€â”€ vsdbabysoc_block_diagram.png
â”‚Â Â  â””â”€â”€ vsdbabysoc_layout.png
â”œâ”€â”€ out
â”œâ”€â”€ output
â”‚Â Â  â”œâ”€â”€ compiled_tlv
â”‚Â Â  â”‚Â Â  â””â”€â”€ rvmyth.v
â”‚Â Â  â”œâ”€â”€ post_synth_sim
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ post_synth_sim.out
â”‚Â Â  â”‚Â Â  â””â”€â”€ post_synth_sim.vcd
â”‚Â Â  â”œâ”€â”€ pre_synth_sim
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ pre_synth_sim.out
â”‚Â Â  â”‚Â Â  â””â”€â”€ pre_synth_sim.vcd
â”‚Â Â  â””â”€â”€ synth
â”‚Â Â      â”œâ”€â”€ synth.log
â”‚Â Â      â””â”€â”€ vsdbabysoc.synth.v
â””â”€â”€ src
    â”œâ”€â”€ gds
    â”‚Â Â  â”œâ”€â”€ avsddac.gds
    â”‚Â Â  â””â”€â”€ avsdpll.gds
    â”œâ”€â”€ gls_model
    â”‚Â Â  â”œâ”€â”€ primitives.v
    â”‚Â Â  â””â”€â”€ sky130_fd_sc_hd.v
    â”œâ”€â”€ include
    â”‚Â Â  â”œâ”€â”€ sandpiper.vh
    â”‚Â Â  â”œâ”€â”€ sandpiper_gen.vh
    â”‚Â Â  â”œâ”€â”€ sp_default.vh
    â”‚Â Â  â””â”€â”€ sp_verilog.vh
    â”œâ”€â”€ layout_conf
    â”‚Â Â  â”œâ”€â”€ rvmyth
    â”‚Â Â  â”‚Â Â  â”œâ”€â”€ config.tcl
    â”‚Â Â  â”‚Â Â  â””â”€â”€ pin_order.cfg
    â”‚Â Â  â””â”€â”€ vsdbabysoc
    â”‚Â Â      â”œâ”€â”€ config.tcl
    â”‚Â Â      â”œâ”€â”€ macro.cfg
    â”‚Â Â      â””â”€â”€ pin_order.cfg
    â”œâ”€â”€ lef
    â”‚Â Â  â”œâ”€â”€ avsddac.lef
    â”‚Â Â  â””â”€â”€ avsdpll.lef
    â”œâ”€â”€ lib
    â”‚Â Â  â”œâ”€â”€ avsddac.lib
    â”‚Â Â  â”œâ”€â”€ avsdpll.lib
    â”‚Â Â  â””â”€â”€ sky130_fd_sc_hd__tt_025C_1v80.lib
    â”œâ”€â”€ module
    â”‚Â Â  â”œâ”€â”€ avsddac.v
    â”‚Â Â  â”œâ”€â”€ avsdpll.v
    â”‚Â Â  â”œâ”€â”€ clk_gate.v
    â”‚Â Â  â”œâ”€â”€ pseudo_rand.sv
    â”‚Â Â  â”œâ”€â”€ pseudo_rand_gen.sv
    â”‚Â Â  â”œâ”€â”€ rvmyth.tlv
    â”‚Â Â  â”œâ”€â”€ rvmyth.v
    â”‚Â Â  â”œâ”€â”€ rvmyth_gen.v
    â”‚Â Â  â”œâ”€â”€ testbench.rvmyth.post-routing.v
    â”‚Â Â  â”œâ”€â”€ testbench.v
    â”‚Â Â  â””â”€â”€ vsdbabysoc.v
    â”œâ”€â”€ script
    â”‚Â Â  â”œâ”€â”€ sta.conf
    â”‚Â Â  â”œâ”€â”€ verilog_to_lib.pl
    â”‚Â Â  â””â”€â”€ yosys.ys
    â””â”€â”€ sdc
        â”œâ”€â”€ vsdbabysoc_layout.sdc
        â””â”€â”€ vsdbabysoc_synthesis.sdc

```

---

## Step-by-Step VSDBabySoC Modeling Walkthrough âš¡

This section demonstrates **how to simulate and observe the VSDBabySoC behavior**. We will modify digital values, feed them to the DAC, and monitor the analog output. These instructions are **tested on Ubuntu 18.04.5 (Bionic)**.

---

### 1. Install Required Tools

First, install all necessary packages:

```bash
sudo apt update
sudo apt install make python3 python3-pip git iverilog gtkwave docker.io
sudo chmod 666 /var/run/docker.sock
```

Next, install Python packages:

```bash
pip3 install pyyaml click sandpiper-saas
```

These tools allow you to **compile, simulate, and visualize waveforms**.

---

### 2. Clone the Project Repository

Choose a working directory (e.g., home directory) and clone the repository:

```bash
cd ~
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC
```

You now have all source files and scripts needed for simulation.

---

## Quick TipğŸ’¡

The `rvmyth.v` and `rvmyth_gen.v` files are initially **generated in the `output/` directory**. Once generated, they can be easily moved to the source modules folder using the `mv` command:

```bash
mv output/rvmyth.v src/module/
mv output/rvmyth_gen.v src/module/
```
This keeps the workflow clean and organized for integration into the VSDBabySoC project.

---


# Pre-Synthesis Simulation of VSDBabySoC ğŸ“Š

To verify the design functionality before synthesis, we perform a **pre-synthesis simulation** using `iverilog`.
This simulation generates a **VCD (Value Change Dump) file**, which stores the signal transitions and can be visualized using **GTKWave** for analysis.

---

## Compiling the Testbench

To compile the VSDBabySoC **before synthesis**, use the following command:

```bash
iverilog -o output/pre_synth_sim/pre_synth_sim.out -DPRE_SYNTH_SIM -I src/include -I src/module src/module/testbench.v
```

**Explanation:**

* `-DPRE_SYNTH_SIM` â†’ Defines a macro for **conditional compilation** in the testbench.
* `-I src/include -I src/module` â†’ Adds include paths for headers and Verilog modules.
* `-o output/pre_synth_sim/pre_synth_sim.out` â†’ Specifies the output executable location.

---

## Running the Simulation

### Steps

```bash
# 1. Navigate to the simulation output directory
cd vsdbabysoc/output/pre_synth_sim

# 2. Run the pre-synthesis simulation executable
./pre_synth_sim.out
```

After execution, the simulation generates the waveform file:

```
pre_synth_sim.vcd
```

```bash
# 3. Return to the project root directory
cd ../../
```

```bash
# 4. Open the waveform in GTKWave
gtkwave output/pre_synth_sim/pre_synth_sim.vcd
```

<div align="center">
  <img src="https://github.com/user-attachments/assets/a79f9743-97b7-4c12-b4d0-b92080914cd4" width="800" />
  <p><b>Fig: Pre-Synthesis Simulation Waveform</b></p>
</div>

---

## Key Signals

Focus on the **two primary signals**:

* **`CLK`** â†’ Clock signal generated by the PLL, ensuring synchronous operation across all SoC modules.
* **`OUT`** â†’ DAC output, representing digital-to-analog conversion. Changes in the RVMYTH core digital values can be observed in real time.

---

## Interpreting the Results ğŸ“

* **CLK** â†’ Confirms all modules operate **synchronously**.
* **OUT** â†’ Demonstrates **digital-to-analog conversion**, showing data flow from the SoC to the DAC.

This workflow provides **hands-on learning** of digital-to-analog interfacing and RISC-V SoC operation, bridging theory and practical observation.

---



## RTL Synthesis of `vsdbabysoc` using Yosysâš™ï¸

### Steps

1. **Open Yosys**

   ```bash
   yosys
   ```

2. **Read Verilog RTL source files**
   These files contain the design description of the SoC.

   ```tcl
   # Read Verilog RTL files
   read_verilog -sv -I src/include src/module/vsdbabysoc.v
   read_verilog -sv -I src/include src/module/rvmyth.v
   read_verilog -sv -I src/include src/module/clk_gate.v
   ```

3. **Read standard cell libraries**
   These libraries define the characteristics of the standard cells used for synthesis.

   ```tcl
   # Read standard cell libraries
   read_liberty -lib src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
   read_liberty -lib src/lib/avsddac.lib
   read_liberty -lib src/lib/avsdpll.lib
   ```

4. **Run synthesis**
   Specify the **top module** of the design (`vsdbabysoc`).

   ```tcl
   synth -top vsdbabysoc
   ```

5. **Technology mapping using ABC**
   Map the synthesized design to standard cells defined in the liberty file.

   ```tcl
   abc -liberty src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
   ```

6. **Visualize synthesized design**
   Yosys can display a graphical view of the synthesized circuit.

   ```tcl
   show
   ```
7. **Synthesis for Other Modules**
The same synthesis and visualization workflow applied to `vsdbabysoc` can also be performed for individual modules such as `clk_gate` and `rvmyth`.  
By specifying the desired module as the top module in Yosys, you can generate and inspect their respective gate-level netlists, allowing detailed analysis of each component of the design.


<div align="center">
  <img src="https://github.com/user-attachments/assets/c1875965-6dc8-4284-a4d9-708f73d02390" width="800" />
  <p><b>Fig: Synthesized vsdbabysoc netlist</b></p>
</div>

<div align="center">
  <img src="https://github.com/user-attachments/assets/9a944486-67a7-46aa-aab4-1a8b16c88ee7" width="800" />
  <p><b>Fig: Synthesized clk_gate netlist</b></p>
</div>

<div align="center">
  <img src="https://github.com/user-attachments/assets/8ec3c9bf-ea76-4152-844e-646668175fcd" width="800" />
  <p><b>Fig: Synthesized rvmyth netlist</b></p>
</div>

## Note:ğŸ’¡
The rvmyth module is a RISC-V based CPU core. Consequently, the synthesized netlist is extremely large and complex, containing numerous interconnected logic elements. Due to its size, its difficult to display the netlist on a single screen, which highlights the scale and intricacy of this processor design.

---

Absolutely! Iâ€™ve rewritten your **Post-Synthesis Simulation (Gate-Level Simulation)** section to match the style, formatting, and clarity of your **Pre-Synthesis Simulation** section, making it GitHub-ready, concise, and professional.

---


## Post-Synthesis Simulation of VSDBabySoC âš¡

Post-synthesis simulation, also known as **Gate-Level Simulation (GLS)**, verifies the functionality of the **synthesized design** including the mapped standard cells.
The simulation generates a **VCD (Value Change Dump) file**, which can be visualized using **GTKWave**.

---

## Compiling the Testbench

To compile the VSDBabySoC **after synthesis**, use the following command:

```bash
iverilog -o output/post_synth_sim/post_synth_sim.out -DPOST_SYNTH_SIM -I src/include -I src/module src/module/testbench.v
```

**Explanation:**

* `-DPOST_SYNTH_SIM` â†’ Defines a macro for **post-synthesis simulation**.
* `-I src/include -I src/module` â†’ Adds include paths for headers and Verilog modules.
* `-o output/post_synth_sim/post_synth_sim.out` â†’ Specifies the output executable location.

---

## Running the Simulation

### Steps

```bash
# 1. Navigate to the post-synthesis simulation directory
cd vsdbabysoc/output/post_synth_sim

# 2. Run the post-synthesis simulation executable
./post_synth_sim.out
```

After execution, the simulation generates the waveform file:

```
post_synth_sim.vcd
```

```bash
# 3. Return to the project root directory
cd ../../
```

```bash
# 4. Open the waveform in GTKWave
gtkwave output/post_synth_sim/post_synth_sim.vcd
```

<div align="center">
  <img src="https://github.com/user-attachments/assets/d854c32c-2d89-4429-8a9c-429e97e089ef" width="800" />
  <p><b>Fig: Post-Synthesis Simulation Key Signals</b></p>
</div>


## Key Signals

Focus on the **primary signals**:

* **`CLK`** â†’ Clock signal of the RVMYTH core, ensuring synchronous operation.
* **`reset`** â†’ Reset signal for initializing the RVMYTH core.
* **`OUT`** â†’ DAC output (simulated as digital due to GLS limitations).
* **`\core.OUT[9:0]`** â†’ 10-bit output port of the RVMYTH core.

---























