Perfektne! Tu je pripraven√Ω a **znovupou≈æiteƒæn√Ω modul `ResetController.sv`**, ktor√Ω:

* **Spoj√≠** sign√°ly `RESET_N` a `pll_locked` do jedn√©ho glob√°lneho resetu,
* **Synchronizuje ho do 3 r√¥znych hodinov√Ωch dom√©n**: `pixel_clk`, `axi_clk`, `sdram_clk`,
* A poskytne **akt√≠vne LOW v√Ωstupy**: `pixel_rstn_sync`, `axi_rstn_sync`, `sdram_rstn_sync`.

---

## üì¶ `ResetController.sv`

```systemverilog
//=============================================================================
// Modul: ResetController
// Popis: Kombinuje extern√Ω reset a pll_locked a vytv√°ra synchr√≥nne
//        resety pre viacero clock dom√©n (akt√≠vne LOW).
//=============================================================================
`timescale 1ns/1ps
module ResetController #(
    parameter int N_STAGES = 2
)(
    input  logic RESET_N,        // Asynchr√≥nny extern√Ω reset (tlaƒçidlo)
    input  logic pll_locked,     // PLL LOCKED sign√°l

    // Clock sign√°ly jednotliv√Ωch dom√©n
    input  logic pixel_clk,
    input  logic axi_clk,
    input  logic sdram_clk,

    // Synchronizovan√© v√Ωstupn√© resety (akt√≠vne LOW)
    output logic pixel_rstn_sync,
    output logic axi_rstn_sync,
    output logic sdram_rstn_sync
);

    // Kombinovan√Ω asynchr√≥nny reset (akt√≠vne LOW)
    logic global_resetn_async;
    assign global_resetn_async = RESET_N & pll_locked;

    // Synchronizovan√© resety cez ResetSync moduly
    ResetSync #(.N_STAGES(N_STAGES)) u_pixel_reset_sync (
        .clk           (pixel_clk),
        .resetn_async  (global_resetn_async),
        .resetn_sync   (pixel_rstn_sync)
    );

    ResetSync #(.N_STAGES(N_STAGES)) u_axi_reset_sync (
        .clk           (axi_clk),
        .resetn_async  (global_resetn_async),
        .resetn_sync   (axi_rstn_sync)
    );

    ResetSync #(.N_STAGES(N_STAGES)) u_sdram_reset_sync (
        .clk           (sdram_clk),
        .resetn_async  (global_resetn_async),
        .resetn_sync   (sdram_rstn_sync)
    );

endmodule
```

---

## üì¶ E≈°te raz: `ResetSync.sv` (pou≈æit√Ω vy≈°≈°ie)

Uisti sa, ≈æe m√°≈° aj tento modul (ak ho nem√°≈°, tu je):

```systemverilog
module ResetSync #(
    parameter int N_STAGES = 2
) (
    input  logic clk,
    input  logic resetn_async,
    output logic resetn_sync
);
    logic [N_STAGES-1:0] sync_reg;

    always_ff @(posedge clk or negedge resetn_async) begin
        if (!resetn_async)
            sync_reg <= '0;
        else
            sync_reg <= {sync_reg[N_STAGES-2:0], 1'b1};
    end

    assign resetn_sync = sync_reg[N_STAGES-1];
endmodule
```

---

## üß™ Pr√≠klad pou≈æitia v `top.sv`:

```systemverilog
logic pixel_rstn_sync, axi_rstn_sync, sdram_rstn_sync;

ResetController reset_ctrl_inst (
    .RESET_N         (RESET_N),
    .pll_locked      (pll_locked),
    .pixel_clk       (pixel_clk),
    .axi_clk         (axi_clk),
    .sdram_clk       (sdram_clk),
    .pixel_rstn_sync (pixel_rstn_sync),
    .axi_rstn_sync   (axi_rstn_sync),
    .sdram_rstn_sync (sdram_rstn_sync)
);
```

---

## üîß Mo≈æn√© roz≈°√≠renia:

* Podpora viac ne≈æ 3 clock dom√©n (pomocou `generate`),
* V√Ωber medzi `resetn_sync` (LOW) a `reset_sync` (HIGH),
* Testbench s n√°hodn√Ωm RESET\_N a `pll_locked`.

Chce≈° aj testbench alebo roz≈°√≠ren√∫ verziu?
