
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//loadunimap_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f8 <.init>:
  4010f8:	stp	x29, x30, [sp, #-16]!
  4010fc:	mov	x29, sp
  401100:	bl	401630 <ferror@plt+0x1f0>
  401104:	ldp	x29, x30, [sp], #16
  401108:	ret

Disassembly of section .plt:

0000000000401110 <strlen@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 415000 <ferror@plt+0x13bc0>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <strlen@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <__sprintf_chk@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <perror@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <__xpg_strerror_r@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <fputc@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <__snprintf_chk@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <fclose@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <fopen@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <malloc@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <open@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <popen@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <strncmp@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <bindtextdomain@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <__libc_start_main@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <__printf_chk@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <getopt@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <__vfprintf_chk@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <calloc@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <realloc@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <strdup@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <strerror@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <close@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <strrchr@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <__gmon_start__@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <abort@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <access@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

00000000004012e0 <feof@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012e4:	ldr	x17, [x16, #216]
  4012e8:	add	x16, x16, #0xd8
  4012ec:	br	x17

00000000004012f0 <textdomain@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012f4:	ldr	x17, [x16, #224]
  4012f8:	add	x16, x16, #0xe0
  4012fc:	br	x17

0000000000401300 <__fprintf_chk@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401304:	ldr	x17, [x16, #232]
  401308:	add	x16, x16, #0xe8
  40130c:	br	x17

0000000000401310 <strcmp@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401314:	ldr	x17, [x16, #240]
  401318:	add	x16, x16, #0xf0
  40131c:	br	x17

0000000000401320 <__ctype_b_loc@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401324:	ldr	x17, [x16, #248]
  401328:	add	x16, x16, #0xf8
  40132c:	br	x17

0000000000401330 <strtol@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401334:	ldr	x17, [x16, #256]
  401338:	add	x16, x16, #0x100
  40133c:	br	x17

0000000000401340 <fread@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401344:	ldr	x17, [x16, #264]
  401348:	add	x16, x16, #0x108
  40134c:	br	x17

0000000000401350 <free@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401354:	ldr	x17, [x16, #272]
  401358:	add	x16, x16, #0x110
  40135c:	br	x17

0000000000401360 <scandir@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401364:	ldr	x17, [x16, #280]
  401368:	add	x16, x16, #0x118
  40136c:	br	x17

0000000000401370 <strndup@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401374:	ldr	x17, [x16, #288]
  401378:	add	x16, x16, #0x120
  40137c:	br	x17

0000000000401380 <strchr@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401384:	ldr	x17, [x16, #296]
  401388:	add	x16, x16, #0x128
  40138c:	br	x17

0000000000401390 <fwrite@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401394:	ldr	x17, [x16, #304]
  401398:	add	x16, x16, #0x130
  40139c:	br	x17

00000000004013a0 <isatty@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013a4:	ldr	x17, [x16, #312]
  4013a8:	add	x16, x16, #0x138
  4013ac:	br	x17

00000000004013b0 <dcgettext@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013b4:	ldr	x17, [x16, #320]
  4013b8:	add	x16, x16, #0x140
  4013bc:	br	x17

00000000004013c0 <strncpy@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013c4:	ldr	x17, [x16, #328]
  4013c8:	add	x16, x16, #0x148
  4013cc:	br	x17

00000000004013d0 <pclose@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013d4:	ldr	x17, [x16, #336]
  4013d8:	add	x16, x16, #0x150
  4013dc:	br	x17

00000000004013e0 <__errno_location@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013e4:	ldr	x17, [x16, #344]
  4013e8:	add	x16, x16, #0x158
  4013ec:	br	x17

00000000004013f0 <putchar@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013f4:	ldr	x17, [x16, #352]
  4013f8:	add	x16, x16, #0x160
  4013fc:	br	x17

0000000000401400 <__xstat@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401404:	ldr	x17, [x16, #360]
  401408:	add	x16, x16, #0x168
  40140c:	br	x17

0000000000401410 <fgets@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401414:	ldr	x17, [x16, #368]
  401418:	add	x16, x16, #0x170
  40141c:	br	x17

0000000000401420 <ioctl@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401424:	ldr	x17, [x16, #376]
  401428:	add	x16, x16, #0x178
  40142c:	br	x17

0000000000401430 <setlocale@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401434:	ldr	x17, [x16, #384]
  401438:	add	x16, x16, #0x180
  40143c:	br	x17

0000000000401440 <ferror@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401444:	ldr	x17, [x16, #392]
  401448:	add	x16, x16, #0x188
  40144c:	br	x17

Disassembly of section .text:

0000000000401450 <.text>:
  401450:	stp	x29, x30, [sp, #-64]!
  401454:	mov	x29, sp
  401458:	stp	x19, x20, [sp, #16]
  40145c:	mov	w20, w0
  401460:	mov	x19, x1
  401464:	ldr	x0, [x1]
  401468:	stp	x21, x22, [sp, #32]
  40146c:	adrp	x21, 404000 <ferror@plt+0x2bc0>
  401470:	stp	x23, x24, [sp, #48]
  401474:	add	x21, x21, #0x9e8
  401478:	bl	404550 <ferror@plt+0x3110>
  40147c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401480:	mov	w0, #0x6                   	// #6
  401484:	add	x1, x1, #0x988
  401488:	bl	401430 <setlocale@plt>
  40148c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401490:	add	x1, x1, #0x9d0
  401494:	mov	x0, x21
  401498:	bl	401200 <bindtextdomain@plt>
  40149c:	mov	x0, x21
  4014a0:	mov	x22, #0x0                   	// #0
  4014a4:	bl	4012f0 <textdomain@plt>
  4014a8:	mov	x23, #0x0                   	// #0
  4014ac:	cmp	w20, #0x2
  4014b0:	b.eq	4014fc <ferror@plt+0xbc>  // b.none
  4014b4:	adrp	x21, 404000 <ferror@plt+0x2bc0>
  4014b8:	add	x21, x21, #0xa08
  4014bc:	adrp	x24, 416000 <ferror@plt+0x14bc0>
  4014c0:	mov	x2, x21
  4014c4:	mov	x1, x19
  4014c8:	mov	w0, w20
  4014cc:	bl	401230 <getopt@plt>
  4014d0:	cmn	w0, #0x1
  4014d4:	b.eq	40152c <ferror@plt+0xec>  // b.none
  4014d8:	cmp	w0, #0x43
  4014dc:	b.eq	4014f4 <ferror@plt+0xb4>  // b.none
  4014e0:	cmp	w0, #0x6f
  4014e4:	b.eq	4014ec <ferror@plt+0xac>  // b.none
  4014e8:	bl	4017a8 <ferror@plt+0x368>
  4014ec:	ldr	x22, [x24, #504]
  4014f0:	b	4014c0 <ferror@plt+0x80>
  4014f4:	ldr	x23, [x24, #504]
  4014f8:	b	4014c0 <ferror@plt+0x80>
  4014fc:	ldr	x21, [x19, #8]
  401500:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401504:	add	x1, x1, #0x9f0
  401508:	mov	x0, x21
  40150c:	bl	401310 <strcmp@plt>
  401510:	cbz	w0, 401528 <ferror@plt+0xe8>
  401514:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401518:	mov	x0, x21
  40151c:	add	x1, x1, #0x9f8
  401520:	bl	401310 <strcmp@plt>
  401524:	cbnz	w0, 4014b4 <ferror@plt+0x74>
  401528:	bl	404598 <ferror@plt+0x3158>
  40152c:	adrp	x24, 416000 <ferror@plt+0x14bc0>
  401530:	ldr	w0, [x24, #512]
  401534:	add	w1, w0, #0x1
  401538:	cmp	w1, w20
  40153c:	b.lt	4014e8 <ferror@plt+0xa8>  // b.tstop
  401540:	cmp	w0, w20
  401544:	b.ne	40159c <ferror@plt+0x15c>  // b.any
  401548:	cbz	x22, 4014e8 <ferror@plt+0xa8>
  40154c:	mov	x0, x23
  401550:	bl	404268 <ferror@plt+0x2e28>
  401554:	mov	w21, w0
  401558:	tbnz	w0, #31, 4015b4 <ferror@plt+0x174>
  40155c:	mov	w0, w21
  401560:	mov	x1, x22
  401564:	bl	401f68 <ferror@plt+0xb28>
  401568:	ldr	w0, [x24, #512]
  40156c:	cmp	w0, w20
  401570:	b.eq	401594 <ferror@plt+0x154>  // b.none
  401574:	ldr	w0, [x24, #512]
  401578:	add	w1, w0, #0x1
  40157c:	cmp	w1, w20
  401580:	b.eq	4015d8 <ferror@plt+0x198>  // b.none
  401584:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401588:	add	x1, x1, #0x9c8
  40158c:	mov	w0, w21
  401590:	bl	4019c8 <ferror@plt+0x588>
  401594:	mov	w0, #0x0                   	// #0
  401598:	bl	401150 <exit@plt>
  40159c:	mov	x0, x23
  4015a0:	bl	404268 <ferror@plt+0x2e28>
  4015a4:	mov	w21, w0
  4015a8:	tbnz	w0, #31, 4015b4 <ferror@plt+0x174>
  4015ac:	cbz	x22, 401574 <ferror@plt+0x134>
  4015b0:	b	40155c <ferror@plt+0x11c>
  4015b4:	mov	w2, #0x5                   	// #5
  4015b8:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4015bc:	mov	x0, #0x0                   	// #0
  4015c0:	add	x1, x1, #0xa10
  4015c4:	bl	4013b0 <dcgettext@plt>
  4015c8:	mov	x2, x0
  4015cc:	mov	w1, #0x0                   	// #0
  4015d0:	mov	w0, #0x1                   	// #1
  4015d4:	bl	404468 <ferror@plt+0x3028>
  4015d8:	ldr	x1, [x19, w0, sxtw #3]
  4015dc:	b	40158c <ferror@plt+0x14c>
  4015e0:	mov	x29, #0x0                   	// #0
  4015e4:	mov	x30, #0x0                   	// #0
  4015e8:	mov	x5, x0
  4015ec:	ldr	x1, [sp]
  4015f0:	add	x2, sp, #0x8
  4015f4:	mov	x6, sp
  4015f8:	movz	x0, #0x0, lsl #48
  4015fc:	movk	x0, #0x0, lsl #32
  401600:	movk	x0, #0x40, lsl #16
  401604:	movk	x0, #0x1450
  401608:	movz	x3, #0x0, lsl #48
  40160c:	movk	x3, #0x0, lsl #32
  401610:	movk	x3, #0x40, lsl #16
  401614:	movk	x3, #0x46c8
  401618:	movz	x4, #0x0, lsl #48
  40161c:	movk	x4, #0x0, lsl #32
  401620:	movk	x4, #0x40, lsl #16
  401624:	movk	x4, #0x4748
  401628:	bl	401210 <__libc_start_main@plt>
  40162c:	bl	4012c0 <abort@plt>
  401630:	adrp	x0, 415000 <ferror@plt+0x13bc0>
  401634:	ldr	x0, [x0, #4064]
  401638:	cbz	x0, 401640 <ferror@plt+0x200>
  40163c:	b	4012b0 <__gmon_start__@plt>
  401640:	ret
  401644:	stp	x29, x30, [sp, #-32]!
  401648:	mov	x29, sp
  40164c:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401650:	add	x0, x0, #0x1f0
  401654:	str	x0, [sp, #24]
  401658:	ldr	x0, [sp, #24]
  40165c:	str	x0, [sp, #24]
  401660:	ldr	x1, [sp, #24]
  401664:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401668:	add	x0, x0, #0x1f0
  40166c:	cmp	x1, x0
  401670:	b.eq	4016ac <ferror@plt+0x26c>  // b.none
  401674:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  401678:	add	x0, x0, #0x768
  40167c:	ldr	x0, [x0]
  401680:	str	x0, [sp, #16]
  401684:	ldr	x0, [sp, #16]
  401688:	str	x0, [sp, #16]
  40168c:	ldr	x0, [sp, #16]
  401690:	cmp	x0, #0x0
  401694:	b.eq	4016b0 <ferror@plt+0x270>  // b.none
  401698:	ldr	x1, [sp, #16]
  40169c:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4016a0:	add	x0, x0, #0x1f0
  4016a4:	blr	x1
  4016a8:	b	4016b0 <ferror@plt+0x270>
  4016ac:	nop
  4016b0:	ldp	x29, x30, [sp], #32
  4016b4:	ret
  4016b8:	stp	x29, x30, [sp, #-48]!
  4016bc:	mov	x29, sp
  4016c0:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4016c4:	add	x0, x0, #0x1f0
  4016c8:	str	x0, [sp, #40]
  4016cc:	ldr	x0, [sp, #40]
  4016d0:	str	x0, [sp, #40]
  4016d4:	ldr	x1, [sp, #40]
  4016d8:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4016dc:	add	x0, x0, #0x1f0
  4016e0:	sub	x0, x1, x0
  4016e4:	asr	x0, x0, #3
  4016e8:	lsr	x1, x0, #63
  4016ec:	add	x0, x1, x0
  4016f0:	asr	x0, x0, #1
  4016f4:	str	x0, [sp, #32]
  4016f8:	ldr	x0, [sp, #32]
  4016fc:	cmp	x0, #0x0
  401700:	b.eq	401740 <ferror@plt+0x300>  // b.none
  401704:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  401708:	add	x0, x0, #0x770
  40170c:	ldr	x0, [x0]
  401710:	str	x0, [sp, #24]
  401714:	ldr	x0, [sp, #24]
  401718:	str	x0, [sp, #24]
  40171c:	ldr	x0, [sp, #24]
  401720:	cmp	x0, #0x0
  401724:	b.eq	401744 <ferror@plt+0x304>  // b.none
  401728:	ldr	x2, [sp, #24]
  40172c:	ldr	x1, [sp, #32]
  401730:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401734:	add	x0, x0, #0x1f0
  401738:	blr	x2
  40173c:	b	401744 <ferror@plt+0x304>
  401740:	nop
  401744:	ldp	x29, x30, [sp], #48
  401748:	ret
  40174c:	stp	x29, x30, [sp, #-16]!
  401750:	mov	x29, sp
  401754:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401758:	add	x0, x0, #0x204
  40175c:	ldrb	w0, [x0]
  401760:	and	x0, x0, #0xff
  401764:	cmp	x0, #0x0
  401768:	b.ne	401784 <ferror@plt+0x344>  // b.any
  40176c:	bl	401644 <ferror@plt+0x204>
  401770:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401774:	add	x0, x0, #0x204
  401778:	mov	w1, #0x1                   	// #1
  40177c:	strb	w1, [x0]
  401780:	b	401788 <ferror@plt+0x348>
  401784:	nop
  401788:	ldp	x29, x30, [sp], #16
  40178c:	ret
  401790:	stp	x29, x30, [sp, #-16]!
  401794:	mov	x29, sp
  401798:	bl	4016b8 <ferror@plt+0x278>
  40179c:	nop
  4017a0:	ldp	x29, x30, [sp], #16
  4017a4:	ret
  4017a8:	stp	x29, x30, [sp, #-32]!
  4017ac:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4017b0:	mov	w2, #0x5                   	// #5
  4017b4:	mov	x29, sp
  4017b8:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4017bc:	add	x1, x1, #0x778
  4017c0:	str	x19, [sp, #16]
  4017c4:	ldr	x19, [x0, #496]
  4017c8:	mov	x0, #0x0                   	// #0
  4017cc:	bl	4013b0 <dcgettext@plt>
  4017d0:	mov	x2, x0
  4017d4:	adrp	x3, 416000 <ferror@plt+0x14bc0>
  4017d8:	mov	w1, #0x1                   	// #1
  4017dc:	mov	x0, x19
  4017e0:	ldr	x3, [x3, #568]
  4017e4:	bl	401300 <__fprintf_chk@plt>
  4017e8:	mov	w0, #0x1                   	// #1
  4017ec:	bl	401150 <exit@plt>
  4017f0:	stp	x29, x30, [sp, #-48]!
  4017f4:	mov	x29, sp
  4017f8:	stp	x19, x20, [sp, #16]
  4017fc:	adrp	x19, 416000 <ferror@plt+0x14bc0>
  401800:	mov	w20, w1
  401804:	stp	x21, x22, [sp, #32]
  401808:	add	x22, x19, #0x208
  40180c:	ldr	w2, [x19, #520]
  401810:	mov	w21, w0
  401814:	ldr	w3, [x22, #4]
  401818:	ldr	x0, [x22, #8]
  40181c:	cmp	w2, w3
  401820:	b.eq	40184c <ferror@plt+0x40c>  // b.none
  401824:	sbfiz	x1, x2, #2, #32
  401828:	add	w2, w2, #0x1
  40182c:	add	x3, x0, x1
  401830:	str	w2, [x19, #520]
  401834:	strh	w21, [x3, #2]
  401838:	strh	w20, [x0, x1]
  40183c:	ldp	x19, x20, [sp, #16]
  401840:	ldp	x21, x22, [sp, #32]
  401844:	ldp	x29, x30, [sp], #48
  401848:	ret
  40184c:	add	w2, w2, #0x1, lsl #12
  401850:	str	w2, [x22, #4]
  401854:	sxtw	x1, w2
  401858:	bl	404640 <ferror@plt+0x3200>
  40185c:	str	x0, [x22, #8]
  401860:	ldr	w2, [x19, #520]
  401864:	b	401824 <ferror@plt+0x3e4>
  401868:	stp	x29, x30, [sp, #-32]!
  40186c:	mov	x29, sp
  401870:	stp	x19, x20, [sp, #16]
  401874:	mov	x20, x0
  401878:	ldr	x19, [x0]
  40187c:	ldrb	w1, [x19]
  401880:	cmp	w1, #0x20
  401884:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401888:	b.ne	4018a0 <ferror@plt+0x460>  // b.any
  40188c:	nop
  401890:	ldrb	w1, [x19, #1]!
  401894:	cmp	w1, #0x20
  401898:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  40189c:	b.eq	401890 <ferror@plt+0x450>  // b.none
  4018a0:	cmp	w1, #0x55
  4018a4:	b.ne	40191c <ferror@plt+0x4dc>  // b.any
  4018a8:	ldrb	w0, [x19, #1]
  4018ac:	cmp	w0, #0x2b
  4018b0:	b.ne	40191c <ferror@plt+0x4dc>  // b.any
  4018b4:	bl	401320 <__ctype_b_loc@plt>
  4018b8:	ldrb	w2, [x19, #2]
  4018bc:	ldr	x1, [x0]
  4018c0:	ldrh	w0, [x1, x2, lsl #1]
  4018c4:	tbz	w0, #12, 40191c <ferror@plt+0x4dc>
  4018c8:	ldrb	w0, [x19, #3]
  4018cc:	ldrh	w0, [x1, x0, lsl #1]
  4018d0:	tbz	w0, #12, 40191c <ferror@plt+0x4dc>
  4018d4:	ldrb	w0, [x19, #4]
  4018d8:	ldrh	w0, [x1, x0, lsl #1]
  4018dc:	tbz	w0, #12, 40191c <ferror@plt+0x4dc>
  4018e0:	ldrb	w0, [x19, #5]
  4018e4:	ldrh	w0, [x1, x0, lsl #1]
  4018e8:	tbz	w0, #12, 40191c <ferror@plt+0x4dc>
  4018ec:	ldrb	w0, [x19, #6]
  4018f0:	ldrh	w0, [x1, x0, lsl #1]
  4018f4:	tbnz	w0, #12, 40191c <ferror@plt+0x4dc>
  4018f8:	add	x0, x19, #0x6
  4018fc:	str	x0, [x20]
  401900:	mov	w2, #0x10                  	// #16
  401904:	add	x0, x19, #0x2
  401908:	mov	x1, #0x0                   	// #0
  40190c:	bl	401330 <strtol@plt>
  401910:	ldp	x19, x20, [sp, #16]
  401914:	ldp	x29, x30, [sp], #32
  401918:	ret
  40191c:	mov	w0, #0xffffffff            	// #-1
  401920:	b	401910 <ferror@plt+0x4d0>
  401924:	nop
  401928:	stp	x29, x30, [sp, #-48]!
  40192c:	mov	x29, sp
  401930:	stp	x19, x20, [sp, #16]
  401934:	mov	x20, x1
  401938:	bl	402f10 <ferror@plt+0x1ad0>
  40193c:	cbnz	w0, 4019bc <ferror@plt+0x57c>
  401940:	ldrh	w20, [x20]
  401944:	mov	w19, w0
  401948:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  40194c:	str	x21, [sp, #32]
  401950:	cmp	w20, #0x1
  401954:	ldr	x21, [x0, #496]
  401958:	b.eq	4019a0 <ferror@plt+0x560>  // b.none
  40195c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401960:	mov	w2, #0x5                   	// #5
  401964:	add	x1, x1, #0x7a8
  401968:	mov	x0, #0x0                   	// #0
  40196c:	bl	4013b0 <dcgettext@plt>
  401970:	mov	x4, x0
  401974:	mov	x0, x21
  401978:	mov	w3, w20
  40197c:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  401980:	mov	w1, #0x1                   	// #1
  401984:	add	x2, x2, #0x7b0
  401988:	bl	401300 <__fprintf_chk@plt>
  40198c:	ldr	x21, [sp, #32]
  401990:	mov	w0, w19
  401994:	ldp	x19, x20, [sp, #16]
  401998:	ldp	x29, x30, [sp], #48
  40199c:	ret
  4019a0:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4019a4:	mov	w2, #0x5                   	// #5
  4019a8:	add	x1, x1, #0x7a0
  4019ac:	mov	x0, #0x0                   	// #0
  4019b0:	bl	4013b0 <dcgettext@plt>
  4019b4:	mov	x4, x0
  4019b8:	b	401974 <ferror@plt+0x534>
  4019bc:	mov	w19, #0xffffffff            	// #-1
  4019c0:	b	401990 <ferror@plt+0x550>
  4019c4:	nop
  4019c8:	sub	sp, sp, #0x80
  4019cc:	sub	sp, sp, #0x10, lsl #12
  4019d0:	stp	x29, x30, [sp]
  4019d4:	mov	x29, sp
  4019d8:	stp	x19, x20, [sp, #16]
  4019dc:	stp	x21, x22, [sp, #32]
  4019e0:	mov	x22, x1
  4019e4:	stp	x23, x24, [sp, #48]
  4019e8:	stp	x25, x26, [sp, #64]
  4019ec:	stp	x27, x28, [sp, #80]
  4019f0:	str	w0, [sp, #108]
  4019f4:	mov	x0, #0x0                   	// #0
  4019f8:	bl	403a68 <ferror@plt+0x2628>
  4019fc:	cbz	x0, 401ed8 <ferror@plt+0xa98>
  401a00:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  401a04:	add	x2, x2, #0xaa0
  401a08:	mov	x21, x0
  401a0c:	mov	x3, x0
  401a10:	add	x1, x2, #0x20
  401a14:	mov	x0, x22
  401a18:	bl	403bd0 <ferror@plt+0x2790>
  401a1c:	cbnz	w0, 401ec8 <ferror@plt+0xa88>
  401a20:	adrp	x26, 416000 <ferror@plt+0x14bc0>
  401a24:	add	x23, x26, #0x208
  401a28:	ldr	w0, [x23, #16]
  401a2c:	cbnz	w0, 401d4c <ferror@plt+0x90c>
  401a30:	add	x20, sp, #0x80
  401a34:	adrp	x24, 404000 <ferror@plt+0x2bc0>
  401a38:	add	x0, x24, #0x7e8
  401a3c:	str	x0, [sp, #96]
  401a40:	mov	x0, x21
  401a44:	bl	403b08 <ferror@plt+0x26c8>
  401a48:	mov	w1, #0x10000               	// #65536
  401a4c:	mov	x2, x0
  401a50:	mov	x0, x20
  401a54:	bl	401410 <fgets@plt>
  401a58:	cbz	x0, 401ba8 <ferror@plt+0x768>
  401a5c:	mov	x0, x20
  401a60:	mov	w1, #0xa                   	// #10
  401a64:	bl	401380 <strchr@plt>
  401a68:	cbz	x0, 401c08 <ferror@plt+0x7c8>
  401a6c:	strb	wzr, [x0]
  401a70:	ldrb	w2, [sp, #128]
  401a74:	mov	x0, x20
  401a78:	str	x20, [sp, #112]
  401a7c:	cmp	w2, #0x20
  401a80:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401a84:	b.ne	401a9c <ferror@plt+0x65c>  // b.any
  401a88:	ldrb	w2, [x0, #1]!
  401a8c:	cmp	w2, #0x20
  401a90:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401a94:	b.eq	401a88 <ferror@plt+0x648>  // b.none
  401a98:	str	x0, [sp, #112]
  401a9c:	cmp	w2, #0x23
  401aa0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401aa4:	b.eq	401a40 <ferror@plt+0x600>  // b.none
  401aa8:	add	x1, sp, #0x78
  401aac:	mov	w2, #0x0                   	// #0
  401ab0:	bl	401330 <strtol@plt>
  401ab4:	mov	x24, x0
  401ab8:	ldp	x1, x3, [sp, #112]
  401abc:	mov	w19, w0
  401ac0:	cmp	x3, x1
  401ac4:	b.eq	401e4c <ferror@plt+0xa0c>  // b.none
  401ac8:	str	x3, [sp, #112]
  401acc:	ldrb	w1, [x3]
  401ad0:	cmp	w1, #0x20
  401ad4:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401ad8:	b.ne	401af8 <ferror@plt+0x6b8>  // b.any
  401adc:	add	x2, x3, #0x1
  401ae0:	str	x2, [sp, #112]
  401ae4:	mov	x3, x2
  401ae8:	ldrb	w1, [x2], #1
  401aec:	cmp	w1, #0x20
  401af0:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401af4:	b.eq	401ae0 <ferror@plt+0x6a0>  // b.none
  401af8:	cmp	w1, #0x2d
  401afc:	b.eq	401c40 <ferror@plt+0x800>  // b.none
  401b00:	cmp	w24, #0x1ff
  401b04:	b.ls	401b14 <ferror@plt+0x6d4>  // b.plast
  401b08:	b	401e10 <ferror@plt+0x9d0>
  401b0c:	mov	w0, w19
  401b10:	bl	4017f0 <ferror@plt+0x3b0>
  401b14:	add	x0, sp, #0x70
  401b18:	bl	401868 <ferror@plt+0x428>
  401b1c:	mov	w1, w0
  401b20:	tbz	w0, #31, 401b0c <ferror@plt+0x6cc>
  401b24:	ldr	x0, [sp, #112]
  401b28:	ldrb	w2, [x0], #1
  401b2c:	cmp	w2, #0x20
  401b30:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401b34:	b.ne	401b4c <ferror@plt+0x70c>  // b.any
  401b38:	str	x0, [sp, #112]
  401b3c:	ldrb	w2, [x0], #1
  401b40:	cmp	w2, #0x20
  401b44:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401b48:	b.eq	401b38 <ferror@plt+0x6f8>  // b.none
  401b4c:	cmp	w2, #0x23
  401b50:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401b54:	b.eq	401a40 <ferror@plt+0x600>  // b.none
  401b58:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401b5c:	mov	w2, #0x5                   	// #5
  401b60:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401b64:	add	x1, x1, #0x920
  401b68:	ldr	x19, [x0, #496]
  401b6c:	mov	x0, #0x0                   	// #0
  401b70:	bl	4013b0 <dcgettext@plt>
  401b74:	mov	x2, x0
  401b78:	ldr	x4, [sp, #112]
  401b7c:	mov	x3, x22
  401b80:	mov	w1, #0x1                   	// #1
  401b84:	mov	x0, x19
  401b88:	bl	401300 <__fprintf_chk@plt>
  401b8c:	mov	x0, x21
  401b90:	bl	403b08 <ferror@plt+0x26c8>
  401b94:	mov	w1, #0x10000               	// #65536
  401b98:	mov	x2, x0
  401b9c:	mov	x0, x20
  401ba0:	bl	401410 <fgets@plt>
  401ba4:	cbnz	x0, 401a5c <ferror@plt+0x61c>
  401ba8:	mov	x0, x21
  401bac:	bl	403b78 <ferror@plt+0x2738>
  401bb0:	ldr	w3, [x26, #520]
  401bb4:	ldr	w0, [x23, #20]
  401bb8:	orr	w0, w3, w0
  401bbc:	cbz	w0, 401dd4 <ferror@plt+0x994>
  401bc0:	ldr	w0, [sp, #108]
  401bc4:	add	x2, x23, #0x18
  401bc8:	ldr	x4, [x23, #8]
  401bcc:	mov	x1, #0x0                   	// #0
  401bd0:	strh	w3, [x23, #24]
  401bd4:	str	x4, [x23, #32]
  401bd8:	bl	403040 <ferror@plt+0x1c00>
  401bdc:	cbnz	w0, 401ec0 <ferror@plt+0xa80>
  401be0:	str	wzr, [x26, #520]
  401be4:	ldp	x29, x30, [sp]
  401be8:	ldp	x19, x20, [sp, #16]
  401bec:	ldp	x21, x22, [sp, #32]
  401bf0:	ldp	x23, x24, [sp, #48]
  401bf4:	ldp	x25, x26, [sp, #64]
  401bf8:	ldp	x27, x28, [sp, #80]
  401bfc:	add	sp, sp, #0x80
  401c00:	add	sp, sp, #0x10, lsl #12
  401c04:	ret
  401c08:	ldr	x1, [sp, #96]
  401c0c:	adrp	x3, 416000 <ferror@plt+0x14bc0>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	ldr	x27, [x3, #496]
  401c18:	bl	4013b0 <dcgettext@plt>
  401c1c:	mov	x19, x0
  401c20:	bl	404588 <ferror@plt+0x3148>
  401c24:	mov	x4, x22
  401c28:	mov	x3, x0
  401c2c:	mov	x2, x19
  401c30:	mov	x0, x27
  401c34:	mov	w1, #0x1                   	// #1
  401c38:	bl	401300 <__fprintf_chk@plt>
  401c3c:	b	401a70 <ferror@plt+0x630>
  401c40:	add	x0, x3, #0x1
  401c44:	add	x1, sp, #0x78
  401c48:	mov	w2, #0x0                   	// #0
  401c4c:	str	x0, [sp, #112]
  401c50:	bl	401330 <strtol@plt>
  401c54:	mov	x25, x0
  401c58:	ldp	x1, x28, [sp, #112]
  401c5c:	mov	w27, w0
  401c60:	cmp	x28, x1
  401c64:	b.eq	401e4c <ferror@plt+0xa0c>  // b.none
  401c68:	str	x28, [sp, #112]
  401c6c:	cmp	w24, #0x1ff
  401c70:	b.hi	401e10 <ferror@plt+0x9d0>  // b.pmore
  401c74:	cbz	w0, 401b14 <ferror@plt+0x6d4>
  401c78:	cmp	w0, #0x1ff
  401c7c:	ccmp	w24, w0, #0x0, le
  401c80:	b.gt	401e84 <ferror@plt+0xa44>
  401c84:	mov	x1, x28
  401c88:	ldrb	w0, [x1], #1
  401c8c:	cmp	w0, #0x20
  401c90:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  401c94:	b.ne	401cb0 <ferror@plt+0x870>  // b.any
  401c98:	str	x1, [sp, #112]
  401c9c:	mov	x28, x1
  401ca0:	ldrb	w2, [x1], #1
  401ca4:	cmp	w2, #0x20
  401ca8:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401cac:	b.eq	401c98 <ferror@plt+0x858>  // b.none
  401cb0:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401cb4:	mov	x0, x28
  401cb8:	add	x1, x1, #0x878
  401cbc:	mov	x2, #0x4                   	// #4
  401cc0:	bl	4011f0 <strncmp@plt>
  401cc4:	cbnz	w0, 401cec <ferror@plt+0x8ac>
  401cc8:	add	x28, x28, #0x4
  401ccc:	str	x28, [sp, #112]
  401cd0:	mov	w1, w19
  401cd4:	mov	w0, w19
  401cd8:	add	w19, w19, #0x1
  401cdc:	bl	4017f0 <ferror@plt+0x3b0>
  401ce0:	cmp	w27, w19
  401ce4:	b.ge	401cd0 <ferror@plt+0x890>  // b.tcont
  401ce8:	b	401b24 <ferror@plt+0x6e4>
  401cec:	add	x0, sp, #0x70
  401cf0:	bl	401868 <ferror@plt+0x428>
  401cf4:	ldr	x3, [sp, #112]
  401cf8:	mov	w28, w0
  401cfc:	ldrb	w2, [x3]
  401d00:	cmp	w2, #0x20
  401d04:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401d08:	b.ne	401d28 <ferror@plt+0x8e8>  // b.any
  401d0c:	add	x1, x3, #0x1
  401d10:	str	x1, [sp, #112]
  401d14:	mov	x3, x1
  401d18:	ldrb	w2, [x1], #1
  401d1c:	cmp	w2, #0x20
  401d20:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401d24:	b.eq	401d10 <ferror@plt+0x8d0>  // b.none
  401d28:	cmp	w2, #0x2d
  401d2c:	b.eq	401d80 <ferror@plt+0x940>  // b.none
  401d30:	mov	w0, w19
  401d34:	mov	w1, w28
  401d38:	add	w19, w19, #0x1
  401d3c:	bl	4017f0 <ferror@plt+0x3b0>
  401d40:	cmp	w27, w19
  401d44:	b.ge	401d30 <ferror@plt+0x8f0>  // b.tcont
  401d48:	b	401b24 <ferror@plt+0x6e4>
  401d4c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401d50:	add	x1, x1, #0x7c0
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	mov	x0, #0x0                   	// #0
  401d5c:	bl	4013b0 <dcgettext@plt>
  401d60:	mov	x19, x0
  401d64:	mov	x0, x21
  401d68:	bl	403ad8 <ferror@plt+0x2698>
  401d6c:	mov	x1, x19
  401d70:	mov	x2, x0
  401d74:	mov	w0, #0x1                   	// #1
  401d78:	bl	401220 <__printf_chk@plt>
  401d7c:	b	401a30 <ferror@plt+0x5f0>
  401d80:	add	x3, x3, #0x1
  401d84:	add	x0, sp, #0x70
  401d88:	str	x3, [sp, #112]
  401d8c:	bl	401868 <ferror@plt+0x428>
  401d90:	mov	w5, w0
  401d94:	cmp	w28, #0x0
  401d98:	ccmp	w0, #0x0, #0x1, ge  // ge = tcont
  401d9c:	b.lt	401edc <ferror@plt+0xa9c>  // b.tstop
  401da0:	sub	w4, w25, w24
  401da4:	sub	w0, w0, w28
  401da8:	cmp	w0, w4
  401dac:	b.ne	401f1c <ferror@plt+0xadc>  // b.any
  401db0:	sub	w28, w28, w24
  401db4:	nop
  401db8:	add	w1, w19, w28
  401dbc:	mov	w0, w19
  401dc0:	add	w19, w19, #0x1
  401dc4:	bl	4017f0 <ferror@plt+0x3b0>
  401dc8:	cmp	w27, w19
  401dcc:	b.ge	401db8 <ferror@plt+0x978>  // b.tcont
  401dd0:	b	401b24 <ferror@plt+0x6e4>
  401dd4:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401dd8:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401ddc:	add	x1, x1, #0x940
  401de0:	mov	w2, #0x5                   	// #5
  401de4:	ldr	x20, [x0, #496]
  401de8:	mov	x0, #0x0                   	// #0
  401dec:	bl	4013b0 <dcgettext@plt>
  401df0:	mov	x19, x0
  401df4:	bl	404588 <ferror@plt+0x3148>
  401df8:	mov	x3, x0
  401dfc:	mov	x2, x19
  401e00:	mov	x0, x20
  401e04:	mov	w1, #0x1                   	// #1
  401e08:	bl	401300 <__fprintf_chk@plt>
  401e0c:	b	401be4 <ferror@plt+0x7a4>
  401e10:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401e1c:	add	x1, x1, #0x820
  401e20:	ldr	x20, [x0, #496]
  401e24:	mov	x0, #0x0                   	// #0
  401e28:	bl	4013b0 <dcgettext@plt>
  401e2c:	mov	x2, x0
  401e30:	mov	w4, w19
  401e34:	mov	x3, x22
  401e38:	mov	w1, #0x1                   	// #1
  401e3c:	mov	x0, x20
  401e40:	bl	401300 <__fprintf_chk@plt>
  401e44:	mov	w0, #0x41                  	// #65
  401e48:	bl	401150 <exit@plt>
  401e4c:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401e50:	mov	w2, #0x5                   	// #5
  401e54:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401e58:	add	x1, x1, #0x808
  401e5c:	ldr	x19, [x0, #496]
  401e60:	mov	x0, #0x0                   	// #0
  401e64:	bl	4013b0 <dcgettext@plt>
  401e68:	mov	x2, x0
  401e6c:	mov	x3, x20
  401e70:	mov	w1, #0x1                   	// #1
  401e74:	mov	x0, x19
  401e78:	bl	401300 <__fprintf_chk@plt>
  401e7c:	mov	w0, #0x41                  	// #65
  401e80:	bl	401150 <exit@plt>
  401e84:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401e88:	mov	w2, #0x5                   	// #5
  401e8c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401e90:	add	x1, x1, #0x858
  401e94:	ldr	x19, [x0, #496]
  401e98:	mov	x0, #0x0                   	// #0
  401e9c:	bl	4013b0 <dcgettext@plt>
  401ea0:	mov	x2, x0
  401ea4:	mov	w4, w25
  401ea8:	mov	x3, x22
  401eac:	mov	w1, #0x1                   	// #1
  401eb0:	mov	x0, x19
  401eb4:	bl	401300 <__fprintf_chk@plt>
  401eb8:	mov	w0, #0x41                  	// #65
  401ebc:	bl	401150 <exit@plt>
  401ec0:	mov	w0, #0x1                   	// #1
  401ec4:	bl	401150 <exit@plt>
  401ec8:	mov	x0, x22
  401ecc:	bl	401160 <perror@plt>
  401ed0:	mov	w0, #0x42                  	// #66
  401ed4:	bl	401150 <exit@plt>
  401ed8:	bl	4045d8 <ferror@plt+0x3198>
  401edc:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401ee0:	mov	w2, #0x5                   	// #5
  401ee4:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401ee8:	add	x1, x1, #0x880
  401eec:	ldr	x20, [x0, #496]
  401ef0:	mov	x0, #0x0                   	// #0
  401ef4:	bl	4013b0 <dcgettext@plt>
  401ef8:	mov	x2, x0
  401efc:	mov	w5, w27
  401f00:	mov	w4, w19
  401f04:	mov	x3, x22
  401f08:	mov	w1, #0x1                   	// #1
  401f0c:	mov	x0, x20
  401f10:	bl	401300 <__fprintf_chk@plt>
  401f14:	mov	w0, #0x41                  	// #65
  401f18:	bl	401150 <exit@plt>
  401f1c:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401f20:	mov	w2, #0x5                   	// #5
  401f24:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401f28:	add	x1, x1, #0x8c8
  401f2c:	ldr	x20, [x0, #496]
  401f30:	mov	x0, #0x0                   	// #0
  401f34:	str	w5, [sp, #96]
  401f38:	bl	4013b0 <dcgettext@plt>
  401f3c:	ldr	w5, [sp, #96]
  401f40:	mov	x2, x0
  401f44:	mov	w7, w27
  401f48:	mov	w6, w19
  401f4c:	mov	w4, w28
  401f50:	mov	x3, x22
  401f54:	mov	w1, #0x1                   	// #1
  401f58:	mov	x0, x20
  401f5c:	bl	401300 <__fprintf_chk@plt>
  401f60:	mov	w0, #0x41                  	// #65
  401f64:	bl	401150 <exit@plt>
  401f68:	stp	x29, x30, [sp, #-80]!
  401f6c:	mov	x29, sp
  401f70:	stp	x19, x20, [sp, #16]
  401f74:	mov	w19, w0
  401f78:	mov	x0, x1
  401f7c:	stp	x21, x22, [sp, #32]
  401f80:	str	x23, [sp, #48]
  401f84:	mov	x23, x1
  401f88:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401f8c:	add	x1, x1, #0x990
  401f90:	stp	xzr, xzr, [sp, #64]
  401f94:	bl	4011b0 <fopen@plt>
  401f98:	cbz	x0, 40205c <ferror@plt+0xc1c>
  401f9c:	mov	x21, x0
  401fa0:	add	x1, sp, #0x40
  401fa4:	mov	w0, w19
  401fa8:	bl	401928 <ferror@plt+0x4e8>
  401fac:	tbnz	w0, #31, 402054 <ferror@plt+0xc14>
  401fb0:	ldrh	w0, [sp, #64]
  401fb4:	ldr	x19, [sp, #72]
  401fb8:	cbz	w0, 401ff4 <ferror@plt+0xbb4>
  401fbc:	adrp	x22, 404000 <ferror@plt+0x2bc0>
  401fc0:	add	x22, x22, #0x998
  401fc4:	mov	w20, #0x0                   	// #0
  401fc8:	ldrh	w3, [x19, #2]
  401fcc:	mov	w1, #0x1                   	// #1
  401fd0:	ldrh	w4, [x19]
  401fd4:	add	w20, w20, w1
  401fd8:	mov	x2, x22
  401fdc:	mov	x0, x21
  401fe0:	add	x19, x19, #0x4
  401fe4:	bl	401300 <__fprintf_chk@plt>
  401fe8:	ldrh	w3, [sp, #64]
  401fec:	cmp	w3, w20
  401ff0:	b.gt	401fc8 <ferror@plt+0xb88>
  401ff4:	mov	x0, x21
  401ff8:	bl	4011a0 <fclose@plt>
  401ffc:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  402000:	ldr	w0, [x0, #536]
  402004:	cbnz	w0, 40201c <ferror@plt+0xbdc>
  402008:	ldp	x19, x20, [sp, #16]
  40200c:	ldp	x21, x22, [sp, #32]
  402010:	ldr	x23, [sp, #48]
  402014:	ldp	x29, x30, [sp], #80
  402018:	ret
  40201c:	mov	w2, #0x5                   	// #5
  402020:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402024:	mov	x0, #0x0                   	// #0
  402028:	add	x1, x1, #0x9a8
  40202c:	bl	4013b0 <dcgettext@plt>
  402030:	mov	x1, x0
  402034:	mov	x2, x23
  402038:	mov	w0, #0x1                   	// #1
  40203c:	bl	401220 <__printf_chk@plt>
  402040:	ldp	x19, x20, [sp, #16]
  402044:	ldp	x21, x22, [sp, #32]
  402048:	ldr	x23, [sp, #48]
  40204c:	ldp	x29, x30, [sp], #80
  402050:	ret
  402054:	mov	w0, #0x1                   	// #1
  402058:	bl	401150 <exit@plt>
  40205c:	mov	x0, x23
  402060:	bl	401160 <perror@plt>
  402064:	mov	w0, #0x1                   	// #1
  402068:	bl	401150 <exit@plt>
  40206c:	nop
  402070:	stp	x29, x30, [sp, #-112]!
  402074:	mov	x29, sp
  402078:	stp	x21, x22, [sp, #32]
  40207c:	mov	x22, x1
  402080:	add	x1, sp, #0x60
  402084:	stp	x23, x24, [sp, #48]
  402088:	mov	w24, w2
  40208c:	mov	w23, w3
  402090:	stp	xzr, xzr, [sp, #96]
  402094:	bl	401928 <ferror@plt+0x4e8>
  402098:	tbnz	w0, #31, 4021f0 <ferror@plt+0xdb0>
  40209c:	stp	x25, x26, [sp, #64]
  4020a0:	adrp	x21, 416000 <ferror@plt+0x14bc0>
  4020a4:	cmp	w24, #0x0
  4020a8:	stp	x27, x28, [sp, #80]
  4020ac:	add	x21, x21, #0x208
  4020b0:	mov	w28, #0x0                   	// #0
  4020b4:	ldr	x26, [sp, #104]
  4020b8:	b.le	402154 <ferror@plt+0xd14>
  4020bc:	adrp	x27, 404000 <ferror@plt+0x2bc0>
  4020c0:	adrp	x25, 404000 <ferror@plt+0x2bc0>
  4020c4:	add	x27, x27, #0xa48
  4020c8:	add	x25, x25, #0xa58
  4020cc:	stp	x19, x20, [sp, #16]
  4020d0:	ldr	w0, [x21, #40]
  4020d4:	cbnz	w0, 402194 <ferror@plt+0xd54>
  4020d8:	ldrh	w1, [sp, #96]
  4020dc:	mov	x19, x26
  4020e0:	mov	w20, #0x0                   	// #0
  4020e4:	cbnz	w1, 4020fc <ferror@plt+0xcbc>
  4020e8:	b	402134 <ferror@plt+0xcf4>
  4020ec:	add	w20, w20, #0x1
  4020f0:	add	x19, x19, #0x4
  4020f4:	cmp	w1, w20
  4020f8:	b.le	402134 <ferror@plt+0xcf4>
  4020fc:	ldrh	w0, [x19, #2]
  402100:	cmp	w0, w28
  402104:	b.ne	4020ec <ferror@plt+0xcac>  // b.any
  402108:	ldr	w0, [x21, #40]
  40210c:	ldrh	w1, [x19]
  402110:	cbnz	w0, 40217c <ferror@plt+0xd3c>
  402114:	mov	w2, w23
  402118:	mov	x0, x22
  40211c:	bl	402860 <ferror@plt+0x1420>
  402120:	add	w20, w20, #0x1
  402124:	ldrh	w1, [sp, #96]
  402128:	add	x19, x19, #0x4
  40212c:	cmp	w1, w20
  402130:	b.gt	4020fc <ferror@plt+0xcbc>
  402134:	add	w28, w28, #0x1
  402138:	mov	w2, w23
  40213c:	mov	x0, x22
  402140:	mov	w1, #0x0                   	// #0
  402144:	bl	402a08 <ferror@plt+0x15c8>
  402148:	cmp	w24, w28
  40214c:	b.ne	4020d0 <ferror@plt+0xc90>  // b.any
  402150:	ldp	x19, x20, [sp, #16]
  402154:	ldr	w0, [x21, #40]
  402158:	cbnz	w0, 4021a8 <ferror@plt+0xd68>
  40215c:	ldr	w0, [x21, #16]
  402160:	cbnz	w0, 4021b8 <ferror@plt+0xd78>
  402164:	ldp	x21, x22, [sp, #32]
  402168:	ldp	x23, x24, [sp, #48]
  40216c:	ldp	x25, x26, [sp, #64]
  402170:	ldp	x27, x28, [sp, #80]
  402174:	ldp	x29, x30, [sp], #112
  402178:	ret
  40217c:	mov	w2, w1
  402180:	mov	w0, #0x1                   	// #1
  402184:	mov	x1, x25
  402188:	bl	401220 <__printf_chk@plt>
  40218c:	ldrh	w1, [x19]
  402190:	b	402114 <ferror@plt+0xcd4>
  402194:	mov	w2, w28
  402198:	mov	x1, x27
  40219c:	mov	w0, #0x1                   	// #1
  4021a0:	bl	401220 <__printf_chk@plt>
  4021a4:	b	4020d8 <ferror@plt+0xc98>
  4021a8:	mov	w0, #0xa                   	// #10
  4021ac:	bl	4013f0 <putchar@plt>
  4021b0:	ldr	w0, [x21, #16]
  4021b4:	cbz	w0, 402164 <ferror@plt+0xd24>
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4021c0:	mov	x0, #0x0                   	// #0
  4021c4:	add	x1, x1, #0xa60
  4021c8:	bl	4013b0 <dcgettext@plt>
  4021cc:	mov	x1, x0
  4021d0:	mov	w0, #0x1                   	// #1
  4021d4:	bl	401220 <__printf_chk@plt>
  4021d8:	ldp	x21, x22, [sp, #32]
  4021dc:	ldp	x23, x24, [sp, #48]
  4021e0:	ldp	x25, x26, [sp, #64]
  4021e4:	ldp	x27, x28, [sp, #80]
  4021e8:	ldp	x29, x30, [sp], #112
  4021ec:	ret
  4021f0:	mov	w0, #0x1                   	// #1
  4021f4:	stp	x19, x20, [sp, #16]
  4021f8:	stp	x25, x26, [sp, #64]
  4021fc:	stp	x27, x28, [sp, #80]
  402200:	bl	401150 <exit@plt>
  402204:	nop
  402208:	stp	x29, x30, [sp, #-128]!
  40220c:	mov	x29, sp
  402210:	stp	x19, x20, [sp, #16]
  402214:	stp	x21, x22, [sp, #32]
  402218:	stp	x23, x24, [sp, #48]
  40221c:	mov	x24, x1
  402220:	mov	w23, w7
  402224:	stp	x25, x26, [sp, #64]
  402228:	mov	x25, x2
  40222c:	mov	x26, x5
  402230:	stp	x27, x28, [sp, #80]
  402234:	mov	x28, x4
  402238:	mov	x27, x6
  40223c:	str	x3, [sp, #104]
  402240:	cbz	x0, 402488 <ferror@plt+0x1048>
  402244:	mov	x21, x0
  402248:	mov	x0, #0x4000                	// #16384
  40224c:	bl	404620 <ferror@plt+0x31e0>
  402250:	mov	x19, x0
  402254:	mov	x20, #0x0                   	// #0
  402258:	mov	x22, #0x4000                	// #16384
  40225c:	nop
  402260:	sub	x2, x22, x20
  402264:	mov	x3, x21
  402268:	mov	x1, #0x1                   	// #1
  40226c:	add	x0, x19, x20
  402270:	bl	401340 <fread@plt>
  402274:	add	x20, x20, x0
  402278:	mov	x0, x21
  40227c:	bl	401440 <ferror@plt>
  402280:	cbnz	w0, 402720 <ferror@plt+0x12e0>
  402284:	mov	x0, x21
  402288:	bl	4012e0 <feof@plt>
  40228c:	cbnz	w0, 4022b0 <ferror@plt+0xe70>
  402290:	cmp	x22, x20
  402294:	b.hi	402260 <ferror@plt+0xe20>  // b.pmore
  402298:	lsl	x22, x22, #1
  40229c:	mov	x0, x19
  4022a0:	mov	x1, x22
  4022a4:	bl	404640 <ferror@plt+0x3200>
  4022a8:	mov	x19, x0
  4022ac:	b	402260 <ferror@plt+0xe20>
  4022b0:	cbz	x24, 4022b8 <ferror@plt+0xe78>
  4022b4:	str	x19, [x24]
  4022b8:	cbz	x25, 4022c0 <ferror@plt+0xe80>
  4022bc:	str	w20, [x25]
  4022c0:	cmp	x20, #0x3
  4022c4:	b.ls	402468 <ferror@plt+0x1028>  // b.plast
  4022c8:	ldrb	w0, [x19]
  4022cc:	cmp	w0, #0x36
  4022d0:	b.eq	402658 <ferror@plt+0x1218>  // b.none
  4022d4:	cmp	x20, #0x1f
  4022d8:	b.ls	402468 <ferror@plt+0x1028>  // b.plast
  4022dc:	cmp	w0, #0x72
  4022e0:	b.ne	402468 <ferror@plt+0x1028>  // b.any
  4022e4:	ldrb	w0, [x19, #1]
  4022e8:	cmp	w0, #0xb5
  4022ec:	b.ne	402468 <ferror@plt+0x1028>  // b.any
  4022f0:	ldrb	w0, [x19, #2]
  4022f4:	cmp	w0, #0x4a
  4022f8:	b.ne	402468 <ferror@plt+0x1028>  // b.any
  4022fc:	ldrb	w0, [x19, #3]
  402300:	cmp	w0, #0x86
  402304:	b.ne	402468 <ferror@plt+0x1028>  // b.any
  402308:	ldr	w21, [x19, #4]
  40230c:	ldrb	w13, [x19, #8]
  402310:	ldrb	w9, [x19, #9]
  402314:	ldrb	w5, [x19, #10]
  402318:	ldrb	w2, [x19, #11]
  40231c:	ldrb	w25, [x19, #12]
  402320:	ldrb	w15, [x19, #16]
  402324:	ldrb	w12, [x19, #17]
  402328:	ldrb	w7, [x19, #18]
  40232c:	ldrb	w1, [x19, #19]
  402330:	ldrb	w14, [x19, #20]
  402334:	ldrb	w10, [x19, #21]
  402338:	ldrb	w6, [x19, #22]
  40233c:	ldrb	w0, [x19, #23]
  402340:	ldrb	w4, [x19, #28]
  402344:	ldrb	w8, [x19, #29]
  402348:	ldrb	w3, [x19, #30]
  40234c:	ldrb	w11, [x19, #31]
  402350:	cbnz	w21, 4027e0 <ferror@plt+0x13a0>
  402354:	add	w12, w15, w12, lsl #8
  402358:	add	w10, w14, w10, lsl #8
  40235c:	add	w9, w13, w9, lsl #8
  402360:	add	w8, w4, w8, lsl #8
  402364:	add	w7, w12, w7, lsl #16
  402368:	add	w6, w10, w6, lsl #16
  40236c:	add	w5, w9, w5, lsl #16
  402370:	add	w3, w8, w3, lsl #16
  402374:	add	w22, w7, w1, lsl #24
  402378:	add	w0, w6, w0, lsl #24
  40237c:	add	w2, w5, w2, lsl #24
  402380:	add	w3, w3, w11, lsl #24
  402384:	and	x25, x25, #0x1
  402388:	mov	x21, #0x1                   	// #1
  40238c:	cbz	w22, 402808 <ferror@plt+0x13c8>
  402390:	cbz	x0, 40284c <ferror@plt+0x140c>
  402394:	madd	x4, x22, x0, x2
  402398:	cmp	x20, x4
  40239c:	b.cc	402768 <ferror@plt+0x1328>  // b.lo, b.ul, b.last
  4023a0:	cmp	x25, #0x0
  4023a4:	ccmp	x20, x4, #0x4, eq  // eq = none
  4023a8:	b.ne	402768 <ferror@plt+0x1328>  // b.any
  4023ac:	ldr	x5, [sp, #104]
  4023b0:	cmp	x5, #0x0
  4023b4:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  4023b8:	b.eq	4023c8 <ferror@plt+0xf88>  // b.none
  4023bc:	ldr	x1, [x24]
  4023c0:	add	x2, x1, x2
  4023c4:	str	x2, [x5]
  4023c8:	cbz	x28, 4023d4 <ferror@plt+0xf94>
  4023cc:	mul	w0, w22, w0
  4023d0:	str	w0, [x28]
  4023d4:	cbz	x27, 4023dc <ferror@plt+0xf9c>
  4023d8:	str	w22, [x27]
  4023dc:	cbz	x26, 4023e4 <ferror@plt+0xfa4>
  4023e0:	str	w3, [x26]
  4023e4:	ldr	x0, [sp, #128]
  4023e8:	cbz	x0, 402448 <ferror@plt+0x1008>
  4023ec:	ldr	x0, [sp, #128]
  4023f0:	add	x1, x22, w23, sxtw
  4023f4:	str	x4, [sp, #104]
  4023f8:	add	x1, x1, x1, lsl #1
  4023fc:	ldr	x0, [x0]
  402400:	lsl	x1, x1, #3
  402404:	bl	404640 <ferror@plt+0x3200>
  402408:	ldr	x1, [sp, #128]
  40240c:	ldr	x4, [sp, #104]
  402410:	str	x0, [x1]
  402414:	cbnz	x25, 4024a8 <ferror@plt+0x1068>
  402418:	mov	w7, #0x18                  	// #24
  40241c:	smull	x7, w23, w7
  402420:	b	40242c <ferror@plt+0xfec>
  402424:	ldr	x0, [sp, #128]
  402428:	ldr	x0, [x0]
  40242c:	add	x1, x0, x7
  402430:	str	xzr, [x0, x7]
  402434:	add	x25, x25, #0x1
  402438:	cmp	x25, x22
  40243c:	add	x7, x7, #0x18
  402440:	stp	x1, xzr, [x1, #8]
  402444:	b.cc	402424 <ferror@plt+0xfe4>  // b.lo, b.ul, b.last
  402448:	mov	w0, #0x0                   	// #0
  40244c:	ldp	x19, x20, [sp, #16]
  402450:	ldp	x21, x22, [sp, #32]
  402454:	ldp	x23, x24, [sp, #48]
  402458:	ldp	x25, x26, [sp, #64]
  40245c:	ldp	x27, x28, [sp, #80]
  402460:	ldp	x29, x30, [sp], #128
  402464:	ret
  402468:	mov	w0, #0xffffffff            	// #-1
  40246c:	ldp	x19, x20, [sp, #16]
  402470:	ldp	x21, x22, [sp, #32]
  402474:	ldp	x23, x24, [sp, #48]
  402478:	ldp	x25, x26, [sp, #64]
  40247c:	ldp	x27, x28, [sp, #80]
  402480:	ldp	x29, x30, [sp], #128
  402484:	ret
  402488:	cmp	x1, #0x0
  40248c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  402490:	b.eq	402818 <ferror@plt+0x13d8>  // b.none
  402494:	ldrsw	x20, [x2]
  402498:	ldr	x19, [x1]
  40249c:	cmp	x20, #0x3
  4024a0:	b.ls	402468 <ferror@plt+0x1028>  // b.plast
  4024a4:	b	4022c8 <ferror@plt+0xe88>
  4024a8:	mov	w28, #0x18                  	// #24
  4024ac:	add	x20, x19, x20
  4024b0:	add	x3, x19, x4
  4024b4:	str	xzr, [sp, #104]
  4024b8:	smull	x28, w23, w28
  4024bc:	str	x3, [sp, #120]
  4024c0:	add	x25, x0, x28
  4024c4:	str	xzr, [x0, x28]
  4024c8:	cmp	x20, x3
  4024cc:	stp	x25, xzr, [x25, #8]
  4024d0:	b.eq	40269c <ferror@plt+0x125c>  // b.none
  4024d4:	mov	w24, #0x0                   	// #0
  4024d8:	mov	w27, #0xffff                	// #65535
  4024dc:	mov	w26, #0xfffe                	// #65534
  4024e0:	cbz	x21, 402570 <ferror@plt+0x1130>
  4024e4:	nop
  4024e8:	add	x2, x3, #0x1
  4024ec:	str	x2, [sp, #120]
  4024f0:	ldrb	w0, [x3]
  4024f4:	cmp	w0, #0xff
  4024f8:	b.eq	4025ec <ferror@plt+0x11ac>  // b.none
  4024fc:	cmp	w0, #0xfe
  402500:	b.eq	4025a8 <ferror@plt+0x1168>  // b.none
  402504:	add	x2, sp, #0x74
  402508:	sub	w1, w20, w3
  40250c:	add	x0, sp, #0x78
  402510:	str	x3, [sp, #120]
  402514:	bl	402d80 <ferror@plt+0x1940>
  402518:	ldr	w2, [sp, #116]
  40251c:	cbnz	w2, 4026dc <ferror@plt+0x129c>
  402520:	mov	w19, w0
  402524:	cmp	w24, #0x1
  402528:	b.le	4025b0 <ferror@plt+0x1170>
  40252c:	ldr	x0, [x25, #8]
  402530:	ldr	x0, [x0, #16]
  402534:	nop
  402538:	mov	x23, x0
  40253c:	ldr	x0, [x0]
  402540:	cbnz	x0, 402538 <ferror@plt+0x10f8>
  402544:	mov	x0, #0x18                  	// #24
  402548:	add	w24, w24, #0x1
  40254c:	bl	404620 <ferror@plt+0x31e0>
  402550:	stp	xzr, x23, [x0]
  402554:	str	w19, [x0, #16]
  402558:	str	x0, [x23]
  40255c:	ldr	x2, [sp, #120]
  402560:	cmp	x20, x2
  402564:	b.eq	40269c <ferror@plt+0x125c>  // b.none
  402568:	mov	x3, x2
  40256c:	cbnz	x21, 4024e8 <ferror@plt+0x10a8>
  402570:	sub	x0, x20, x3
  402574:	cmp	w0, #0x1
  402578:	b.le	402710 <ferror@plt+0x12d0>
  40257c:	mov	x2, x3
  402580:	add	x0, x3, #0x1
  402584:	str	x0, [sp, #120]
  402588:	ldrb	w0, [x2], #2
  40258c:	str	x2, [sp, #120]
  402590:	ldrb	w1, [x3, #1]
  402594:	orr	w19, w0, w1, lsl #8
  402598:	cmp	w19, w27
  40259c:	b.eq	4025ec <ferror@plt+0x11ac>  // b.none
  4025a0:	cmp	w19, w26
  4025a4:	b.ne	402524 <ferror@plt+0x10e4>  // b.any
  4025a8:	mov	w24, #0x1                   	// #1
  4025ac:	b	402560 <ferror@plt+0x1120>
  4025b0:	mov	x0, #0x18                  	// #24
  4025b4:	bl	404620 <ferror@plt+0x31e0>
  4025b8:	mov	x23, x0
  4025bc:	mov	x0, #0x18                  	// #24
  4025c0:	bl	404620 <ferror@plt+0x31e0>
  4025c4:	ldr	x3, [x25, #8]
  4025c8:	stp	xzr, x0, [x0]
  4025cc:	str	w19, [x0, #16]
  4025d0:	stp	x3, x0, [x23, #8]
  4025d4:	str	x23, [x3]
  4025d8:	str	xzr, [x23]
  4025dc:	str	x23, [x25, #8]
  4025e0:	cbz	w24, 40255c <ferror@plt+0x111c>
  4025e4:	add	w24, w24, #0x1
  4025e8:	b	40255c <ferror@plt+0x111c>
  4025ec:	ldr	x0, [sp, #104]
  4025f0:	add	x28, x28, #0x18
  4025f4:	add	x0, x0, #0x1
  4025f8:	str	x0, [sp, #104]
  4025fc:	cmp	x0, x22
  402600:	b.cs	402614 <ferror@plt+0x11d4>  // b.hs, b.nlast
  402604:	ldr	x0, [sp, #128]
  402608:	mov	x3, x2
  40260c:	ldr	x0, [x0]
  402610:	b	4024c0 <ferror@plt+0x1080>
  402614:	cmp	x20, x2
  402618:	mov	w0, #0x0                   	// #0
  40261c:	b.eq	40246c <ferror@plt+0x102c>  // b.none
  402620:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402624:	add	x1, x1, #0xc58
  402628:	mov	w2, #0x5                   	// #5
  40262c:	mov	x0, #0x0                   	// #0
  402630:	bl	4013b0 <dcgettext@plt>
  402634:	mov	x2, x0
  402638:	adrp	x4, 416000 <ferror@plt+0x14bc0>
  40263c:	adrp	x3, 416000 <ferror@plt+0x14bc0>
  402640:	mov	w1, #0x1                   	// #1
  402644:	ldr	x3, [x3, #568]
  402648:	ldr	x0, [x4, #496]
  40264c:	bl	401300 <__fprintf_chk@plt>
  402650:	mov	w0, #0x41                  	// #65
  402654:	bl	401150 <exit@plt>
  402658:	ldrb	w1, [x19, #1]
  40265c:	mov	w0, #0xffffffff            	// #-1
  402660:	cmp	w1, #0x4
  402664:	b.ne	40246c <ferror@plt+0x102c>  // b.any
  402668:	ldrb	w25, [x19, #2]
  40266c:	cmp	w25, #0x5
  402670:	b.hi	4027a4 <ferror@plt+0x1364>  // b.pmore
  402674:	tst	x25, #0x1
  402678:	mov	x22, #0x200                 	// #512
  40267c:	mov	x1, #0x100                 	// #256
  402680:	ldrb	w0, [x19, #3]
  402684:	and	x25, x25, #0x6
  402688:	csel	x22, x22, x1, ne  // ne = any
  40268c:	mov	x21, #0x0                   	// #0
  402690:	mov	x2, #0x4                   	// #4
  402694:	mov	x3, #0x8                   	// #8
  402698:	b	402390 <ferror@plt+0xf50>
  40269c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4026a0:	add	x1, x1, #0xbd0
  4026a4:	mov	w2, #0x5                   	// #5
  4026a8:	mov	x0, #0x0                   	// #0
  4026ac:	bl	4013b0 <dcgettext@plt>
  4026b0:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  4026b4:	mov	x19, x0
  4026b8:	ldr	x20, [x1, #496]
  4026bc:	bl	404588 <ferror@plt+0x3148>
  4026c0:	mov	x2, x19
  4026c4:	mov	x3, x0
  4026c8:	mov	w1, #0x1                   	// #1
  4026cc:	mov	x0, x20
  4026d0:	bl	401300 <__fprintf_chk@plt>
  4026d4:	mov	w0, #0x41                  	// #65
  4026d8:	bl	401150 <exit@plt>
  4026dc:	cmn	w2, #0x2
  4026e0:	b.eq	40274c <ferror@plt+0x130c>  // b.none
  4026e4:	cmn	w2, #0x1
  4026e8:	b.eq	402730 <ferror@plt+0x12f0>  // b.none
  4026ec:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4026f0:	mov	w2, #0x5                   	// #5
  4026f4:	add	x1, x1, #0xc20
  4026f8:	mov	x0, #0x0                   	// #0
  4026fc:	bl	4013b0 <dcgettext@plt>
  402700:	mov	x19, x0
  402704:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  402708:	ldr	x20, [x0, #496]
  40270c:	b	4026bc <ferror@plt+0x127c>
  402710:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402714:	mov	w2, #0x5                   	// #5
  402718:	add	x1, x1, #0xc38
  40271c:	b	4026a8 <ferror@plt+0x1268>
  402720:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402724:	mov	w2, #0x5                   	// #5
  402728:	add	x1, x1, #0xad8
  40272c:	b	40262c <ferror@plt+0x11ec>
  402730:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402734:	mov	w2, #0x5                   	// #5
  402738:	add	x1, x1, #0xc10
  40273c:	mov	x0, #0x0                   	// #0
  402740:	bl	4013b0 <dcgettext@plt>
  402744:	mov	x19, x0
  402748:	b	402704 <ferror@plt+0x12c4>
  40274c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402750:	mov	w2, #0x5                   	// #5
  402754:	add	x1, x1, #0xbf0
  402758:	mov	x0, #0x0                   	// #0
  40275c:	bl	4013b0 <dcgettext@plt>
  402760:	mov	x19, x0
  402764:	b	402704 <ferror@plt+0x12c4>
  402768:	mov	w2, #0x5                   	// #5
  40276c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402770:	mov	x0, #0x0                   	// #0
  402774:	add	x1, x1, #0xba8
  402778:	bl	4013b0 <dcgettext@plt>
  40277c:	mov	x2, x0
  402780:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  402784:	adrp	x5, 416000 <ferror@plt+0x14bc0>
  402788:	mov	x4, x20
  40278c:	ldr	x3, [x1, #568]
  402790:	mov	w1, #0x1                   	// #1
  402794:	ldr	x0, [x5, #496]
  402798:	bl	401300 <__fprintf_chk@plt>
  40279c:	mov	w0, #0x41                  	// #65
  4027a0:	bl	401150 <exit@plt>
  4027a4:	mov	w2, #0x5                   	// #5
  4027a8:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4027ac:	mov	x0, #0x0                   	// #0
  4027b0:	add	x1, x1, #0xb18
  4027b4:	bl	4013b0 <dcgettext@plt>
  4027b8:	mov	x2, x0
  4027bc:	ldrb	w4, [x19, #2]
  4027c0:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  4027c4:	adrp	x5, 416000 <ferror@plt+0x14bc0>
  4027c8:	ldr	x3, [x1, #568]
  4027cc:	mov	w1, #0x1                   	// #1
  4027d0:	ldr	x0, [x5, #496]
  4027d4:	bl	401300 <__fprintf_chk@plt>
  4027d8:	mov	w0, #0x41                  	// #65
  4027dc:	bl	401150 <exit@plt>
  4027e0:	mov	w2, #0x5                   	// #5
  4027e4:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4027e8:	mov	x0, #0x0                   	// #0
  4027ec:	add	x1, x1, #0xb40
  4027f0:	bl	4013b0 <dcgettext@plt>
  4027f4:	mov	x2, x0
  4027f8:	mov	w4, w21
  4027fc:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  402800:	adrp	x5, 416000 <ferror@plt+0x14bc0>
  402804:	b	4027c8 <ferror@plt+0x1388>
  402808:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  40280c:	mov	w2, #0x5                   	// #5
  402810:	add	x1, x1, #0xb68
  402814:	b	40262c <ferror@plt+0x11ec>
  402818:	mov	w2, #0x5                   	// #5
  40281c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402820:	add	x1, x1, #0xaf8
  402824:	bl	4013b0 <dcgettext@plt>
  402828:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  40282c:	adrp	x4, 416000 <ferror@plt+0x14bc0>
  402830:	mov	x2, x0
  402834:	ldr	x3, [x1, #568]
  402838:	mov	w1, #0x1                   	// #1
  40283c:	ldr	x0, [x4, #496]
  402840:	bl	401300 <__fprintf_chk@plt>
  402844:	mov	w0, #0x46                  	// #70
  402848:	bl	401150 <exit@plt>
  40284c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402850:	mov	w2, #0x5                   	// #5
  402854:	add	x1, x1, #0xb88
  402858:	b	402630 <ferror@plt+0x11f0>
  40285c:	nop
  402860:	stp	x29, x30, [sp, #-64]!
  402864:	mov	x29, sp
  402868:	stp	x19, x20, [sp, #16]
  40286c:	mov	w19, w1
  402870:	stp	x21, x22, [sp, #32]
  402874:	tbnz	w1, #31, 4029cc <ferror@plt+0x158c>
  402878:	mov	w21, w2
  40287c:	mov	x3, x0
  402880:	and	w2, w1, #0xff
  402884:	cbz	w21, 4028d8 <ferror@plt+0x1498>
  402888:	cmp	w1, #0x7f
  40288c:	b.hi	40294c <ferror@plt+0x150c>  // b.pmore
  402890:	mov	x0, #0x5                   	// #5
  402894:	add	x20, sp, #0x38
  402898:	mov	w22, w0
  40289c:	mov	x1, #0x1                   	// #1
  4028a0:	strb	w2, [sp, #61]
  4028a4:	add	x0, x20, x0
  4028a8:	mov	x2, #0x1                   	// #1
  4028ac:	bl	401390 <fwrite@plt>
  4028b0:	mov	x19, x0
  4028b4:	cmp	x0, #0x1
  4028b8:	b.ne	4029b8 <ferror@plt+0x1578>  // b.any
  4028bc:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4028c0:	ldr	w0, [x0, #560]
  4028c4:	cbnz	w0, 4028f0 <ferror@plt+0x14b0>
  4028c8:	ldp	x19, x20, [sp, #16]
  4028cc:	ldp	x21, x22, [sp, #32]
  4028d0:	ldp	x29, x30, [sp], #64
  4028d4:	ret
  4028d8:	mov	x0, #0x4                   	// #4
  4028dc:	add	x20, sp, #0x38
  4028e0:	mov	w22, w0
  4028e4:	mov	x1, #0x2                   	// #2
  4028e8:	strh	w19, [sp, #60]
  4028ec:	b	4028a4 <ferror@plt+0x1464>
  4028f0:	mov	w0, #0x28                  	// #40
  4028f4:	bl	4013f0 <putchar@plt>
  4028f8:	cbz	w21, 4029a4 <ferror@plt+0x1564>
  4028fc:	add	x20, x20, w22, sxtw
  402900:	mov	w0, #0x5                   	// #5
  402904:	adrp	x21, 404000 <ferror@plt+0x2bc0>
  402908:	sub	w22, w0, w22
  40290c:	add	x21, x21, #0xcc0
  402910:	mov	x19, #0x0                   	// #0
  402914:	nop
  402918:	ldrb	w2, [x20, x19]
  40291c:	mov	x1, x21
  402920:	mov	w0, #0x1                   	// #1
  402924:	bl	401220 <__printf_chk@plt>
  402928:	cmp	x22, x19
  40292c:	add	x19, x19, #0x1
  402930:	b.ne	402918 <ferror@plt+0x14d8>  // b.any
  402934:	mov	w0, #0x29                  	// #41
  402938:	bl	4013f0 <putchar@plt>
  40293c:	ldp	x19, x20, [sp, #16]
  402940:	ldp	x21, x22, [sp, #32]
  402944:	ldp	x29, x30, [sp], #64
  402948:	ret
  40294c:	add	x20, sp, #0x38
  402950:	mov	x1, #0x6                   	// #6
  402954:	mov	w5, #0x3f                  	// #63
  402958:	add	x0, x20, x1
  40295c:	and	w4, w19, #0x3f
  402960:	sub	w4, w4, #0x80
  402964:	asr	w5, w5, #1
  402968:	lsr	w19, w19, #6
  40296c:	mov	w22, w1
  402970:	sturb	w4, [x0, #-1]
  402974:	bics	wzr, w19, w5
  402978:	sub	x1, x1, #0x1
  40297c:	b.ne	402958 <ferror@plt+0x1518>  // b.any
  402980:	sub	w22, w22, #0x2
  402984:	mov	w1, #0x6                   	// #6
  402988:	sub	w1, w1, w22
  40298c:	sub	w19, w19, #0x2
  402990:	sub	w19, w19, w5, lsl #1
  402994:	sxtw	x0, w22
  402998:	sxtw	x1, w1
  40299c:	strb	w19, [x20, w22, sxtw]
  4029a0:	b	4028a4 <ferror@plt+0x1464>
  4029a4:	mov	w0, w19
  4029a8:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4029ac:	add	x1, x1, #0xcb8
  4029b0:	bl	401220 <__printf_chk@plt>
  4029b4:	b	4028fc <ferror@plt+0x14bc>
  4029b8:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  4029bc:	add	x0, x0, #0xca8
  4029c0:	bl	401160 <perror@plt>
  4029c4:	mov	w0, #0x1                   	// #1
  4029c8:	bl	401150 <exit@plt>
  4029cc:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4029d0:	mov	w2, #0x5                   	// #5
  4029d4:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4029d8:	add	x1, x1, #0xc80
  4029dc:	ldr	x20, [x0, #496]
  4029e0:	mov	x0, #0x0                   	// #0
  4029e4:	bl	4013b0 <dcgettext@plt>
  4029e8:	mov	x2, x0
  4029ec:	mov	w3, w19
  4029f0:	mov	w1, #0x1                   	// #1
  4029f4:	mov	x0, x20
  4029f8:	bl	401300 <__fprintf_chk@plt>
  4029fc:	mov	w0, #0x1                   	// #1
  402a00:	bl	401150 <exit@plt>
  402a04:	nop
  402a08:	stp	x29, x30, [sp, #-32]!
  402a0c:	mov	x3, x0
  402a10:	cmp	w1, #0x0
  402a14:	mov	x29, sp
  402a18:	cbz	w2, 402a48 <ferror@plt+0x1608>
  402a1c:	cset	w4, eq  // eq = none
  402a20:	mov	x2, #0x1                   	// #1
  402a24:	add	w4, w4, #0xfe
  402a28:	mov	x1, x2
  402a2c:	add	x0, sp, #0x1e
  402a30:	strb	w4, [sp, #30]
  402a34:	bl	401390 <fwrite@plt>
  402a38:	cmp	w0, #0x1
  402a3c:	b.ne	402a68 <ferror@plt+0x1628>  // b.any
  402a40:	ldp	x29, x30, [sp], #32
  402a44:	ret
  402a48:	mov	w4, #0xfffe                	// #65534
  402a4c:	cinc	w4, w4, eq  // eq = none
  402a50:	add	x0, sp, #0x1e
  402a54:	mov	x2, #0x1                   	// #1
  402a58:	mov	x1, #0x2                   	// #2
  402a5c:	strh	w4, [sp, #30]
  402a60:	bl	401390 <fwrite@plt>
  402a64:	b	402a38 <ferror@plt+0x15f8>
  402a68:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402a6c:	add	x0, x0, #0xcc8
  402a70:	bl	401160 <perror@plt>
  402a74:	mov	w0, #0x1                   	// #1
  402a78:	bl	401150 <exit@plt>
  402a7c:	nop
  402a80:	mov	w7, w1
  402a84:	add	w6, w1, #0xe
  402a88:	adds	w1, w1, #0x7
  402a8c:	stp	x29, x30, [sp, #-64]!
  402a90:	csel	w6, w6, w1, mi  // mi = first
  402a94:	sub	w1, w3, #0x100
  402a98:	mov	x29, sp
  402a9c:	asr	w6, w6, #3
  402aa0:	tst	w1, #0xfffffeff
  402aa4:	mov	w8, w3
  402aa8:	mov	w9, w2
  402aac:	mov	x3, x0
  402ab0:	mul	w6, w6, w2
  402ab4:	ccmp	w7, #0x8, #0x0, eq  // eq = none
  402ab8:	b.eq	402b10 <ferror@plt+0x16d0>  // b.none
  402abc:	mov	w0, #0x2                   	// #2
  402ac0:	str	w0, [x4]
  402ac4:	and	w5, w5, #0x1
  402ac8:	mov	x10, #0xb572                	// #46450
  402acc:	movk	x10, #0x864a, lsl #16
  402ad0:	mov	w4, #0x20                  	// #32
  402ad4:	mov	x1, #0x20                  	// #32
  402ad8:	mov	x2, #0x1                   	// #1
  402adc:	add	x0, sp, x1
  402ae0:	str	x10, [sp, #32]
  402ae4:	str	w4, [sp, #40]
  402ae8:	strb	w5, [sp, #44]
  402aec:	strb	wzr, [sp, #45]
  402af0:	strh	wzr, [sp, #46]
  402af4:	stp	w8, w6, [sp, #48]
  402af8:	stp	w9, w7, [sp, #56]
  402afc:	bl	401390 <fwrite@plt>
  402b00:	cmp	w0, #0x1
  402b04:	b.ne	402b64 <ferror@plt+0x1724>  // b.any
  402b08:	ldp	x29, x30, [sp], #64
  402b0c:	ret
  402b10:	ldr	w0, [x4]
  402b14:	cmp	w0, #0x2
  402b18:	b.eq	402ac4 <ferror@plt+0x1684>  // b.none
  402b1c:	cmp	w8, #0x200
  402b20:	mov	w1, #0x436                 	// #1078
  402b24:	cset	w0, eq  // eq = none
  402b28:	strh	w1, [sp, #32]
  402b2c:	strb	w0, [sp, #34]
  402b30:	tbz	w5, #1, 402b54 <ferror@plt+0x1714>
  402b34:	orr	w0, w0, #0x4
  402b38:	strb	w0, [sp, #34]
  402b3c:	add	x0, sp, #0x20
  402b40:	mov	x2, #0x1                   	// #1
  402b44:	mov	x1, #0x4                   	// #4
  402b48:	strb	w6, [sp, #35]
  402b4c:	bl	401390 <fwrite@plt>
  402b50:	b	402b00 <ferror@plt+0x16c0>
  402b54:	tbz	w5, #0, 402b3c <ferror@plt+0x16fc>
  402b58:	orr	w0, w0, #0x2
  402b5c:	strb	w0, [sp, #34]
  402b60:	b	402b3c <ferror@plt+0x16fc>
  402b64:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	str	x19, [sp, #16]
  402b70:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402b74:	ldr	x19, [x0, #496]
  402b78:	add	x1, x1, #0xcd8
  402b7c:	mov	x0, #0x0                   	// #0
  402b80:	bl	4013b0 <dcgettext@plt>
  402b84:	mov	x2, x0
  402b88:	mov	w1, #0x1                   	// #1
  402b8c:	mov	x0, x19
  402b90:	bl	401300 <__fprintf_chk@plt>
  402b94:	mov	w0, #0x4a                  	// #74
  402b98:	bl	401150 <exit@plt>
  402b9c:	nop
  402ba0:	mov	w7, w2
  402ba4:	mov	w2, w3
  402ba8:	adds	w8, w7, #0x7
  402bac:	add	w3, w7, #0xe
  402bb0:	csel	w3, w3, w8, mi  // mi = first
  402bb4:	stp	x29, x30, [sp, #-80]!
  402bb8:	asr	w3, w3, #3
  402bbc:	mov	x29, sp
  402bc0:	stp	x19, x20, [sp, #16]
  402bc4:	mov	x20, x0
  402bc8:	mul	w3, w3, w2
  402bcc:	stp	x21, x22, [sp, #32]
  402bd0:	mov	x21, x1
  402bd4:	stp	x23, x24, [sp, #48]
  402bd8:	sxtw	x19, w3
  402bdc:	mov	x24, x4
  402be0:	str	w5, [sp, #76]
  402be4:	cbz	x6, 402d0c <ferror@plt+0x18cc>
  402be8:	mov	x23, x6
  402bec:	cmp	w4, #0x0
  402bf0:	b.le	402c34 <ferror@plt+0x17f4>
  402bf4:	sub	w4, w4, #0x1
  402bf8:	add	x0, x6, #0x18
  402bfc:	mov	w1, #0x18                  	// #24
  402c00:	mov	x3, x6
  402c04:	umaddl	x4, w4, w1, x0
  402c08:	ldr	x0, [x3]
  402c0c:	cbz	x0, 402c28 <ferror@plt+0x17e8>
  402c10:	ldr	x1, [x0, #16]
  402c14:	cbz	x1, 402c20 <ferror@plt+0x17e0>
  402c18:	ldr	x1, [x1]
  402c1c:	cbnz	x1, 402c3c <ferror@plt+0x17fc>
  402c20:	ldr	x0, [x0]
  402c24:	cbnz	x0, 402c10 <ferror@plt+0x17d0>
  402c28:	add	x3, x3, #0x18
  402c2c:	cmp	x3, x4
  402c30:	b.ne	402c08 <ferror@plt+0x17c8>  // b.any
  402c34:	mov	w5, #0x1                   	// #1
  402c38:	b	402c40 <ferror@plt+0x1800>
  402c3c:	mov	w5, #0x3                   	// #3
  402c40:	mov	w1, w7
  402c44:	add	x4, sp, #0x4c
  402c48:	mov	w3, w24
  402c4c:	mov	x0, x20
  402c50:	bl	402a80 <ferror@plt+0x1640>
  402c54:	ldr	w2, [sp, #76]
  402c58:	mov	x0, x21
  402c5c:	mov	x1, x19
  402c60:	mov	x3, x20
  402c64:	cmp	w2, #0x2
  402c68:	mov	x2, x24
  402c6c:	cset	w21, eq  // eq = none
  402c70:	bl	401390 <fwrite@plt>
  402c74:	cmp	x0, x24
  402c78:	b.ne	402d48 <ferror@plt+0x1908>  // b.any
  402c7c:	cmn	x23, #0x1
  402c80:	b.eq	402cf4 <ferror@plt+0x18b4>  // b.none
  402c84:	cbz	x24, 402cf4 <ferror@plt+0x18b4>
  402c88:	add	x24, x24, x24, lsl #1
  402c8c:	add	x24, x23, x24, lsl #3
  402c90:	ldr	x22, [x23]
  402c94:	cbz	x22, 402cd8 <ferror@plt+0x1898>
  402c98:	ldr	x19, [x22, #16]
  402c9c:	cbz	x19, 402cd0 <ferror@plt+0x1890>
  402ca0:	ldr	x0, [x19]
  402ca4:	cbz	x0, 402cb8 <ferror@plt+0x1878>
  402ca8:	mov	w2, w21
  402cac:	mov	x0, x20
  402cb0:	mov	w1, #0x1                   	// #1
  402cb4:	bl	402a08 <ferror@plt+0x15c8>
  402cb8:	ldr	w1, [x19, #16]
  402cbc:	mov	w2, w21
  402cc0:	mov	x0, x20
  402cc4:	bl	402860 <ferror@plt+0x1420>
  402cc8:	ldr	x19, [x19]
  402ccc:	cbnz	x19, 402cb8 <ferror@plt+0x1878>
  402cd0:	ldr	x22, [x22]
  402cd4:	cbnz	x22, 402c98 <ferror@plt+0x1858>
  402cd8:	add	x23, x23, #0x18
  402cdc:	mov	w2, w21
  402ce0:	mov	x0, x20
  402ce4:	mov	w1, #0x0                   	// #0
  402ce8:	bl	402a08 <ferror@plt+0x15c8>
  402cec:	cmp	x23, x24
  402cf0:	b.ne	402c90 <ferror@plt+0x1850>  // b.any
  402cf4:	mov	w0, w21
  402cf8:	ldp	x19, x20, [sp, #16]
  402cfc:	ldp	x21, x22, [sp, #32]
  402d00:	ldp	x23, x24, [sp, #48]
  402d04:	ldp	x29, x30, [sp], #80
  402d08:	ret
  402d0c:	mov	w1, w7
  402d10:	add	x4, sp, #0x4c
  402d14:	mov	w3, w24
  402d18:	mov	w5, #0x0                   	// #0
  402d1c:	bl	402a80 <ferror@plt+0x1640>
  402d20:	ldr	w2, [sp, #76]
  402d24:	mov	x0, x21
  402d28:	mov	x3, x20
  402d2c:	mov	x1, x19
  402d30:	cmp	w2, #0x2
  402d34:	mov	x2, x24
  402d38:	cset	w21, eq  // eq = none
  402d3c:	bl	401390 <fwrite@plt>
  402d40:	cmp	x24, x0
  402d44:	b.eq	402cf4 <ferror@plt+0x18b4>  // b.none
  402d48:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  402d4c:	mov	w2, #0x5                   	// #5
  402d50:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402d54:	add	x1, x1, #0xcf8
  402d58:	ldr	x19, [x0, #496]
  402d5c:	mov	x0, #0x0                   	// #0
  402d60:	bl	4013b0 <dcgettext@plt>
  402d64:	mov	x2, x0
  402d68:	mov	w1, #0x1                   	// #1
  402d6c:	mov	x0, x19
  402d70:	bl	401300 <__fprintf_chk@plt>
  402d74:	mov	w0, #0x4a                  	// #74
  402d78:	bl	401150 <exit@plt>
  402d7c:	nop
  402d80:	ldr	x8, [x0]
  402d84:	mov	x7, x8
  402d88:	ldrb	w5, [x7], #1
  402d8c:	tbz	w5, #7, 402e08 <ferror@plt+0x19c8>
  402d90:	mov	w4, #0x80                  	// #128
  402d94:	mov	w3, #0x0                   	// #0
  402d98:	asr	w4, w4, #1
  402d9c:	mov	w6, w3
  402da0:	tst	w4, w5
  402da4:	add	w3, w3, #0x1
  402da8:	b.ne	402d98 <ferror@plt+0x1958>  // b.any
  402dac:	cmp	w1, #0x0
  402db0:	ccmp	w1, w3, #0x0, ne  // ne = any
  402db4:	b.lt	402e20 <ferror@plt+0x19e0>  // b.tstop
  402db8:	cmp	w3, #0x1
  402dbc:	b.eq	402df8 <ferror@plt+0x19b8>  // b.none
  402dc0:	sub	w1, w6, #0x1
  402dc4:	sub	w4, w4, #0x1
  402dc8:	add	x1, x1, #0x2
  402dcc:	and	w5, w4, w5
  402dd0:	add	x3, x8, x1
  402dd4:	b	402de8 <ferror@plt+0x19a8>
  402dd8:	bfi	w1, w5, #6, #26
  402ddc:	cmp	x3, x7
  402de0:	mov	w5, w1
  402de4:	b.eq	402e10 <ferror@plt+0x19d0>  // b.none
  402de8:	ldrb	w1, [x7], #1
  402dec:	and	w4, w1, #0xc0
  402df0:	cmp	w4, #0x80
  402df4:	b.eq	402dd8 <ferror@plt+0x1998>  // b.none
  402df8:	mov	w1, #0xffffffff            	// #-1
  402dfc:	mov	x0, #0x0                   	// #0
  402e00:	str	w1, [x2]
  402e04:	ret
  402e08:	mov	x3, x7
  402e0c:	tbnz	w1, #31, 402e20 <ferror@plt+0x19e0>
  402e10:	str	x3, [x0]
  402e14:	mov	w0, w5
  402e18:	str	wzr, [x2]
  402e1c:	ret
  402e20:	mov	w1, #0xfffffffe            	// #-2
  402e24:	mov	x0, #0x0                   	// #0
  402e28:	str	w1, [x2]
  402e2c:	ret
  402e30:	stp	x29, x30, [sp, #-16]!
  402e34:	mov	x2, x1
  402e38:	mov	x1, #0x4b40                	// #19264
  402e3c:	mov	x29, sp
  402e40:	bl	401420 <ioctl@plt>
  402e44:	cbnz	w0, 402e50 <ferror@plt+0x1a10>
  402e48:	ldp	x29, x30, [sp], #16
  402e4c:	ret
  402e50:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402e54:	add	x0, x0, #0xd10
  402e58:	bl	401160 <perror@plt>
  402e5c:	mov	w0, #0xffffffff            	// #-1
  402e60:	b	402e48 <ferror@plt+0x1a08>
  402e64:	nop
  402e68:	stp	x29, x30, [sp, #-16]!
  402e6c:	mov	x2, x1
  402e70:	mov	x1, #0x4b41                	// #19265
  402e74:	mov	x29, sp
  402e78:	bl	401420 <ioctl@plt>
  402e7c:	cbnz	w0, 402e88 <ferror@plt+0x1a48>
  402e80:	ldp	x29, x30, [sp], #16
  402e84:	ret
  402e88:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402e8c:	add	x0, x0, #0xd20
  402e90:	bl	401160 <perror@plt>
  402e94:	mov	w0, #0xffffffff            	// #-1
  402e98:	b	402e80 <ferror@plt+0x1a40>
  402e9c:	nop
  402ea0:	stp	x29, x30, [sp, #-16]!
  402ea4:	mov	x2, x1
  402ea8:	mov	x1, #0x4b69                	// #19305
  402eac:	mov	x29, sp
  402eb0:	bl	401420 <ioctl@plt>
  402eb4:	cbnz	w0, 402ec0 <ferror@plt+0x1a80>
  402eb8:	ldp	x29, x30, [sp], #16
  402ebc:	ret
  402ec0:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402ec4:	add	x0, x0, #0xd30
  402ec8:	bl	401160 <perror@plt>
  402ecc:	mov	w0, #0xffffffff            	// #-1
  402ed0:	b	402eb8 <ferror@plt+0x1a78>
  402ed4:	nop
  402ed8:	stp	x29, x30, [sp, #-16]!
  402edc:	mov	x2, x1
  402ee0:	mov	x1, #0x4b6a                	// #19306
  402ee4:	mov	x29, sp
  402ee8:	bl	401420 <ioctl@plt>
  402eec:	cbnz	w0, 402ef8 <ferror@plt+0x1ab8>
  402ef0:	ldp	x29, x30, [sp], #16
  402ef4:	ret
  402ef8:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402efc:	add	x0, x0, #0xd40
  402f00:	bl	401160 <perror@plt>
  402f04:	mov	w0, #0xffffffff            	// #-1
  402f08:	b	402ef0 <ferror@plt+0x1ab0>
  402f0c:	nop
  402f10:	stp	x29, x30, [sp, #-64]!
  402f14:	mov	x29, sp
  402f18:	add	x2, sp, #0x30
  402f1c:	stp	x19, x20, [sp, #16]
  402f20:	mov	w19, w0
  402f24:	str	x21, [sp, #32]
  402f28:	mov	x21, x1
  402f2c:	mov	x1, #0x4b66                	// #19302
  402f30:	strh	wzr, [sp, #48]
  402f34:	str	xzr, [sp, #56]
  402f38:	bl	401420 <ioctl@plt>
  402f3c:	cbz	w0, 402fbc <ferror@plt+0x1b7c>
  402f40:	bl	4013e0 <__errno_location@plt>
  402f44:	ldr	w0, [x0]
  402f48:	cmp	w0, #0xc
  402f4c:	b.ne	402fd8 <ferror@plt+0x1b98>  // b.any
  402f50:	ldrh	w20, [sp, #48]
  402f54:	cbz	w20, 402fd8 <ferror@plt+0x1b98>
  402f58:	ubfiz	x0, x20, #2, #16
  402f5c:	bl	4011c0 <malloc@plt>
  402f60:	str	x0, [sp, #56]
  402f64:	cbz	x0, 403000 <ferror@plt+0x1bc0>
  402f68:	add	x2, sp, #0x30
  402f6c:	mov	w0, w19
  402f70:	mov	x1, #0x4b66                	// #19302
  402f74:	bl	401420 <ioctl@plt>
  402f78:	cbnz	w0, 402fec <ferror@plt+0x1bac>
  402f7c:	ldrh	w0, [sp, #48]
  402f80:	cmp	w0, w20
  402f84:	b.eq	402fbc <ferror@plt+0x1b7c>  // b.none
  402f88:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  402f8c:	mov	w2, #0x5                   	// #5
  402f90:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402f94:	add	x1, x1, #0xd88
  402f98:	ldr	x19, [x0, #496]
  402f9c:	mov	x0, #0x0                   	// #0
  402fa0:	bl	4013b0 <dcgettext@plt>
  402fa4:	mov	x2, x0
  402fa8:	ldrh	w4, [sp, #48]
  402fac:	mov	x0, x19
  402fb0:	mov	w3, w20
  402fb4:	mov	w1, #0x1                   	// #1
  402fb8:	bl	401300 <__fprintf_chk@plt>
  402fbc:	ldp	x2, x3, [sp, #48]
  402fc0:	mov	w0, #0x0                   	// #0
  402fc4:	stp	x2, x3, [x21]
  402fc8:	ldp	x19, x20, [sp, #16]
  402fcc:	ldr	x21, [sp, #32]
  402fd0:	ldp	x29, x30, [sp], #64
  402fd4:	ret
  402fd8:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402fdc:	add	x0, x0, #0xd50
  402fe0:	bl	401160 <perror@plt>
  402fe4:	mov	w0, #0xffffffff            	// #-1
  402fe8:	b	402fc8 <ferror@plt+0x1b88>
  402fec:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402ff0:	add	x0, x0, #0xd78
  402ff4:	bl	401160 <perror@plt>
  402ff8:	mov	w0, #0xffffffff            	// #-1
  402ffc:	b	402fc8 <ferror@plt+0x1b88>
  403000:	adrp	x3, 416000 <ferror@plt+0x14bc0>
  403004:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  403008:	add	x1, x1, #0xd60
  40300c:	mov	w2, #0x5                   	// #5
  403010:	ldr	x20, [x3, #496]
  403014:	bl	4013b0 <dcgettext@plt>
  403018:	mov	x19, x0
  40301c:	bl	404588 <ferror@plt+0x3148>
  403020:	mov	x2, x19
  403024:	mov	x3, x0
  403028:	mov	w1, #0x1                   	// #1
  40302c:	mov	x0, x20
  403030:	bl	401300 <__fprintf_chk@plt>
  403034:	mov	w0, #0xffffffff            	// #-1
  403038:	b	402fc8 <ferror@plt+0x1b88>
  40303c:	nop
  403040:	stp	x29, x30, [sp, #-64]!
  403044:	mov	x29, sp
  403048:	stp	x19, x20, [sp, #16]
  40304c:	mov	x20, x2
  403050:	str	x21, [sp, #32]
  403054:	mov	w21, w0
  403058:	cbz	x1, 40310c <ferror@plt+0x1ccc>
  40305c:	ldrh	w0, [x1, #4]
  403060:	ldr	w2, [x1]
  403064:	str	w2, [sp, #56]
  403068:	strh	w0, [sp, #60]
  40306c:	b	4030a8 <ferror@plt+0x1c68>
  403070:	cbz	x20, 4030d4 <ferror@plt+0x1c94>
  403074:	mov	w0, w21
  403078:	mov	x1, #0x4b67                	// #19303
  40307c:	bl	401420 <ioctl@plt>
  403080:	cbz	w0, 4030d4 <ferror@plt+0x1c94>
  403084:	bl	4013e0 <__errno_location@plt>
  403088:	ldr	w0, [x0]
  40308c:	cmp	w0, #0xc
  403090:	b.ne	4030e8 <ferror@plt+0x1ca8>  // b.any
  403094:	ldrh	w1, [sp, #60]
  403098:	cmp	w1, #0x63
  40309c:	b.hi	4030e8 <ferror@plt+0x1ca8>  // b.pmore
  4030a0:	add	w1, w1, #0x1
  4030a4:	strh	w1, [sp, #60]
  4030a8:	add	x2, sp, #0x38
  4030ac:	mov	w0, w21
  4030b0:	mov	x1, #0x4b68                	// #19304
  4030b4:	bl	401420 <ioctl@plt>
  4030b8:	mov	x2, x20
  4030bc:	mov	w19, w0
  4030c0:	cbz	w0, 403070 <ferror@plt+0x1c30>
  4030c4:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  4030c8:	mov	w19, #0xffffffff            	// #-1
  4030cc:	add	x0, x0, #0xdb0
  4030d0:	bl	401160 <perror@plt>
  4030d4:	mov	w0, w19
  4030d8:	ldp	x19, x20, [sp, #16]
  4030dc:	ldr	x21, [sp, #32]
  4030e0:	ldp	x29, x30, [sp], #64
  4030e4:	ret
  4030e8:	mov	w19, #0xffffffff            	// #-1
  4030ec:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  4030f0:	add	x0, x0, #0xdc0
  4030f4:	bl	401160 <perror@plt>
  4030f8:	mov	w0, w19
  4030fc:	ldp	x19, x20, [sp, #16]
  403100:	ldr	x21, [sp, #32]
  403104:	ldp	x29, x30, [sp], #64
  403108:	ret
  40310c:	str	wzr, [sp, #56]
  403110:	strh	wzr, [sp, #60]
  403114:	b	4030a8 <ferror@plt+0x1c68>
  403118:	stp	x29, x30, [sp, #-256]!
  40311c:	mov	x29, sp
  403120:	stp	x19, x20, [sp, #16]
  403124:	mov	x19, x1
  403128:	stp	x21, x22, [sp, #32]
  40312c:	add	x22, x1, #0x18
  403130:	mov	x21, x0
  403134:	bl	401130 <strlen@plt>
  403138:	mov	x20, x0
  40313c:	mov	x0, x22
  403140:	bl	401130 <strlen@plt>
  403144:	add	x0, x20, x0
  403148:	add	x0, x0, #0x2
  40314c:	bl	4011c0 <malloc@plt>
  403150:	cbz	x0, 40320c <ferror@plt+0x1dcc>
  403154:	mov	x4, x21
  403158:	mov	x5, x22
  40315c:	adrp	x3, 404000 <ferror@plt+0x2bc0>
  403160:	add	x3, x3, #0xdd0
  403164:	mov	x2, #0xffffffffffffffff    	// #-1
  403168:	mov	x20, x0
  40316c:	mov	w1, #0x1                   	// #1
  403170:	bl	401140 <__sprintf_chk@plt>
  403174:	mov	x0, x20
  403178:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  40317c:	add	x1, x1, #0xdd8
  403180:	bl	4011e0 <popen@plt>
  403184:	ldr	w1, [x19, #8]
  403188:	mov	x21, x0
  40318c:	str	x21, [x19, #16]
  403190:	mov	x0, x20
  403194:	orr	w1, w1, #0x2
  403198:	str	w1, [x19, #8]
  40319c:	bl	401350 <free@plt>
  4031a0:	mov	w0, #0x0                   	// #0
  4031a4:	cbz	x21, 4031b8 <ferror@plt+0x1d78>
  4031a8:	ldp	x19, x20, [sp, #16]
  4031ac:	ldp	x21, x22, [sp, #32]
  4031b0:	ldp	x29, x30, [sp], #256
  4031b4:	ret
  4031b8:	bl	4013e0 <__errno_location@plt>
  4031bc:	ldr	w0, [x0]
  4031c0:	add	x21, sp, #0x38
  4031c4:	mov	x2, #0xc8                  	// #200
  4031c8:	mov	x1, x21
  4031cc:	bl	401170 <__xpg_strerror_r@plt>
  4031d0:	ldr	x0, [x19]
  4031d4:	ldr	w1, [x0, #16]
  4031d8:	cmp	w1, #0x2
  4031dc:	b.le	40320c <ferror@plt+0x1dcc>
  4031e0:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  4031e4:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  4031e8:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  4031ec:	mov	x7, x21
  4031f0:	mov	x6, x20
  4031f4:	add	x5, x5, #0xde0
  4031f8:	add	x4, x4, #0xf08
  4031fc:	add	x2, x2, #0xdf0
  403200:	mov	w3, #0x7b                  	// #123
  403204:	mov	w1, #0x3                   	// #3
  403208:	bl	404008 <ferror@plt+0x2bc8>
  40320c:	mov	w0, #0xffffffff            	// #-1
  403210:	b	4031a8 <ferror@plt+0x1d68>
  403214:	nop
  403218:	stp	x29, x30, [sp, #-400]!
  40321c:	mov	x29, sp
  403220:	stp	x21, x22, [sp, #32]
  403224:	mov	x22, x0
  403228:	add	x2, sp, #0x48
  40322c:	str	x23, [sp, #48]
  403230:	add	x23, x22, #0x18
  403234:	mov	x1, x23
  403238:	mov	w0, #0x0                   	// #0
  40323c:	bl	401400 <__xstat@plt>
  403240:	cmn	w0, #0x1
  403244:	b.eq	40330c <ferror@plt+0x1ecc>  // b.none
  403248:	ldr	w0, [sp, #88]
  40324c:	and	w0, w0, #0xf000
  403250:	cmp	w0, #0x8, lsl #12
  403254:	b.ne	40330c <ferror@plt+0x1ecc>  // b.any
  403258:	mov	x0, x23
  40325c:	mov	w1, #0x4                   	// #4
  403260:	bl	4012d0 <access@plt>
  403264:	cmn	w0, #0x1
  403268:	b.eq	40330c <ferror@plt+0x1ecc>  // b.none
  40326c:	mov	x0, x23
  403270:	mov	w1, #0x2e                  	// #46
  403274:	bl	4012a0 <strrchr@plt>
  403278:	mov	x21, x0
  40327c:	cbz	x0, 4032b0 <ferror@plt+0x1e70>
  403280:	stp	x19, x20, [sp, #16]
  403284:	adrp	x19, 416000 <ferror@plt+0x14bc0>
  403288:	add	x19, x19, #0x1a0
  40328c:	b	4032a4 <ferror@plt+0x1e64>
  403290:	ldr	x1, [x19]
  403294:	mov	x0, x21
  403298:	add	x19, x19, #0x10
  40329c:	bl	401310 <strcmp@plt>
  4032a0:	cbz	w0, 4032ec <ferror@plt+0x1eac>
  4032a4:	ldr	x20, [x19, #8]
  4032a8:	cbnz	x20, 403290 <ferror@plt+0x1e50>
  4032ac:	ldp	x19, x20, [sp, #16]
  4032b0:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4032b4:	ldr	w2, [x22, #8]
  4032b8:	add	x1, x1, #0xdd8
  4032bc:	mov	x0, x23
  4032c0:	and	w2, w2, #0xfffffffd
  4032c4:	str	w2, [x22, #8]
  4032c8:	bl	4011b0 <fopen@plt>
  4032cc:	mov	x1, x0
  4032d0:	str	x1, [x22, #16]
  4032d4:	mov	w0, #0x0                   	// #0
  4032d8:	cbz	x1, 403314 <ferror@plt+0x1ed4>
  4032dc:	ldp	x21, x22, [sp, #32]
  4032e0:	ldr	x23, [sp, #48]
  4032e4:	ldp	x29, x30, [sp], #400
  4032e8:	ret
  4032ec:	mov	x1, x22
  4032f0:	mov	x0, x20
  4032f4:	bl	403118 <ferror@plt+0x1cd8>
  4032f8:	ldp	x19, x20, [sp, #16]
  4032fc:	ldp	x21, x22, [sp, #32]
  403300:	ldr	x23, [sp, #48]
  403304:	ldp	x29, x30, [sp], #400
  403308:	ret
  40330c:	mov	w0, #0xffffffff            	// #-1
  403310:	b	4032dc <ferror@plt+0x1e9c>
  403314:	stp	x19, x20, [sp, #16]
  403318:	bl	4013e0 <__errno_location@plt>
  40331c:	ldr	w0, [x0]
  403320:	add	x19, sp, #0xc8
  403324:	mov	x2, #0xc8                  	// #200
  403328:	mov	x1, x19
  40332c:	bl	401170 <__xpg_strerror_r@plt>
  403330:	ldr	x0, [x22]
  403334:	ldr	w1, [x0, #16]
  403338:	cmp	w1, #0x2
  40333c:	b.gt	40334c <ferror@plt+0x1f0c>
  403340:	mov	w0, #0xffffffff            	// #-1
  403344:	ldp	x19, x20, [sp, #16]
  403348:	b	4032dc <ferror@plt+0x1e9c>
  40334c:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  403350:	add	x4, x4, #0xf08
  403354:	mov	x7, x19
  403358:	mov	x6, x23
  40335c:	add	x4, x4, #0x10
  403360:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  403364:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  403368:	add	x5, x5, #0xe00
  40336c:	add	x2, x2, #0xdf0
  403370:	mov	w3, #0x9c                  	// #156
  403374:	mov	w1, #0x3                   	// #3
  403378:	bl	404008 <ferror@plt+0x2bc8>
  40337c:	b	403340 <ferror@plt+0x1f00>
  403380:	sub	sp, sp, #0x1a0
  403384:	stp	x29, x30, [sp, #16]
  403388:	add	x29, sp, #0x10
  40338c:	stp	x19, x20, [sp, #32]
  403390:	mov	x19, x0
  403394:	stp	x3, x0, [sp, #184]
  403398:	ldr	w0, [x4, #8]
  40339c:	stp	x25, x26, [sp, #80]
  4033a0:	mov	x26, x1
  4033a4:	and	w0, w0, #0xfffffffd
  4033a8:	str	w0, [x4, #8]
  4033ac:	mov	x0, x1
  4033b0:	str	xzr, [x4, #16]
  4033b4:	str	w2, [sp, #148]
  4033b8:	str	x4, [sp, #160]
  4033bc:	bl	401130 <strlen@plt>
  4033c0:	mov	w1, #0x2f                  	// #47
  4033c4:	str	x0, [sp, #128]
  4033c8:	mov	x0, x19
  4033cc:	bl	401380 <strchr@plt>
  4033d0:	str	x0, [sp, #120]
  4033d4:	cbz	x0, 40389c <ferror@plt+0x245c>
  4033d8:	sub	x1, x0, x19
  4033dc:	mov	x0, x19
  4033e0:	bl	401370 <strndup@plt>
  4033e4:	str	x0, [sp, #152]
  4033e8:	cbz	x0, 4039f4 <ferror@plt+0x25b4>
  4033ec:	adrp	x3, 415000 <ferror@plt+0x13bc0>
  4033f0:	add	x1, sp, #0xd0
  4033f4:	mov	x0, x26
  4033f8:	mov	x2, #0x0                   	// #0
  4033fc:	ldr	x3, [x3, #4056]
  403400:	str	xzr, [sp, #208]
  403404:	bl	401360 <scandir@plt>
  403408:	str	w0, [sp, #176]
  40340c:	tbnz	w0, #31, 403974 <ferror@plt+0x2534>
  403410:	ldr	w0, [sp, #176]
  403414:	stp	x23, x24, [sp, #64]
  403418:	sub	w23, w0, #0x1
  40341c:	add	x23, x23, #0x1
  403420:	mov	w0, #0xffffffff            	// #-1
  403424:	stp	x27, x28, [sp, #96]
  403428:	adrp	x27, 404000 <ferror@plt+0x2bc0>
  40342c:	add	x28, sp, #0xd8
  403430:	add	x27, x27, #0xe30
  403434:	lsl	x23, x23, #3
  403438:	stp	x21, x22, [sp, #48]
  40343c:	str	wzr, [sp, #172]
  403440:	str	w0, [sp, #180]
  403444:	mov	w0, #0x1                   	// #1
  403448:	str	w0, [sp, #168]
  40344c:	str	xzr, [sp, #200]
  403450:	ldr	w0, [sp, #176]
  403454:	cbz	w0, 4036a0 <ferror@plt+0x2260>
  403458:	ldr	w0, [sp, #172]
  40345c:	mov	x19, #0x0                   	// #0
  403460:	str	w0, [sp, #144]
  403464:	b	40348c <ferror@plt+0x204c>
  403468:	ldrb	w1, [x21, #19]
  40346c:	cmp	w1, #0x2e
  403470:	b.ne	403674 <ferror@plt+0x2234>  // b.any
  403474:	ldrb	w1, [x24, #1]
  403478:	cbnz	w1, 403674 <ferror@plt+0x2234>
  40347c:	nop
  403480:	add	x19, x19, #0x8
  403484:	cmp	x23, x19
  403488:	b.eq	4036a0 <ferror@plt+0x2260>  // b.none
  40348c:	ldr	x20, [sp, #208]
  403490:	ldr	x21, [x20, x19]
  403494:	add	x24, x21, #0x13
  403498:	mov	x0, x24
  40349c:	bl	401130 <strlen@plt>
  4034a0:	cmp	x0, #0x2
  4034a4:	b.ls	403468 <ferror@plt+0x2028>  // b.plast
  4034a8:	ldr	x1, [sp, #128]
  4034ac:	add	x2, x1, #0x2
  4034b0:	add	x2, x2, x0
  4034b4:	cmp	x2, #0x1, lsl #12
  4034b8:	b.hi	403480 <ferror@plt+0x2040>  // b.pmore
  4034bc:	ldp	w25, w0, [sp, #144]
  4034c0:	cmp	w0, #0x0
  4034c4:	ldr	x0, [sp, #120]
  4034c8:	cset	w21, ne  // ne = any
  4034cc:	cbz	x0, 403738 <ferror@plt+0x22f8>
  4034d0:	ldr	x1, [sp, #152]
  4034d4:	mov	x0, x24
  4034d8:	str	x2, [sp, #136]
  4034dc:	bl	401310 <strcmp@plt>
  4034e0:	ldr	x2, [sp, #136]
  4034e4:	cbnz	w0, 403720 <ferror@plt+0x22e0>
  4034e8:	mov	w0, #0x1                   	// #1
  4034ec:	str	w0, [sp, #136]
  4034f0:	mov	x0, x2
  4034f4:	bl	4011c0 <malloc@plt>
  4034f8:	mov	x22, x0
  4034fc:	cbz	x0, 4039e8 <ferror@plt+0x25a8>
  403500:	mov	x5, x24
  403504:	mov	x4, x26
  403508:	mov	x3, x27
  40350c:	mov	x2, #0xffffffffffffffff    	// #-1
  403510:	mov	w1, #0x1                   	// #1
  403514:	bl	401140 <__sprintf_chk@plt>
  403518:	mov	x2, x28
  40351c:	mov	x1, x22
  403520:	mov	w0, #0x0                   	// #0
  403524:	bl	401400 <__xstat@plt>
  403528:	cbnz	w0, 40353c <ferror@plt+0x20fc>
  40352c:	ldr	w0, [sp, #232]
  403530:	and	w0, w0, #0xf000
  403534:	cmp	w0, #0x4, lsl #12
  403538:	b.eq	403750 <ferror@plt+0x2310>  // b.none
  40353c:	mov	x0, x22
  403540:	bl	401350 <free@plt>
  403544:	ldr	w0, [sp, #168]
  403548:	cbz	w0, 403798 <ferror@plt+0x2358>
  40354c:	ldr	x0, [sp, #120]
  403550:	cmp	x0, #0x0
  403554:	ccmp	w25, #0x0, #0x0, eq  // eq = none
  403558:	b.ne	403480 <ferror@plt+0x2040>  // b.any
  40355c:	ldr	x1, [sp, #208]
  403560:	mov	x5, x26
  403564:	ldr	x0, [sp, #160]
  403568:	mov	x4, x27
  40356c:	ldr	x6, [x1, x19]
  403570:	add	x20, x0, #0x18
  403574:	mov	x3, #0xffffffffffffffff    	// #-1
  403578:	mov	w2, #0x1                   	// #1
  40357c:	add	x6, x6, #0x13
  403580:	mov	x1, #0x1000                	// #4096
  403584:	mov	x0, x20
  403588:	bl	401190 <__snprintf_chk@plt>
  40358c:	mov	x2, x28
  403590:	mov	x1, x20
  403594:	mov	w0, #0x0                   	// #0
  403598:	bl	401400 <__xstat@plt>
  40359c:	cbnz	w0, 403480 <ferror@plt+0x2040>
  4035a0:	ldr	w0, [sp, #232]
  4035a4:	and	w0, w0, #0xf000
  4035a8:	cmp	w0, #0x8, lsl #12
  4035ac:	b.ne	403480 <ferror@plt+0x2040>  // b.any
  4035b0:	ldr	x0, [sp, #208]
  4035b4:	ldr	x1, [sp, #192]
  4035b8:	ldr	x0, [x0, x19]
  4035bc:	mov	x2, x1
  4035c0:	ldrb	w1, [x1]
  4035c4:	add	x20, x0, #0x13
  4035c8:	ldrb	w0, [x0, #19]
  4035cc:	cbnz	w0, 4035e0 <ferror@plt+0x21a0>
  4035d0:	b	4035e8 <ferror@plt+0x21a8>
  4035d4:	ldrb	w0, [x20, #1]!
  4035d8:	ldrb	w1, [x2, #1]!
  4035dc:	cbz	w0, 4035e8 <ferror@plt+0x21a8>
  4035e0:	cmp	w1, w0
  4035e4:	b.eq	4035d4 <ferror@plt+0x2194>  // b.none
  4035e8:	cbnz	w1, 403480 <ferror@plt+0x2040>
  4035ec:	ldr	x22, [sp, #184]
  4035f0:	ldr	x21, [x22]
  4035f4:	cbz	x21, 403480 <ferror@plt+0x2040>
  4035f8:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4035fc:	add	x0, x0, #0x1a0
  403600:	mov	x1, x21
  403604:	mov	w25, #0x0                   	// #0
  403608:	ldr	x0, [x0, #8]
  40360c:	str	x0, [sp, #136]
  403610:	mov	x0, x20
  403614:	bl	401310 <strcmp@plt>
  403618:	cbz	w0, 403658 <ferror@plt+0x2218>
  40361c:	mov	x0, x21
  403620:	bl	401130 <strlen@plt>
  403624:	mov	x1, x21
  403628:	mov	x21, x0
  40362c:	mov	x2, x21
  403630:	mov	x0, x20
  403634:	bl	4011f0 <strncmp@plt>
  403638:	cbz	w0, 4037c4 <ferror@plt+0x2384>
  40363c:	add	w25, w25, #0x1
  403640:	ldr	x21, [x22, w25, uxtw #3]
  403644:	cbz	x21, 403480 <ferror@plt+0x2040>
  403648:	mov	x1, x21
  40364c:	mov	x0, x20
  403650:	bl	401310 <strcmp@plt>
  403654:	cbnz	w0, 40361c <ferror@plt+0x21dc>
  403658:	ldr	w0, [sp, #180]
  40365c:	cmp	w0, w25
  403660:	b.ls	40380c <ferror@plt+0x23cc>  // b.plast
  403664:	str	wzr, [sp, #168]
  403668:	str	w25, [sp, #180]
  40366c:	str	xzr, [sp, #200]
  403670:	b	403480 <ferror@plt+0x2040>
  403674:	ldrb	w1, [x21, #19]
  403678:	cmp	w1, #0x2e
  40367c:	b.ne	4034a8 <ferror@plt+0x2068>  // b.any
  403680:	ldrb	w1, [x24, #1]
  403684:	cmp	w1, #0x2e
  403688:	b.ne	4034a8 <ferror@plt+0x2068>  // b.any
  40368c:	ldrb	w1, [x24, #2]
  403690:	cbnz	w1, 4034a8 <ferror@plt+0x2068>
  403694:	add	x19, x19, #0x8
  403698:	cmp	x23, x19
  40369c:	b.ne	40348c <ferror@plt+0x204c>  // b.any
  4036a0:	ldr	w1, [sp, #172]
  4036a4:	ldr	w0, [sp, #180]
  4036a8:	eor	w19, w1, #0x1
  4036ac:	cmn	w0, #0x1
  4036b0:	eor	w0, w1, #0x1
  4036b4:	csel	w0, w0, wzr, ne  // ne = any
  4036b8:	cbnz	w0, 403814 <ferror@plt+0x23d4>
  4036bc:	ldr	w0, [sp, #148]
  4036c0:	cmp	w0, #0x0
  4036c4:	mov	w0, #0x1                   	// #1
  4036c8:	str	w0, [sp, #172]
  4036cc:	cset	w0, gt
  4036d0:	tst	w0, w19
  4036d4:	b.ne	403450 <ferror@plt+0x2010>  // b.any
  4036d8:	ldr	x20, [sp, #208]
  4036dc:	cbz	x20, 403964 <ferror@plt+0x2524>
  4036e0:	ldr	w0, [sp, #176]
  4036e4:	cbnz	w0, 4037a0 <ferror@plt+0x2360>
  4036e8:	ldp	x21, x22, [sp, #48]
  4036ec:	ldp	x23, x24, [sp, #64]
  4036f0:	ldp	x27, x28, [sp, #96]
  4036f4:	mov	x0, x20
  4036f8:	bl	401350 <free@plt>
  4036fc:	ldr	x0, [sp, #152]
  403700:	cbz	x0, 403708 <ferror@plt+0x22c8>
  403704:	bl	401350 <free@plt>
  403708:	ldr	w0, [sp, #168]
  40370c:	ldp	x29, x30, [sp, #16]
  403710:	ldp	x19, x20, [sp, #32]
  403714:	ldp	x25, x26, [sp, #80]
  403718:	add	sp, sp, #0x1a0
  40371c:	ret
  403720:	ldr	w0, [sp, #144]
  403724:	ands	w25, w0, w21
  403728:	b.eq	403480 <ferror@plt+0x2040>  // b.none
  40372c:	mov	w21, w25
  403730:	str	wzr, [sp, #136]
  403734:	b	4034f0 <ferror@plt+0x20b0>
  403738:	ldr	w0, [sp, #144]
  40373c:	ands	w21, w0, w21
  403740:	b.eq	40354c <ferror@plt+0x210c>  // b.none
  403744:	mov	w25, w21
  403748:	str	wzr, [sp, #136]
  40374c:	b	4034f0 <ferror@plt+0x20b0>
  403750:	ldr	w0, [sp, #136]
  403754:	cbnz	w0, 403878 <ferror@plt+0x2438>
  403758:	ldr	w0, [sp, #168]
  40375c:	cmp	w0, #0x0
  403760:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  403764:	b.eq	40353c <ferror@plt+0x20fc>  // b.none
  403768:	ldr	w0, [sp, #148]
  40376c:	mov	x1, x22
  403770:	ldr	x4, [sp, #160]
  403774:	sub	w2, w0, #0x1
  403778:	ldp	x3, x0, [sp, #184]
  40377c:	bl	403380 <ferror@plt+0x1f40>
  403780:	str	w0, [sp, #168]
  403784:	mov	x0, x22
  403788:	bl	401350 <free@plt>
  40378c:	ldr	w0, [sp, #168]
  403790:	cbnz	w0, 40354c <ferror@plt+0x210c>
  403794:	nop
  403798:	ldr	x20, [sp, #208]
  40379c:	cbz	x20, 403964 <ferror@plt+0x2524>
  4037a0:	ldr	w21, [sp, #176]
  4037a4:	mov	x19, #0x0                   	// #0
  4037a8:	ldr	x0, [x20, x19, lsl #3]
  4037ac:	add	x19, x19, #0x1
  4037b0:	bl	401350 <free@plt>
  4037b4:	cmp	w21, w19
  4037b8:	ldr	x20, [sp, #208]
  4037bc:	b.gt	4037a8 <ferror@plt+0x2368>
  4037c0:	b	4036e8 <ferror@plt+0x22a8>
  4037c4:	ldr	x0, [sp, #136]
  4037c8:	cbz	x0, 40363c <ferror@plt+0x21fc>
  4037cc:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4037d0:	add	x21, x20, x21
  4037d4:	add	x24, x0, #0x1a0
  4037d8:	b	4037e8 <ferror@plt+0x23a8>
  4037dc:	ldr	x0, [x24, #24]
  4037e0:	add	x24, x24, #0x10
  4037e4:	cbz	x0, 40363c <ferror@plt+0x21fc>
  4037e8:	ldr	x1, [x24]
  4037ec:	mov	x0, x21
  4037f0:	bl	401310 <strcmp@plt>
  4037f4:	cbnz	w0, 4037dc <ferror@plt+0x239c>
  4037f8:	ldr	w0, [sp, #180]
  4037fc:	cmp	w0, w25
  403800:	b.ls	40380c <ferror@plt+0x23cc>  // b.plast
  403804:	str	w25, [sp, #180]
  403808:	str	x24, [sp, #200]
  40380c:	str	wzr, [sp, #168]
  403810:	b	403480 <ferror@plt+0x2040>
  403814:	ldr	w1, [sp, #180]
  403818:	ldr	x0, [sp, #184]
  40381c:	ldr	x21, [sp, #200]
  403820:	ldr	x22, [sp, #160]
  403824:	ldr	x7, [x0, w1, uxtw #3]
  403828:	add	x20, x22, #0x18
  40382c:	cbz	x21, 4038a4 <ferror@plt+0x2464>
  403830:	ldr	x6, [sp, #192]
  403834:	mov	x1, #0x1000                	// #4096
  403838:	ldr	x0, [x21]
  40383c:	str	x0, [sp]
  403840:	mov	x5, x26
  403844:	mov	x0, x20
  403848:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  40384c:	mov	x3, #0xffffffffffffffff    	// #-1
  403850:	add	x4, x4, #0xe38
  403854:	mov	w2, #0x1                   	// #1
  403858:	bl	401190 <__snprintf_chk@plt>
  40385c:	ldr	x0, [x21, #8]
  403860:	mov	x1, x22
  403864:	bl	403118 <ferror@plt+0x1cd8>
  403868:	tbz	w0, #31, 4036bc <ferror@plt+0x227c>
  40386c:	mov	w0, #0xffffffff            	// #-1
  403870:	str	w0, [sp, #168]
  403874:	b	4036d8 <ferror@plt+0x2298>
  403878:	ldr	x4, [sp, #160]
  40387c:	mov	x1, x22
  403880:	ldr	x3, [sp, #184]
  403884:	mov	w2, #0x0                   	// #0
  403888:	ldr	x0, [sp, #120]
  40388c:	add	x0, x0, #0x1
  403890:	bl	403380 <ferror@plt+0x1f40>
  403894:	str	w0, [sp, #168]
  403898:	b	403758 <ferror@plt+0x2318>
  40389c:	str	xzr, [sp, #152]
  4038a0:	b	4033ec <ferror@plt+0x1fac>
  4038a4:	ldr	x6, [sp, #192]
  4038a8:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  4038ac:	add	x0, x0, #0x988
  4038b0:	str	x0, [sp]
  4038b4:	mov	x5, x26
  4038b8:	mov	x3, #0xffffffffffffffff    	// #-1
  4038bc:	mov	w2, #0x1                   	// #1
  4038c0:	mov	x1, #0x1000                	// #4096
  4038c4:	mov	x0, x20
  4038c8:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  4038cc:	add	x4, x4, #0xe38
  4038d0:	bl	401190 <__snprintf_chk@plt>
  4038d4:	ldr	x21, [sp, #160]
  4038d8:	mov	x0, x20
  4038dc:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4038e0:	add	x1, x1, #0xdd8
  4038e4:	ldr	w2, [x21, #8]
  4038e8:	and	w2, w2, #0xfffffffd
  4038ec:	str	w2, [x21, #8]
  4038f0:	bl	4011b0 <fopen@plt>
  4038f4:	str	x0, [x21, #16]
  4038f8:	cbnz	x0, 4036bc <ferror@plt+0x227c>
  4038fc:	bl	4013e0 <__errno_location@plt>
  403900:	ldr	w0, [x0]
  403904:	add	x19, sp, #0xd8
  403908:	mov	x2, #0xc8                  	// #200
  40390c:	mov	x1, x19
  403910:	bl	401170 <__xpg_strerror_r@plt>
  403914:	ldr	x0, [sp, #160]
  403918:	ldr	x0, [x0]
  40391c:	ldr	w1, [x0, #16]
  403920:	cmp	w1, #0x2
  403924:	b.le	40386c <ferror@plt+0x242c>
  403928:	mov	w8, #0xffffffff            	// #-1
  40392c:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  403930:	add	x4, x4, #0xf08
  403934:	mov	x7, x19
  403938:	mov	x6, x20
  40393c:	add	x4, x4, #0x20
  403940:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  403944:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  403948:	add	x5, x5, #0xe00
  40394c:	add	x2, x2, #0xdf0
  403950:	mov	w3, #0x160                 	// #352
  403954:	mov	w1, #0x3                   	// #3
  403958:	str	w8, [sp, #168]
  40395c:	bl	404008 <ferror@plt+0x2bc8>
  403960:	b	4036d8 <ferror@plt+0x2298>
  403964:	ldp	x21, x22, [sp, #48]
  403968:	ldp	x23, x24, [sp, #64]
  40396c:	ldp	x27, x28, [sp, #96]
  403970:	b	4036fc <ferror@plt+0x22bc>
  403974:	bl	4013e0 <__errno_location@plt>
  403978:	ldr	w0, [x0]
  40397c:	add	x19, sp, #0xd8
  403980:	mov	x2, #0xc8                  	// #200
  403984:	mov	x1, x19
  403988:	bl	401170 <__xpg_strerror_r@plt>
  40398c:	ldr	x0, [sp, #160]
  403990:	ldr	x0, [x0]
  403994:	ldr	w1, [x0, #16]
  403998:	cmp	w1, #0x6
  40399c:	b.gt	4039b4 <ferror@plt+0x2574>
  4039a0:	ldr	x20, [sp, #208]
  4039a4:	mov	w0, #0xffffffff            	// #-1
  4039a8:	str	w0, [sp, #168]
  4039ac:	cbnz	x20, 4036f4 <ferror@plt+0x22b4>
  4039b0:	b	4036fc <ferror@plt+0x22bc>
  4039b4:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  4039b8:	add	x4, x4, #0xf08
  4039bc:	mov	x7, x19
  4039c0:	mov	x6, x26
  4039c4:	add	x4, x4, #0x20
  4039c8:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  4039cc:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  4039d0:	add	x5, x5, #0xe20
  4039d4:	add	x2, x2, #0xdf0
  4039d8:	mov	w3, #0x114                 	// #276
  4039dc:	mov	w1, #0x7                   	// #7
  4039e0:	bl	404008 <ferror@plt+0x2bc8>
  4039e4:	b	4039a0 <ferror@plt+0x2560>
  4039e8:	mov	w0, #0xffffffff            	// #-1
  4039ec:	str	w0, [sp, #168]
  4039f0:	b	40379c <ferror@plt+0x235c>
  4039f4:	bl	4013e0 <__errno_location@plt>
  4039f8:	ldr	w0, [x0]
  4039fc:	add	x19, sp, #0xd8
  403a00:	mov	x2, #0xc8                  	// #200
  403a04:	mov	x1, x19
  403a08:	bl	401170 <__xpg_strerror_r@plt>
  403a0c:	ldr	x0, [sp, #160]
  403a10:	ldr	x0, [x0]
  403a14:	ldr	w1, [x0, #16]
  403a18:	cmp	w1, #0x2
  403a1c:	b.gt	403a2c <ferror@plt+0x25ec>
  403a20:	mov	w0, #0xffffffff            	// #-1
  403a24:	str	w0, [sp, #168]
  403a28:	b	403708 <ferror@plt+0x22c8>
  403a2c:	mov	w7, #0xffffffff            	// #-1
  403a30:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  403a34:	add	x4, x4, #0xf08
  403a38:	mov	x6, x19
  403a3c:	add	x4, x4, #0x20
  403a40:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  403a44:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  403a48:	add	x5, x5, #0xe10
  403a4c:	add	x2, x2, #0xdf0
  403a50:	mov	w3, #0x109                 	// #265
  403a54:	mov	w1, #0x3                   	// #3
  403a58:	str	w7, [sp, #168]
  403a5c:	bl	404008 <ferror@plt+0x2bc8>
  403a60:	b	403708 <ferror@plt+0x22c8>
  403a64:	nop
  403a68:	stp	x29, x30, [sp, #-32]!
  403a6c:	mov	x1, #0x1018                	// #4120
  403a70:	mov	x29, sp
  403a74:	stp	x19, x20, [sp, #16]
  403a78:	mov	x20, x0
  403a7c:	mov	x0, #0x1                   	// #1
  403a80:	bl	401250 <calloc@plt>
  403a84:	cbz	x0, 403acc <ferror@plt+0x268c>
  403a88:	str	x20, [x0]
  403a8c:	mov	x19, x0
  403a90:	cbz	x20, 403aa4 <ferror@plt+0x2664>
  403a94:	mov	x0, x19
  403a98:	ldp	x19, x20, [sp, #16]
  403a9c:	ldp	x29, x30, [sp], #32
  403aa0:	ret
  403aa4:	bl	404128 <ferror@plt+0x2ce8>
  403aa8:	str	x0, [x19]
  403aac:	cbz	x0, 403acc <ferror@plt+0x268c>
  403ab0:	ldr	w0, [x19, #8]
  403ab4:	orr	w0, w0, #0x1
  403ab8:	str	w0, [x19, #8]
  403abc:	mov	x0, x19
  403ac0:	ldp	x19, x20, [sp, #16]
  403ac4:	ldp	x29, x30, [sp], #32
  403ac8:	ret
  403acc:	mov	x19, #0x0                   	// #0
  403ad0:	b	403a94 <ferror@plt+0x2654>
  403ad4:	nop
  403ad8:	cmp	x0, #0x0
  403adc:	add	x0, x0, #0x18
  403ae0:	csel	x0, x0, xzr, ne  // ne = any
  403ae4:	ret
  403ae8:	stp	x29, x30, [sp, #-16]!
  403aec:	mov	x2, #0x1000                	// #4096
  403af0:	add	x0, x0, #0x18
  403af4:	mov	x29, sp
  403af8:	bl	4013c0 <strncpy@plt>
  403afc:	mov	w0, #0x0                   	// #0
  403b00:	ldp	x29, x30, [sp], #16
  403b04:	ret
  403b08:	cbz	x0, 403b14 <ferror@plt+0x26d4>
  403b0c:	ldr	x0, [x0, #16]
  403b10:	ret
  403b14:	mov	x0, #0x0                   	// #0
  403b18:	ret
  403b1c:	nop
  403b20:	mov	x2, x0
  403b24:	mov	w0, #0x0                   	// #0
  403b28:	str	x1, [x2, #16]
  403b2c:	ret
  403b30:	cbz	x0, 403b74 <ferror@plt+0x2734>
  403b34:	stp	x29, x30, [sp, #-32]!
  403b38:	mov	x29, sp
  403b3c:	str	x19, [sp, #16]
  403b40:	mov	x19, x0
  403b44:	ldr	x0, [x0, #16]
  403b48:	cbz	x0, 403b60 <ferror@plt+0x2720>
  403b4c:	ldr	w1, [x19, #8]
  403b50:	tbnz	w1, #1, 403b6c <ferror@plt+0x272c>
  403b54:	bl	4011a0 <fclose@plt>
  403b58:	str	xzr, [x19, #16]
  403b5c:	strb	wzr, [x19, #24]
  403b60:	ldr	x19, [sp, #16]
  403b64:	ldp	x29, x30, [sp], #32
  403b68:	ret
  403b6c:	bl	4013d0 <pclose@plt>
  403b70:	b	403b58 <ferror@plt+0x2718>
  403b74:	ret
  403b78:	cbz	x0, 403bcc <ferror@plt+0x278c>
  403b7c:	stp	x29, x30, [sp, #-32]!
  403b80:	mov	x29, sp
  403b84:	str	x19, [sp, #16]
  403b88:	mov	x19, x0
  403b8c:	ldr	w0, [x0, #8]
  403b90:	tbnz	w0, #0, 403bac <ferror@plt+0x276c>
  403b94:	mov	x0, x19
  403b98:	bl	403b30 <ferror@plt+0x26f0>
  403b9c:	mov	x0, x19
  403ba0:	ldr	x19, [sp, #16]
  403ba4:	ldp	x29, x30, [sp], #32
  403ba8:	b	401350 <free@plt>
  403bac:	ldr	x0, [x19]
  403bb0:	bl	404180 <ferror@plt+0x2d40>
  403bb4:	mov	x0, x19
  403bb8:	bl	403b30 <ferror@plt+0x26f0>
  403bbc:	mov	x0, x19
  403bc0:	ldr	x19, [sp, #16]
  403bc4:	ldp	x29, x30, [sp], #32
  403bc8:	b	401350 <free@plt>
  403bcc:	ret
  403bd0:	stp	x29, x30, [sp, #-336]!
  403bd4:	mov	x29, sp
  403bd8:	stp	x19, x20, [sp, #16]
  403bdc:	mov	x19, x0
  403be0:	ldr	x0, [x3, #16]
  403be4:	stp	x23, x24, [sp, #48]
  403be8:	mov	x23, x3
  403bec:	stp	x27, x28, [sp, #80]
  403bf0:	str	x1, [sp, #112]
  403bf4:	cbnz	x0, 403ebc <ferror@plt+0x2a7c>
  403bf8:	ldr	w0, [x3, #8]
  403bfc:	mov	x1, x19
  403c00:	stp	x25, x26, [sp, #64]
  403c04:	add	x20, x3, #0x18
  403c08:	and	w0, w0, #0xfffffffd
  403c0c:	str	w0, [x3, #8]
  403c10:	mov	x25, x2
  403c14:	mov	x2, #0x1000                	// #4096
  403c18:	mov	x0, x20
  403c1c:	bl	4013c0 <strncpy@plt>
  403c20:	mov	x0, x23
  403c24:	bl	403218 <ferror@plt+0x1dd8>
  403c28:	cbz	w0, 403d2c <ferror@plt+0x28ec>
  403c2c:	stp	x21, x22, [sp, #32]
  403c30:	ldrb	w0, [x19]
  403c34:	cmp	w0, #0x2f
  403c38:	b.eq	403d70 <ferror@plt+0x2930>  // b.none
  403c3c:	ldr	x22, [sp, #112]
  403c40:	adrp	x24, 404000 <ferror@plt+0x2bc0>
  403c44:	add	x24, x24, #0xe90
  403c48:	ldr	x20, [x22], #8
  403c4c:	cbz	x20, 403d4c <ferror@plt+0x290c>
  403c50:	mov	x0, x20
  403c54:	mov	w21, #0x0                   	// #0
  403c58:	bl	401130 <strlen@plt>
  403c5c:	cbnz	x0, 403c6c <ferror@plt+0x282c>
  403c60:	b	403cf8 <ferror@plt+0x28b8>
  403c64:	add	w21, w21, #0x1
  403c68:	cbz	x0, 403cf8 <ferror@plt+0x28b8>
  403c6c:	mov	x3, x0
  403c70:	sub	x0, x0, #0x1
  403c74:	ldrb	w1, [x20, x0]
  403c78:	cmp	w1, #0x2a
  403c7c:	b.eq	403c64 <ferror@plt+0x2824>  // b.none
  403c80:	b	403c88 <ferror@plt+0x2848>
  403c84:	cbz	x3, 403cf8 <ferror@plt+0x28b8>
  403c88:	mov	x1, x3
  403c8c:	sub	x3, x3, #0x1
  403c90:	ldrb	w0, [x20, x3]
  403c94:	cmp	w0, #0x2f
  403c98:	b.eq	403c84 <ferror@plt+0x2844>  // b.none
  403c9c:	mov	x0, x20
  403ca0:	bl	401370 <strndup@plt>
  403ca4:	mov	x20, x0
  403ca8:	cbz	x20, 403f04 <ferror@plt+0x2ac4>
  403cac:	mov	w2, w21
  403cb0:	mov	x4, x23
  403cb4:	mov	x3, x25
  403cb8:	mov	x1, x20
  403cbc:	mov	x0, x19
  403cc0:	bl	403380 <ferror@plt+0x1f40>
  403cc4:	mov	w28, w0
  403cc8:	mov	x0, x20
  403ccc:	bl	401350 <free@plt>
  403cd0:	cmp	w28, #0x0
  403cd4:	b.gt	403c48 <ferror@plt+0x2808>
  403cd8:	ldp	x21, x22, [sp, #32]
  403cdc:	ldp	x25, x26, [sp, #64]
  403ce0:	mov	w0, w28
  403ce4:	ldp	x19, x20, [sp, #16]
  403ce8:	ldp	x23, x24, [sp, #48]
  403cec:	ldp	x27, x28, [sp, #80]
  403cf0:	ldp	x29, x30, [sp], #336
  403cf4:	ret
  403cf8:	mov	x0, x24
  403cfc:	bl	401270 <strdup@plt>
  403d00:	mov	x20, x0
  403d04:	b	403ca8 <ferror@plt+0x2868>
  403d08:	mov	x0, x20
  403d0c:	mov	w1, #0x4                   	// #4
  403d10:	bl	4012d0 <access@plt>
  403d14:	cbnz	w0, 403e88 <ferror@plt+0x2a48>
  403d18:	ldr	x0, [x28, #8]
  403d1c:	mov	x1, x23
  403d20:	bl	403118 <ferror@plt+0x1cd8>
  403d24:	cbnz	w0, 403c3c <ferror@plt+0x27fc>
  403d28:	ldp	x21, x22, [sp, #32]
  403d2c:	mov	w28, #0x0                   	// #0
  403d30:	mov	w0, w28
  403d34:	ldp	x19, x20, [sp, #16]
  403d38:	ldp	x23, x24, [sp, #48]
  403d3c:	ldp	x25, x26, [sp, #64]
  403d40:	ldp	x27, x28, [sp, #80]
  403d44:	ldp	x29, x30, [sp], #336
  403d48:	ret
  403d4c:	mov	w28, #0x1                   	// #1
  403d50:	mov	w0, w28
  403d54:	ldp	x19, x20, [sp, #16]
  403d58:	ldp	x21, x22, [sp, #32]
  403d5c:	ldp	x23, x24, [sp, #48]
  403d60:	ldp	x25, x26, [sp, #64]
  403d64:	ldp	x27, x28, [sp, #80]
  403d68:	ldp	x29, x30, [sp], #336
  403d6c:	ret
  403d70:	ldr	w1, [x23, #8]
  403d74:	mov	x0, x19
  403d78:	and	w1, w1, #0xfffffffd
  403d7c:	str	w1, [x23, #8]
  403d80:	bl	401130 <strlen@plt>
  403d84:	ldr	x26, [x25]
  403d88:	cbz	x26, 403c3c <ferror@plt+0x27fc>
  403d8c:	add	x0, x0, #0x1
  403d90:	adrp	x22, 404000 <ferror@plt+0x2bc0>
  403d94:	mov	x24, x25
  403d98:	add	x22, x22, #0xe88
  403d9c:	adrp	x28, 404000 <ferror@plt+0x2bc0>
  403da0:	str	x0, [sp, #104]
  403da4:	add	x0, x28, #0xe80
  403da8:	str	x0, [sp, #120]
  403dac:	nop
  403db0:	mov	x0, x26
  403db4:	bl	401130 <strlen@plt>
  403db8:	ldr	x1, [sp, #104]
  403dbc:	add	x21, x1, x0
  403dc0:	cmp	x21, #0x1, lsl #12
  403dc4:	b.hi	403e94 <ferror@plt+0x2a54>  // b.pmore
  403dc8:	ldr	x4, [sp, #120]
  403dcc:	mov	x6, x26
  403dd0:	mov	x5, x19
  403dd4:	mov	x3, #0xffffffffffffffff    	// #-1
  403dd8:	mov	w2, #0x1                   	// #1
  403ddc:	mov	x1, #0x1000                	// #4096
  403de0:	mov	x0, x20
  403de4:	add	x26, sp, #0x88
  403de8:	bl	401190 <__snprintf_chk@plt>
  403dec:	mov	x2, x26
  403df0:	mov	x1, x20
  403df4:	mov	w0, #0x0                   	// #0
  403df8:	bl	401400 <__xstat@plt>
  403dfc:	mov	w28, w0
  403e00:	cbnz	w0, 403e14 <ferror@plt+0x29d4>
  403e04:	ldr	w0, [sp, #152]
  403e08:	and	w0, w0, #0xf000
  403e0c:	cmp	w0, #0x8, lsl #12
  403e10:	b.eq	403ea0 <ferror@plt+0x2a60>  // b.none
  403e14:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  403e18:	add	x0, x0, #0x1a0
  403e1c:	mov	x28, x0
  403e20:	ldr	x0, [x0, #8]
  403e24:	cbz	x0, 403e94 <ferror@plt+0x2a54>
  403e28:	ldr	x27, [x28]
  403e2c:	mov	x0, x27
  403e30:	bl	401130 <strlen@plt>
  403e34:	add	x6, x21, x0
  403e38:	mov	x1, #0x1000                	// #4096
  403e3c:	mov	x7, x27
  403e40:	mov	x5, x19
  403e44:	mov	x4, x22
  403e48:	mov	x0, x20
  403e4c:	cmp	x6, x1
  403e50:	mov	x3, #0xffffffffffffffff    	// #-1
  403e54:	mov	w2, #0x1                   	// #1
  403e58:	b.hi	403e88 <ferror@plt+0x2a48>  // b.pmore
  403e5c:	ldr	x6, [x24]
  403e60:	bl	401190 <__snprintf_chk@plt>
  403e64:	mov	x2, x26
  403e68:	mov	x1, x20
  403e6c:	mov	w0, #0x0                   	// #0
  403e70:	bl	401400 <__xstat@plt>
  403e74:	cbnz	w0, 403e88 <ferror@plt+0x2a48>
  403e78:	ldr	w0, [sp, #152]
  403e7c:	and	w0, w0, #0xf000
  403e80:	cmp	w0, #0x8, lsl #12
  403e84:	b.eq	403d08 <ferror@plt+0x28c8>  // b.none
  403e88:	ldr	x0, [x28, #24]
  403e8c:	add	x28, x28, #0x10
  403e90:	cbnz	x0, 403e28 <ferror@plt+0x29e8>
  403e94:	ldr	x26, [x24, #8]!
  403e98:	cbnz	x26, 403db0 <ferror@plt+0x2970>
  403e9c:	b	403c3c <ferror@plt+0x27fc>
  403ea0:	mov	x0, x20
  403ea4:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  403ea8:	add	x1, x1, #0xdd8
  403eac:	bl	4011b0 <fopen@plt>
  403eb0:	str	x0, [x23, #16]
  403eb4:	cbz	x0, 403e14 <ferror@plt+0x29d4>
  403eb8:	b	403cd8 <ferror@plt+0x2898>
  403ebc:	ldr	x0, [x3]
  403ec0:	mov	w28, #0xffffffff            	// #-1
  403ec4:	ldr	w1, [x0, #16]
  403ec8:	cmp	w1, #0x2
  403ecc:	b.le	403ce0 <ferror@plt+0x28a0>
  403ed0:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  403ed4:	add	x4, x4, #0xf08
  403ed8:	add	x7, x3, #0x18
  403edc:	mov	x6, x19
  403ee0:	add	x4, x4, #0x30
  403ee4:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  403ee8:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  403eec:	add	x5, x5, #0xe48
  403ef0:	add	x2, x2, #0xdf0
  403ef4:	mov	w3, #0x184                 	// #388
  403ef8:	mov	w1, #0x3                   	// #3
  403efc:	bl	404008 <ferror@plt+0x2bc8>
  403f00:	b	403ce0 <ferror@plt+0x28a0>
  403f04:	bl	4013e0 <__errno_location@plt>
  403f08:	ldr	w0, [x0]
  403f0c:	add	x19, sp, #0x88
  403f10:	mov	x2, #0xc8                  	// #200
  403f14:	mov	x1, x19
  403f18:	bl	401170 <__xpg_strerror_r@plt>
  403f1c:	ldr	x0, [x23]
  403f20:	ldr	w1, [x0, #16]
  403f24:	cmp	w1, #0x2
  403f28:	b.gt	403f3c <ferror@plt+0x2afc>
  403f2c:	mov	w28, #0xffffffff            	// #-1
  403f30:	ldp	x21, x22, [sp, #32]
  403f34:	ldp	x25, x26, [sp, #64]
  403f38:	b	403ce0 <ferror@plt+0x28a0>
  403f3c:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  403f40:	add	x4, x4, #0xf08
  403f44:	mov	x6, x19
  403f48:	add	x4, x4, #0x30
  403f4c:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  403f50:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  403f54:	add	x5, x5, #0xe98
  403f58:	add	x2, x2, #0xdf0
  403f5c:	mov	w3, #0x1ad                 	// #429
  403f60:	mov	w1, #0x3                   	// #3
  403f64:	bl	404008 <ferror@plt+0x2bc8>
  403f68:	b	403f2c <ferror@plt+0x2aec>
  403f6c:	nop
  403f70:	stp	x29, x30, [sp, #-32]!
  403f74:	mov	x29, sp
  403f78:	stp	x19, x20, [sp, #16]
  403f7c:	mov	x20, x1
  403f80:	bl	403a68 <ferror@plt+0x2628>
  403f84:	mov	x19, x0
  403f88:	cbz	x0, 403fa0 <ferror@plt+0x2b60>
  403f8c:	mov	x1, x20
  403f90:	bl	403ae8 <ferror@plt+0x26a8>
  403f94:	mov	x0, x19
  403f98:	bl	403218 <ferror@plt+0x1dd8>
  403f9c:	tbnz	w0, #31, 403fb0 <ferror@plt+0x2b70>
  403fa0:	mov	x0, x19
  403fa4:	ldp	x19, x20, [sp, #16]
  403fa8:	ldp	x29, x30, [sp], #32
  403fac:	ret
  403fb0:	mov	x0, x19
  403fb4:	mov	x19, #0x0                   	// #0
  403fb8:	bl	403b78 <ferror@plt+0x2738>
  403fbc:	b	403fa0 <ferror@plt+0x2b60>
  403fc0:	stp	x29, x30, [sp, #-96]!
  403fc4:	mov	x2, x5
  403fc8:	mov	w1, #0x1                   	// #1
  403fcc:	mov	x29, sp
  403fd0:	ldp	x4, x5, [x6]
  403fd4:	stp	x4, x5, [sp, #32]
  403fd8:	add	x3, sp, #0x20
  403fdc:	ldp	x4, x5, [x6, #16]
  403fe0:	str	x19, [sp, #16]
  403fe4:	mov	x19, x0
  403fe8:	stp	x4, x5, [sp, #48]
  403fec:	bl	401240 <__vfprintf_chk@plt>
  403ff0:	mov	x1, x19
  403ff4:	mov	w0, #0xa                   	// #10
  403ff8:	ldr	x19, [sp, #16]
  403ffc:	ldp	x29, x30, [sp], #96
  404000:	b	401180 <fputc@plt>
  404004:	nop
  404008:	stp	x29, x30, [sp, #-224]!
  40400c:	mov	x29, sp
  404010:	str	q0, [sp, #80]
  404014:	str	q1, [sp, #96]
  404018:	ldr	x8, [x0]
  40401c:	str	q2, [sp, #112]
  404020:	str	q3, [sp, #128]
  404024:	str	q4, [sp, #144]
  404028:	str	q5, [sp, #160]
  40402c:	str	q6, [sp, #176]
  404030:	str	q7, [sp, #192]
  404034:	stp	x6, x7, [sp, #208]
  404038:	cbz	x8, 404074 <ferror@plt+0x2c34>
  40403c:	add	x6, sp, #0xe0
  404040:	stp	x6, x6, [sp, #48]
  404044:	add	x10, sp, #0xd0
  404048:	mov	w9, #0xfffffff0            	// #-16
  40404c:	mov	w7, #0xffffff80            	// #-128
  404050:	str	x10, [sp, #64]
  404054:	add	x6, sp, #0x10
  404058:	stp	w9, w7, [sp, #72]
  40405c:	ldp	x10, x11, [sp, #48]
  404060:	ldr	x0, [x0, #8]
  404064:	stp	x10, x11, [sp, #16]
  404068:	ldp	x10, x11, [sp, #64]
  40406c:	stp	x10, x11, [sp, #32]
  404070:	blr	x8
  404074:	ldp	x29, x30, [sp], #224
  404078:	ret
  40407c:	nop
  404080:	cbz	x0, 40408c <ferror@plt+0x2c4c>
  404084:	ldr	x0, [x0]
  404088:	ret
  40408c:	mov	x0, #0x0                   	// #0
  404090:	ret
  404094:	nop
  404098:	mov	x3, x0
  40409c:	cbz	x0, 4040ac <ferror@plt+0x2c6c>
  4040a0:	mov	w0, #0x0                   	// #0
  4040a4:	stp	x1, x2, [x3]
  4040a8:	ret
  4040ac:	mov	w0, #0xffffffff            	// #-1
  4040b0:	ret
  4040b4:	nop
  4040b8:	cbz	x0, 4040c4 <ferror@plt+0x2c84>
  4040bc:	ldr	x0, [x0, #8]
  4040c0:	ret
  4040c4:	mov	x0, #0x0                   	// #0
  4040c8:	ret
  4040cc:	nop
  4040d0:	mov	x2, x0
  4040d4:	cbz	x0, 4040e4 <ferror@plt+0x2ca4>
  4040d8:	mov	w0, #0x0                   	// #0
  4040dc:	str	x1, [x2, #8]
  4040e0:	ret
  4040e4:	mov	w0, #0xffffffff            	// #-1
  4040e8:	ret
  4040ec:	nop
  4040f0:	cbz	x0, 4040fc <ferror@plt+0x2cbc>
  4040f4:	ldr	w0, [x0, #16]
  4040f8:	ret
  4040fc:	mov	w0, #0xffffffff            	// #-1
  404100:	ret
  404104:	nop
  404108:	mov	x2, x0
  40410c:	cbz	x0, 40411c <ferror@plt+0x2cdc>
  404110:	mov	w0, #0x0                   	// #0
  404114:	str	w1, [x2, #16]
  404118:	ret
  40411c:	mov	w0, #0xffffffff            	// #-1
  404120:	ret
  404124:	nop
  404128:	stp	x29, x30, [sp, #-32]!
  40412c:	mov	x1, #0x18                  	// #24
  404130:	mov	x0, #0x1                   	// #1
  404134:	mov	x29, sp
  404138:	str	x19, [sp, #16]
  40413c:	bl	401250 <calloc@plt>
  404140:	mov	x19, x0
  404144:	cbz	x0, 40416c <ferror@plt+0x2d2c>
  404148:	adrp	x2, 415000 <ferror@plt+0x13bc0>
  40414c:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  404150:	add	x1, x1, #0xfc0
  404154:	ldr	x2, [x2, #4048]
  404158:	ldr	x2, [x2]
  40415c:	bl	404098 <ferror@plt+0x2c58>
  404160:	mov	x0, x19
  404164:	mov	w1, #0x3                   	// #3
  404168:	bl	404108 <ferror@plt+0x2cc8>
  40416c:	mov	x0, x19
  404170:	ldr	x19, [sp, #16]
  404174:	ldp	x29, x30, [sp], #32
  404178:	ret
  40417c:	nop
  404180:	cbz	x0, 40419c <ferror@plt+0x2d5c>
  404184:	stp	x29, x30, [sp, #-16]!
  404188:	mov	x29, sp
  40418c:	bl	401350 <free@plt>
  404190:	mov	x0, #0x0                   	// #0
  404194:	ldp	x29, x30, [sp], #16
  404198:	ret
  40419c:	mov	x0, #0x0                   	// #0
  4041a0:	ret
  4041a4:	nop
  4041a8:	stp	x29, x30, [sp, #-32]!
  4041ac:	mov	w1, #0x2                   	// #2
  4041b0:	mov	x29, sp
  4041b4:	str	x19, [sp, #16]
  4041b8:	mov	x19, x0
  4041bc:	bl	4011d0 <open@plt>
  4041c0:	tbnz	w0, #31, 4041d8 <ferror@plt+0x2d98>
  4041c4:	cmp	w0, #0x0
  4041c8:	csinv	w0, w0, wzr, ge  // ge = tcont
  4041cc:	ldr	x19, [sp, #16]
  4041d0:	ldp	x29, x30, [sp], #32
  4041d4:	ret
  4041d8:	mov	x0, x19
  4041dc:	mov	w1, #0x1                   	// #1
  4041e0:	bl	4011d0 <open@plt>
  4041e4:	tbz	w0, #31, 4041c4 <ferror@plt+0x2d84>
  4041e8:	mov	x0, x19
  4041ec:	mov	w1, #0x0                   	// #0
  4041f0:	bl	4011d0 <open@plt>
  4041f4:	cmp	w0, #0x0
  4041f8:	csinv	w0, w0, wzr, ge  // ge = tcont
  4041fc:	ldr	x19, [sp, #16]
  404200:	ldp	x29, x30, [sp], #32
  404204:	ret
  404208:	stp	x29, x30, [sp, #-48]!
  40420c:	mov	x29, sp
  404210:	str	x19, [sp, #16]
  404214:	mov	w19, w0
  404218:	strb	wzr, [sp, #47]
  40421c:	bl	4013a0 <isatty@plt>
  404220:	cbnz	w0, 404234 <ferror@plt+0x2df4>
  404224:	mov	w0, #0x0                   	// #0
  404228:	ldr	x19, [sp, #16]
  40422c:	ldp	x29, x30, [sp], #48
  404230:	ret
  404234:	mov	w0, w19
  404238:	add	x2, sp, #0x2f
  40423c:	mov	x1, #0x4b33                	// #19251
  404240:	bl	401420 <ioctl@plt>
  404244:	cbnz	w0, 404224 <ferror@plt+0x2de4>
  404248:	ldrb	w0, [sp, #47]
  40424c:	ldr	x19, [sp, #16]
  404250:	sub	w0, w0, #0x1
  404254:	and	w0, w0, #0xff
  404258:	cmp	w0, #0x1
  40425c:	cset	w0, ls  // ls = plast
  404260:	ldp	x29, x30, [sp], #48
  404264:	ret
  404268:	stp	x29, x30, [sp, #-32]!
  40426c:	mov	x29, sp
  404270:	stp	x19, x20, [sp, #16]
  404274:	cbz	x0, 4042a0 <ferror@plt+0x2e60>
  404278:	mov	x20, x0
  40427c:	bl	4041a8 <ferror@plt+0x2d68>
  404280:	mov	w19, w0
  404284:	tbnz	w0, #31, 40433c <ferror@plt+0x2efc>
  404288:	bl	404208 <ferror@plt+0x2dc8>
  40428c:	cbz	w0, 404334 <ferror@plt+0x2ef4>
  404290:	mov	w0, w19
  404294:	ldp	x19, x20, [sp, #16]
  404298:	ldp	x29, x30, [sp], #32
  40429c:	ret
  4042a0:	adrp	x20, 405000 <ferror@plt+0x3bc0>
  4042a4:	add	x20, x20, #0x0
  4042a8:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  4042ac:	add	x20, x20, #0x8
  4042b0:	add	x0, x0, #0xf48
  4042b4:	b	4042c0 <ferror@plt+0x2e80>
  4042b8:	ldr	x0, [x20], #8
  4042bc:	cbz	x0, 4042e4 <ferror@plt+0x2ea4>
  4042c0:	bl	4041a8 <ferror@plt+0x2d68>
  4042c4:	mov	w19, w0
  4042c8:	tbnz	w0, #31, 4042b8 <ferror@plt+0x2e78>
  4042cc:	bl	404208 <ferror@plt+0x2dc8>
  4042d0:	cbnz	w0, 404290 <ferror@plt+0x2e50>
  4042d4:	mov	w0, w19
  4042d8:	bl	401290 <close@plt>
  4042dc:	ldr	x0, [x20], #8
  4042e0:	cbnz	x0, 4042c0 <ferror@plt+0x2e80>
  4042e4:	mov	w19, #0x0                   	// #0
  4042e8:	mov	w0, w19
  4042ec:	bl	404208 <ferror@plt+0x2dc8>
  4042f0:	cbnz	w0, 404290 <ferror@plt+0x2e50>
  4042f4:	add	w19, w19, #0x1
  4042f8:	cmp	w19, #0x3
  4042fc:	b.ne	4042e8 <ferror@plt+0x2ea8>  // b.any
  404300:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  404304:	mov	w2, #0x5                   	// #5
  404308:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  40430c:	add	x1, x1, #0xf70
  404310:	ldr	x19, [x0, #496]
  404314:	mov	x0, #0x0                   	// #0
  404318:	bl	4013b0 <dcgettext@plt>
  40431c:	mov	x2, x0
  404320:	mov	w1, #0x1                   	// #1
  404324:	mov	x0, x19
  404328:	bl	401300 <__fprintf_chk@plt>
  40432c:	mov	w0, #0x1                   	// #1
  404330:	bl	401150 <exit@plt>
  404334:	mov	w0, w19
  404338:	bl	401290 <close@plt>
  40433c:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  404340:	mov	w2, #0x5                   	// #5
  404344:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  404348:	add	x1, x1, #0xf58
  40434c:	ldr	x19, [x0, #496]
  404350:	mov	x0, #0x0                   	// #0
  404354:	bl	4013b0 <dcgettext@plt>
  404358:	mov	x2, x0
  40435c:	mov	x3, x20
  404360:	mov	w1, #0x1                   	// #1
  404364:	mov	x0, x19
  404368:	bl	401300 <__fprintf_chk@plt>
  40436c:	mov	w0, #0x1                   	// #1
  404370:	bl	401150 <exit@plt>
  404374:	nop
  404378:	stp	x29, x30, [sp, #-320]!
  40437c:	adrp	x8, 416000 <ferror@plt+0x14bc0>
  404380:	mov	w9, #0xffffffd0            	// #-48
  404384:	mov	x29, sp
  404388:	str	x21, [sp, #32]
  40438c:	adrp	x21, 416000 <ferror@plt+0x14bc0>
  404390:	stp	x19, x20, [sp, #16]
  404394:	mov	w19, w0
  404398:	add	x10, sp, #0x110
  40439c:	ldr	x0, [x21, #496]
  4043a0:	stp	x2, x3, [sp, #272]
  4043a4:	add	x12, sp, #0x140
  4043a8:	ldr	x3, [x8, #568]
  4043ac:	adrp	x11, 405000 <ferror@plt+0x3bc0>
  4043b0:	mov	w8, #0xffffff80            	// #-128
  4043b4:	add	x2, x11, #0x38
  4043b8:	mov	x20, x1
  4043bc:	mov	w1, #0x1                   	// #1
  4043c0:	stp	x12, x12, [sp, #80]
  4043c4:	str	x10, [sp, #96]
  4043c8:	str	w9, [sp, #104]
  4043cc:	str	w8, [sp, #108]
  4043d0:	str	q0, [sp, #144]
  4043d4:	str	q1, [sp, #160]
  4043d8:	str	q2, [sp, #176]
  4043dc:	str	q3, [sp, #192]
  4043e0:	str	q4, [sp, #208]
  4043e4:	str	q5, [sp, #224]
  4043e8:	str	q6, [sp, #240]
  4043ec:	str	q7, [sp, #256]
  4043f0:	stp	x4, x5, [sp, #288]
  4043f4:	stp	x6, x7, [sp, #304]
  4043f8:	bl	401300 <__fprintf_chk@plt>
  4043fc:	mov	x2, x20
  404400:	ldp	x6, x7, [sp, #80]
  404404:	add	x3, sp, #0x30
  404408:	ldp	x4, x5, [sp, #96]
  40440c:	mov	w1, #0x1                   	// #1
  404410:	ldr	x0, [x21, #496]
  404414:	stp	x6, x7, [sp, #48]
  404418:	stp	x4, x5, [sp, #64]
  40441c:	stp	x6, x7, [sp, #112]
  404420:	stp	x4, x5, [sp, #128]
  404424:	bl	401240 <__vfprintf_chk@plt>
  404428:	cmp	w19, #0x0
  40442c:	b.le	404454 <ferror@plt+0x3014>
  404430:	ldr	x20, [x21, #496]
  404434:	mov	w0, w19
  404438:	bl	401280 <strerror@plt>
  40443c:	mov	x3, x0
  404440:	adrp	x2, 405000 <ferror@plt+0x3bc0>
  404444:	mov	x0, x20
  404448:	add	x2, x2, #0x40
  40444c:	mov	w1, #0x1                   	// #1
  404450:	bl	401300 <__fprintf_chk@plt>
  404454:	ldp	x19, x20, [sp, #16]
  404458:	ldr	x21, [sp, #32]
  40445c:	ldp	x29, x30, [sp], #320
  404460:	ret
  404464:	nop
  404468:	stp	x29, x30, [sp, #-320]!
  40446c:	adrp	x8, 416000 <ferror@plt+0x14bc0>
  404470:	mov	w9, #0xffffffd8            	// #-40
  404474:	mov	x29, sp
  404478:	stp	x21, x22, [sp, #32]
  40447c:	adrp	x22, 416000 <ferror@plt+0x14bc0>
  404480:	add	x10, sp, #0x110
  404484:	stp	x19, x20, [sp, #16]
  404488:	mov	w20, w0
  40448c:	add	x11, sp, #0x140
  404490:	ldr	x0, [x22, #496]
  404494:	stp	x3, x4, [sp, #280]
  404498:	mov	w19, w1
  40449c:	ldr	x3, [x8, #568]
  4044a0:	mov	w8, #0xffffff80            	// #-128
  4044a4:	mov	x21, x2
  4044a8:	mov	w1, #0x1                   	// #1
  4044ac:	adrp	x2, 405000 <ferror@plt+0x3bc0>
  4044b0:	add	x2, x2, #0x38
  4044b4:	stp	x11, x11, [sp, #80]
  4044b8:	str	x10, [sp, #96]
  4044bc:	str	w9, [sp, #104]
  4044c0:	str	w8, [sp, #108]
  4044c4:	str	q0, [sp, #144]
  4044c8:	str	q1, [sp, #160]
  4044cc:	str	q2, [sp, #176]
  4044d0:	str	q3, [sp, #192]
  4044d4:	str	q4, [sp, #208]
  4044d8:	str	q5, [sp, #224]
  4044dc:	str	q6, [sp, #240]
  4044e0:	str	q7, [sp, #256]
  4044e4:	stp	x5, x6, [sp, #296]
  4044e8:	str	x7, [sp, #312]
  4044ec:	bl	401300 <__fprintf_chk@plt>
  4044f0:	ldp	x6, x7, [sp, #80]
  4044f4:	mov	x2, x21
  4044f8:	ldp	x4, x5, [sp, #96]
  4044fc:	add	x3, sp, #0x30
  404500:	ldr	x0, [x22, #496]
  404504:	mov	w1, #0x1                   	// #1
  404508:	stp	x6, x7, [sp, #48]
  40450c:	stp	x4, x5, [sp, #64]
  404510:	stp	x6, x7, [sp, #112]
  404514:	stp	x4, x5, [sp, #128]
  404518:	bl	401240 <__vfprintf_chk@plt>
  40451c:	cmp	w19, #0x0
  404520:	b.le	404548 <ferror@plt+0x3108>
  404524:	ldr	x21, [x22, #496]
  404528:	mov	w0, w19
  40452c:	bl	401280 <strerror@plt>
  404530:	mov	x3, x0
  404534:	adrp	x2, 405000 <ferror@plt+0x3bc0>
  404538:	mov	x0, x21
  40453c:	add	x2, x2, #0x40
  404540:	mov	w1, #0x1                   	// #1
  404544:	bl	401300 <__fprintf_chk@plt>
  404548:	mov	w0, w20
  40454c:	bl	401150 <exit@plt>
  404550:	stp	x29, x30, [sp, #-32]!
  404554:	mov	w1, #0x2f                  	// #47
  404558:	mov	x29, sp
  40455c:	str	x19, [sp, #16]
  404560:	mov	x19, x0
  404564:	bl	4012a0 <strrchr@plt>
  404568:	cmp	x0, #0x0
  40456c:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  404570:	csinc	x19, x19, x0, eq  // eq = none
  404574:	str	x19, [x1, #568]
  404578:	ldr	x19, [sp, #16]
  40457c:	ldp	x29, x30, [sp], #32
  404580:	ret
  404584:	nop
  404588:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  40458c:	ldr	x0, [x0, #568]
  404590:	ret
  404594:	nop
  404598:	stp	x29, x30, [sp, #-16]!
  40459c:	mov	w2, #0x5                   	// #5
  4045a0:	adrp	x1, 405000 <ferror@plt+0x3bc0>
  4045a4:	mov	x29, sp
  4045a8:	add	x1, x1, #0x48
  4045ac:	mov	x0, #0x0                   	// #0
  4045b0:	bl	4013b0 <dcgettext@plt>
  4045b4:	mov	x1, x0
  4045b8:	adrp	x2, 416000 <ferror@plt+0x14bc0>
  4045bc:	adrp	x3, 405000 <ferror@plt+0x3bc0>
  4045c0:	add	x3, x3, #0x58
  4045c4:	mov	w0, #0x1                   	// #1
  4045c8:	ldr	x2, [x2, #568]
  4045cc:	bl	401220 <__printf_chk@plt>
  4045d0:	mov	w0, #0x0                   	// #0
  4045d4:	bl	401150 <exit@plt>
  4045d8:	stp	x29, x30, [sp, #-32]!
  4045dc:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4045e0:	mov	w2, #0x5                   	// #5
  4045e4:	mov	x29, sp
  4045e8:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4045ec:	add	x1, x1, #0xd60
  4045f0:	str	x19, [sp, #16]
  4045f4:	ldr	x19, [x0, #496]
  4045f8:	mov	x0, #0x0                   	// #0
  4045fc:	bl	4013b0 <dcgettext@plt>
  404600:	mov	x2, x0
  404604:	adrp	x3, 416000 <ferror@plt+0x14bc0>
  404608:	mov	w1, #0x1                   	// #1
  40460c:	mov	x0, x19
  404610:	ldr	x3, [x3, #568]
  404614:	bl	401300 <__fprintf_chk@plt>
  404618:	mov	w0, #0x47                  	// #71
  40461c:	bl	401150 <exit@plt>
  404620:	stp	x29, x30, [sp, #-16]!
  404624:	mov	x29, sp
  404628:	bl	4011c0 <malloc@plt>
  40462c:	cbz	x0, 404638 <ferror@plt+0x31f8>
  404630:	ldp	x29, x30, [sp], #16
  404634:	ret
  404638:	bl	4045d8 <ferror@plt+0x3198>
  40463c:	nop
  404640:	stp	x29, x30, [sp, #-16]!
  404644:	mov	x29, sp
  404648:	bl	401260 <realloc@plt>
  40464c:	cbz	x0, 404658 <ferror@plt+0x3218>
  404650:	ldp	x29, x30, [sp], #16
  404654:	ret
  404658:	bl	4045d8 <ferror@plt+0x3198>
  40465c:	nop
  404660:	stp	x29, x30, [sp, #-16]!
  404664:	mov	x29, sp
  404668:	bl	401270 <strdup@plt>
  40466c:	cbz	x0, 404678 <ferror@plt+0x3238>
  404670:	ldp	x29, x30, [sp], #16
  404674:	ret
  404678:	bl	4045d8 <ferror@plt+0x3198>
  40467c:	nop
  404680:	stp	x29, x30, [sp, #-16]!
  404684:	mov	x29, sp
  404688:	bl	401370 <strndup@plt>
  40468c:	cbz	x0, 404698 <ferror@plt+0x3258>
  404690:	ldp	x29, x30, [sp], #16
  404694:	ret
  404698:	bl	4045d8 <ferror@plt+0x3198>
  40469c:	nop
  4046a0:	cbz	x0, 4046bc <ferror@plt+0x327c>
  4046a4:	stp	x29, x30, [sp, #-16]!
  4046a8:	mov	x29, sp
  4046ac:	bl	401350 <free@plt>
  4046b0:	mov	x0, #0x0                   	// #0
  4046b4:	ldp	x29, x30, [sp], #16
  4046b8:	ret
  4046bc:	mov	x0, #0x0                   	// #0
  4046c0:	ret
  4046c4:	nop
  4046c8:	stp	x29, x30, [sp, #-64]!
  4046cc:	mov	x29, sp
  4046d0:	stp	x19, x20, [sp, #16]
  4046d4:	adrp	x20, 415000 <ferror@plt+0x13bc0>
  4046d8:	add	x20, x20, #0xde0
  4046dc:	stp	x21, x22, [sp, #32]
  4046e0:	adrp	x21, 415000 <ferror@plt+0x13bc0>
  4046e4:	add	x21, x21, #0xdd8
  4046e8:	sub	x20, x20, x21
  4046ec:	mov	w22, w0
  4046f0:	stp	x23, x24, [sp, #48]
  4046f4:	mov	x23, x1
  4046f8:	mov	x24, x2
  4046fc:	bl	4010f8 <strlen@plt-0x38>
  404700:	cmp	xzr, x20, asr #3
  404704:	b.eq	404730 <ferror@plt+0x32f0>  // b.none
  404708:	asr	x20, x20, #3
  40470c:	mov	x19, #0x0                   	// #0
  404710:	ldr	x3, [x21, x19, lsl #3]
  404714:	mov	x2, x24
  404718:	add	x19, x19, #0x1
  40471c:	mov	x1, x23
  404720:	mov	w0, w22
  404724:	blr	x3
  404728:	cmp	x20, x19
  40472c:	b.ne	404710 <ferror@plt+0x32d0>  // b.any
  404730:	ldp	x19, x20, [sp, #16]
  404734:	ldp	x21, x22, [sp, #32]
  404738:	ldp	x23, x24, [sp, #48]
  40473c:	ldp	x29, x30, [sp], #64
  404740:	ret
  404744:	nop
  404748:	ret

Disassembly of section .fini:

000000000040474c <.fini>:
  40474c:	stp	x29, x30, [sp, #-16]!
  404750:	mov	x29, sp
  404754:	ldp	x29, x30, [sp], #16
  404758:	ret
