Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/abk/Desktop/m1/AEO/prepa_examen_1_3_btn/test_1_isim_beh.exe -prj C:/Users/abk/Desktop/m1/AEO/prepa_examen_1_3_btn/test_1_beh.prj work.test_1 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/abk/Desktop/m1/AEO/prepa_examen_1_3_btn/x7seg.vhd" into library work
Parsing VHDL file "C:/Users/abk/Desktop/m1/AEO/prepa_examen_1_3_btn/FSM.vhd" into library work
Parsing VHDL file "C:/Users/abk/Desktop/m1/AEO/prepa_examen_1_3_btn/e190.vhd" into library work
Parsing VHDL file "C:/Users/abk/Desktop/m1/AEO/prepa_examen_1_3_btn/clk_div.vhd" into library work
Parsing VHDL file "C:/Users/abk/Desktop/m1/AEO/prepa_examen_1_3_btn/test_1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity clk_div [clk_div_default]
Compiling architecture behavioral of entity e190 [e190_default]
Compiling architecture behavioral of entity FSM [fsm_default]
Compiling architecture behavioral of entity x7seg [x7seg_default]
Compiling architecture behavioral of entity test_1
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable C:/Users/abk/Desktop/m1/AEO/prepa_examen_1_3_btn/test_1_isim_beh.exe
Fuse Memory Usage: 36296 KB
Fuse CPU Usage: 952 ms
