vendor_name = ModelSim
source_file = 1, C:/fpgacrossword/cwsm.sv
source_file = 1, C:/fpgacrossword/testbench.sv
source_file = 1, C:/fpgacrossword/highlight.sv
source_file = 1, C:/fpgacrossword/stopwatch.sv
source_file = 1, C:/fpgacrossword/vga_text_avl_interface_v2.sv
source_file = 1, C:/fpgacrossword/lab7.sdc
source_file = 1, C:/fpgacrossword/HexDriver.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/lab7_soc.qip
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/lab7_soc.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_008.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_010.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_timer_0.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_sw_digits.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_spi0.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_sdram.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_reset_game.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/puzzle.sv
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.hex
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_move_hl.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_leds_pio.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_keycode.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_key.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v
source_file = 1, C:/fpgacrossword/lab7_soc/synthesis/submodules/vga_text_avl_interface_v2.sv
source_file = 1, C:/fpgacrossword/VGA_controller.sv
source_file = 1, C:/fpgacrossword/lab7.sv
source_file = 1, C:/fpgacrossword/font_rom.sv
source_file = 1, C:/fpgacrossword/johncena.qip
source_file = 1, C:/fpgacrossword/johncena.v
source_file = 1, C:/fpgacrossword/test.qip
source_file = 1, C:/fpgacrossword/test.v
source_file = 1, C:/fpgacrossword/puzzle_ocm.qip
source_file = 1, C:/fpgacrossword/puzzle_ocm.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/fpgacrossword/db/altsyncram_3jp2.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/fpgacrossword/db/scfifo_9621.tdf
source_file = 1, C:/fpgacrossword/db/a_dpfifo_bb01.tdf
source_file = 1, C:/fpgacrossword/db/a_fefifo_7cf.tdf
source_file = 1, C:/fpgacrossword/db/cntr_337.tdf
source_file = 1, C:/fpgacrossword/db/altsyncram_dtn1.tdf
source_file = 1, C:/fpgacrossword/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, C:/fpgacrossword/db/altsyncram_s0c1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/fpgacrossword/db/altsyncram_0n61.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/fpgacrossword/db/altsyncram_h5g1.tdf
source_file = 1, lab7_soc_onchip_memory2_0.hex
source_file = 1, C:/fpgacrossword/db/altsyncram_3102.tdf
source_file = 1, C:/fpgacrossword/puzzle.mif
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/fpgacrossword/db/ip/sld114e958c/alt_sld_fab.v
source_file = 1, C:/fpgacrossword/db/ip/sld114e958c/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/fpgacrossword/db/ip/sld114e958c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/fpgacrossword/db/ip/sld114e958c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/fpgacrossword/db/ip/sld114e958c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/fpgacrossword/db/ip/sld114e958c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/fpgacrossword/db/lpm_divide_pll.tdf
source_file = 1, C:/fpgacrossword/db/sign_div_unsign_olh.tdf
source_file = 1, C:/fpgacrossword/db/alt_u_div_qhe.tdf
source_file = 1, C:/fpgacrossword/db/add_sub_t3c.tdf
source_file = 1, C:/fpgacrossword/db/add_sub_u3c.tdf
source_file = 1, C:/fpgacrossword/db/lpm_divide_sll.tdf
source_file = 1, C:/fpgacrossword/db/sign_div_unsign_rlh.tdf
source_file = 1, C:/fpgacrossword/db/alt_u_div_0ie.tdf
design_name = lab7
instance = comp, \LEDR[0]~output , LEDR[0]~output, lab7, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, lab7, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, lab7, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, lab7, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, lab7, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, lab7, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, lab7, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, lab7, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, lab7, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, lab7, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, lab7, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, lab7, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, lab7, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, lab7, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, lab7, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, lab7, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, lab7, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, lab7, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, lab7, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, lab7, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, lab7, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, lab7, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, lab7, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, lab7, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, lab7, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, lab7, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, lab7, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, lab7, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, lab7, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, lab7, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, lab7, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, lab7, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, lab7, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, lab7, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, lab7, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, lab7, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, lab7, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, lab7, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, lab7, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, lab7, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, lab7, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, lab7, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, lab7, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, lab7, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, lab7, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, lab7, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, lab7, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, lab7, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, lab7, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, lab7, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, lab7, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, lab7, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, lab7, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, lab7, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, lab7, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, lab7, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, lab7, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, lab7, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, lab7, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, lab7, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, lab7, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, lab7, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, lab7, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, lab7, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, lab7, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, lab7, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, lab7, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, lab7, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, lab7, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, lab7, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, lab7, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, lab7, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, lab7, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, lab7, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, lab7, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, lab7, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, lab7, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, lab7, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, lab7, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, lab7, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, lab7, 1
instance = comp, \VGA_HS~output , VGA_HS~output, lab7, 1
instance = comp, \VGA_VS~output , VGA_VS~output, lab7, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, lab7, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, lab7, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, lab7, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, lab7, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, lab7, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, lab7, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, lab7, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, lab7, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, lab7, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, lab7, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, lab7, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, lab7, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, lab7, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, lab7, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, lab7, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, lab7, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, lab7, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, lab7, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, lab7, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, lab7, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, lab7, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, lab7, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, lab7, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, lab7, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, lab7, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, lab7, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, lab7, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, lab7, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, lab7, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, lab7, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, lab7, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, lab7, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, lab7, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, lab7, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, lab7, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, lab7, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, lab7, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, lab7, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, lab7, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, lab7, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, lab7, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, lab7, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, lab7, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, lab7, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, lab7, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, lab7, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, lab7, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl , MAX10_CLK1_50~inputclkctrl, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, lab7, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, lab7, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~28 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~16 , u0|nios2_gen2_0|cpu|Equal0~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~15 , u0|nios2_gen2_0|cpu|Equal0~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~12 , u0|nios2_gen2_0|cpu|Equal0~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 , u0|mm_interconnect_0|cmd_mux_002|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~0 , u0|nios2_gen2_0|cpu|R_src2_use_imm~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_003|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~2 , u0|nios2_gen2_0|cpu|Equal0~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~7 , u0|nios2_gen2_0|cpu|Equal0~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~5 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~5, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|last_cycle~0 , u0|mm_interconnect_0|cmd_mux_008|last_cycle~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~9 , u0|nios2_gen2_0|cpu|Equal0~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~11 , u0|nios2_gen2_0|cpu|Equal0~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~3 , u0|nios2_gen2_0|cpu|Equal0~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~13 , u0|nios2_gen2_0|cpu|Equal0~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~14 , u0|nios2_gen2_0|cpu|Equal62~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0 , u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending , u0|nios2_gen2_0|cpu|hbreak_pending, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[2] , u0|nios2_gen2_0|cpu|R_dst_regnum[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|always0~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|always0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|state, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[1] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~9 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~9, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[2] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~8 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~8, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[3] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~7 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~7, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[4] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~6 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~6, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[5] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~5 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~5, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[6] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~4 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~4, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[7] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[7], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[8] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[8], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[9] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[9], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~3 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[0] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|count[0], lab7, 1
instance = comp, \u0|jtag_uart_0|r_val , u0|jtag_uart_0|r_val, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder , u0|nios2_gen2_0|cpu|d_writedata[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0] , u0|nios2_gen2_0|cpu|d_writedata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1 , u0|mm_interconnect_0|cmd_mux|src_payload~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0 , u0|mm_interconnect_0|cmd_mux|src_payload~0, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|rden_b_store , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|rden_b_store, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a0~0 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a0~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2]~0 , u0|nios2_gen2_0|cpu|d_byteenable[2]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed , u0|nios2_gen2_0|cpu|R_ctrl_ld_signed, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~27 , u0|nios2_gen2_0|cpu|Add1~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~0 , u0|mm_interconnect_0|cmd_mux_004|src_payload~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[3]~feeder , u0|rst_controller|r_sync_rst_chain[3]~feeder, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[3] , u0|rst_controller|r_sync_rst_chain[3], lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~1 , u0|rst_controller|r_sync_rst_chain~1, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[2] , u0|rst_controller|r_sync_rst_chain[2], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller|always2~0 , u0|rst_controller|always2~0, lab7, 1
instance = comp, \u0|rst_controller|r_early_rst , u0|rst_controller|r_early_rst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~0 , u0|nios2_gen2_0|cpu|Equal62~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~1 , u0|nios2_gen2_0|cpu|Equal62~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_cmpge~0 , u0|nios2_gen2_0|cpu|D_op_cmpge~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~6 , u0|nios2_gen2_0|cpu|Equal0~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~5 , u0|nios2_gen2_0|cpu|Equal0~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp , u0|nios2_gen2_0|cpu|R_ctrl_br_cmp, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~4 , u0|nios2_gen2_0|cpu|Equal0~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[0] , u0|nios2_gen2_0|cpu|R_logic_op[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~3 , u0|nios2_gen2_0|cpu|Equal62~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_rdctl , u0|nios2_gen2_0|cpu|D_op_rdctl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0 , u0|nios2_gen2_0|cpu|E_alu_result~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_006|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[39] , u0|mm_interconnect_0|cmd_mux_004|src_data[39], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|read_latency_shift_reg~3 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|read_latency_shift_reg~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src0_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]~feeder , u0|nios2_gen2_0|cpu|d_writedata[6]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6] , u0|nios2_gen2_0|cpu|d_writedata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 , u0|mm_interconnect_0|cmd_mux_002|src_payload~28, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0 , u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo~12 , u0|nios2_gen2_0|cpu|R_src2_lo~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[2]~15 , u0|nios2_gen2_0|cpu|R_src2_lo[2]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2] , u0|nios2_gen2_0|cpu|E_src2[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~25 , u0|nios2_gen2_0|cpu|Add1~25, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4 , u0|mm_interconnect_0|cmd_mux|src_payload~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4]~feeder , u0|nios2_gen2_0|cpu|d_writedata[4]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4] , u0|nios2_gen2_0|cpu|d_writedata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5 , u0|mm_interconnect_0|cmd_mux|src_payload~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5]~feeder , u0|nios2_gen2_0|cpu|d_writedata[5]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5] , u0|nios2_gen2_0|cpu|d_writedata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6 , u0|mm_interconnect_0|cmd_mux|src_payload~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7 , u0|mm_interconnect_0|cmd_mux|src_payload~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7]~feeder , u0|nios2_gen2_0|cpu|d_writedata[7]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7] , u0|nios2_gen2_0|cpu|d_writedata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2 , u0|mm_interconnect_0|cmd_mux|src_payload~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[7]~7 , u0|jtag_uart_0|av_readdata[7]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 , u0|mm_interconnect_0|cmd_mux_002|src_payload~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[39] , u0|mm_interconnect_0|cmd_mux_002|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[40] , u0|mm_interconnect_0|cmd_mux_002|src_data[40], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2 , u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4 , u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6 , u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~0 , u0|mm_interconnect_0|cmd_mux_006|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~1 , u0|mm_interconnect_0|cmd_mux_006|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0], lab7, 1
instance = comp, \u0|onchip_memory2_0|wren~0 , u0|onchip_memory2_0|wren~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~26 , u0|mm_interconnect_0|cmd_mux_006|src_payload~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[38] , u0|mm_interconnect_0|cmd_mux_006|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[39] , u0|mm_interconnect_0|cmd_mux_006|src_data[39], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data , u0|mm_interconnect_0|crosser|clock_xer|take_in_data, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~0 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[90] , u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~2 , u0|nios2_gen2_0|cpu|E_src2[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~5 , u0|nios2_gen2_0|cpu|Equal62~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~4 , u0|nios2_gen2_0|cpu|Equal62~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~10 , u0|nios2_gen2_0|cpu|Equal0~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0 , u0|nios2_gen2_0|cpu|D_ctrl_logic~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi~0 , u0|nios2_gen2_0|cpu|R_src2_hi~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25] , u0|nios2_gen2_0|cpu|E_src2[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~2 , u0|nios2_gen2_0|cpu|E_logic_result[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~8 , u0|nios2_gen2_0|cpu|Equal0~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic , u0|nios2_gen2_0|cpu|D_ctrl_logic, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_logic , u0|nios2_gen2_0|cpu|R_ctrl_logic, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25]~2 , u0|nios2_gen2_0|cpu|W_alu_result[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~7 , u0|nios2_gen2_0|cpu|Equal62~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical , u0|nios2_gen2_0|cpu|R_ctrl_shift_logical, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~3 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12 , u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[8]~7 , u0|nios2_gen2_0|cpu|R_src2_lo[8]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8] , u0|nios2_gen2_0|cpu|E_src2[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[8]~23 , u0|nios2_gen2_0|cpu|E_logic_result[8]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8]~19 , u0|nios2_gen2_0|cpu|W_alu_result[8]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~6 , u0|nios2_gen2_0|cpu|Equal62~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8] , u0|nios2_gen2_0|cpu|W_alu_result[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_013|saved_grant[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14 , u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_022|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|packet_in_progress , u0|mm_interconnect_0|cmd_mux_022|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1 , u0|mm_interconnect_0|router_001|Equal1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0 , u0|mm_interconnect_0|router_001|Equal2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src21_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src21_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 , u0|mm_interconnect_0|cmd_mux_003|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~1 , u0|mm_interconnect_0|cmd_mux_003|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38] , u0|mm_interconnect_0|cmd_mux_003|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 , u0|mm_interconnect_0|rsp_mux_001|src_payload~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[41] , u0|mm_interconnect_0|cmd_mux_004|src_data[41], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[43] , u0|mm_interconnect_0|cmd_mux_004|src_data[43], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[45] , u0|mm_interconnect_0|cmd_mux_004|src_data[45], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[33] , u0|mm_interconnect_0|cmd_mux_004|src_data[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_valid~0 , u0|mm_interconnect_0|cmd_mux_016|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~1 , u0|mm_interconnect_0|router|Equal8~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1 , u0|mm_interconnect_0|cmd_mux|WideOr1, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0 , u0|jtag_uart_0|fifo_rd~0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0 , u0|jtag_uart_0|av_waitrequest~0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest , u0|jtag_uart_0|av_waitrequest, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~7 , u0|mm_interconnect_0|cmd_demux|sink_ready~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid~0 , u0|mm_interconnect_0|rsp_demux|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~80 , u0|mm_interconnect_0|rsp_mux|src_data[12]~80, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[10]~3 , u0|nios2_gen2_0|cpu|E_st_data[10]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10] , u0|nios2_gen2_0|cpu|d_writedata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~24 , u0|mm_interconnect_0|cmd_mux_006|src_payload~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~13 , u0|mm_interconnect_0|cmd_mux_006|src_payload~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[12]~2 , u0|nios2_gen2_0|cpu|E_st_data[12]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12] , u0|nios2_gen2_0|cpu|d_writedata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~16 , u0|mm_interconnect_0|cmd_mux_006|src_payload~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[13]~6 , u0|nios2_gen2_0|cpu|E_st_data[13]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13] , u0|nios2_gen2_0|cpu|d_writedata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~14 , u0|mm_interconnect_0|cmd_mux_006|src_payload~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~11 , u0|mm_interconnect_0|cmd_mux_006|src_payload~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[15]~7 , u0|nios2_gen2_0|cpu|E_st_data[15]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15] , u0|nios2_gen2_0|cpu|d_writedata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~12 , u0|mm_interconnect_0|cmd_mux_006|src_payload~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~0 , u0|mm_interconnect_0|cmd_mux_006|src_payload~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~3 , u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0] , u0|nios2_gen2_0|cpu|d_byteenable[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[32] , u0|mm_interconnect_0|cmd_mux_006|src_data[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~1 , u0|mm_interconnect_0|cmd_mux_006|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~2 , u0|mm_interconnect_0|cmd_mux_006|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~3 , u0|mm_interconnect_0|cmd_mux_006|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~4 , u0|mm_interconnect_0|cmd_mux_006|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~10 , u0|mm_interconnect_0|cmd_mux_006|src_payload~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~28 , u0|mm_interconnect_0|cmd_mux_006|src_payload~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~27 , u0|mm_interconnect_0|cmd_mux_006|src_payload~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[32] , u0|mm_interconnect_0|cmd_mux_004|src_data[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~5 , u0|mm_interconnect_0|cmd_mux_004|src_payload~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~13 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~13 , u0|mm_interconnect_0|cmd_mux_004|src_payload~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~9 , u0|mm_interconnect_0|cmd_mux_004|src_payload~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_write , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_write, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent|m0_read~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent|m0_read~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0 , u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3] , u0|nios2_gen2_0|cpu|d_byteenable[3], lab7, 1
instance = comp, \~GND , ~GND, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|clkdiv~0 , u0|vga_text_mode_controller_0|ctrl|clkdiv~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|clkdiv , u0|vga_text_mode_controller_0|ctrl|clkdiv, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|clkdiv~clkctrl , u0|vga_text_mode_controller_0|ctrl|clkdiv~clkctrl, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add0~0 , u0|vga_text_mode_controller_0|ctrl|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc[0] , u0|vga_text_mode_controller_0|ctrl|hc[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add0~2 , u0|vga_text_mode_controller_0|ctrl|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc[1] , u0|vga_text_mode_controller_0|ctrl|hc[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add0~4 , u0|vga_text_mode_controller_0|ctrl|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc[2] , u0|vga_text_mode_controller_0|ctrl|hc[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add0~6 , u0|vga_text_mode_controller_0|ctrl|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc[3] , u0|vga_text_mode_controller_0|ctrl|hc[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add0~8 , u0|vga_text_mode_controller_0|ctrl|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc[4] , u0|vga_text_mode_controller_0|ctrl|hc[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add0~10 , u0|vga_text_mode_controller_0|ctrl|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add0~12 , u0|vga_text_mode_controller_0|ctrl|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc[6] , u0|vga_text_mode_controller_0|ctrl|hc[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add0~14 , u0|vga_text_mode_controller_0|ctrl|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc[7] , u0|vga_text_mode_controller_0|ctrl|hc[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add0~16 , u0|vga_text_mode_controller_0|ctrl|Add0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc~2 , u0|vga_text_mode_controller_0|ctrl|hc~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc[8] , u0|vga_text_mode_controller_0|ctrl|hc[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Equal0~1 , u0|vga_text_mode_controller_0|ctrl|Equal0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add0~18 , u0|vga_text_mode_controller_0|ctrl|Add0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc~1 , u0|vga_text_mode_controller_0|ctrl|hc~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc[9] , u0|vga_text_mode_controller_0|ctrl|hc[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Equal0~0 , u0|vga_text_mode_controller_0|ctrl|Equal0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Equal0~2 , u0|vga_text_mode_controller_0|ctrl|Equal0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc~0 , u0|vga_text_mode_controller_0|ctrl|hc~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hc[5] , u0|vga_text_mode_controller_0|ctrl|hc[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add1~0 , u0|vga_text_mode_controller_0|ctrl|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc~0 , u0|vga_text_mode_controller_0|ctrl|vc~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc[0] , u0|vga_text_mode_controller_0|ctrl|vc[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add1~2 , u0|vga_text_mode_controller_0|ctrl|Add1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc[1] , u0|vga_text_mode_controller_0|ctrl|vc[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add1~8 , u0|vga_text_mode_controller_0|ctrl|Add1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add1~10 , u0|vga_text_mode_controller_0|ctrl|Add1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc[5] , u0|vga_text_mode_controller_0|ctrl|vc[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add1~12 , u0|vga_text_mode_controller_0|ctrl|Add1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc[6] , u0|vga_text_mode_controller_0|ctrl|vc[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add1~14 , u0|vga_text_mode_controller_0|ctrl|Add1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc[7] , u0|vga_text_mode_controller_0|ctrl|vc[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add1~16 , u0|vga_text_mode_controller_0|ctrl|Add1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc[8] , u0|vga_text_mode_controller_0|ctrl|vc[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal4~0 , u0|vga_text_mode_controller_0|Equal4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add1~4 , u0|vga_text_mode_controller_0|ctrl|Add1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc~2 , u0|vga_text_mode_controller_0|ctrl|vc~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc[2] , u0|vga_text_mode_controller_0|ctrl|vc[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add1~18 , u0|vga_text_mode_controller_0|ctrl|Add1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc~3 , u0|vga_text_mode_controller_0|ctrl|vc~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc[9] , u0|vga_text_mode_controller_0|ctrl|vc[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Equal1~0 , u0|vga_text_mode_controller_0|ctrl|Equal1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Equal1~1 , u0|vga_text_mode_controller_0|ctrl|Equal1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add1~6 , u0|vga_text_mode_controller_0|ctrl|Add1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc~1 , u0|vga_text_mode_controller_0|ctrl|vc~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc[3] , u0|vga_text_mode_controller_0|ctrl|vc[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vc[4] , u0|vga_text_mode_controller_0|ctrl|vc[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram_addr[3]~0 , u0|vga_text_mode_controller_0|ram_addr[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram_addr[4]~2 , u0|vga_text_mode_controller_0|ram_addr[4]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~0 , u0|vga_text_mode_controller_0|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram_addr[5]~4 , u0|vga_text_mode_controller_0|ram_addr[5]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~2 , u0|vga_text_mode_controller_0|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram_addr[6]~6 , u0|vga_text_mode_controller_0|ram_addr[6]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~4 , u0|vga_text_mode_controller_0|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram_addr[7]~8 , u0|vga_text_mode_controller_0|ram_addr[7]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~6 , u0|vga_text_mode_controller_0|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram_addr[8]~10 , u0|vga_text_mode_controller_0|ram_addr[8]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~8 , u0|vga_text_mode_controller_0|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram_addr[9]~12 , u0|vga_text_mode_controller_0|ram_addr[9]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~10 , u0|vga_text_mode_controller_0|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram_addr[10]~14 , u0|vga_text_mode_controller_0|ram_addr[10]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~12 , u0|vga_text_mode_controller_0|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram_addr[11]~16 , u0|vga_text_mode_controller_0|ram_addr[11]~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~8 , u0|mm_interconnect_0|cmd_mux_006|src_payload~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~9 , u0|mm_interconnect_0|cmd_mux_006|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~23 , u0|mm_interconnect_0|cmd_mux_006|src_payload~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~22 , u0|mm_interconnect_0|cmd_mux_006|src_payload~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~21 , u0|mm_interconnect_0|cmd_mux_006|src_payload~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~20 , u0|mm_interconnect_0|cmd_mux_006|src_payload~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~19 , u0|mm_interconnect_0|cmd_mux_006|src_payload~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[35] , u0|mm_interconnect_0|cmd_mux_006|src_data[35], lab7, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9, lab7, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, lab7, 1
instance = comp, \u0|sdram|za_data[9] , u0|sdram|za_data[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a25 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a25, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_valid , u0|mm_interconnect_0|crosser_002|clock_xer|out_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~19 , u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a26 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a26, lab7, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, lab7, 1
instance = comp, \u0|sdram|za_data[10] , u0|sdram|za_data[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~18 , u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~12 , u0|nios2_gen2_0|cpu|E_src2[30]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30] , u0|nios2_gen2_0|cpu|E_src2[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~87 , u0|nios2_gen2_0|cpu|Add1~87, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31] , u0|nios2_gen2_0|cpu|E_src2[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~86 , u0|nios2_gen2_0|cpu|Add1~86, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~19 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~15 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~16 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~17 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~18 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_retaddr , u0|nios2_gen2_0|cpu|R_ctrl_retaddr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~13 , u0|nios2_gen2_0|cpu|R_src1~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[31]~16 , u0|nios2_gen2_0|cpu|R_src1[31]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31] , u0|nios2_gen2_0|cpu|E_src1[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_arith_src1[31] , u0|nios2_gen2_0|cpu|E_arith_src1[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~13 , u0|nios2_gen2_0|cpu|E_src2[29]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~16 , u0|mm_interconnect_0|cmd_mux_004|src_payload~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~19 , u0|mm_interconnect_0|cmd_mux_004|src_payload~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~32 , u0|mm_interconnect_0|cmd_mux_004|src_payload~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~31 , u0|mm_interconnect_0|cmd_mux_004|src_payload~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[20]~9 , u0|nios2_gen2_0|cpu|E_st_data[20]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20] , u0|nios2_gen2_0|cpu|d_writedata[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~30 , u0|mm_interconnect_0|cmd_mux_004|src_payload~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[21]~8 , u0|nios2_gen2_0|cpu|E_st_data[21]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21] , u0|nios2_gen2_0|cpu|d_writedata[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~18 , u0|mm_interconnect_0|cmd_mux_004|src_payload~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~6 , u0|mm_interconnect_0|cmd_mux_004|src_payload~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 , u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2] , u0|nios2_gen2_0|cpu|d_byteenable[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[34] , u0|mm_interconnect_0|cmd_mux_004|src_data[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~7 , u0|mm_interconnect_0|cmd_mux_004|src_payload~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~105 , u0|nios2_gen2_0|cpu|F_iw[19]~105, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~23 , u0|mm_interconnect_0|rsp_mux_001|src_payload~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~30 , u0|mm_interconnect_0|cmd_mux_006|src_payload~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~29 , u0|mm_interconnect_0|cmd_mux_006|src_payload~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~17 , u0|mm_interconnect_0|cmd_mux_006|src_payload~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~5 , u0|mm_interconnect_0|cmd_mux_006|src_payload~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~6 , u0|mm_interconnect_0|cmd_mux_006|src_payload~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[34] , u0|mm_interconnect_0|cmd_mux_006|src_data[34], lab7, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, lab7, 1
instance = comp, \u0|sdram|za_data[3] , u0|sdram|za_data[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~106 , u0|nios2_gen2_0|cpu|F_iw[19]~106, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~107 , u0|nios2_gen2_0|cpu|F_iw[19]~107, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19] , u0|nios2_gen2_0|cpu|D_iw[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29] , u0|nios2_gen2_0|cpu|E_src2[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~88 , u0|nios2_gen2_0|cpu|Add1~88, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[28]~19 , u0|nios2_gen2_0|cpu|R_src1[28]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28] , u0|nios2_gen2_0|cpu|E_src1[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~0 , u0|nios2_gen2_0|cpu|E_src2[27]~0, lab7, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, lab7, 1
instance = comp, \u0|sdram|za_data[1] , u0|sdram|za_data[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 , u0|mm_interconnect_0|cmd_mux_002|src_payload~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[42] , u0|mm_interconnect_0|cmd_mux_002|src_data[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[43] , u0|mm_interconnect_0|cmd_mux_002|src_data[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[44] , u0|mm_interconnect_0|cmd_mux_002|src_data[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[45] , u0|mm_interconnect_0|cmd_mux_002|src_data[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[46] , u0|mm_interconnect_0|cmd_mux_002|src_data[46], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16 , u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18 , u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[11]~4 , u0|nios2_gen2_0|cpu|R_src2_lo[11]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11] , u0|nios2_gen2_0|cpu|E_src2[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~16 , u0|nios2_gen2_0|cpu|Add1~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]~16 , u0|nios2_gen2_0|cpu|E_src1[11]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11] , u0|nios2_gen2_0|cpu|E_src1[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]~17 , u0|nios2_gen2_0|cpu|E_src1[10]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10] , u0|nios2_gen2_0|cpu|E_src1[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[9]~6 , u0|nios2_gen2_0|cpu|R_src2_lo[9]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9] , u0|nios2_gen2_0|cpu|E_src2[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~18 , u0|nios2_gen2_0|cpu|Add1~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~19 , u0|nios2_gen2_0|cpu|Add1~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~20 , u0|nios2_gen2_0|cpu|Add1~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~21 , u0|nios2_gen2_0|cpu|Add1~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~22 , u0|nios2_gen2_0|cpu|Add1~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]~25 , u0|nios2_gen2_0|cpu|E_src1[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3] , u0|nios2_gen2_0|cpu|E_src1[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~34 , u0|nios2_gen2_0|cpu|Add1~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~36 , u0|nios2_gen2_0|cpu|Add1~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~38 , u0|nios2_gen2_0|cpu|Add1~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~40 , u0|nios2_gen2_0|cpu|Add1~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~42 , u0|nios2_gen2_0|cpu|Add1~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~44 , u0|nios2_gen2_0|cpu|Add1~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~46 , u0|nios2_gen2_0|cpu|Add1~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~48 , u0|nios2_gen2_0|cpu|Add1~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~50 , u0|nios2_gen2_0|cpu|Add1~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~52 , u0|nios2_gen2_0|cpu|Add1~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~21 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9] , u0|nios2_gen2_0|cpu|F_pc[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[47] , u0|mm_interconnect_0|cmd_mux_002|src_data[47], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~3 , u0|nios2_gen2_0|cpu|D_ctrl_exception~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~24 , u0|nios2_gen2_0|cpu|D_ctrl_exception~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~11 , u0|nios2_gen2_0|cpu|D_ctrl_exception~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~12 , u0|nios2_gen2_0|cpu|D_ctrl_exception~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~23 , u0|nios2_gen2_0|cpu|D_ctrl_exception~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_exception , u0|nios2_gen2_0|cpu|R_ctrl_exception, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20 , u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~32 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~22 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10] , u0|nios2_gen2_0|cpu|F_pc[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[48] , u0|mm_interconnect_0|cmd_mux_002|src_data[48], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22 , u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~20 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11] , u0|nios2_gen2_0|cpu|F_pc[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[49] , u0|mm_interconnect_0|cmd_mux_002|src_data[49], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[14]~1 , u0|nios2_gen2_0|cpu|R_src2_lo[14]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14] , u0|nios2_gen2_0|cpu|E_src2[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~13 , u0|nios2_gen2_0|cpu|Add1~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[13]~2 , u0|nios2_gen2_0|cpu|R_src2_lo[13]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13] , u0|nios2_gen2_0|cpu|E_src2[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~14 , u0|nios2_gen2_0|cpu|Add1~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]~15 , u0|nios2_gen2_0|cpu|E_src1[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12] , u0|nios2_gen2_0|cpu|E_src1[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~54 , u0|nios2_gen2_0|cpu|Add1~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~56 , u0|nios2_gen2_0|cpu|Add1~56, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~58 , u0|nios2_gen2_0|cpu|Add1~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24 , u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~19 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12] , u0|nios2_gen2_0|cpu|F_pc[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[50] , u0|mm_interconnect_0|cmd_mux_002|src_data[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[34] , u0|mm_interconnect_0|cmd_mux_002|src_data[34], lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a17 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a17, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~79 , u0|nios2_gen2_0|cpu|F_iw[17]~79, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~80 , u0|nios2_gen2_0|cpu|F_iw[17]~80, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~81 , u0|nios2_gen2_0|cpu|F_iw[17]~81, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~114 , u0|nios2_gen2_0|cpu|F_iw[17]~114, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17] , u0|nios2_gen2_0|cpu|D_iw[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27] , u0|nios2_gen2_0|cpu|E_src2[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~0 , u0|nios2_gen2_0|cpu|Add1~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~1 , u0|nios2_gen2_0|cpu|E_src2[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26] , u0|nios2_gen2_0|cpu|E_src2[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~1 , u0|nios2_gen2_0|cpu|Add1~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~2 , u0|nios2_gen2_0|cpu|Add1~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~3 , u0|nios2_gen2_0|cpu|E_src2[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24] , u0|nios2_gen2_0|cpu|E_src2[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~3 , u0|nios2_gen2_0|cpu|Add1~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~4 , u0|nios2_gen2_0|cpu|E_src2[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23] , u0|nios2_gen2_0|cpu|E_src2[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~4 , u0|nios2_gen2_0|cpu|Add1~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]~4 , u0|nios2_gen2_0|cpu|E_src1[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]~5 , u0|nios2_gen2_0|cpu|E_src1[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~5 , u0|nios2_gen2_0|cpu|E_src2[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22] , u0|nios2_gen2_0|cpu|E_src2[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~5 , u0|nios2_gen2_0|cpu|Add1~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]~6 , u0|nios2_gen2_0|cpu|E_src1[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~6 , u0|nios2_gen2_0|cpu|E_src2[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21] , u0|nios2_gen2_0|cpu|E_src2[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~6 , u0|nios2_gen2_0|cpu|Add1~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]~7 , u0|nios2_gen2_0|cpu|E_src1[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~7 , u0|nios2_gen2_0|cpu|E_src2[20]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 , u0|mm_interconnect_0|cmd_mux_002|src_payload~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[33] , u0|mm_interconnect_0|cmd_mux_002|src_data[33], lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a10 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a10, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_valid , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_valid, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|write2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|always2~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|always2~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, lab7, 1
instance = comp, \u0|jtag_uart_0|ac~0 , u0|jtag_uart_0|ac~0, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AE~0 , u0|jtag_uart_0|ien_AE~0, lab7, 1
instance = comp, \u0|jtag_uart_0|ac~1 , u0|jtag_uart_0|ac~1, lab7, 1
instance = comp, \u0|jtag_uart_0|ac , u0|jtag_uart_0|ac, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~31 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~32 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_valid~0 , u0|mm_interconnect_0|cmd_mux_015|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_valid~1 , u0|mm_interconnect_0|cmd_mux_015|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|WideOr1 , u0|mm_interconnect_0|cmd_mux_015|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0 , u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~0 , u0|mm_interconnect_0|cmd_mux_015|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~1 , u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~0 , u0|mm_interconnect_0|cmd_mux_015|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~1 , u0|mm_interconnect_0|cmd_mux_015|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[40] , u0|mm_interconnect_0|cmd_mux_015|src_data[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[39] , u0|mm_interconnect_0|cmd_mux_015|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[41] , u0|mm_interconnect_0|cmd_mux_015|src_data[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[38] , u0|mm_interconnect_0|cmd_mux_015|src_data[38], lab7, 1
instance = comp, \u0|timer_0|Equal2~0 , u0|timer_0|Equal2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~12 , u0|mm_interconnect_0|cmd_mux_015|src_payload~12, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[10]~feeder , u0|timer_0|period_halfword_1_register[10]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_wr_strobe , u0|timer_0|period_halfword_1_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[10] , u0|timer_0|period_halfword_1_register[10], lab7, 1
instance = comp, \u0|timer_0|Equal1~0 , u0|timer_0|Equal1~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe , u0|timer_0|period_halfword_0_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[10] , u0|timer_0|period_halfword_0_register[10], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~57 , u0|timer_0|read_mux_out[10]~57, lab7, 1
instance = comp, \u0|timer_0|Equal5~0 , u0|timer_0|Equal5~0, lab7, 1
instance = comp, \u0|timer_0|Equal6~0 , u0|timer_0|Equal6~0, lab7, 1
instance = comp, \u0|timer_0|internal_counter[0]~64 , u0|timer_0|internal_counter[0]~64, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~1 , u0|mm_interconnect_0|cmd_mux_015|src_payload~1, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0]~0 , u0|timer_0|period_halfword_0_register[0]~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0] , u0|timer_0|period_halfword_0_register[0], lab7, 1
instance = comp, \u0|timer_0|force_reload~0 , u0|timer_0|force_reload~0, lab7, 1
instance = comp, \u0|timer_0|force_reload~1 , u0|timer_0|force_reload~1, lab7, 1
instance = comp, \u0|timer_0|force_reload , u0|timer_0|force_reload, lab7, 1
instance = comp, \u0|timer_0|internal_counter[10]~84 , u0|timer_0|internal_counter[10]~84, lab7, 1
instance = comp, \u0|timer_0|internal_counter[11]~86 , u0|timer_0|internal_counter[11]~86, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~9 , u0|mm_interconnect_0|cmd_mux_015|src_payload~9, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[11] , u0|timer_0|period_halfword_0_register[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~2 , u0|mm_interconnect_0|cmd_mux_015|src_payload~2, lab7, 1
instance = comp, \u0|timer_0|Equal9~1 , u0|timer_0|Equal9~1, lab7, 1
instance = comp, \u0|timer_0|stop_strobe~0 , u0|timer_0|stop_strobe~0, lab7, 1
instance = comp, \u0|timer_0|control_register[1] , u0|timer_0|control_register[1], lab7, 1
instance = comp, \u0|timer_0|counter_is_running~0 , u0|timer_0|counter_is_running~0, lab7, 1
instance = comp, \u0|timer_0|counter_is_running~1 , u0|timer_0|counter_is_running~1, lab7, 1
instance = comp, \u0|timer_0|counter_is_running , u0|timer_0|counter_is_running, lab7, 1
instance = comp, \u0|timer_0|always0~1 , u0|timer_0|always0~1, lab7, 1
instance = comp, \u0|timer_0|internal_counter[11] , u0|timer_0|internal_counter[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[12]~88 , u0|timer_0|internal_counter[12]~88, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~11 , u0|mm_interconnect_0|cmd_mux_015|src_payload~11, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[12] , u0|timer_0|period_halfword_0_register[12], lab7, 1
instance = comp, \u0|timer_0|internal_counter[12] , u0|timer_0|internal_counter[12], lab7, 1
instance = comp, \u0|timer_0|internal_counter[13]~90 , u0|timer_0|internal_counter[13]~90, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~10 , u0|mm_interconnect_0|cmd_mux_015|src_payload~10, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[13] , u0|timer_0|period_halfword_0_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[13] , u0|timer_0|internal_counter[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[14]~92 , u0|timer_0|internal_counter[14]~92, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~7 , u0|mm_interconnect_0|cmd_mux_015|src_payload~7, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14]~4 , u0|timer_0|period_halfword_0_register[14]~4, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14] , u0|timer_0|period_halfword_0_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[14] , u0|timer_0|internal_counter[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[15]~94 , u0|timer_0|internal_counter[15]~94, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~8 , u0|mm_interconnect_0|cmd_mux_015|src_payload~8, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15]~5 , u0|timer_0|period_halfword_0_register[15]~5, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15] , u0|timer_0|period_halfword_0_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[15] , u0|timer_0|internal_counter[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[16]~96 , u0|timer_0|internal_counter[16]~96, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[0] , u0|timer_0|period_halfword_1_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[16] , u0|timer_0|internal_counter[16], lab7, 1
instance = comp, \u0|timer_0|internal_counter[17]~98 , u0|timer_0|internal_counter[17]~98, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[1] , u0|timer_0|period_halfword_1_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[17] , u0|timer_0|internal_counter[17], lab7, 1
instance = comp, \u0|timer_0|internal_counter[18]~100 , u0|timer_0|internal_counter[18]~100, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~3 , u0|mm_interconnect_0|cmd_mux_015|src_payload~3, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[2] , u0|timer_0|period_halfword_1_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[18] , u0|timer_0|internal_counter[18], lab7, 1
instance = comp, \u0|timer_0|internal_counter[19]~102 , u0|timer_0|internal_counter[19]~102, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~4 , u0|mm_interconnect_0|cmd_mux_015|src_payload~4, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[3] , u0|timer_0|period_halfword_1_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[19] , u0|timer_0|internal_counter[19], lab7, 1
instance = comp, \u0|timer_0|internal_counter[20]~104 , u0|timer_0|internal_counter[20]~104, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~5 , u0|mm_interconnect_0|cmd_mux_015|src_payload~5, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[4] , u0|timer_0|period_halfword_1_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[20] , u0|timer_0|internal_counter[20], lab7, 1
instance = comp, \u0|timer_0|internal_counter[21]~106 , u0|timer_0|internal_counter[21]~106, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~6 , u0|mm_interconnect_0|cmd_mux_015|src_payload~6, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[5]~feeder , u0|timer_0|period_halfword_1_register[5]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[5] , u0|timer_0|period_halfword_1_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[21] , u0|timer_0|internal_counter[21], lab7, 1
instance = comp, \u0|timer_0|internal_counter[22]~108 , u0|timer_0|internal_counter[22]~108, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~16 , u0|mm_interconnect_0|cmd_mux_015|src_payload~16, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[6] , u0|timer_0|period_halfword_1_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[22] , u0|timer_0|internal_counter[22], lab7, 1
instance = comp, \u0|timer_0|internal_counter[23]~110 , u0|timer_0|internal_counter[23]~110, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~15 , u0|mm_interconnect_0|cmd_mux_015|src_payload~15, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[7]~feeder , u0|timer_0|period_halfword_1_register[7]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[7] , u0|timer_0|period_halfword_1_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[23] , u0|timer_0|internal_counter[23], lab7, 1
instance = comp, \u0|timer_0|Equal0~6 , u0|timer_0|Equal0~6, lab7, 1
instance = comp, \u0|timer_0|internal_counter[24]~112 , u0|timer_0|internal_counter[24]~112, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~14 , u0|mm_interconnect_0|cmd_mux_015|src_payload~14, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[8] , u0|timer_0|period_halfword_1_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[24] , u0|timer_0|internal_counter[24], lab7, 1
instance = comp, \u0|timer_0|internal_counter[25]~114 , u0|timer_0|internal_counter[25]~114, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~13 , u0|mm_interconnect_0|cmd_mux_015|src_payload~13, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[9] , u0|timer_0|period_halfword_1_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[25] , u0|timer_0|internal_counter[25], lab7, 1
instance = comp, \u0|timer_0|internal_counter[26]~116 , u0|timer_0|internal_counter[26]~116, lab7, 1
instance = comp, \u0|timer_0|internal_counter[26] , u0|timer_0|internal_counter[26], lab7, 1
instance = comp, \u0|timer_0|internal_counter[27]~118 , u0|timer_0|internal_counter[27]~118, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[11]~feeder , u0|timer_0|period_halfword_1_register[11]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[11] , u0|timer_0|period_halfword_1_register[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[27] , u0|timer_0|internal_counter[27], lab7, 1
instance = comp, \u0|timer_0|Equal0~7 , u0|timer_0|Equal0~7, lab7, 1
instance = comp, \u0|timer_0|internal_counter[28]~120 , u0|timer_0|internal_counter[28]~120, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[12]~feeder , u0|timer_0|period_halfword_1_register[12]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[12] , u0|timer_0|period_halfword_1_register[12], lab7, 1
instance = comp, \u0|timer_0|internal_counter[28] , u0|timer_0|internal_counter[28], lab7, 1
instance = comp, \u0|timer_0|internal_counter[29]~122 , u0|timer_0|internal_counter[29]~122, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[13]~feeder , u0|timer_0|period_halfword_1_register[13]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[13] , u0|timer_0|period_halfword_1_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[29] , u0|timer_0|internal_counter[29], lab7, 1
instance = comp, \u0|timer_0|internal_counter[30]~124 , u0|timer_0|internal_counter[30]~124, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[14] , u0|timer_0|period_halfword_1_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[30] , u0|timer_0|internal_counter[30], lab7, 1
instance = comp, \u0|timer_0|internal_counter[31]~126 , u0|timer_0|internal_counter[31]~126, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[15] , u0|timer_0|period_halfword_1_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[31] , u0|timer_0|internal_counter[31], lab7, 1
instance = comp, \u0|timer_0|Equal0~8 , u0|timer_0|Equal0~8, lab7, 1
instance = comp, \u0|timer_0|Equal0~5 , u0|timer_0|Equal0~5, lab7, 1
instance = comp, \u0|timer_0|Equal0~9 , u0|timer_0|Equal0~9, lab7, 1
instance = comp, \u0|timer_0|Equal0~2 , u0|timer_0|Equal0~2, lab7, 1
instance = comp, \u0|timer_0|Equal0~3 , u0|timer_0|Equal0~3, lab7, 1
instance = comp, \u0|timer_0|Equal0~0 , u0|timer_0|Equal0~0, lab7, 1
instance = comp, \u0|timer_0|Equal0~1 , u0|timer_0|Equal0~1, lab7, 1
instance = comp, \u0|timer_0|Equal0~4 , u0|timer_0|Equal0~4, lab7, 1
instance = comp, \u0|timer_0|internal_counter[32]~128 , u0|timer_0|internal_counter[32]~128, lab7, 1
instance = comp, \u0|timer_0|Equal3~0 , u0|timer_0|Equal3~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_wr_strobe , u0|timer_0|period_halfword_2_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[0] , u0|timer_0|period_halfword_2_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[32] , u0|timer_0|internal_counter[32], lab7, 1
instance = comp, \u0|timer_0|internal_counter[33]~130 , u0|timer_0|internal_counter[33]~130, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[1] , u0|timer_0|period_halfword_2_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[33] , u0|timer_0|internal_counter[33], lab7, 1
instance = comp, \u0|timer_0|internal_counter[34]~132 , u0|timer_0|internal_counter[34]~132, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[2] , u0|timer_0|period_halfword_2_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[34] , u0|timer_0|internal_counter[34], lab7, 1
instance = comp, \u0|timer_0|internal_counter[35]~134 , u0|timer_0|internal_counter[35]~134, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[3] , u0|timer_0|period_halfword_2_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[35] , u0|timer_0|internal_counter[35], lab7, 1
instance = comp, \u0|timer_0|internal_counter[36]~136 , u0|timer_0|internal_counter[36]~136, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[4] , u0|timer_0|period_halfword_2_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[36] , u0|timer_0|internal_counter[36], lab7, 1
instance = comp, \u0|timer_0|internal_counter[37]~138 , u0|timer_0|internal_counter[37]~138, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[5] , u0|timer_0|period_halfword_2_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[37] , u0|timer_0|internal_counter[37], lab7, 1
instance = comp, \u0|timer_0|internal_counter[38]~140 , u0|timer_0|internal_counter[38]~140, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[6] , u0|timer_0|period_halfword_2_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[38] , u0|timer_0|internal_counter[38], lab7, 1
instance = comp, \u0|timer_0|internal_counter[39]~142 , u0|timer_0|internal_counter[39]~142, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[7] , u0|timer_0|period_halfword_2_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[39] , u0|timer_0|internal_counter[39], lab7, 1
instance = comp, \u0|timer_0|internal_counter[40]~144 , u0|timer_0|internal_counter[40]~144, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[8]~feeder , u0|timer_0|period_halfword_2_register[8]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[8] , u0|timer_0|period_halfword_2_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[40] , u0|timer_0|internal_counter[40], lab7, 1
instance = comp, \u0|timer_0|internal_counter[41]~146 , u0|timer_0|internal_counter[41]~146, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[9] , u0|timer_0|period_halfword_2_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[41] , u0|timer_0|internal_counter[41], lab7, 1
instance = comp, \u0|timer_0|internal_counter[42]~148 , u0|timer_0|internal_counter[42]~148, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[10]~feeder , u0|timer_0|period_halfword_2_register[10]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[10] , u0|timer_0|period_halfword_2_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[42] , u0|timer_0|internal_counter[42], lab7, 1
instance = comp, \u0|timer_0|internal_counter[43]~150 , u0|timer_0|internal_counter[43]~150, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[11] , u0|timer_0|period_halfword_2_register[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[43] , u0|timer_0|internal_counter[43], lab7, 1
instance = comp, \u0|timer_0|Equal0~12 , u0|timer_0|Equal0~12, lab7, 1
instance = comp, \u0|timer_0|internal_counter[44]~152 , u0|timer_0|internal_counter[44]~152, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[12] , u0|timer_0|period_halfword_2_register[12], lab7, 1
instance = comp, \u0|timer_0|internal_counter[44] , u0|timer_0|internal_counter[44], lab7, 1
instance = comp, \u0|timer_0|internal_counter[45]~154 , u0|timer_0|internal_counter[45]~154, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[13]~feeder , u0|timer_0|period_halfword_2_register[13]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[13] , u0|timer_0|period_halfword_2_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[45] , u0|timer_0|internal_counter[45], lab7, 1
instance = comp, \u0|timer_0|internal_counter[46]~156 , u0|timer_0|internal_counter[46]~156, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[14] , u0|timer_0|period_halfword_2_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[46] , u0|timer_0|internal_counter[46], lab7, 1
instance = comp, \u0|timer_0|internal_counter[47]~158 , u0|timer_0|internal_counter[47]~158, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[15] , u0|timer_0|period_halfword_2_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[47] , u0|timer_0|internal_counter[47], lab7, 1
instance = comp, \u0|timer_0|Equal0~13 , u0|timer_0|Equal0~13, lab7, 1
instance = comp, \u0|timer_0|Equal0~11 , u0|timer_0|Equal0~11, lab7, 1
instance = comp, \u0|timer_0|Equal0~10 , u0|timer_0|Equal0~10, lab7, 1
instance = comp, \u0|timer_0|Equal0~14 , u0|timer_0|Equal0~14, lab7, 1
instance = comp, \u0|timer_0|internal_counter[48]~160 , u0|timer_0|internal_counter[48]~160, lab7, 1
instance = comp, \u0|timer_0|Equal4~0 , u0|timer_0|Equal4~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_wr_strobe , u0|timer_0|period_halfword_3_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[0] , u0|timer_0|period_halfword_3_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[48] , u0|timer_0|internal_counter[48], lab7, 1
instance = comp, \u0|timer_0|internal_counter[49]~162 , u0|timer_0|internal_counter[49]~162, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[1] , u0|timer_0|period_halfword_3_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[49] , u0|timer_0|internal_counter[49], lab7, 1
instance = comp, \u0|timer_0|internal_counter[50]~164 , u0|timer_0|internal_counter[50]~164, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[2] , u0|timer_0|period_halfword_3_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[50] , u0|timer_0|internal_counter[50], lab7, 1
instance = comp, \u0|timer_0|internal_counter[51]~166 , u0|timer_0|internal_counter[51]~166, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[3] , u0|timer_0|period_halfword_3_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[51] , u0|timer_0|internal_counter[51], lab7, 1
instance = comp, \u0|timer_0|internal_counter[52]~168 , u0|timer_0|internal_counter[52]~168, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[4]~feeder , u0|timer_0|period_halfword_3_register[4]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[4] , u0|timer_0|period_halfword_3_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[52] , u0|timer_0|internal_counter[52], lab7, 1
instance = comp, \u0|timer_0|internal_counter[53]~170 , u0|timer_0|internal_counter[53]~170, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[5] , u0|timer_0|period_halfword_3_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[53] , u0|timer_0|internal_counter[53], lab7, 1
instance = comp, \u0|timer_0|internal_counter[54]~172 , u0|timer_0|internal_counter[54]~172, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[6] , u0|timer_0|period_halfword_3_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[54] , u0|timer_0|internal_counter[54], lab7, 1
instance = comp, \u0|timer_0|internal_counter[55]~174 , u0|timer_0|internal_counter[55]~174, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[7] , u0|timer_0|period_halfword_3_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[55] , u0|timer_0|internal_counter[55], lab7, 1
instance = comp, \u0|timer_0|Equal0~16 , u0|timer_0|Equal0~16, lab7, 1
instance = comp, \u0|timer_0|internal_counter[56]~176 , u0|timer_0|internal_counter[56]~176, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[8] , u0|timer_0|period_halfword_3_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[56] , u0|timer_0|internal_counter[56], lab7, 1
instance = comp, \u0|timer_0|internal_counter[57]~178 , u0|timer_0|internal_counter[57]~178, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[9] , u0|timer_0|period_halfword_3_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[57] , u0|timer_0|internal_counter[57], lab7, 1
instance = comp, \u0|timer_0|internal_counter[58]~180 , u0|timer_0|internal_counter[58]~180, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[10] , u0|timer_0|period_halfword_3_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[58] , u0|timer_0|internal_counter[58], lab7, 1
instance = comp, \u0|timer_0|internal_counter[59]~182 , u0|timer_0|internal_counter[59]~182, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[11] , u0|timer_0|period_halfword_3_register[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[59] , u0|timer_0|internal_counter[59], lab7, 1
instance = comp, \u0|timer_0|internal_counter[60]~184 , u0|timer_0|internal_counter[60]~184, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[12] , u0|timer_0|period_halfword_3_register[12], lab7, 1
instance = comp, \u0|timer_0|internal_counter[60] , u0|timer_0|internal_counter[60], lab7, 1
instance = comp, \u0|timer_0|internal_counter[61]~186 , u0|timer_0|internal_counter[61]~186, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[13] , u0|timer_0|period_halfword_3_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[61] , u0|timer_0|internal_counter[61], lab7, 1
instance = comp, \u0|timer_0|internal_counter[62]~188 , u0|timer_0|internal_counter[62]~188, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[14] , u0|timer_0|period_halfword_3_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[62] , u0|timer_0|internal_counter[62], lab7, 1
instance = comp, \u0|timer_0|internal_counter[63]~190 , u0|timer_0|internal_counter[63]~190, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[15] , u0|timer_0|period_halfword_3_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[63] , u0|timer_0|internal_counter[63], lab7, 1
instance = comp, \u0|timer_0|Equal0~18 , u0|timer_0|Equal0~18, lab7, 1
instance = comp, \u0|timer_0|Equal0~15 , u0|timer_0|Equal0~15, lab7, 1
instance = comp, \u0|timer_0|Equal0~17 , u0|timer_0|Equal0~17, lab7, 1
instance = comp, \u0|timer_0|Equal0~19 , u0|timer_0|Equal0~19, lab7, 1
instance = comp, \u0|timer_0|Equal0~20 , u0|timer_0|Equal0~20, lab7, 1
instance = comp, \u0|timer_0|always0~0 , u0|timer_0|always0~0, lab7, 1
instance = comp, \u0|timer_0|internal_counter[0] , u0|timer_0|internal_counter[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[1]~66 , u0|timer_0|internal_counter[1]~66, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1]~1 , u0|timer_0|period_halfword_0_register[1]~1, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1] , u0|timer_0|period_halfword_0_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[1] , u0|timer_0|internal_counter[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[2]~68 , u0|timer_0|internal_counter[2]~68, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2]~2 , u0|timer_0|period_halfword_0_register[2]~2, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2] , u0|timer_0|period_halfword_0_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[2] , u0|timer_0|internal_counter[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[3]~70 , u0|timer_0|internal_counter[3]~70, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3]~3 , u0|timer_0|period_halfword_0_register[3]~3, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3] , u0|timer_0|period_halfword_0_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[3] , u0|timer_0|internal_counter[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[4]~72 , u0|timer_0|internal_counter[4]~72, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[4]~feeder , u0|timer_0|period_halfword_0_register[4]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[4] , u0|timer_0|period_halfword_0_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[4] , u0|timer_0|internal_counter[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[5]~74 , u0|timer_0|internal_counter[5]~74, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[5] , u0|timer_0|period_halfword_0_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[5] , u0|timer_0|internal_counter[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[6]~76 , u0|timer_0|internal_counter[6]~76, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6]~8 , u0|timer_0|period_halfword_0_register[6]~8, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6] , u0|timer_0|period_halfword_0_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[6] , u0|timer_0|internal_counter[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[7]~78 , u0|timer_0|internal_counter[7]~78, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[7] , u0|timer_0|period_halfword_0_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[7] , u0|timer_0|internal_counter[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[8]~80 , u0|timer_0|internal_counter[8]~80, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8]~7 , u0|timer_0|period_halfword_0_register[8]~7, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8] , u0|timer_0|period_halfword_0_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[8] , u0|timer_0|internal_counter[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[9]~82 , u0|timer_0|internal_counter[9]~82, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9]~6 , u0|timer_0|period_halfword_0_register[9]~6, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9] , u0|timer_0|period_halfword_0_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[9] , u0|timer_0|internal_counter[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[10] , u0|timer_0|internal_counter[10], lab7, 1
instance = comp, \u0|timer_0|snap_strobe~0 , u0|timer_0|snap_strobe~0, lab7, 1
instance = comp, \u0|timer_0|snap_strobe~1 , u0|timer_0|snap_strobe~1, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[10] , u0|timer_0|counter_snapshot[10], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[26] , u0|timer_0|counter_snapshot[26], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~59 , u0|timer_0|read_mux_out[10]~59, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~58 , u0|timer_0|read_mux_out[10]~58, lab7, 1
instance = comp, \u0|timer_0|Equal8~0 , u0|timer_0|Equal8~0, lab7, 1
instance = comp, \u0|timer_0|Equal7~0 , u0|timer_0|Equal7~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[42] , u0|timer_0|counter_snapshot[42], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[58]~feeder , u0|timer_0|counter_snapshot[58]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[58] , u0|timer_0|counter_snapshot[58], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~60 , u0|timer_0|read_mux_out[10]~60, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~61 , u0|timer_0|read_mux_out[10]~61, lab7, 1
instance = comp, \u0|timer_0|readdata[10] , u0|timer_0|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|usb_irq|read_mux_out~1 , u0|usb_irq|read_mux_out~1, lab7, 1
instance = comp, \u0|usb_irq|read_mux_out~0 , u0|usb_irq|read_mux_out~0, lab7, 1
instance = comp, \u0|leds_pio|Equal0~0 , u0|leds_pio|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|leds_pio|always0~4 , u0|leds_pio|always0~4, lab7, 1
instance = comp, \u0|leds_pio|always0~2 , u0|leds_pio|always0~2, lab7, 1
instance = comp, \u0|leds_pio|always0~3 , u0|leds_pio|always0~3, lab7, 1
instance = comp, \u0|leds_pio|data_out[10] , u0|leds_pio|data_out[10], lab7, 1
instance = comp, \u0|leds_pio|readdata[10] , u0|leds_pio|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~20 , u0|mm_interconnect_0|rsp_mux_001|src_payload~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_022|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_022|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_data[67] , u0|mm_interconnect_0|cmd_mux_022|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|spi0_spi_control_port_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_022|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_022|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_data[40] , u0|mm_interconnect_0|cmd_mux_022|src_data[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~0 , u0|mm_interconnect_0|cmd_mux_022|src_payload~0, lab7, 1
instance = comp, \u0|spi0|p1_wr_strobe~0 , u0|spi0|p1_wr_strobe~0, lab7, 1
instance = comp, \u0|spi0|p1_wr_strobe~1 , u0|spi0|p1_wr_strobe~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|spi0_spi_control_port_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|Add0~0 , u0|mm_interconnect_0|spi0_spi_control_port_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|wait_latency_counter~1 , u0|mm_interconnect_0|spi0_spi_control_port_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|wait_latency_counter[1] , u0|mm_interconnect_0|spi0_spi_control_port_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|spi0|p1_wr_strobe~2 , u0|spi0|p1_wr_strobe~2, lab7, 1
instance = comp, \u0|spi0|wr_strobe , u0|spi0|wr_strobe, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_data[39] , u0|mm_interconnect_0|cmd_mux_022|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_data[38] , u0|mm_interconnect_0|cmd_mux_022|src_data[38], lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_wr_strobe , u0|spi0|endofpacketvalue_wr_strobe, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[10] , u0|spi0|endofpacketvalue_reg[10], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[10]~23 , u0|spi0|p1_data_to_cpu[10]~23, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[10]~feeder , u0|spi0|spi_slave_select_holding_reg[10]~feeder, lab7, 1
instance = comp, \u0|spi0|slaveselect_wr_strobe~0 , u0|spi0|slaveselect_wr_strobe~0, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[10] , u0|spi0|spi_slave_select_holding_reg[10], lab7, 1
instance = comp, \u0|spi0|Add1~0 , u0|spi0|Add1~0, lab7, 1
instance = comp, \u0|spi0|p1_slowcount[0]~1 , u0|spi0|p1_slowcount[0]~1, lab7, 1
instance = comp, \u0|spi0|slowcount[0] , u0|spi0|slowcount[0], lab7, 1
instance = comp, \u0|spi0|p1_slowcount[1]~3 , u0|spi0|p1_slowcount[1]~3, lab7, 1
instance = comp, \u0|spi0|slowcount[1] , u0|spi0|slowcount[1], lab7, 1
instance = comp, \u0|spi0|Add0~1 , u0|spi0|Add0~1, lab7, 1
instance = comp, \u0|spi0|p1_slowcount[2]~2 , u0|spi0|p1_slowcount[2]~2, lab7, 1
instance = comp, \u0|spi0|slowcount[2] , u0|spi0|slowcount[2], lab7, 1
instance = comp, \u0|spi0|Add0~0 , u0|spi0|Add0~0, lab7, 1
instance = comp, \u0|spi0|p1_slowcount[3]~0 , u0|spi0|p1_slowcount[3]~0, lab7, 1
instance = comp, \u0|spi0|slowcount[3] , u0|spi0|slowcount[3], lab7, 1
instance = comp, \u0|spi0|Equal2~0 , u0|spi0|Equal2~0, lab7, 1
instance = comp, \u0|spi0|always11~0 , u0|spi0|always11~0, lab7, 1
instance = comp, \u0|spi0|state[0] , u0|spi0|state[0], lab7, 1
instance = comp, \u0|spi0|Add1~2 , u0|spi0|Add1~2, lab7, 1
instance = comp, \u0|spi0|Add1~6 , u0|spi0|Add1~6, lab7, 1
instance = comp, \u0|spi0|Add1~8 , u0|spi0|Add1~8, lab7, 1
instance = comp, \u0|spi0|state~0 , u0|spi0|state~0, lab7, 1
instance = comp, \u0|spi0|state[4] , u0|spi0|state[4], lab7, 1
instance = comp, \u0|spi0|state~1 , u0|spi0|state~1, lab7, 1
instance = comp, \u0|spi0|state[1] , u0|spi0|state[1], lab7, 1
instance = comp, \u0|spi0|Add1~4 , u0|spi0|Add1~4, lab7, 1
instance = comp, \u0|spi0|state[2] , u0|spi0|state[2], lab7, 1
instance = comp, \u0|spi0|state[3] , u0|spi0|state[3], lab7, 1
instance = comp, \u0|spi0|Equal9~0 , u0|spi0|Equal9~0, lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[5]~0 , u0|spi0|rx_holding_reg[5]~0, lab7, 1
instance = comp, \u0|spi0|p1_data_wr_strobe , u0|spi0|p1_data_wr_strobe, lab7, 1
instance = comp, \u0|spi0|data_wr_strobe , u0|spi0|data_wr_strobe, lab7, 1
instance = comp, \u0|spi0|tx_holding_primed~0 , u0|spi0|tx_holding_primed~0, lab7, 1
instance = comp, \u0|spi0|tx_holding_primed , u0|spi0|tx_holding_primed, lab7, 1
instance = comp, \u0|spi0|transmitting~0 , u0|spi0|transmitting~0, lab7, 1
instance = comp, \u0|spi0|transmitting , u0|spi0|transmitting, lab7, 1
instance = comp, \u0|spi0|write_shift_reg~0 , u0|spi0|write_shift_reg~0, lab7, 1
instance = comp, \u0|spi0|SSO_reg~feeder , u0|spi0|SSO_reg~feeder, lab7, 1
instance = comp, \u0|spi0|control_wr_strobe , u0|spi0|control_wr_strobe, lab7, 1
instance = comp, \u0|spi0|SSO_reg , u0|spi0|SSO_reg, lab7, 1
instance = comp, \u0|spi0|always6~0 , u0|spi0|always6~0, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[10] , u0|spi0|spi_slave_select_reg[10], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[10]~22 , u0|spi0|p1_data_to_cpu[10]~22, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[10]~24 , u0|spi0|p1_data_to_cpu[10]~24, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[10] , u0|spi0|data_to_cpu[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[10] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal7~0 , u0|mm_interconnect_0|router_001|Equal7~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~2 , u0|mm_interconnect_0|router_001|always1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~3 , u0|mm_interconnect_0|router_001|always1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src20_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src20_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0 , u0|mm_interconnect_0|router|always1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|src_valid~4 , u0|mm_interconnect_0|cmd_mux_021|src_valid~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|src_valid~2 , u0|mm_interconnect_0|cmd_mux_021|src_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_021|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_021|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|src_valid~3 , u0|mm_interconnect_0|cmd_mux_021|src_valid~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|WideOr1 , u0|mm_interconnect_0|cmd_mux_021|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|src_data[67] , u0|mm_interconnect_0|cmd_mux_021|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent|m0_write~0 , u0|mm_interconnect_0|sw_digits_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[0]~3 , u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|Add0~0 , u0|mm_interconnect_0|sw_digits_s1_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter~5 , u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|sw_digits_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sw_digits_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|sw_digits_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sw_digits_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent|cp_ready~0 , u0|mm_interconnect_0|sw_digits_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|update_grant~0 , u0|mm_interconnect_0|cmd_mux_021|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_021|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|packet_in_progress , u0|mm_interconnect_0|cmd_mux_021|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|update_grant~1 , u0|mm_interconnect_0|cmd_mux_021|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_021|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_021|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_021|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_021|saved_grant[1], lab7, 1
instance = comp, \u0|sw_digits|Equal0~0 , u0|sw_digits|Equal0~0, lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[10] , u0|sw_digits|read_mux_out[10], lab7, 1
instance = comp, \u0|sw_digits|readdata[10] , u0|sw_digits|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sw_digits_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_021|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_021|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~33 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~34 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~35 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[10]~97 , u0|nios2_gen2_0|cpu|F_iw[10]~97, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10] , u0|nios2_gen2_0|cpu|D_iw[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20] , u0|nios2_gen2_0|cpu|E_src2[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~7 , u0|nios2_gen2_0|cpu|Add1~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~8 , u0|nios2_gen2_0|cpu|E_src2[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19] , u0|nios2_gen2_0|cpu|E_src2[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~8 , u0|nios2_gen2_0|cpu|Add1~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]~8 , u0|nios2_gen2_0|cpu|E_src1[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~9 , u0|nios2_gen2_0|cpu|E_src2[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18] , u0|nios2_gen2_0|cpu|E_src2[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~9 , u0|nios2_gen2_0|cpu|Add1~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]~9 , u0|nios2_gen2_0|cpu|E_src1[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~10 , u0|nios2_gen2_0|cpu|E_src2[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17] , u0|nios2_gen2_0|cpu|E_src2[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~10 , u0|nios2_gen2_0|cpu|Add1~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]~12 , u0|nios2_gen2_0|cpu|E_src1[15]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26 , u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15] , u0|nios2_gen2_0|cpu|E_src1[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~60 , u0|nios2_gen2_0|cpu|Add1~60, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~62 , u0|nios2_gen2_0|cpu|Add1~62, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~64 , u0|nios2_gen2_0|cpu|Add1~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~66 , u0|nios2_gen2_0|cpu|Add1~66, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~15 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16] , u0|nios2_gen2_0|cpu|F_pc[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28 , u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30 , u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~16 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15] , u0|nios2_gen2_0|cpu|F_pc[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32 , u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18] , u0|nios2_gen2_0|cpu|E_src1[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~68 , u0|nios2_gen2_0|cpu|Add1~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~14 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[17] , u0|nios2_gen2_0|cpu|F_pc[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34 , u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19] , u0|nios2_gen2_0|cpu|E_src1[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~70 , u0|nios2_gen2_0|cpu|Add1~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~13 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18] , u0|nios2_gen2_0|cpu|F_pc[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36 , u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20] , u0|nios2_gen2_0|cpu|E_src1[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~72 , u0|nios2_gen2_0|cpu|Add1~72, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~12 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[19] , u0|nios2_gen2_0|cpu|F_pc[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38 , u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21] , u0|nios2_gen2_0|cpu|E_src1[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~74 , u0|nios2_gen2_0|cpu|Add1~74, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~11 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[20] , u0|nios2_gen2_0|cpu|F_pc[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40 , u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22] , u0|nios2_gen2_0|cpu|E_src1[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~76 , u0|nios2_gen2_0|cpu|Add1~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~10 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21] , u0|nios2_gen2_0|cpu|F_pc[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42 , u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23] , u0|nios2_gen2_0|cpu|E_src1[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~78 , u0|nios2_gen2_0|cpu|Add1~78, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~80 , u0|nios2_gen2_0|cpu|Add1~80, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~82 , u0|nios2_gen2_0|cpu|Add1~82, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~84 , u0|nios2_gen2_0|cpu|Add1~84, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~90 , u0|nios2_gen2_0|cpu|Add1~90, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~92 , u0|nios2_gen2_0|cpu|Add1~92, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~94 , u0|nios2_gen2_0|cpu|Add1~94, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~96 , u0|nios2_gen2_0|cpu|Add1~96, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[31]~26 , u0|nios2_gen2_0|cpu|E_logic_result[31]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31]~28 , u0|nios2_gen2_0|cpu|W_alu_result[31]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31] , u0|nios2_gen2_0|cpu|W_alu_result[31], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a29 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~28 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~28, lab7, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, lab7, 1
instance = comp, \u0|sdram|za_data[15] , u0|sdram|za_data[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~29 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~30 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~31 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~36 , u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[30]~17 , u0|nios2_gen2_0|cpu|R_src1[30]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30] , u0|nios2_gen2_0|cpu|E_src1[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[30]~27 , u0|nios2_gen2_0|cpu|E_logic_result[30]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30]~29 , u0|nios2_gen2_0|cpu|W_alu_result[30]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30] , u0|nios2_gen2_0|cpu|W_alu_result[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 , u0|mm_interconnect_0|cmd_mux_002|src_payload~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[35] , u0|mm_interconnect_0|cmd_mux_002|src_data[35], lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a30 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a30, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~23 , u0|mm_interconnect_0|cmd_mux_004|src_payload~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~22 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~21 , u0|mm_interconnect_0|cmd_mux_004|src_payload~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~20 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~20 , u0|mm_interconnect_0|cmd_mux_004|src_payload~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[35] , u0|mm_interconnect_0|cmd_mux_004|src_data[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~22 , u0|mm_interconnect_0|cmd_mux_004|src_payload~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~21 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a24 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~33 , u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[29]~18 , u0|nios2_gen2_0|cpu|R_src1[29]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29] , u0|nios2_gen2_0|cpu|E_src1[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[29]~28 , u0|nios2_gen2_0|cpu|E_logic_result[29]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29]~31 , u0|nios2_gen2_0|cpu|W_alu_result[29]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29] , u0|nios2_gen2_0|cpu|W_alu_result[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25, lab7, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, lab7, 1
instance = comp, \u0|sdram|za_data[13] , u0|sdram|za_data[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~35 , u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~14 , u0|nios2_gen2_0|cpu|E_src2[28]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28] , u0|nios2_gen2_0|cpu|E_src2[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~89 , u0|nios2_gen2_0|cpu|Add1~89, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~29 , u0|nios2_gen2_0|cpu|E_logic_result[28]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28]~30 , u0|nios2_gen2_0|cpu|W_alu_result[28]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28] , u0|nios2_gen2_0|cpu|W_alu_result[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20, lab7, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, lab7, 1
instance = comp, \u0|sdram|za_data[12] , u0|sdram|za_data[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~34 , u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27]~0 , u0|nios2_gen2_0|cpu|E_src1[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~31 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~6 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[25] , u0|nios2_gen2_0|cpu|F_pc[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48 , u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50 , u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27] , u0|nios2_gen2_0|cpu|E_src1[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~0 , u0|nios2_gen2_0|cpu|E_logic_result[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27]~0 , u0|nios2_gen2_0|cpu|W_alu_result[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27] , u0|nios2_gen2_0|cpu|W_alu_result[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 , u0|mm_interconnect_0|cmd_mux_002|src_payload~23, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a27 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a27, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0, lab7, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, lab7, 1
instance = comp, \u0|sdram|za_data[11] , u0|sdram|za_data[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~17 , u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]~3 , u0|nios2_gen2_0|cpu|d_writedata[30]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30] , u0|nios2_gen2_0|cpu|d_writedata[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12, lab7, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, lab7, 1
instance = comp, \u0|sdram|za_data[8] , u0|sdram|za_data[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~3 , u0|nios2_gen2_0|cpu|E_logic_result[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24]~3 , u0|nios2_gen2_0|cpu|W_alu_result[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24] , u0|nios2_gen2_0|cpu|W_alu_result[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~20 , u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]~13 , u0|nios2_gen2_0|cpu|E_src1[14]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14] , u0|nios2_gen2_0|cpu|E_src1[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[14]~13 , u0|nios2_gen2_0|cpu|E_logic_result[14]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14]~13 , u0|nios2_gen2_0|cpu|W_alu_result[14]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14] , u0|nios2_gen2_0|cpu|W_alu_result[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~6 , u0|mm_interconnect_0|cmd_demux|WideOr0~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal20~1 , u0|mm_interconnect_0|router|Equal20~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9 , u0|mm_interconnect_0|rsp_mux|src_payload~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a22 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a22, lab7, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, lab7, 1
instance = comp, \u0|sdram|za_data[7] , u0|sdram|za_data[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10 , u0|mm_interconnect_0|rsp_mux|src_payload~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11 , u0|mm_interconnect_0|rsp_mux|src_payload~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~4 , u0|nios2_gen2_0|cpu|E_logic_result[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23]~4 , u0|nios2_gen2_0|cpu|W_alu_result[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23] , u0|nios2_gen2_0|cpu|W_alu_result[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~21 , u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[22]~11 , u0|nios2_gen2_0|cpu|E_st_data[22]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22] , u0|nios2_gen2_0|cpu|d_writedata[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 , u0|mm_interconnect_0|cmd_mux_002|src_payload~5, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a22 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a22, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12 , u0|mm_interconnect_0|rsp_mux|src_payload~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13 , u0|mm_interconnect_0|rsp_mux|src_payload~13, lab7, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, lab7, 1
instance = comp, \u0|sdram|za_data[6] , u0|sdram|za_data[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14 , u0|mm_interconnect_0|rsp_mux|src_payload~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15 , u0|mm_interconnect_0|rsp_mux|src_payload~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~5 , u0|nios2_gen2_0|cpu|E_logic_result[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22]~5 , u0|nios2_gen2_0|cpu|W_alu_result[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22] , u0|nios2_gen2_0|cpu|W_alu_result[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~22 , u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]~6 , u0|nios2_gen2_0|cpu|d_writedata[27]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27] , u0|nios2_gen2_0|cpu|d_writedata[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~24 , u0|mm_interconnect_0|cmd_mux_004|src_payload~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~23 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~10 , u0|mm_interconnect_0|cmd_mux_004|src_payload~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~8 , u0|mm_interconnect_0|cmd_mux_004|src_payload~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~28 , u0|mm_interconnect_0|cmd_mux_004|src_payload~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~27 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~29 , u0|mm_interconnect_0|cmd_mux_004|src_payload~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~28 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~11 , u0|mm_interconnect_0|cmd_mux_004|src_payload~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~3 , u0|mm_interconnect_0|cmd_mux_004|src_payload~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 , u0|mm_interconnect_0|cmd_mux_002|src_payload~17, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a21 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a21, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[21], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16 , u0|mm_interconnect_0|rsp_mux|src_payload~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17 , u0|mm_interconnect_0|rsp_mux|src_payload~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a20 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a20, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18 , u0|mm_interconnect_0|rsp_mux|src_payload~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19 , u0|mm_interconnect_0|rsp_mux|src_payload~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~6 , u0|nios2_gen2_0|cpu|E_logic_result[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21]~6 , u0|nios2_gen2_0|cpu|W_alu_result[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21] , u0|nios2_gen2_0|cpu|W_alu_result[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~23 , u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[18]~13 , u0|nios2_gen2_0|cpu|E_st_data[18]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18] , u0|nios2_gen2_0|cpu|d_writedata[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~31 , u0|mm_interconnect_0|cmd_mux_006|src_payload~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 , u0|mm_interconnect_0|cmd_mux_002|src_payload~29, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a20 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a20, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20 , u0|mm_interconnect_0|rsp_mux|src_payload~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21 , u0|mm_interconnect_0|rsp_mux|src_payload~21, lab7, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, lab7, 1
instance = comp, \u0|sdram|za_data[4] , u0|sdram|za_data[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22 , u0|mm_interconnect_0|rsp_mux|src_payload~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23 , u0|mm_interconnect_0|rsp_mux|src_payload~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~7 , u0|nios2_gen2_0|cpu|E_logic_result[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20]~7 , u0|nios2_gen2_0|cpu|W_alu_result[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20] , u0|nios2_gen2_0|cpu|W_alu_result[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~24 , u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[19]~14 , u0|nios2_gen2_0|cpu|E_st_data[19]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19] , u0|nios2_gen2_0|cpu|d_writedata[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 , u0|mm_interconnect_0|cmd_mux_002|src_payload~30, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a19 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a19, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24 , u0|mm_interconnect_0|rsp_mux|src_payload~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25 , u0|mm_interconnect_0|rsp_mux|src_payload~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a18 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a18, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26 , u0|mm_interconnect_0|rsp_mux|src_payload~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27 , u0|mm_interconnect_0|rsp_mux|src_payload~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~8 , u0|nios2_gen2_0|cpu|E_logic_result[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19]~8 , u0|nios2_gen2_0|cpu|W_alu_result[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19] , u0|nios2_gen2_0|cpu|W_alu_result[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~25 , u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[17]~12 , u0|nios2_gen2_0|cpu|E_st_data[17]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17] , u0|nios2_gen2_0|cpu|d_writedata[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~18 , u0|mm_interconnect_0|cmd_mux_006|src_payload~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 , u0|mm_interconnect_0|cmd_mux_002|src_payload~31, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a18 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a18, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28 , u0|mm_interconnect_0|rsp_mux|src_payload~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29 , u0|mm_interconnect_0|rsp_mux|src_payload~29, lab7, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, lab7, 1
instance = comp, \u0|sdram|za_data[2] , u0|sdram|za_data[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30 , u0|mm_interconnect_0|rsp_mux|src_payload~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31 , u0|mm_interconnect_0|rsp_mux|src_payload~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~9 , u0|nios2_gen2_0|cpu|E_logic_result[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18]~9 , u0|nios2_gen2_0|cpu|W_alu_result[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18] , u0|nios2_gen2_0|cpu|W_alu_result[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~26 , u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]~10 , u0|nios2_gen2_0|cpu|E_src1[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17] , u0|nios2_gen2_0|cpu|E_src1[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~10 , u0|nios2_gen2_0|cpu|E_logic_result[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17]~10 , u0|nios2_gen2_0|cpu|W_alu_result[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17]~feeder , u0|nios2_gen2_0|cpu|W_alu_result[17]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17] , u0|nios2_gen2_0|cpu|W_alu_result[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~33 , u0|mm_interconnect_0|rsp_mux|src_payload~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32 , u0|mm_interconnect_0|rsp_mux|src_payload~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a16 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a16, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~34 , u0|mm_interconnect_0|rsp_mux|src_payload~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~35 , u0|mm_interconnect_0|rsp_mux|src_payload~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~27 , u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[16]~15 , u0|nios2_gen2_0|cpu|E_st_data[16]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16] , u0|nios2_gen2_0|cpu|d_writedata[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~15 , u0|mm_interconnect_0|cmd_mux_006|src_payload~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 , u0|mm_interconnect_0|cmd_mux_002|src_payload~15, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a16 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a16, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~36 , u0|mm_interconnect_0|rsp_mux|src_payload~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~37 , u0|mm_interconnect_0|rsp_mux|src_payload~37, lab7, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, lab7, 1
instance = comp, \u0|sdram|za_data[0] , u0|sdram|za_data[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~38 , u0|mm_interconnect_0|rsp_mux|src_payload~38, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~39 , u0|mm_interconnect_0|rsp_mux|src_payload~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~28 , u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]~1 , u0|nios2_gen2_0|cpu|d_writedata[24]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24] , u0|nios2_gen2_0|cpu|d_writedata[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~7 , u0|mm_interconnect_0|cmd_mux_006|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_015|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_015|src0_valid~0, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~37 , u0|timer_0|read_mux_out[15]~37, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[47] , u0|timer_0|counter_snapshot[47], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[63]~feeder , u0|timer_0|counter_snapshot[63]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[63] , u0|timer_0|counter_snapshot[63], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~40 , u0|timer_0|read_mux_out[15]~40, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~38 , u0|timer_0|read_mux_out[15]~38, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[31] , u0|timer_0|counter_snapshot[31], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[15]~5 , u0|timer_0|counter_snapshot[15]~5, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[15] , u0|timer_0|counter_snapshot[15], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~39 , u0|timer_0|read_mux_out[15]~39, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~41 , u0|timer_0|read_mux_out[15]~41, lab7, 1
instance = comp, \u0|timer_0|readdata[15] , u0|timer_0|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~95 , u0|mm_interconnect_0|rsp_mux|src_data[15]~95, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_021|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_021|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~12 , u0|mm_interconnect_0|cmd_mux_022|src_payload~12, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[15] , u0|spi0|endofpacketvalue_reg[15], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[15] , u0|spi0|spi_slave_select_holding_reg[15], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[15] , u0|spi0|spi_slave_select_reg[15], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[15]~16 , u0|spi0|p1_data_to_cpu[15]~16, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[15]~18 , u0|spi0|p1_data_to_cpu[15]~18, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[15] , u0|spi0|data_to_cpu[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[15] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[15], lab7, 1
instance = comp, \gameSW|tensMins[0]~6 , gameSW|tensMins[0]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_valid~0 , u0|mm_interconnect_0|cmd_mux_009|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_valid~1 , u0|mm_interconnect_0|cmd_mux_009|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_009|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal10~0 , u0|mm_interconnect_0|router_001|Equal10~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal10~1 , u0|mm_interconnect_0|router_001|Equal10~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal10~0 , u0|mm_interconnect_0|router|Equal10~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_009|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1 , u0|mm_interconnect_0|cmd_mux_009|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_data[67] , u0|mm_interconnect_0|cmd_mux_009|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|keycode|always0~4 , u0|keycode|always0~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src8_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src8_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src8_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src8_valid~1, lab7, 1
instance = comp, \u0|keycode|always0~2 , u0|keycode|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~0 , u0|mm_interconnect_0|cmd_mux_009|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~1 , u0|mm_interconnect_0|cmd_mux_009|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[1], lab7, 1
instance = comp, \u0|keycode|Equal0~0 , u0|keycode|Equal0~0, lab7, 1
instance = comp, \u0|keycode|always0~3 , u0|keycode|always0~3, lab7, 1
instance = comp, \u0|keycode|data_out[5] , u0|keycode|data_out[5], lab7, 1
instance = comp, \u0|keycode|data_out[3]~feeder , u0|keycode|data_out[3]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[3] , u0|keycode|data_out[3], lab7, 1
instance = comp, \u0|keycode|data_out[0]~feeder , u0|keycode|data_out[0]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[0] , u0|keycode|data_out[0], lab7, 1
instance = comp, \u0|keycode|data_out[7] , u0|keycode|data_out[7], lab7, 1
instance = comp, \u0|keycode|data_out[6]~feeder , u0|keycode|data_out[6]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[6] , u0|keycode|data_out[6], lab7, 1
instance = comp, \u0|keycode|data_out[1]~feeder , u0|keycode|data_out[1]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[1] , u0|keycode|data_out[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_logic|Equal0~0 , u0|vga_text_mode_controller_0|game_logic|Equal0~0, lab7, 1
instance = comp, \u0|keycode|data_out[4]~feeder , u0|keycode|data_out[4]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[4] , u0|keycode|data_out[4], lab7, 1
instance = comp, \u0|keycode|data_out[2]~feeder , u0|keycode|data_out[2]~feeder, lab7, 1
instance = comp, \u0|keycode|data_out[2] , u0|keycode|data_out[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_logic|Equal0~1 , u0|vga_text_mode_controller_0|game_logic|Equal0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_logic|Equal0~2 , u0|vga_text_mode_controller_0|game_logic|Equal0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_logic|State.Level~feeder , u0|vga_text_mode_controller_0|game_logic|State.Level~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_019|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|packet_in_progress , u0|mm_interconnect_0|cmd_mux_019|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_019|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|win_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|win_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|win_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|win_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_019|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0 , u0|mm_interconnect_0|router|Equal5~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~1 , u0|mm_interconnect_0|router|Equal1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~1 , u0|mm_interconnect_0|router|Equal5~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~0 , u0|mm_interconnect_0|router_001|Equal5~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~1 , u0|mm_interconnect_0|router_001|Equal5~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_019|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|WideOr1 , u0|mm_interconnect_0|cmd_mux_019|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|win_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|win_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|win_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent|cp_ready~0 , u0|mm_interconnect_0|win_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|update_grant~0 , u0|mm_interconnect_0|cmd_mux_019|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|update_grant~1 , u0|mm_interconnect_0|cmd_mux_019|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src18_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src18_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_valid~0 , u0|mm_interconnect_0|cmd_mux_019|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_019|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_019|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_019|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_data[67] , u0|mm_interconnect_0|cmd_mux_019|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|win_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|win_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent|cp_ready , u0|mm_interconnect_0|win_s1_agent|cp_ready, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|win|always0~0 , u0|win|always0~0, lab7, 1
instance = comp, \u0|win|Equal0~0 , u0|win|Equal0~0, lab7, 1
instance = comp, \u0|win|always0~1 , u0|win|always0~1, lab7, 1
instance = comp, \u0|win|data_out~0 , u0|win|data_out~0, lab7, 1
instance = comp, \u0|win|data_out , u0|win|data_out, lab7, 1
instance = comp, \u0|win|data_out~_wirecell , u0|win|data_out~_wirecell, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_logic|State.Level , u0|vga_text_mode_controller_0|game_logic|State.Level, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_valid~0 , u0|mm_interconnect_0|cmd_mux_017|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src16_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src16_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src16_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src16_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_017|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|packet_in_progress , u0|mm_interconnect_0|cmd_mux_017|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_017|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_017|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_017|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|WideOr1 , u0|mm_interconnect_0|cmd_mux_017|WideOr1, lab7, 1
instance = comp, \u0|sw_reset|always0~4 , u0|sw_reset|always0~4, lab7, 1
instance = comp, \u0|sw_reset|always0~2 , u0|sw_reset|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent|cp_ready~0 , u0|mm_interconnect_0|sw_reset_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_data[67] , u0|mm_interconnect_0|cmd_mux_017|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sw_reset_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sw_reset_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent|cp_ready~1 , u0|mm_interconnect_0|sw_reset_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|update_grant~0 , u0|mm_interconnect_0|cmd_mux_017|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|update_grant~1 , u0|mm_interconnect_0|cmd_mux_017|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_017|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_017|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_017|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sw_reset_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|sw_reset|Equal0~0 , u0|sw_reset|Equal0~0, lab7, 1
instance = comp, \u0|sw_reset|always0~3 , u0|sw_reset|always0~3, lab7, 1
instance = comp, \u0|sw_reset|data_out~0 , u0|sw_reset|data_out~0, lab7, 1
instance = comp, \u0|sw_reset|data_out , u0|sw_reset|data_out, lab7, 1
instance = comp, \comb~0 , comb~0, lab7, 1
instance = comp, \gameSW|secs[0]~3 , gameSW|secs[0]~3, lab7, 1
instance = comp, \gameSW|secs[0] , gameSW|secs[0], lab7, 1
instance = comp, \gameSW|secs~2 , gameSW|secs~2, lab7, 1
instance = comp, \gameSW|secs[3] , gameSW|secs[3], lab7, 1
instance = comp, \gameSW|secs~0 , gameSW|secs~0, lab7, 1
instance = comp, \gameSW|secs[1] , gameSW|secs[1], lab7, 1
instance = comp, \gameSW|secs[2]~1 , gameSW|secs[2]~1, lab7, 1
instance = comp, \gameSW|secs[2] , gameSW|secs[2], lab7, 1
instance = comp, \gameSW|Equal1~0 , gameSW|Equal1~0, lab7, 1
instance = comp, \gameSW|mins[0]~4 , gameSW|mins[0]~4, lab7, 1
instance = comp, \gameSW|mins[0] , gameSW|mins[0], lab7, 1
instance = comp, \gameSW|Equal3~0 , gameSW|Equal3~0, lab7, 1
instance = comp, \gameSW|tensSecs[0]~4 , gameSW|tensSecs[0]~4, lab7, 1
instance = comp, \gameSW|tensMins[0]~0 , gameSW|tensMins[0]~0, lab7, 1
instance = comp, \gameSW|tensSecs[0] , gameSW|tensSecs[0], lab7, 1
instance = comp, \gameSW|tensSecs~1 , gameSW|tensSecs~1, lab7, 1
instance = comp, \gameSW|tensSecs[2] , gameSW|tensSecs[2], lab7, 1
instance = comp, \gameSW|tensSecs~0 , gameSW|tensSecs~0, lab7, 1
instance = comp, \gameSW|tensSecs[1] , gameSW|tensSecs[1], lab7, 1
instance = comp, \gameSW|tensSecs[3]~2 , gameSW|tensSecs[3]~2, lab7, 1
instance = comp, \gameSW|tensSecs[3]~3 , gameSW|tensSecs[3]~3, lab7, 1
instance = comp, \gameSW|tensSecs[3] , gameSW|tensSecs[3], lab7, 1
instance = comp, \gameSW|Equal2~0 , gameSW|Equal2~0, lab7, 1
instance = comp, \gameSW|tensMins[0]~1 , gameSW|tensMins[0]~1, lab7, 1
instance = comp, \gameSW|tensMins[0] , gameSW|tensMins[0], lab7, 1
instance = comp, \gameSW|tensMins~3 , gameSW|tensMins~3, lab7, 1
instance = comp, \gameSW|tensMins[2] , gameSW|tensMins[2], lab7, 1
instance = comp, \gameSW|tensMins~2 , gameSW|tensMins~2, lab7, 1
instance = comp, \gameSW|tensMins[1] , gameSW|tensMins[1], lab7, 1
instance = comp, \gameSW|tensMins[3]~4 , gameSW|tensMins[3]~4, lab7, 1
instance = comp, \gameSW|tensMins[3]~5 , gameSW|tensMins[3]~5, lab7, 1
instance = comp, \gameSW|tensMins[3] , gameSW|tensMins[3], lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[15] , u0|sw_digits|read_mux_out[15], lab7, 1
instance = comp, \u0|sw_digits|readdata[15] , u0|sw_digits|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~96 , u0|mm_interconnect_0|rsp_mux|src_data[15]~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a13 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~97 , u0|mm_interconnect_0|rsp_mux|src_data[15]~97, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 , u0|mm_interconnect_0|cmd_mux_002|src_payload~12, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a15 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a15, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|jtag_uart_0|rvalid~0 , u0|jtag_uart_0|rvalid~0, lab7, 1
instance = comp, \u0|jtag_uart_0|rvalid , u0|jtag_uart_0|rvalid, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~93 , u0|mm_interconnect_0|rsp_mux|src_data[15]~93, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~94 , u0|mm_interconnect_0|rsp_mux|src_data[15]~94, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~98 , u0|mm_interconnect_0|rsp_mux|src_data[15]~98, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~4 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[15]~0 , u0|nios2_gen2_0|cpu|R_src2_lo[15]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15] , u0|nios2_gen2_0|cpu|E_src2[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[15]~11 , u0|nios2_gen2_0|cpu|E_logic_result[15]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15]~12 , u0|nios2_gen2_0|cpu|W_alu_result[15]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15] , u0|nios2_gen2_0|cpu|W_alu_result[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~29 , u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[14]~4 , u0|nios2_gen2_0|cpu|E_st_data[14]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14] , u0|nios2_gen2_0|cpu|d_writedata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~12 , u0|mm_interconnect_0|cmd_mux_004|src_payload~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~81 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~81, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~21 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~15 , u0|mm_interconnect_0|cmd_mux_004|src_payload~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~17 , u0|mm_interconnect_0|cmd_mux_004|src_payload~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 , u0|mm_interconnect_0|cmd_mux_002|src_payload~11, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a14 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a14, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow~1 , u0|jtag_uart_0|woverflow~1, lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow , u0|jtag_uart_0|woverflow, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~99 , u0|mm_interconnect_0|rsp_mux|src_data[14]~99, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~100 , u0|mm_interconnect_0|rsp_mux|src_data[14]~100, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~11 , u0|mm_interconnect_0|cmd_mux_022|src_payload~11, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[14] , u0|spi0|endofpacketvalue_reg[14], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[14] , u0|spi0|spi_slave_select_holding_reg[14], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[14] , u0|spi0|spi_slave_select_reg[14], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[14]~17 , u0|spi0|p1_data_to_cpu[14]~17, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[14] , u0|spi0|data_to_cpu[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[14] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[14] , u0|sw_digits|read_mux_out[14], lab7, 1
instance = comp, \u0|sw_digits|readdata[14] , u0|sw_digits|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~102 , u0|mm_interconnect_0|rsp_mux|src_data[14]~102, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[62]~feeder , u0|timer_0|counter_snapshot[62]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[62] , u0|timer_0|counter_snapshot[62], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[46] , u0|timer_0|counter_snapshot[46], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~35 , u0|timer_0|read_mux_out[14]~35, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[30] , u0|timer_0|counter_snapshot[30], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[14]~4 , u0|timer_0|counter_snapshot[14]~4, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[14] , u0|timer_0|counter_snapshot[14], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~34 , u0|timer_0|read_mux_out[14]~34, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~32 , u0|timer_0|read_mux_out[14]~32, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~33 , u0|timer_0|read_mux_out[14]~33, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~36 , u0|timer_0|read_mux_out[14]~36, lab7, 1
instance = comp, \u0|timer_0|readdata[14] , u0|timer_0|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~101 , u0|mm_interconnect_0|rsp_mux|src_data[14]~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a10 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~103 , u0|mm_interconnect_0|rsp_mux|src_data[14]~103, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~104 , u0|mm_interconnect_0|rsp_mux|src_data[14]~104, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~5 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~30 , u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]~14 , u0|nios2_gen2_0|cpu|E_src1[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13] , u0|nios2_gen2_0|cpu|E_src1[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[13]~14 , u0|nios2_gen2_0|cpu|E_logic_result[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13]~14 , u0|nios2_gen2_0|cpu|W_alu_result[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13] , u0|nios2_gen2_0|cpu|W_alu_result[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~31 , u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[9]~1 , u0|nios2_gen2_0|cpu|E_st_data[9]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9] , u0|nios2_gen2_0|cpu|d_writedata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~25 , u0|mm_interconnect_0|cmd_mux_006|src_payload~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~81 , u0|mm_interconnect_0|rsp_mux|src_data[12]~81, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[28] , u0|timer_0|counter_snapshot[28], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[12] , u0|timer_0|counter_snapshot[12], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~54 , u0|timer_0|read_mux_out[12]~54, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~53 , u0|timer_0|read_mux_out[12]~53, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[44] , u0|timer_0|counter_snapshot[44], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[60]~feeder , u0|timer_0|counter_snapshot[60]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[60] , u0|timer_0|counter_snapshot[60], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~55 , u0|timer_0|read_mux_out[12]~55, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~52 , u0|timer_0|read_mux_out[12]~52, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~56 , u0|timer_0|read_mux_out[12]~56, lab7, 1
instance = comp, \u0|timer_0|readdata[12] , u0|timer_0|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|leds_pio|data_out[12] , u0|leds_pio|data_out[12], lab7, 1
instance = comp, \u0|leds_pio|readdata[12] , u0|leds_pio|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8 , u0|mm_interconnect_0|rsp_mux|src_payload~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~15 , u0|mm_interconnect_0|cmd_mux_022|src_payload~15, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[12]~feeder , u0|spi0|endofpacketvalue_reg[12]~feeder, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[12] , u0|spi0|endofpacketvalue_reg[12], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[12] , u0|spi0|spi_slave_select_holding_reg[12], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[12]~feeder , u0|spi0|spi_slave_select_reg[12]~feeder, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[12] , u0|spi0|spi_slave_select_reg[12], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[12]~21 , u0|spi0|p1_data_to_cpu[12]~21, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[12] , u0|spi0|data_to_cpu[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[12] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[12] , u0|sw_digits|read_mux_out[12], lab7, 1
instance = comp, \u0|sw_digits|readdata[12] , u0|sw_digits|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~82 , u0|mm_interconnect_0|rsp_mux|src_data[12]~82, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~83 , u0|mm_interconnect_0|rsp_mux|src_data[12]~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a8 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~84 , u0|mm_interconnect_0|rsp_mux|src_data[12]~84, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~85 , u0|mm_interconnect_0|rsp_mux|src_data[12]~85, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15 , u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]~11 , u0|nios2_gen2_0|cpu|E_src1[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16] , u0|nios2_gen2_0|cpu|E_src1[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~12 , u0|nios2_gen2_0|cpu|E_logic_result[16]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16]~11 , u0|nios2_gen2_0|cpu|W_alu_result[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16] , u0|nios2_gen2_0|cpu|W_alu_result[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal19~1 , u0|mm_interconnect_0|router|Equal19~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal19~2 , u0|mm_interconnect_0|router|Equal19~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal19~0 , u0|mm_interconnect_0|router|Equal19~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal20~0 , u0|mm_interconnect_0|router|Equal20~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0 , u0|mm_interconnect_0|router|Equal1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_valid~1 , u0|mm_interconnect_0|cmd_mux_016|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~0 , u0|mm_interconnect_0|cmd_mux_016|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_016|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~3 , u0|mm_interconnect_0|router|Equal8~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~4 , u0|mm_interconnect_0|router|Equal8~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_016|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1 , u0|mm_interconnect_0|cmd_mux_016|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_data[67] , u0|mm_interconnect_0|cmd_mux_016|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent|cp_ready~0 , u0|mm_interconnect_0|stopwatch_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|stopwatch_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|stopwatch_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent|cp_ready~1 , u0|mm_interconnect_0|stopwatch_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~1 , u0|mm_interconnect_0|cmd_mux_016|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src15_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src15_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src15_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src15_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[1], lab7, 1
instance = comp, \u0|stopwatch|always0~4 , u0|stopwatch|always0~4, lab7, 1
instance = comp, \u0|stopwatch|always0~2 , u0|stopwatch|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|stopwatch_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|stopwatch|Equal0~0 , u0|stopwatch|Equal0~0, lab7, 1
instance = comp, \u0|stopwatch|always0~3 , u0|stopwatch|always0~3, lab7, 1
instance = comp, \u0|stopwatch|data_out~0 , u0|stopwatch|data_out~0, lab7, 1
instance = comp, \u0|stopwatch|data_out , u0|stopwatch|data_out, lab7, 1
instance = comp, \gameSW|clkCount[0]~32 , gameSW|clkCount[0]~32, lab7, 1
instance = comp, \gameSW|clkCount[0] , gameSW|clkCount[0], lab7, 1
instance = comp, \gameSW|clkCount[1]~34 , gameSW|clkCount[1]~34, lab7, 1
instance = comp, \gameSW|clkCount[1] , gameSW|clkCount[1], lab7, 1
instance = comp, \gameSW|clkCount[2]~36 , gameSW|clkCount[2]~36, lab7, 1
instance = comp, \gameSW|clkCount[2] , gameSW|clkCount[2], lab7, 1
instance = comp, \gameSW|clkCount[3]~38 , gameSW|clkCount[3]~38, lab7, 1
instance = comp, \gameSW|clkCount[3] , gameSW|clkCount[3], lab7, 1
instance = comp, \gameSW|clkCount[4]~40 , gameSW|clkCount[4]~40, lab7, 1
instance = comp, \gameSW|clkCount[4] , gameSW|clkCount[4], lab7, 1
instance = comp, \gameSW|clkCount[5]~42 , gameSW|clkCount[5]~42, lab7, 1
instance = comp, \gameSW|clkCount[5] , gameSW|clkCount[5], lab7, 1
instance = comp, \gameSW|clkCount[6]~44 , gameSW|clkCount[6]~44, lab7, 1
instance = comp, \gameSW|clkCount[6] , gameSW|clkCount[6], lab7, 1
instance = comp, \gameSW|clkCount[7]~46 , gameSW|clkCount[7]~46, lab7, 1
instance = comp, \gameSW|clkCount[7] , gameSW|clkCount[7], lab7, 1
instance = comp, \gameSW|clkCount[8]~48 , gameSW|clkCount[8]~48, lab7, 1
instance = comp, \gameSW|clkCount[8] , gameSW|clkCount[8], lab7, 1
instance = comp, \gameSW|clkCount[9]~50 , gameSW|clkCount[9]~50, lab7, 1
instance = comp, \gameSW|clkCount[9] , gameSW|clkCount[9], lab7, 1
instance = comp, \gameSW|clkCount[10]~52 , gameSW|clkCount[10]~52, lab7, 1
instance = comp, \gameSW|clkCount[10] , gameSW|clkCount[10], lab7, 1
instance = comp, \gameSW|clkCount[11]~54 , gameSW|clkCount[11]~54, lab7, 1
instance = comp, \gameSW|clkCount[11] , gameSW|clkCount[11], lab7, 1
instance = comp, \gameSW|clkCount[12]~56 , gameSW|clkCount[12]~56, lab7, 1
instance = comp, \gameSW|clkCount[12] , gameSW|clkCount[12], lab7, 1
instance = comp, \gameSW|clkCount[13]~58 , gameSW|clkCount[13]~58, lab7, 1
instance = comp, \gameSW|clkCount[13] , gameSW|clkCount[13], lab7, 1
instance = comp, \gameSW|clkCount[14]~60 , gameSW|clkCount[14]~60, lab7, 1
instance = comp, \gameSW|clkCount[14] , gameSW|clkCount[14], lab7, 1
instance = comp, \gameSW|clkCount[15]~62 , gameSW|clkCount[15]~62, lab7, 1
instance = comp, \gameSW|clkCount[15] , gameSW|clkCount[15], lab7, 1
instance = comp, \gameSW|clkCount[16]~64 , gameSW|clkCount[16]~64, lab7, 1
instance = comp, \gameSW|clkCount[16] , gameSW|clkCount[16], lab7, 1
instance = comp, \gameSW|clkCount[17]~66 , gameSW|clkCount[17]~66, lab7, 1
instance = comp, \gameSW|clkCount[17] , gameSW|clkCount[17], lab7, 1
instance = comp, \gameSW|clkCount[18]~68 , gameSW|clkCount[18]~68, lab7, 1
instance = comp, \gameSW|clkCount[18] , gameSW|clkCount[18], lab7, 1
instance = comp, \gameSW|clkCount[19]~70 , gameSW|clkCount[19]~70, lab7, 1
instance = comp, \gameSW|clkCount[19] , gameSW|clkCount[19], lab7, 1
instance = comp, \gameSW|clkCount[20]~72 , gameSW|clkCount[20]~72, lab7, 1
instance = comp, \gameSW|clkCount[20] , gameSW|clkCount[20], lab7, 1
instance = comp, \gameSW|clkCount[21]~74 , gameSW|clkCount[21]~74, lab7, 1
instance = comp, \gameSW|clkCount[21] , gameSW|clkCount[21], lab7, 1
instance = comp, \gameSW|clkCount[22]~76 , gameSW|clkCount[22]~76, lab7, 1
instance = comp, \gameSW|clkCount[22] , gameSW|clkCount[22], lab7, 1
instance = comp, \gameSW|clkCount[23]~78 , gameSW|clkCount[23]~78, lab7, 1
instance = comp, \gameSW|clkCount[23] , gameSW|clkCount[23], lab7, 1
instance = comp, \gameSW|clkCount[24]~80 , gameSW|clkCount[24]~80, lab7, 1
instance = comp, \gameSW|clkCount[24] , gameSW|clkCount[24], lab7, 1
instance = comp, \gameSW|clkCount[25]~82 , gameSW|clkCount[25]~82, lab7, 1
instance = comp, \gameSW|clkCount[25] , gameSW|clkCount[25], lab7, 1
instance = comp, \gameSW|clkCount[26]~84 , gameSW|clkCount[26]~84, lab7, 1
instance = comp, \gameSW|clkCount[26] , gameSW|clkCount[26], lab7, 1
instance = comp, \gameSW|clkCount[27]~86 , gameSW|clkCount[27]~86, lab7, 1
instance = comp, \gameSW|clkCount[27] , gameSW|clkCount[27], lab7, 1
instance = comp, \gameSW|Equal0~8 , gameSW|Equal0~8, lab7, 1
instance = comp, \gameSW|Equal0~6 , gameSW|Equal0~6, lab7, 1
instance = comp, \gameSW|Equal0~5 , gameSW|Equal0~5, lab7, 1
instance = comp, \gameSW|Equal0~7 , gameSW|Equal0~7, lab7, 1
instance = comp, \gameSW|Equal0~1 , gameSW|Equal0~1, lab7, 1
instance = comp, \gameSW|Equal0~2 , gameSW|Equal0~2, lab7, 1
instance = comp, \gameSW|Equal0~3 , gameSW|Equal0~3, lab7, 1
instance = comp, \gameSW|Equal0~0 , gameSW|Equal0~0, lab7, 1
instance = comp, \gameSW|Equal0~4 , gameSW|Equal0~4, lab7, 1
instance = comp, \gameSW|clkCount[28]~88 , gameSW|clkCount[28]~88, lab7, 1
instance = comp, \gameSW|clkCount[28] , gameSW|clkCount[28], lab7, 1
instance = comp, \gameSW|clkCount[29]~90 , gameSW|clkCount[29]~90, lab7, 1
instance = comp, \gameSW|clkCount[29] , gameSW|clkCount[29], lab7, 1
instance = comp, \gameSW|clkCount[30]~92 , gameSW|clkCount[30]~92, lab7, 1
instance = comp, \gameSW|clkCount[30] , gameSW|clkCount[30], lab7, 1
instance = comp, \gameSW|clkCount[31]~94 , gameSW|clkCount[31]~94, lab7, 1
instance = comp, \gameSW|clkCount[31] , gameSW|clkCount[31], lab7, 1
instance = comp, \gameSW|Equal0~9 , gameSW|Equal0~9, lab7, 1
instance = comp, \gameSW|Equal0~10 , gameSW|Equal0~10, lab7, 1
instance = comp, \gameSW|mins[0]~0 , gameSW|mins[0]~0, lab7, 1
instance = comp, \gameSW|mins[2]~2 , gameSW|mins[2]~2, lab7, 1
instance = comp, \gameSW|mins[2] , gameSW|mins[2], lab7, 1
instance = comp, \gameSW|mins~1 , gameSW|mins~1, lab7, 1
instance = comp, \gameSW|mins[1] , gameSW|mins[1], lab7, 1
instance = comp, \gameSW|mins~3 , gameSW|mins~3, lab7, 1
instance = comp, \gameSW|mins[3] , gameSW|mins[3], lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[11] , u0|sw_digits|read_mux_out[11], lab7, 1
instance = comp, \u0|sw_digits|readdata[11] , u0|sw_digits|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~13 , u0|mm_interconnect_0|cmd_mux_022|src_payload~13, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[11] , u0|spi0|spi_slave_select_holding_reg[11], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[11]~feeder , u0|spi0|spi_slave_select_reg[11]~feeder, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[11] , u0|spi0|spi_slave_select_reg[11], lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[11] , u0|spi0|endofpacketvalue_reg[11], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[11]~19 , u0|spi0|p1_data_to_cpu[11]~19, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[11] , u0|spi0|data_to_cpu[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[11] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~114 , u0|mm_interconnect_0|rsp_mux|src_data[11]~114, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 , u0|mm_interconnect_0|cmd_mux_002|src_payload~13, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a11 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a11, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~111 , u0|mm_interconnect_0|rsp_mux|src_data[11]~111, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~112 , u0|mm_interconnect_0|rsp_mux|src_data[11]~112, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~42 , u0|timer_0|read_mux_out[11]~42, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[59]~feeder , u0|timer_0|counter_snapshot[59]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[59] , u0|timer_0|counter_snapshot[59], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[43] , u0|timer_0|counter_snapshot[43], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~45 , u0|timer_0|read_mux_out[11]~45, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~43 , u0|timer_0|read_mux_out[11]~43, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[11] , u0|timer_0|counter_snapshot[11], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[27] , u0|timer_0|counter_snapshot[27], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~44 , u0|timer_0|read_mux_out[11]~44, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~46 , u0|timer_0|read_mux_out[11]~46, lab7, 1
instance = comp, \u0|timer_0|readdata[11] , u0|timer_0|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|leds_pio|data_out[11] , u0|leds_pio|data_out[11], lab7, 1
instance = comp, \u0|leds_pio|readdata[11] , u0|leds_pio|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~113 , u0|mm_interconnect_0|rsp_mux|src_data[11]~113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a9 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~115 , u0|mm_interconnect_0|rsp_mux|src_data[11]~115, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~116 , u0|mm_interconnect_0|rsp_mux|src_data[11]~116, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~7 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~32 , u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[11]~5 , u0|nios2_gen2_0|cpu|E_st_data[11]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11] , u0|nios2_gen2_0|cpu|d_writedata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~14 , u0|mm_interconnect_0|cmd_mux_004|src_payload~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~13 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~25 , u0|mm_interconnect_0|cmd_mux_004|src_payload~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~26 , u0|mm_interconnect_0|cmd_mux_004|src_payload~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[44] , u0|mm_interconnect_0|cmd_mux_004|src_data[44], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~1 , u0|mm_interconnect_0|cmd_mux_004|src_payload~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~109 , u0|nios2_gen2_0|cpu|F_iw[18]~109, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~108 , u0|nios2_gen2_0|cpu|F_iw[18]~108, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~110 , u0|nios2_gen2_0|cpu|F_iw[18]~110, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~111 , u0|nios2_gen2_0|cpu|F_iw[18]~111, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~115 , u0|nios2_gen2_0|cpu|F_iw[18]~115, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18] , u0|nios2_gen2_0|cpu|D_iw[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[12]~3 , u0|nios2_gen2_0|cpu|R_src2_lo[12]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12] , u0|nios2_gen2_0|cpu|E_src2[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~15 , u0|nios2_gen2_0|cpu|Add1~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[12]~16 , u0|nios2_gen2_0|cpu|E_logic_result[12]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12]~15 , u0|nios2_gen2_0|cpu|W_alu_result[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12] , u0|nios2_gen2_0|cpu|W_alu_result[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1 , u0|mm_interconnect_0|router|Equal2~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_valid~0 , u0|mm_interconnect_0|cmd_mux_022|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|WideOr1 , u0|mm_interconnect_0|cmd_mux_022|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|wait_latency_counter~2 , u0|mm_interconnect_0|spi0_spi_control_port_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|wait_latency_counter[0] , u0|mm_interconnect_0|spi0_spi_control_port_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|uav_waitrequest~0 , u0|mm_interconnect_0|spi0_spi_control_port_translator|uav_waitrequest~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|update_grant~2 , u0|mm_interconnect_0|cmd_mux_022|update_grant~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|update_grant~3 , u0|mm_interconnect_0|cmd_mux_022|update_grant~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_022|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_022|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_022|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem[0][85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|spi0_spi_control_port_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_022|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_022|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~90 , u0|mm_interconnect_0|rsp_mux|src_data[10]~90, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~91 , u0|mm_interconnect_0|rsp_mux|src_data[10]~91, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~86 , u0|mm_interconnect_0|rsp_mux|src_data[10]~86, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~87 , u0|mm_interconnect_0|rsp_mux|src_data[10]~87, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~88 , u0|mm_interconnect_0|rsp_mux|src_data[10]~88, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~89 , u0|mm_interconnect_0|rsp_mux|src_data[10]~89, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~92 , u0|mm_interconnect_0|rsp_mux|src_data[10]~92, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16 , u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]~20 , u0|nios2_gen2_0|cpu|E_src1[7]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8 , u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10 , u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7] , u0|nios2_gen2_0|cpu|E_src1[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~25 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5] , u0|nios2_gen2_0|cpu|F_pc[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal8~0 , u0|mm_interconnect_0|router_001|Equal8~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal8~1 , u0|mm_interconnect_0|router_001|Equal8~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src12_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src12_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|WideOr1 , u0|mm_interconnect_0|cmd_mux_013|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~1 , u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~0 , u0|mm_interconnect_0|cmd_mux_013|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~1 , u0|mm_interconnect_0|cmd_mux_013|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_data[67] , u0|mm_interconnect_0|cmd_mux_013|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|leds_pio|data_out[8] , u0|leds_pio|data_out[8], lab7, 1
instance = comp, \u0|leds_pio|readdata[8] , u0|leds_pio|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6 , u0|mm_interconnect_0|rsp_mux|src_payload~6, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[40] , u0|timer_0|counter_snapshot[40], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[56] , u0|timer_0|counter_snapshot[56], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~70 , u0|timer_0|read_mux_out[8]~70, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[24] , u0|timer_0|counter_snapshot[24], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[8]~7 , u0|timer_0|counter_snapshot[8]~7, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[8] , u0|timer_0|counter_snapshot[8], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~69 , u0|timer_0|read_mux_out[8]~69, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~68 , u0|timer_0|read_mux_out[8]~68, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~67 , u0|timer_0|read_mux_out[8]~67, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~71 , u0|timer_0|read_mux_out[8]~71, lab7, 1
instance = comp, \u0|timer_0|readdata[8] , u0|timer_0|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|spi0|TRDY~0 , u0|spi0|TRDY~0, lab7, 1
instance = comp, \u0|spi0|status_wr_strobe , u0|spi0|status_wr_strobe, lab7, 1
instance = comp, \u0|spi0|TOE~0 , u0|spi0|TOE~0, lab7, 1
instance = comp, \u0|spi0|TOE , u0|spi0|TOE, lab7, 1
instance = comp, \u0|spi0|rd_strobe , u0|spi0|rd_strobe, lab7, 1
instance = comp, \u0|spi0|p1_rd_strobe~0 , u0|spi0|p1_rd_strobe~0, lab7, 1
instance = comp, \u0|spi0|p1_data_rd_strobe , u0|spi0|p1_data_rd_strobe, lab7, 1
instance = comp, \u0|spi0|data_rd_strobe , u0|spi0|data_rd_strobe, lab7, 1
instance = comp, \u0|spi0|RRDY~0 , u0|spi0|RRDY~0, lab7, 1
instance = comp, \u0|spi0|RRDY , u0|spi0|RRDY, lab7, 1
instance = comp, \u0|spi0|ROE~0 , u0|spi0|ROE~0, lab7, 1
instance = comp, \u0|spi0|ROE , u0|spi0|ROE, lab7, 1
instance = comp, \u0|spi0|E , u0|spi0|E, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~4 , u0|mm_interconnect_0|cmd_mux_022|src_payload~4, lab7, 1
instance = comp, \u0|spi0|iE_reg , u0|spi0|iE_reg, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[6]~2 , u0|spi0|data_to_cpu[6]~2, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[8]~30 , u0|spi0|p1_data_to_cpu[8]~30, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[8] , u0|spi0|endofpacketvalue_reg[8], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[8] , u0|spi0|spi_slave_select_holding_reg[8], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[8] , u0|spi0|spi_slave_select_reg[8], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[8]~29 , u0|spi0|p1_data_to_cpu[8]~29, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[9]~3 , u0|spi0|data_to_cpu[9]~3, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[8]~31 , u0|spi0|p1_data_to_cpu[8]~31, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[8]~32 , u0|spi0|p1_data_to_cpu[8]~32, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[8] , u0|spi0|data_to_cpu[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[8] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[8] , u0|sw_digits|read_mux_out[8], lab7, 1
instance = comp, \u0|sw_digits|readdata[8] , u0|sw_digits|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~70 , u0|mm_interconnect_0|rsp_mux|src_data[8]~70, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~71 , u0|mm_interconnect_0|rsp_mux|src_data[8]~71, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 , u0|mm_interconnect_0|cmd_mux_002|src_payload~26, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a8 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AF , u0|jtag_uart_0|ien_AF, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~0 , u0|jtag_uart_0|Add0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~2 , u0|jtag_uart_0|Add0~2, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~4 , u0|jtag_uart_0|Add0~4, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~6 , u0|jtag_uart_0|Add0~6, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~8 , u0|jtag_uart_0|Add0~8, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~10 , u0|jtag_uart_0|Add0~10, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~12 , u0|jtag_uart_0|Add0~12, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1 , u0|jtag_uart_0|LessThan1~1, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0 , u0|jtag_uart_0|LessThan1~0, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~2 , u0|jtag_uart_0|LessThan1~2, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_AF , u0|jtag_uart_0|fifo_AF, lab7, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0 , u0|jtag_uart_0|pause_irq~0, lab7, 1
instance = comp, \u0|jtag_uart_0|pause_irq , u0|jtag_uart_0|pause_irq, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0 , u0|jtag_uart_0|av_readdata[8]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~68 , u0|mm_interconnect_0|rsp_mux|src_data[8]~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~69 , u0|mm_interconnect_0|rsp_mux|src_data[8]~69, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~72 , u0|mm_interconnect_0|rsp_mux|src_data[8]~72, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~73 , u0|mm_interconnect_0|rsp_mux|src_data[8]~73, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13 , u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]~0 , u0|nios2_gen2_0|cpu|d_writedata[31]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31] , u0|nios2_gen2_0|cpu|d_writedata[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 , u0|mm_interconnect_0|cmd_mux_002|src_payload~19, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a31 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a31, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~82 , u0|nios2_gen2_0|cpu|F_iw[31]~82, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~83 , u0|nios2_gen2_0|cpu|F_iw[31]~83, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~84 , u0|nios2_gen2_0|cpu|F_iw[31]~84, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31] , u0|nios2_gen2_0|cpu|D_iw[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]~3 , u0|nios2_gen2_0|cpu|E_src1[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~9 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[22] , u0|nios2_gen2_0|cpu|F_pc[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44 , u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24] , u0|nios2_gen2_0|cpu|E_src1[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst~feeder , u0|nios2_gen2_0|cpu|E_new_inst~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst , u0|nios2_gen2_0|cpu|E_new_inst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[24] , u0|nios2_gen2_0|cpu|E_shift_rot_result[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~4 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[23] , u0|nios2_gen2_0|cpu|E_shift_rot_result[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[22] , u0|nios2_gen2_0|cpu|E_shift_rot_result[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~6 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[21] , u0|nios2_gen2_0|cpu|E_shift_rot_result[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[20] , u0|nios2_gen2_0|cpu|E_shift_rot_result[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~8 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[19] , u0|nios2_gen2_0|cpu|E_shift_rot_result[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[18] , u0|nios2_gen2_0|cpu|E_shift_rot_result[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~10 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[17] , u0|nios2_gen2_0|cpu|E_shift_rot_result[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[16] , u0|nios2_gen2_0|cpu|E_shift_rot_result[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[15] , u0|nios2_gen2_0|cpu|E_shift_rot_result[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[14] , u0|nios2_gen2_0|cpu|E_shift_rot_result[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~14 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[13] , u0|nios2_gen2_0|cpu|E_shift_rot_result[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~16 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[12] , u0|nios2_gen2_0|cpu|E_shift_rot_result[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~15 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[11] , u0|nios2_gen2_0|cpu|E_shift_rot_result[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~17 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[10] , u0|nios2_gen2_0|cpu|E_shift_rot_result[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~18 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[9] , u0|nios2_gen2_0|cpu|E_shift_rot_result[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~23 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[8] , u0|nios2_gen2_0|cpu|E_shift_rot_result[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~19 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[7] , u0|nios2_gen2_0|cpu|E_shift_rot_result[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~20 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[6] , u0|nios2_gen2_0|cpu|E_shift_rot_result[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~22 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[5] , u0|nios2_gen2_0|cpu|E_shift_rot_result[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~21 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[4] , u0|nios2_gen2_0|cpu|E_shift_rot_result[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[3] , u0|nios2_gen2_0|cpu|E_shift_rot_result[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[2] , u0|nios2_gen2_0|cpu|E_shift_rot_result[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[1] , u0|nios2_gen2_0|cpu|E_shift_rot_result[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[0] , u0|nios2_gen2_0|cpu|E_shift_rot_result[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_rot_right, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[31] , u0|nios2_gen2_0|cpu|E_shift_rot_result[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[30] , u0|nios2_gen2_0|cpu|E_shift_rot_result[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[29] , u0|nios2_gen2_0|cpu|E_shift_rot_result[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[28] , u0|nios2_gen2_0|cpu|E_shift_rot_result[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~0 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[27] , u0|nios2_gen2_0|cpu|E_shift_rot_result[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~1 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[26] , u0|nios2_gen2_0|cpu|E_shift_rot_result[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~2 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[25] , u0|nios2_gen2_0|cpu|E_shift_rot_result[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25] , u0|nios2_gen2_0|cpu|W_alu_result[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[61] , u0|mm_interconnect_0|cmd_mux_008|src_data[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~3 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~3, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|Equal1~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|Equal1~0, lab7, 1
instance = comp, \u0|sdram|m_next~18 , u0|sdram|m_next~18, lab7, 1
instance = comp, \u0|sdram|Selector26~0 , u0|sdram|Selector26~0, lab7, 1
instance = comp, \u0|sdram|Add0~0 , u0|sdram|Add0~0, lab7, 1
instance = comp, \u0|sdram|refresh_counter[0] , u0|sdram|refresh_counter[0], lab7, 1
instance = comp, \u0|sdram|Add0~2 , u0|sdram|Add0~2, lab7, 1
instance = comp, \u0|sdram|refresh_counter~8 , u0|sdram|refresh_counter~8, lab7, 1
instance = comp, \u0|sdram|refresh_counter[1] , u0|sdram|refresh_counter[1], lab7, 1
instance = comp, \u0|sdram|Equal0~3 , u0|sdram|Equal0~3, lab7, 1
instance = comp, \u0|sdram|Add0~4 , u0|sdram|Add0~4, lab7, 1
instance = comp, \u0|sdram|refresh_counter[2] , u0|sdram|refresh_counter[2], lab7, 1
instance = comp, \u0|sdram|Add0~6 , u0|sdram|Add0~6, lab7, 1
instance = comp, \u0|sdram|refresh_counter[3] , u0|sdram|refresh_counter[3], lab7, 1
instance = comp, \u0|sdram|Add0~8 , u0|sdram|Add0~8, lab7, 1
instance = comp, \u0|sdram|refresh_counter~6 , u0|sdram|refresh_counter~6, lab7, 1
instance = comp, \u0|sdram|refresh_counter[4] , u0|sdram|refresh_counter[4], lab7, 1
instance = comp, \u0|sdram|Add0~10 , u0|sdram|Add0~10, lab7, 1
instance = comp, \u0|sdram|refresh_counter~7 , u0|sdram|refresh_counter~7, lab7, 1
instance = comp, \u0|sdram|refresh_counter[5] , u0|sdram|refresh_counter[5], lab7, 1
instance = comp, \u0|sdram|Equal0~2 , u0|sdram|Equal0~2, lab7, 1
instance = comp, \u0|sdram|Add0~12 , u0|sdram|Add0~12, lab7, 1
instance = comp, \u0|sdram|refresh_counter~5 , u0|sdram|refresh_counter~5, lab7, 1
instance = comp, \u0|sdram|refresh_counter[6] , u0|sdram|refresh_counter[6], lab7, 1
instance = comp, \u0|sdram|Add0~14 , u0|sdram|Add0~14, lab7, 1
instance = comp, \u0|sdram|refresh_counter~4 , u0|sdram|refresh_counter~4, lab7, 1
instance = comp, \u0|sdram|refresh_counter[7] , u0|sdram|refresh_counter[7], lab7, 1
instance = comp, \u0|sdram|Add0~16 , u0|sdram|Add0~16, lab7, 1
instance = comp, \u0|sdram|refresh_counter[8]~12 , u0|sdram|refresh_counter[8]~12, lab7, 1
instance = comp, \u0|sdram|refresh_counter[8] , u0|sdram|refresh_counter[8], lab7, 1
instance = comp, \u0|sdram|Add0~18 , u0|sdram|Add0~18, lab7, 1
instance = comp, \u0|sdram|refresh_counter[9]~11 , u0|sdram|refresh_counter[9]~11, lab7, 1
instance = comp, \u0|sdram|refresh_counter[9] , u0|sdram|refresh_counter[9], lab7, 1
instance = comp, \u0|sdram|Equal0~1 , u0|sdram|Equal0~1, lab7, 1
instance = comp, \u0|sdram|Add0~20 , u0|sdram|Add0~20, lab7, 1
instance = comp, \u0|sdram|refresh_counter~1 , u0|sdram|refresh_counter~1, lab7, 1
instance = comp, \u0|sdram|refresh_counter[10] , u0|sdram|refresh_counter[10], lab7, 1
instance = comp, \u0|sdram|Add0~22 , u0|sdram|Add0~22, lab7, 1
instance = comp, \u0|sdram|refresh_counter~3 , u0|sdram|refresh_counter~3, lab7, 1
instance = comp, \u0|sdram|refresh_counter[11] , u0|sdram|refresh_counter[11], lab7, 1
instance = comp, \u0|sdram|Add0~24 , u0|sdram|Add0~24, lab7, 1
instance = comp, \u0|sdram|refresh_counter~2 , u0|sdram|refresh_counter~2, lab7, 1
instance = comp, \u0|sdram|refresh_counter[12] , u0|sdram|refresh_counter[12], lab7, 1
instance = comp, \u0|sdram|Add0~26 , u0|sdram|Add0~26, lab7, 1
instance = comp, \u0|sdram|refresh_counter~0 , u0|sdram|refresh_counter~0, lab7, 1
instance = comp, \u0|sdram|refresh_counter[13] , u0|sdram|refresh_counter[13], lab7, 1
instance = comp, \u0|sdram|Equal0~0 , u0|sdram|Equal0~0, lab7, 1
instance = comp, \u0|sdram|Equal0~4 , u0|sdram|Equal0~4, lab7, 1
instance = comp, \u0|sdram|Selector8~0 , u0|sdram|Selector8~0, lab7, 1
instance = comp, \u0|sdram|i_state.001 , u0|sdram|i_state.001, lab7, 1
instance = comp, \u0|sdram|Selector16~0 , u0|sdram|Selector16~0, lab7, 1
instance = comp, \u0|sdram|Selector16~1 , u0|sdram|Selector16~1, lab7, 1
instance = comp, \u0|sdram|i_next.010 , u0|sdram|i_next.010, lab7, 1
instance = comp, \u0|sdram|WideOr6~0 , u0|sdram|WideOr6~0, lab7, 1
instance = comp, \u0|sdram|i_count[0]~3 , u0|sdram|i_count[0]~3, lab7, 1
instance = comp, \u0|sdram|i_count[0]~4 , u0|sdram|i_count[0]~4, lab7, 1
instance = comp, \u0|sdram|i_count[0] , u0|sdram|i_count[0], lab7, 1
instance = comp, \u0|sdram|i_count[1]~1 , u0|sdram|i_count[1]~1, lab7, 1
instance = comp, \u0|sdram|i_count[1]~2 , u0|sdram|i_count[1]~2, lab7, 1
instance = comp, \u0|sdram|i_count[1] , u0|sdram|i_count[1], lab7, 1
instance = comp, \u0|sdram|Selector13~0 , u0|sdram|Selector13~0, lab7, 1
instance = comp, \u0|sdram|Selector13~1 , u0|sdram|Selector13~1, lab7, 1
instance = comp, \u0|sdram|i_count[2] , u0|sdram|i_count[2], lab7, 1
instance = comp, \u0|sdram|Selector9~0 , u0|sdram|Selector9~0, lab7, 1
instance = comp, \u0|sdram|i_state.010 , u0|sdram|i_state.010, lab7, 1
instance = comp, \u0|sdram|Selector10~0 , u0|sdram|Selector10~0, lab7, 1
instance = comp, \u0|sdram|Selector10~1 , u0|sdram|Selector10~1, lab7, 1
instance = comp, \u0|sdram|i_state.011 , u0|sdram|i_state.011, lab7, 1
instance = comp, \u0|sdram|i_count[0]~0 , u0|sdram|i_count[0]~0, lab7, 1
instance = comp, \u0|sdram|i_next.000~0 , u0|sdram|i_next.000~0, lab7, 1
instance = comp, \u0|sdram|i_next.000 , u0|sdram|i_next.000, lab7, 1
instance = comp, \u0|sdram|Selector7~0 , u0|sdram|Selector7~0, lab7, 1
instance = comp, \u0|sdram|i_state.000 , u0|sdram|i_state.000, lab7, 1
instance = comp, \u0|sdram|Selector6~0 , u0|sdram|Selector6~0, lab7, 1
instance = comp, \u0|sdram|i_refs[0] , u0|sdram|i_refs[0], lab7, 1
instance = comp, \u0|sdram|Selector5~0 , u0|sdram|Selector5~0, lab7, 1
instance = comp, \u0|sdram|i_refs[1] , u0|sdram|i_refs[1], lab7, 1
instance = comp, \u0|sdram|Selector4~0 , u0|sdram|Selector4~0, lab7, 1
instance = comp, \u0|sdram|Selector4~1 , u0|sdram|Selector4~1, lab7, 1
instance = comp, \u0|sdram|i_refs[2] , u0|sdram|i_refs[2], lab7, 1
instance = comp, \u0|sdram|Selector18~1 , u0|sdram|Selector18~1, lab7, 1
instance = comp, \u0|sdram|Selector18~0 , u0|sdram|Selector18~0, lab7, 1
instance = comp, \u0|sdram|Selector18~2 , u0|sdram|Selector18~2, lab7, 1
instance = comp, \u0|sdram|i_next.111 , u0|sdram|i_next.111, lab7, 1
instance = comp, \u0|sdram|Selector12~0 , u0|sdram|Selector12~0, lab7, 1
instance = comp, \u0|sdram|i_state.111 , u0|sdram|i_state.111, lab7, 1
instance = comp, \u0|sdram|Selector17~0 , u0|sdram|Selector17~0, lab7, 1
instance = comp, \u0|sdram|i_next.101 , u0|sdram|i_next.101, lab7, 1
instance = comp, \u0|sdram|i_state.101~0 , u0|sdram|i_state.101~0, lab7, 1
instance = comp, \u0|sdram|i_state.101 , u0|sdram|i_state.101, lab7, 1
instance = comp, \u0|sdram|init_done~0 , u0|sdram|init_done~0, lab7, 1
instance = comp, \u0|sdram|init_done , u0|sdram|init_done, lab7, 1
instance = comp, \u0|sdram|Selector38~2 , u0|sdram|Selector38~2, lab7, 1
instance = comp, \u0|sdram|Selector38~3 , u0|sdram|Selector38~3, lab7, 1
instance = comp, \u0|sdram|Selector38~0 , u0|sdram|Selector38~0, lab7, 1
instance = comp, \u0|sdram|Selector39~1 , u0|sdram|Selector39~1, lab7, 1
instance = comp, \u0|sdram|active_cs_n~0 , u0|sdram|active_cs_n~0, lab7, 1
instance = comp, \u0|sdram|active_cs_n~1 , u0|sdram|active_cs_n~1, lab7, 1
instance = comp, \u0|sdram|active_cs_n , u0|sdram|active_cs_n, lab7, 1
instance = comp, \u0|sdram|m_next~17 , u0|sdram|m_next~17, lab7, 1
instance = comp, \u0|sdram|Selector32~0 , u0|sdram|Selector32~0, lab7, 1
instance = comp, \u0|sdram|Selector29~0 , u0|sdram|Selector29~0, lab7, 1
instance = comp, \u0|sdram|m_state.000100000 , u0|sdram|m_state.000100000, lab7, 1
instance = comp, \u0|sdram|Selector39~2 , u0|sdram|Selector39~2, lab7, 1
instance = comp, \u0|sdram|Selector38~5 , u0|sdram|Selector38~5, lab7, 1
instance = comp, \u0|sdram|m_addr[0]~1 , u0|sdram|m_addr[0]~1, lab7, 1
instance = comp, \u0|sdram|Selector39~0 , u0|sdram|Selector39~0, lab7, 1
instance = comp, \u0|sdram|Selector39~3 , u0|sdram|Selector39~3, lab7, 1
instance = comp, \u0|sdram|m_count[0] , u0|sdram|m_count[0], lab7, 1
instance = comp, \u0|sdram|Selector38~1 , u0|sdram|Selector38~1, lab7, 1
instance = comp, \u0|sdram|Selector38~4 , u0|sdram|Selector38~4, lab7, 1
instance = comp, \u0|sdram|m_count[1] , u0|sdram|m_count[1], lab7, 1
instance = comp, \u0|sdram|Selector26~1 , u0|sdram|Selector26~1, lab7, 1
instance = comp, \u0|sdram|Selector25~5 , u0|sdram|Selector25~5, lab7, 1
instance = comp, \u0|sdram|m_state.000000010 , u0|sdram|m_state.000000010, lab7, 1
instance = comp, \u0|sdram|WideOr8~0 , u0|sdram|WideOr8~0, lab7, 1
instance = comp, \u0|sdram|Selector26~2 , u0|sdram|Selector26~2, lab7, 1
instance = comp, \u0|sdram|m_state.000000100 , u0|sdram|m_state.000000100, lab7, 1
instance = comp, \u0|sdram|Selector24~0 , u0|sdram|Selector24~0, lab7, 1
instance = comp, \u0|sdram|Selector27~0 , u0|sdram|Selector27~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~1 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~1, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[43] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[43], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[43], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~1 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~1, lab7, 1
instance = comp, \u0|sdram|active_rnw~2 , u0|sdram|active_rnw~2, lab7, 1
instance = comp, \u0|sdram|active_rnw~3 , u0|sdram|active_rnw~3, lab7, 1
instance = comp, \u0|sdram|active_rnw~0 , u0|sdram|active_rnw~0, lab7, 1
instance = comp, \u0|sdram|active_rnw~1 , u0|sdram|active_rnw~1, lab7, 1
instance = comp, \u0|sdram|active_rnw~4 , u0|sdram|active_rnw~4, lab7, 1
instance = comp, \u0|sdram|active_rnw , u0|sdram|active_rnw, lab7, 1
instance = comp, \u0|sdram|Selector34~2 , u0|sdram|Selector34~2, lab7, 1
instance = comp, \u0|sdram|Selector34~3 , u0|sdram|Selector34~3, lab7, 1
instance = comp, \u0|sdram|Selector34~5 , u0|sdram|Selector34~5, lab7, 1
instance = comp, \u0|sdram|Selector34~7 , u0|sdram|Selector34~7, lab7, 1
instance = comp, \u0|sdram|Selector34~4 , u0|sdram|Selector34~4, lab7, 1
instance = comp, \u0|sdram|Selector34~6 , u0|sdram|Selector34~6, lab7, 1
instance = comp, \u0|sdram|m_next.000001000 , u0|sdram|m_next.000001000, lab7, 1
instance = comp, \u0|sdram|Selector27~3 , u0|sdram|Selector27~3, lab7, 1
instance = comp, \u0|sdram|Selector27~4 , u0|sdram|Selector27~4, lab7, 1
instance = comp, \u0|sdram|Selector27~6 , u0|sdram|Selector27~6, lab7, 1
instance = comp, \u0|sdram|Selector27~5 , u0|sdram|Selector27~5, lab7, 1
instance = comp, \u0|sdram|Selector27~7 , u0|sdram|Selector27~7, lab7, 1
instance = comp, \u0|sdram|m_state.000001000 , u0|sdram|m_state.000001000, lab7, 1
instance = comp, \u0|sdram|WideOr9~0 , u0|sdram|WideOr9~0, lab7, 1
instance = comp, \u0|sdram|Selector32~1 , u0|sdram|Selector32~1, lab7, 1
instance = comp, \u0|sdram|m_state.100000000 , u0|sdram|m_state.100000000, lab7, 1
instance = comp, \u0|sdram|Selector36~0 , u0|sdram|Selector36~0, lab7, 1
instance = comp, \u0|sdram|Selector36~1 , u0|sdram|Selector36~1, lab7, 1
instance = comp, \u0|sdram|Selector36~2 , u0|sdram|Selector36~2, lab7, 1
instance = comp, \u0|sdram|m_next.010000000 , u0|sdram|m_next.010000000, lab7, 1
instance = comp, \u0|sdram|Selector31~0 , u0|sdram|Selector31~0, lab7, 1
instance = comp, \u0|sdram|m_state.010000000 , u0|sdram|m_state.010000000, lab7, 1
instance = comp, \u0|sdram|Selector23~0 , u0|sdram|Selector23~0, lab7, 1
instance = comp, \u0|sdram|ack_refresh_request , u0|sdram|ack_refresh_request, lab7, 1
instance = comp, \u0|sdram|refresh_request~0 , u0|sdram|refresh_request~0, lab7, 1
instance = comp, \u0|sdram|refresh_request , u0|sdram|refresh_request, lab7, 1
instance = comp, \u0|sdram|Selector30~0 , u0|sdram|Selector30~0, lab7, 1
instance = comp, \u0|sdram|Selector30~1 , u0|sdram|Selector30~1, lab7, 1
instance = comp, \u0|sdram|m_state.001000000 , u0|sdram|m_state.001000000, lab7, 1
instance = comp, \u0|sdram|Selector33~0 , u0|sdram|Selector33~0, lab7, 1
instance = comp, \u0|sdram|Selector33~1 , u0|sdram|Selector33~1, lab7, 1
instance = comp, \u0|sdram|Selector33~2 , u0|sdram|Selector33~2, lab7, 1
instance = comp, \u0|sdram|Selector33~3 , u0|sdram|Selector33~3, lab7, 1
instance = comp, \u0|sdram|m_next.000000001 , u0|sdram|m_next.000000001, lab7, 1
instance = comp, \u0|sdram|Selector24~1 , u0|sdram|Selector24~1, lab7, 1
instance = comp, \u0|sdram|Selector24~2 , u0|sdram|Selector24~2, lab7, 1
instance = comp, \u0|sdram|m_state.000000001 , u0|sdram|m_state.000000001, lab7, 1
instance = comp, \u0|sdram|Selector25~4 , u0|sdram|Selector25~4, lab7, 1
instance = comp, \u0|sdram|Selector41~1 , u0|sdram|Selector41~1, lab7, 1
instance = comp, \u0|sdram|Selector41~2 , u0|sdram|Selector41~2, lab7, 1
instance = comp, \u0|sdram|f_pop , u0|sdram|f_pop, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_address~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_address~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_address , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_address, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[58] , u0|mm_interconnect_0|cmd_mux_008|src_data[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~13 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~13, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[39] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[39], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[39]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[39]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[39] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[39], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[39]~12 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[39]~12, lab7, 1
instance = comp, \u0|sdram|active_addr[21] , u0|sdram|active_addr[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[57] , u0|mm_interconnect_0|cmd_mux_008|src_data[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~14 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~14, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[38] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[38], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[38]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[38]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[38] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[38], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[38]~13 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[38]~13, lab7, 1
instance = comp, \u0|sdram|active_addr[20] , u0|sdram|active_addr[20], lab7, 1
instance = comp, \u0|sdram|pending~7 , u0|sdram|pending~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[60] , u0|mm_interconnect_0|cmd_mux_008|src_data[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~15 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~15, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[41] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[41], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[41] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[41], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[41]~14 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[41]~14, lab7, 1
instance = comp, \u0|sdram|active_addr[23] , u0|sdram|active_addr[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[59] , u0|mm_interconnect_0|cmd_mux_008|src_data[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~16 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~16, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[40] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[40], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[40] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[40], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[40]~15 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[40]~15, lab7, 1
instance = comp, \u0|sdram|active_addr[22] , u0|sdram|active_addr[22], lab7, 1
instance = comp, \u0|sdram|pending~8 , u0|sdram|pending~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[53] , u0|mm_interconnect_0|cmd_mux_008|src_data[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~10 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~10, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[34] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[34], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[34] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[34], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[34]~9 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[34]~9, lab7, 1
instance = comp, \u0|sdram|active_addr[16] , u0|sdram|active_addr[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[54] , u0|mm_interconnect_0|cmd_mux_008|src_data[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~9 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~9, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[35] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[35], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[35] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[35], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[35]~8 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[35]~8, lab7, 1
instance = comp, \u0|sdram|active_addr[17] , u0|sdram|active_addr[17], lab7, 1
instance = comp, \u0|sdram|pending~5 , u0|sdram|pending~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[55] , u0|mm_interconnect_0|cmd_mux_008|src_data[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~12 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~12, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[36] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[36], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[36] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[36], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[36]~11 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[36]~11, lab7, 1
instance = comp, \u0|sdram|active_addr[18] , u0|sdram|active_addr[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[56] , u0|mm_interconnect_0|cmd_mux_008|src_data[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~11 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~11, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[37]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[37]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[37] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[37], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[37] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[37], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[37]~10 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[37]~10, lab7, 1
instance = comp, \u0|sdram|active_addr[19] , u0|sdram|active_addr[19], lab7, 1
instance = comp, \u0|sdram|pending~6 , u0|sdram|pending~6, lab7, 1
instance = comp, \u0|sdram|pending~9 , u0|sdram|pending~9, lab7, 1
instance = comp, \u0|sdram|Selector41~0 , u0|sdram|Selector41~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[0]~3 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[0]~3, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[0] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[0], lab7, 1
instance = comp, \u0|sdram|f_select , u0|sdram|f_select, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[1]~2 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[1]~2, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[1] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entries[1], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|always2~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|always2~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|always2~1 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|always2~1, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|wr_address~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|wr_address~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|wr_address , u0|sdram|the_lab7_soc_sdram_input_efifo_module|wr_address, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[43]~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[43]~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[42] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[42], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[42]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[42]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[42] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[42], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[42]~2 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[42]~2, lab7, 1
instance = comp, \u0|sdram|active_addr[24] , u0|sdram|active_addr[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[48] , u0|mm_interconnect_0|cmd_mux_008|src_data[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~4 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~4, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[29] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[29], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[29]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[29]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[29] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[29], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[29]~3 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[29]~3, lab7, 1
instance = comp, \u0|sdram|active_addr[11] , u0|sdram|active_addr[11], lab7, 1
instance = comp, \u0|sdram|pending~1 , u0|sdram|pending~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[47] , u0|mm_interconnect_0|cmd_mux_008|src_data[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~2 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~2, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[28] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[28], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[28]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[28]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[28] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[28], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~0 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~0, lab7, 1
instance = comp, \u0|sdram|active_addr[10] , u0|sdram|active_addr[10], lab7, 1
instance = comp, \u0|sdram|pending~0 , u0|sdram|pending~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[52] , u0|mm_interconnect_0|cmd_mux_008|src_data[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~7 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~7, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[33] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[33], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[33]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[33]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[33] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[33], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[33]~6 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[33]~6, lab7, 1
instance = comp, \u0|sdram|active_addr[15] , u0|sdram|active_addr[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[51] , u0|mm_interconnect_0|cmd_mux_008|src_data[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~8 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~8, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[32] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[32], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[32]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[32]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[32] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[32], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[32]~7 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[32]~7, lab7, 1
instance = comp, \u0|sdram|active_addr[14] , u0|sdram|active_addr[14], lab7, 1
instance = comp, \u0|sdram|pending~3 , u0|sdram|pending~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[50] , u0|mm_interconnect_0|cmd_mux_008|src_data[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~5 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~5, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[31] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[31], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[31]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[31]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[31] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[31], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[31]~4 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[31]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[49] , u0|mm_interconnect_0|cmd_mux_008|src_data[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~6 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~6, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[30]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[30]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[30] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[30], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[30] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[30], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[30]~5 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[30]~5, lab7, 1
instance = comp, \u0|sdram|active_addr[12] , u0|sdram|active_addr[12], lab7, 1
instance = comp, \u0|sdram|active_addr[13] , u0|sdram|active_addr[13], lab7, 1
instance = comp, \u0|sdram|pending~2 , u0|sdram|pending~2, lab7, 1
instance = comp, \u0|sdram|pending~4 , u0|sdram|pending~4, lab7, 1
instance = comp, \u0|sdram|Selector27~1 , u0|sdram|Selector27~1, lab7, 1
instance = comp, \u0|sdram|Selector27~2 , u0|sdram|Selector27~2, lab7, 1
instance = comp, \u0|sdram|Selector35~0 , u0|sdram|Selector35~0, lab7, 1
instance = comp, \u0|sdram|m_next.000010000 , u0|sdram|m_next.000010000, lab7, 1
instance = comp, \u0|sdram|Selector28~0 , u0|sdram|Selector28~0, lab7, 1
instance = comp, \u0|sdram|m_state.000010000 , u0|sdram|m_state.000010000, lab7, 1
instance = comp, \u0|sdram|always5~0 , u0|sdram|always5~0, lab7, 1
instance = comp, \u0|sdram|Selector3~0 , u0|sdram|Selector3~0, lab7, 1
instance = comp, \u0|sdram|Selector3~1 , u0|sdram|Selector3~1, lab7, 1
instance = comp, \u0|sdram|i_cmd[0] , u0|sdram|i_cmd[0], lab7, 1
instance = comp, \u0|sdram|Selector22~0 , u0|sdram|Selector22~0, lab7, 1
instance = comp, \u0|sdram|Selector22~1 , u0|sdram|Selector22~1, lab7, 1
instance = comp, \u0|sdram|m_cmd[0]~_Duplicate_1 , u0|sdram|m_cmd[0]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector1~0 , u0|sdram|Selector1~0, lab7, 1
instance = comp, \u0|sdram|i_cmd[2] , u0|sdram|i_cmd[2], lab7, 1
instance = comp, \u0|sdram|Selector20~0 , u0|sdram|Selector20~0, lab7, 1
instance = comp, \u0|sdram|m_cmd[2]~_Duplicate_1 , u0|sdram|m_cmd[2]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector2~0 , u0|sdram|Selector2~0, lab7, 1
instance = comp, \u0|sdram|Selector2~1 , u0|sdram|Selector2~1, lab7, 1
instance = comp, \u0|sdram|i_cmd[1] , u0|sdram|i_cmd[1], lab7, 1
instance = comp, \u0|sdram|Selector21~0 , u0|sdram|Selector21~0, lab7, 1
instance = comp, \u0|sdram|Selector21~1 , u0|sdram|Selector21~1, lab7, 1
instance = comp, \u0|sdram|m_cmd[1]~_Duplicate_1 , u0|sdram|m_cmd[1]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Equal4~0 , u0|sdram|Equal4~0, lab7, 1
instance = comp, \u0|sdram|rd_valid[0] , u0|sdram|rd_valid[0], lab7, 1
instance = comp, \u0|sdram|rd_valid[1]~feeder , u0|sdram|rd_valid[1]~feeder, lab7, 1
instance = comp, \u0|sdram|rd_valid[1] , u0|sdram|rd_valid[1], lab7, 1
instance = comp, \u0|sdram|rd_valid[2]~feeder , u0|sdram|rd_valid[2]~feeder, lab7, 1
instance = comp, \u0|sdram|rd_valid[2] , u0|sdram|rd_valid[2], lab7, 1
instance = comp, \u0|sdram|za_valid , u0|sdram|za_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, lab7, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, lab7, 1
instance = comp, \u0|sdram|za_data[14] , u0|sdram|za_data[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~85 , u0|nios2_gen2_0|cpu|F_iw[30]~85, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~86 , u0|nios2_gen2_0|cpu|F_iw[30]~86, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~87 , u0|nios2_gen2_0|cpu|F_iw[30]~87, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30] , u0|nios2_gen2_0|cpu|D_iw[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[1]~14 , u0|nios2_gen2_0|cpu|R_src1[1]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1] , u0|nios2_gen2_0|cpu|E_src1[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~29 , u0|nios2_gen2_0|cpu|Add1~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~30 , u0|nios2_gen2_0|cpu|Add1~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~32 , u0|nios2_gen2_0|cpu|Add1~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 , u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1] , u0|nios2_gen2_0|cpu|d_byteenable[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[33] , u0|mm_interconnect_0|cmd_mux_006|src_data[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~37 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~37, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0 , u0|jtag_uart_0|LessThan0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1 , u0|jtag_uart_0|LessThan0~1, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_AE , u0|jtag_uart_0|fifo_AE, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AE , u0|jtag_uart_0|ien_AE, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9] , u0|jtag_uart_0|av_readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 , u0|mm_interconnect_0|cmd_mux_002|src_payload~25, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a9 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a9, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~36 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_013|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_013|src1_valid~0, lab7, 1
instance = comp, \u0|leds_pio|data_out[9]~feeder , u0|leds_pio|data_out[9]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[9] , u0|leds_pio|data_out[9], lab7, 1
instance = comp, \u0|leds_pio|readdata[9] , u0|leds_pio|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~63 , u0|timer_0|read_mux_out[9]~63, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~62 , u0|timer_0|read_mux_out[9]~62, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[41] , u0|timer_0|counter_snapshot[41], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[57] , u0|timer_0|counter_snapshot[57], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~65 , u0|timer_0|read_mux_out[9]~65, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[25] , u0|timer_0|counter_snapshot[25], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[9]~6 , u0|timer_0|counter_snapshot[9]~6, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[9] , u0|timer_0|counter_snapshot[9], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~64 , u0|timer_0|read_mux_out[9]~64, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~66 , u0|timer_0|read_mux_out[9]~66, lab7, 1
instance = comp, \u0|timer_0|readdata[9] , u0|timer_0|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~38 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~38, lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[9] , u0|sw_digits|read_mux_out[9], lab7, 1
instance = comp, \u0|sw_digits|readdata[9] , u0|sw_digits|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~6 , u0|mm_interconnect_0|cmd_mux_022|src_payload~6, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[9] , u0|spi0|spi_slave_select_holding_reg[9], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[9] , u0|spi0|spi_slave_select_reg[9], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[9]~25 , u0|spi0|p1_data_to_cpu[9]~25, lab7, 1
instance = comp, \u0|spi0|iEOP_reg , u0|spi0|iEOP_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~2 , u0|mm_interconnect_0|cmd_mux_022|src_payload~2, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[7]~feeder , u0|spi0|endofpacketvalue_reg[7]~feeder, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[7] , u0|spi0|endofpacketvalue_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~3 , u0|mm_interconnect_0|cmd_mux_022|src_payload~3, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[6] , u0|spi0|endofpacketvalue_reg[6], lab7, 1
instance = comp, \u0|spi0|write_tx_holding , u0|spi0|write_tx_holding, lab7, 1
instance = comp, \u0|spi0|tx_holding_reg[6] , u0|spi0|tx_holding_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~8 , u0|mm_interconnect_0|cmd_mux_022|src_payload~8, lab7, 1
instance = comp, \u0|spi0|tx_holding_reg[3] , u0|spi0|tx_holding_reg[3], lab7, 1
instance = comp, \u0|spi0|SCLK_reg~0 , u0|spi0|SCLK_reg~0, lab7, 1
instance = comp, \u0|spi0|Equal9~1 , u0|spi0|Equal9~1, lab7, 1
instance = comp, \u0|spi0|SCLK_reg~1 , u0|spi0|SCLK_reg~1, lab7, 1
instance = comp, \u0|spi0|SCLK_reg , u0|spi0|SCLK_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~7 , u0|mm_interconnect_0|cmd_mux_022|src_payload~7, lab7, 1
instance = comp, \u0|spi0|tx_holding_reg[1]~feeder , u0|spi0|tx_holding_reg[1]~feeder, lab7, 1
instance = comp, \u0|spi0|tx_holding_reg[1] , u0|spi0|tx_holding_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~1 , u0|mm_interconnect_0|cmd_mux_022|src_payload~1, lab7, 1
instance = comp, \u0|spi0|tx_holding_reg[0] , u0|spi0|tx_holding_reg[0], lab7, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, lab7, 1
instance = comp, \u0|spi0|MISO_reg~0 , u0|spi0|MISO_reg~0, lab7, 1
instance = comp, \u0|spi0|MISO_reg , u0|spi0|MISO_reg, lab7, 1
instance = comp, \u0|spi0|shift_reg~6 , u0|spi0|shift_reg~6, lab7, 1
instance = comp, \u0|spi0|shift_reg[1]~10 , u0|spi0|shift_reg[1]~10, lab7, 1
instance = comp, \u0|spi0|shift_reg[0] , u0|spi0|shift_reg[0], lab7, 1
instance = comp, \u0|spi0|shift_reg~7 , u0|spi0|shift_reg~7, lab7, 1
instance = comp, \u0|spi0|shift_reg[1] , u0|spi0|shift_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~9 , u0|mm_interconnect_0|cmd_mux_022|src_payload~9, lab7, 1
instance = comp, \u0|spi0|tx_holding_reg[2]~feeder , u0|spi0|tx_holding_reg[2]~feeder, lab7, 1
instance = comp, \u0|spi0|tx_holding_reg[2] , u0|spi0|tx_holding_reg[2], lab7, 1
instance = comp, \u0|spi0|shift_reg~8 , u0|spi0|shift_reg~8, lab7, 1
instance = comp, \u0|spi0|shift_reg[2] , u0|spi0|shift_reg[2], lab7, 1
instance = comp, \u0|spi0|shift_reg~9 , u0|spi0|shift_reg~9, lab7, 1
instance = comp, \u0|spi0|shift_reg[3] , u0|spi0|shift_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~5 , u0|mm_interconnect_0|cmd_mux_022|src_payload~5, lab7, 1
instance = comp, \u0|spi0|tx_holding_reg[4] , u0|spi0|tx_holding_reg[4], lab7, 1
instance = comp, \u0|spi0|shift_reg~5 , u0|spi0|shift_reg~5, lab7, 1
instance = comp, \u0|spi0|shift_reg[4] , u0|spi0|shift_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~10 , u0|mm_interconnect_0|cmd_mux_022|src_payload~10, lab7, 1
instance = comp, \u0|spi0|tx_holding_reg[5] , u0|spi0|tx_holding_reg[5], lab7, 1
instance = comp, \u0|spi0|shift_reg~4 , u0|spi0|shift_reg~4, lab7, 1
instance = comp, \u0|spi0|shift_reg[5] , u0|spi0|shift_reg[5], lab7, 1
instance = comp, \u0|spi0|shift_reg~3 , u0|spi0|shift_reg~3, lab7, 1
instance = comp, \u0|spi0|shift_reg[6] , u0|spi0|shift_reg[6], lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[6] , u0|spi0|rx_holding_reg[6], lab7, 1
instance = comp, \u0|spi0|tx_holding_reg[7] , u0|spi0|tx_holding_reg[7], lab7, 1
instance = comp, \u0|spi0|shift_reg~2 , u0|spi0|shift_reg~2, lab7, 1
instance = comp, \u0|spi0|shift_reg[7] , u0|spi0|shift_reg[7], lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[7] , u0|spi0|rx_holding_reg[7], lab7, 1
instance = comp, \u0|spi0|EOP~3 , u0|spi0|EOP~3, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[0] , u0|spi0|endofpacketvalue_reg[0], lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[0]~feeder , u0|spi0|rx_holding_reg[0]~feeder, lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[0] , u0|spi0|rx_holding_reg[0], lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[1] , u0|spi0|endofpacketvalue_reg[1], lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[1] , u0|spi0|rx_holding_reg[1], lab7, 1
instance = comp, \u0|spi0|EOP~0 , u0|spi0|EOP~0, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[5]~feeder , u0|spi0|endofpacketvalue_reg[5]~feeder, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[5] , u0|spi0|endofpacketvalue_reg[5], lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[5]~feeder , u0|spi0|rx_holding_reg[5]~feeder, lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[5] , u0|spi0|rx_holding_reg[5], lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[4]~feeder , u0|spi0|endofpacketvalue_reg[4]~feeder, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[4] , u0|spi0|endofpacketvalue_reg[4], lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[4] , u0|spi0|rx_holding_reg[4], lab7, 1
instance = comp, \u0|spi0|EOP~2 , u0|spi0|EOP~2, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[3] , u0|spi0|endofpacketvalue_reg[3], lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[2]~feeder , u0|spi0|rx_holding_reg[2]~feeder, lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[2] , u0|spi0|rx_holding_reg[2], lab7, 1
instance = comp, \u0|spi0|rx_holding_reg[3] , u0|spi0|rx_holding_reg[3], lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[2]~feeder , u0|spi0|endofpacketvalue_reg[2]~feeder, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[2] , u0|spi0|endofpacketvalue_reg[2], lab7, 1
instance = comp, \u0|spi0|EOP~1 , u0|spi0|EOP~1, lab7, 1
instance = comp, \u0|spi0|EOP~4 , u0|spi0|EOP~4, lab7, 1
instance = comp, \u0|spi0|EOP~6 , u0|spi0|EOP~6, lab7, 1
instance = comp, \u0|spi0|EOP~8 , u0|spi0|EOP~8, lab7, 1
instance = comp, \u0|spi0|EOP~7 , u0|spi0|EOP~7, lab7, 1
instance = comp, \u0|spi0|EOP~5 , u0|spi0|EOP~5, lab7, 1
instance = comp, \u0|spi0|EOP~9 , u0|spi0|EOP~9, lab7, 1
instance = comp, \u0|spi0|EOP~10 , u0|spi0|EOP~10, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[9] , u0|spi0|endofpacketvalue_reg[9], lab7, 1
instance = comp, \u0|spi0|EOP~11 , u0|spi0|EOP~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_022|src_payload~14 , u0|mm_interconnect_0|cmd_mux_022|src_payload~14, lab7, 1
instance = comp, \u0|spi0|endofpacketvalue_reg[13] , u0|spi0|endofpacketvalue_reg[13], lab7, 1
instance = comp, \u0|spi0|EOP~12 , u0|spi0|EOP~12, lab7, 1
instance = comp, \u0|spi0|EOP~13 , u0|spi0|EOP~13, lab7, 1
instance = comp, \u0|spi0|EOP~14 , u0|spi0|EOP~14, lab7, 1
instance = comp, \u0|spi0|EOP , u0|spi0|EOP, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[9]~26 , u0|spi0|p1_data_to_cpu[9]~26, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[9]~27 , u0|spi0|p1_data_to_cpu[9]~27, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[9]~28 , u0|spi0|p1_data_to_cpu[9]~28, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[9] , u0|spi0|data_to_cpu[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[9] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~39 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~40 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[9]~98 , u0|nios2_gen2_0|cpu|F_iw[9]~98, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9] , u0|nios2_gen2_0|cpu|D_iw[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~22 , u0|nios2_gen2_0|cpu|E_src1[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5] , u0|nios2_gen2_0|cpu|E_src1[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~5 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3] , u0|nios2_gen2_0|cpu|F_pc[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[41] , u0|mm_interconnect_0|cmd_mux_002|src_data[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[32] , u0|mm_interconnect_0|cmd_mux_002|src_data[32], lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a7 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a7, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~46 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~47 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~47, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[39] , u0|timer_0|counter_snapshot[39], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[55]~feeder , u0|timer_0|counter_snapshot[55]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[55] , u0|timer_0|counter_snapshot[55], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~75 , u0|timer_0|read_mux_out[7]~75, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~73 , u0|timer_0|read_mux_out[7]~73, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[7] , u0|timer_0|counter_snapshot[7], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[23]~feeder , u0|timer_0|counter_snapshot[23]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[23] , u0|timer_0|counter_snapshot[23], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~74 , u0|timer_0|read_mux_out[7]~74, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~72 , u0|timer_0|read_mux_out[7]~72, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~76 , u0|timer_0|read_mux_out[7]~76, lab7, 1
instance = comp, \u0|timer_0|readdata[7] , u0|timer_0|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|leds_pio|data_out[7] , u0|leds_pio|data_out[7], lab7, 1
instance = comp, \u0|leds_pio|readdata[7] , u0|leds_pio|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~49 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~0 , u0|mm_interconnect_0|cmd_mux_007|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[67] , u0|mm_interconnect_0|cmd_mux_007|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~0 , u0|mm_interconnect_0|cmd_mux_007|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~0 , u0|mm_interconnect_0|cmd_mux_007|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~1 , u0|mm_interconnect_0|cmd_mux_007|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~2 , u0|mm_interconnect_0|cmd_mux_007|src_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~3 , u0|mm_interconnect_0|cmd_mux_007|src_valid~3, lab7, 1
instance = comp, \u0|led|always0~0 , u0|led|always0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent|cp_ready~0 , u0|mm_interconnect_0|led_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~1 , u0|mm_interconnect_0|cmd_mux_007|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~3 , u0|mm_interconnect_0|router|always1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal15~0 , u0|mm_interconnect_0|router|Equal15~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1 , u0|mm_interconnect_0|cmd_mux_007|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|led|Equal0~0 , u0|led|Equal0~0, lab7, 1
instance = comp, \u0|led|always0~1 , u0|led|always0~1, lab7, 1
instance = comp, \u0|led|data_out[7] , u0|led|data_out[7], lab7, 1
instance = comp, \u0|led|readdata[7] , u0|led|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_007|src1_valid~0, lab7, 1
instance = comp, \u0|keycode|readdata[7] , u0|keycode|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_009|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_009|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~48 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~58 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~58, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[0]~1 , u0|spi0|data_to_cpu[0]~1, lab7, 1
instance = comp, \u0|spi0|iRRDY_reg , u0|spi0|iRRDY_reg, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[7]~feeder , u0|spi0|spi_slave_select_holding_reg[7]~feeder, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[7] , u0|spi0|spi_slave_select_holding_reg[7], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[7] , u0|spi0|spi_slave_select_reg[7], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[7]~33 , u0|spi0|p1_data_to_cpu[7]~33, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[7]~34 , u0|spi0|p1_data_to_cpu[7]~34, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[7]~35 , u0|spi0|p1_data_to_cpu[7]~35, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[7] , u0|spi0|data_to_cpu[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[7] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[7] , u0|sw_digits|read_mux_out[7], lab7, 1
instance = comp, \u0|sw_digits|readdata[7]~feeder , u0|sw_digits|readdata[7]~feeder, lab7, 1
instance = comp, \u0|sw_digits|readdata[7] , u0|sw_digits|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~50 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~51 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~51, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[7]~100 , u0|nios2_gen2_0|cpu|F_iw[7]~100, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7] , u0|nios2_gen2_0|cpu|D_iw[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[1]~16 , u0|nios2_gen2_0|cpu|R_src2_lo[1]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1] , u0|nios2_gen2_0|cpu|E_src2[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~26 , u0|nios2_gen2_0|cpu|Add1~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~30 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0] , u0|nios2_gen2_0|cpu|F_pc[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[38] , u0|mm_interconnect_0|cmd_mux|src_data[38], lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1 , u0|jtag_uart_0|fifo_rd~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, lab7, 1
instance = comp, \u0|jtag_uart_0|t_dav , u0|jtag_uart_0|t_dav, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, lab7, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo , u0|jtag_uart_0|wr_rfifo, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[6]~8 , u0|jtag_uart_0|av_readdata[6]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~52 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~53 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~53, lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[6] , u0|sw_digits|read_mux_out[6], lab7, 1
instance = comp, \u0|sw_digits|readdata[6] , u0|sw_digits|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|leds_pio|data_out[6]~feeder , u0|leds_pio|data_out[6]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[6] , u0|leds_pio|data_out[6], lab7, 1
instance = comp, \u0|leds_pio|readdata[6] , u0|leds_pio|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~77 , u0|timer_0|read_mux_out[6]~77, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[38] , u0|timer_0|counter_snapshot[38], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[54] , u0|timer_0|counter_snapshot[54], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~80 , u0|timer_0|read_mux_out[6]~80, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~78 , u0|timer_0|read_mux_out[6]~78, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[6]~8 , u0|timer_0|counter_snapshot[6]~8, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[6] , u0|timer_0|counter_snapshot[6], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[22] , u0|timer_0|counter_snapshot[22], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~79 , u0|timer_0|read_mux_out[6]~79, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~81 , u0|timer_0|read_mux_out[6]~81, lab7, 1
instance = comp, \u0|timer_0|readdata[6] , u0|timer_0|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~54 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~54, lab7, 1
instance = comp, \u0|keycode|readdata[6] , u0|keycode|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|led|data_out[6]~feeder , u0|led|data_out[6]~feeder, lab7, 1
instance = comp, \u0|led|data_out[6] , u0|led|data_out[6], lab7, 1
instance = comp, \u0|led|readdata[6] , u0|led|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~21 , u0|mm_interconnect_0|rsp_mux_001|src_payload~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~55 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~55, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[6] , u0|spi0|spi_slave_select_holding_reg[6], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[6] , u0|spi0|spi_slave_select_reg[6], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[6]~36 , u0|spi0|p1_data_to_cpu[6]~36, lab7, 1
instance = comp, \u0|spi0|iTRDY_reg , u0|spi0|iTRDY_reg, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[6]~37 , u0|spi0|p1_data_to_cpu[6]~37, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[6]~38 , u0|spi0|p1_data_to_cpu[6]~38, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[6] , u0|spi0|data_to_cpu[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[6]~feeder , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[6] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~56 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~56, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~57 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~57, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[6]~101 , u0|nios2_gen2_0|cpu|F_iw[6]~101, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6] , u0|nios2_gen2_0|cpu|D_iw[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]~24 , u0|nios2_gen2_0|cpu|E_src1[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2] , u0|nios2_gen2_0|cpu|E_src1[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[2]~24 , u0|nios2_gen2_0|cpu|E_logic_result[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2]~24 , u0|nios2_gen2_0|cpu|W_alu_result[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2] , u0|nios2_gen2_0|cpu|W_alu_result[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[38] , u0|mm_interconnect_0|cmd_mux_002|src_data[38], lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a6 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a6, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5 , u0|mm_interconnect_0|rsp_mux|src_payload~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~53 , u0|mm_interconnect_0|rsp_mux|src_data[6]~53, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~54 , u0|mm_interconnect_0|rsp_mux|src_data[6]~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~57 , u0|mm_interconnect_0|rsp_mux|src_data[6]~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_009|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_009|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~55 , u0|mm_interconnect_0|rsp_mux|src_data[6]~55, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~56 , u0|mm_interconnect_0|rsp_mux|src_data[6]~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a6 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~58 , u0|mm_interconnect_0|rsp_mux|src_data[6]~58, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~59 , u0|mm_interconnect_0|rsp_mux|src_data[6]~59, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~11 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[2]~0 , u0|nios2_gen2_0|cpu|av_ld_byte0_data[2]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11 , u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~13 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4] , u0|nios2_gen2_0|cpu|E_src2[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~23 , u0|nios2_gen2_0|cpu|Add1~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~28 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2] , u0|nios2_gen2_0|cpu|F_pc[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[40] , u0|mm_interconnect_0|cmd_mux_004|src_data[40], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~106 , u0|mm_interconnect_0|rsp_mux|src_data[13]~106, lab7, 1
instance = comp, \u0|leds_pio|data_out[13] , u0|leds_pio|data_out[13], lab7, 1
instance = comp, \u0|leds_pio|readdata[13] , u0|leds_pio|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~40 , u0|mm_interconnect_0|rsp_mux|src_payload~40, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~48 , u0|timer_0|read_mux_out[13]~48, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[45] , u0|timer_0|counter_snapshot[45], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[61]~feeder , u0|timer_0|counter_snapshot[61]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[61] , u0|timer_0|counter_snapshot[61], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~50 , u0|timer_0|read_mux_out[13]~50, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~47 , u0|timer_0|read_mux_out[13]~47, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[13] , u0|timer_0|counter_snapshot[13], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[29] , u0|timer_0|counter_snapshot[29], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~49 , u0|timer_0|read_mux_out[13]~49, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~51 , u0|timer_0|read_mux_out[13]~51, lab7, 1
instance = comp, \u0|timer_0|readdata[13] , u0|timer_0|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[13] , u0|sw_digits|read_mux_out[13], lab7, 1
instance = comp, \u0|sw_digits|readdata[13] , u0|sw_digits|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[13] , u0|spi0|spi_slave_select_holding_reg[13], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[13] , u0|spi0|spi_slave_select_reg[13], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[13]~20 , u0|spi0|p1_data_to_cpu[13]~20, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[13] , u0|spi0|data_to_cpu[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[13] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~107 , u0|mm_interconnect_0|rsp_mux|src_data[13]~107, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~108 , u0|mm_interconnect_0|rsp_mux|src_data[13]~108, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 , u0|mm_interconnect_0|cmd_mux_002|src_payload~14, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a13 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a13, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~105 , u0|mm_interconnect_0|rsp_mux|src_data[13]~105, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~109 , u0|mm_interconnect_0|rsp_mux|src_data[13]~109, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~110 , u0|mm_interconnect_0|rsp_mux|src_data[13]~110, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~6 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5], lab7, 1
instance = comp, \u0|keycode|readdata[5] , u0|keycode|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|leds_pio|data_out[5]~feeder , u0|leds_pio|data_out[5]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[5] , u0|leds_pio|data_out[5], lab7, 1
instance = comp, \u0|leds_pio|readdata[5] , u0|leds_pio|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~48 , u0|mm_interconnect_0|rsp_mux|src_data[5]~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 , u0|mm_interconnect_0|cmd_mux_002|src_payload~10, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a5 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a5, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[5]~6 , u0|jtag_uart_0|av_readdata[5]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~45 , u0|mm_interconnect_0|rsp_mux|src_data[5]~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~46 , u0|mm_interconnect_0|rsp_mux|src_data[5]~46, lab7, 1
instance = comp, \u0|led|data_out[5] , u0|led|data_out[5], lab7, 1
instance = comp, \u0|led|readdata[5] , u0|led|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~47 , u0|mm_interconnect_0|rsp_mux|src_data[5]~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a4 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a4, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[37] , u0|timer_0|counter_snapshot[37], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[53]~feeder , u0|timer_0|counter_snapshot[53]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[53] , u0|timer_0|counter_snapshot[53], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~30 , u0|timer_0|read_mux_out[5]~30, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~28 , u0|timer_0|read_mux_out[5]~28, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[21] , u0|timer_0|counter_snapshot[21], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[5] , u0|timer_0|counter_snapshot[5], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~29 , u0|timer_0|read_mux_out[5]~29, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~27 , u0|timer_0|read_mux_out[5]~27, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~31 , u0|timer_0|read_mux_out[5]~31, lab7, 1
instance = comp, \u0|timer_0|readdata[5] , u0|timer_0|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[5] , u0|sw_digits|read_mux_out[5], lab7, 1
instance = comp, \u0|sw_digits|readdata[5] , u0|sw_digits|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~49 , u0|mm_interconnect_0|rsp_mux|src_data[5]~49, lab7, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, lab7, 1
instance = comp, \u0|sdram|za_data[5] , u0|sdram|za_data[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[5] , u0|spi0|spi_slave_select_holding_reg[5], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[5] , u0|spi0|spi_slave_select_reg[5], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[5]~14 , u0|spi0|p1_data_to_cpu[5]~14, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[5]~0 , u0|spi0|data_to_cpu[5]~0, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[5]~15 , u0|spi0|p1_data_to_cpu[5]~15, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[5]~39 , u0|spi0|p1_data_to_cpu[5]~39, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[5] , u0|spi0|data_to_cpu[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[5]~feeder , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[5] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~50 , u0|mm_interconnect_0|rsp_mux|src_data[5]~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~51 , u0|mm_interconnect_0|rsp_mux|src_data[5]~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~52 , u0|mm_interconnect_0|rsp_mux|src_data[5]~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~14 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10 , u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]~7 , u0|nios2_gen2_0|cpu|d_writedata[29]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29] , u0|nios2_gen2_0|cpu|d_writedata[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 , u0|mm_interconnect_0|cmd_mux_002|src_payload~21, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a29 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a29, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~88 , u0|nios2_gen2_0|cpu|F_iw[29]~88, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~89 , u0|nios2_gen2_0|cpu|F_iw[29]~89, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~90 , u0|nios2_gen2_0|cpu|F_iw[29]~90, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29] , u0|nios2_gen2_0|cpu|D_iw[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]~1 , u0|nios2_gen2_0|cpu|E_src1[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26] , u0|nios2_gen2_0|cpu|E_src1[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~1 , u0|nios2_gen2_0|cpu|E_logic_result[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26]~1 , u0|nios2_gen2_0|cpu|W_alu_result[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26] , u0|nios2_gen2_0|cpu|W_alu_result[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal22~0 , u0|mm_interconnect_0|router|Equal22~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~0 , u0|mm_interconnect_0|router|Equal16~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~1 , u0|mm_interconnect_0|router|Equal16~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~0 , u0|mm_interconnect_0|router|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~5 , u0|mm_interconnect_0|router|src_channel[8]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~6 , u0|mm_interconnect_0|router|src_channel[8]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~7 , u0|mm_interconnect_0|router|src_channel[8]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~8 , u0|mm_interconnect_0|router|src_channel[8]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal18~0 , u0|mm_interconnect_0|router|Equal18~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~2 , u0|mm_interconnect_0|router|always1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~4 , u0|mm_interconnect_0|router|always1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~9 , u0|mm_interconnect_0|router|src_channel[8]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~1 , u0|mm_interconnect_0|router|always1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~2 , u0|mm_interconnect_0|router|Equal2~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal21~0 , u0|mm_interconnect_0|router|Equal21~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal19~4 , u0|mm_interconnect_0|router|Equal19~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~2 , u0|mm_interconnect_0|router|Equal8~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~0 , u0|mm_interconnect_0|router|src_channel[8]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~2 , u0|mm_interconnect_0|router|Equal5~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~1 , u0|mm_interconnect_0|router|src_channel[8]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~10 , u0|mm_interconnect_0|router|src_channel[8]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_valid~0 , u0|mm_interconnect_0|cmd_mux_006|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~5 , u0|mm_interconnect_0|router_001|always1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~7 , u0|mm_interconnect_0|router_001|always1~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~8 , u0|mm_interconnect_0|router_001|always1~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~4 , u0|mm_interconnect_0|router_001|always1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~9 , u0|mm_interconnect_0|router_001|src_channel[7]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~1 , u0|mm_interconnect_0|router_001|Equal2~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal19~1 , u0|mm_interconnect_0|router_001|Equal19~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal19~0 , u0|mm_interconnect_0|router_001|Equal19~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal20~0 , u0|mm_interconnect_0|router_001|Equal20~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~10 , u0|mm_interconnect_0|router_001|src_channel[7]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~6 , u0|mm_interconnect_0|router_001|Equal1~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~2 , u0|mm_interconnect_0|router_001|src_channel[7]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~3 , u0|mm_interconnect_0|router_001|src_channel[7]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal8~3 , u0|mm_interconnect_0|router_001|Equal8~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~5 , u0|mm_interconnect_0|router_001|src_channel[7]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~11 , u0|mm_interconnect_0|router_001|src_channel[7]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~0 , u0|mm_interconnect_0|router_001|src_channel[7]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~2 , u0|mm_interconnect_0|router_001|Equal16~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~0 , u0|mm_interconnect_0|router_001|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~12 , u0|mm_interconnect_0|router_001|src_channel[5]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~13 , u0|mm_interconnect_0|router_001|src_channel[5]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src5_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src5_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1~3 , u0|mm_interconnect_0|cmd_mux_006|WideOr1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1~2 , u0|mm_interconnect_0|cmd_mux_006|WideOr1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1 , u0|mm_interconnect_0|cmd_mux_006|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_006|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~42 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~41 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~44 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~44, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~43 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~45 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~45, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[8]~99 , u0|nios2_gen2_0|cpu|F_iw[8]~99, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8] , u0|nios2_gen2_0|cpu|D_iw[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]~23 , u0|nios2_gen2_0|cpu|E_src1[4]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4] , u0|nios2_gen2_0|cpu|E_src1[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[4]~21 , u0|nios2_gen2_0|cpu|E_logic_result[4]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4]~23 , u0|nios2_gen2_0|cpu|W_alu_result[4]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4] , u0|nios2_gen2_0|cpu|W_alu_result[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~4 , u0|mm_interconnect_0|cmd_mux_007|src_valid~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src6_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src6_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_007|src0_valid~0, lab7, 1
instance = comp, \u0|led|data_out[4]~feeder , u0|led|data_out[4]~feeder, lab7, 1
instance = comp, \u0|led|data_out[4] , u0|led|data_out[4], lab7, 1
instance = comp, \u0|led|readdata[4] , u0|led|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~39 , u0|mm_interconnect_0|rsp_mux|src_data[4]~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 , u0|mm_interconnect_0|cmd_mux_002|src_payload~4, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a4 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a4, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~37 , u0|mm_interconnect_0|rsp_mux|src_data[4]~37, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~38 , u0|mm_interconnect_0|rsp_mux|src_data[4]~38, lab7, 1
instance = comp, \u0|leds_pio|data_out[4] , u0|leds_pio|data_out[4], lab7, 1
instance = comp, \u0|leds_pio|readdata[4] , u0|leds_pio|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|keycode|readdata[4] , u0|keycode|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~40 , u0|mm_interconnect_0|rsp_mux|src_data[4]~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~41 , u0|mm_interconnect_0|rsp_mux|src_data[4]~41, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~23 , u0|timer_0|read_mux_out[4]~23, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[20] , u0|timer_0|counter_snapshot[20], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[4] , u0|timer_0|counter_snapshot[4], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~24 , u0|timer_0|read_mux_out[4]~24, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[52] , u0|timer_0|counter_snapshot[52], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[36]~feeder , u0|timer_0|counter_snapshot[36]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[36] , u0|timer_0|counter_snapshot[36], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~25 , u0|timer_0|read_mux_out[4]~25, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~22 , u0|timer_0|read_mux_out[4]~22, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~26 , u0|timer_0|read_mux_out[4]~26, lab7, 1
instance = comp, \u0|timer_0|readdata[4] , u0|timer_0|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[4] , u0|sw_digits|read_mux_out[4], lab7, 1
instance = comp, \u0|sw_digits|readdata[4] , u0|sw_digits|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~42 , u0|mm_interconnect_0|rsp_mux|src_data[4]~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|spi0|iTOE_reg , u0|spi0|iTOE_reg, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[4]~feeder , u0|spi0|spi_slave_select_holding_reg[4]~feeder, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[4] , u0|spi0|spi_slave_select_holding_reg[4], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[4] , u0|spi0|spi_slave_select_reg[4], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[4]~11 , u0|spi0|p1_data_to_cpu[4]~11, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[4]~12 , u0|spi0|p1_data_to_cpu[4]~12, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[4]~13 , u0|spi0|p1_data_to_cpu[4]~13, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[4] , u0|spi0|data_to_cpu[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[4] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~43 , u0|mm_interconnect_0|rsp_mux|src_data[4]~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~44 , u0|mm_interconnect_0|rsp_mux|src_data[4]~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~10 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9 , u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[6]~9 , u0|nios2_gen2_0|cpu|R_src2_lo[6]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6] , u0|nios2_gen2_0|cpu|E_src2[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[6]~20 , u0|nios2_gen2_0|cpu|E_logic_result[6]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6]~21 , u0|nios2_gen2_0|cpu|W_alu_result[6]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6] , u0|nios2_gen2_0|cpu|W_alu_result[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[42] , u0|mm_interconnect_0|cmd_mux_004|src_data[42], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[4] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_wrctl , u0|nios2_gen2_0|cpu|D_op_wrctl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~0 , u0|nios2_gen2_0|cpu|Equal132~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal135~0 , u0|nios2_gen2_0|cpu|Equal135~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 , u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[3] , u0|nios2_gen2_0|cpu|W_ienable_reg[3], lab7, 1
instance = comp, \u0|spi0|irq_reg~1 , u0|spi0|irq_reg~1, lab7, 1
instance = comp, \u0|spi0|irq_reg~0 , u0|spi0|irq_reg~0, lab7, 1
instance = comp, \u0|spi0|iROE_reg~feeder , u0|spi0|iROE_reg~feeder, lab7, 1
instance = comp, \u0|spi0|iROE_reg , u0|spi0|iROE_reg, lab7, 1
instance = comp, \u0|spi0|irq_reg~2 , u0|spi0|irq_reg~2, lab7, 1
instance = comp, \u0|spi0|irq_reg~3 , u0|spi0|irq_reg~3, lab7, 1
instance = comp, \u0|spi0|irq_reg , u0|spi0|irq_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[3] , u0|nios2_gen2_0|cpu|W_ipending_reg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[3] , u0|nios2_gen2_0|cpu|W_control_rd_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[3]~4 , u0|jtag_uart_0|av_readdata[3]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 , u0|mm_interconnect_0|cmd_mux_002|src_payload~3, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a3 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a3, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~29 , u0|mm_interconnect_0|rsp_mux|src_data[3]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~30 , u0|mm_interconnect_0|rsp_mux|src_data[3]~30, lab7, 1
instance = comp, \u0|leds_pio|data_out[3] , u0|leds_pio|data_out[3], lab7, 1
instance = comp, \u0|leds_pio|readdata[3] , u0|leds_pio|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|keycode|readdata[3] , u0|keycode|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~32 , u0|mm_interconnect_0|rsp_mux|src_data[3]~32, lab7, 1
instance = comp, \u0|led|data_out[3]~feeder , u0|led|data_out[3]~feeder, lab7, 1
instance = comp, \u0|led|data_out[3] , u0|led|data_out[3], lab7, 1
instance = comp, \u0|led|readdata[3] , u0|led|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~31 , u0|mm_interconnect_0|rsp_mux|src_data[3]~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a2, lab7, 1
instance = comp, \u0|timer_0|control_register[3]~feeder , u0|timer_0|control_register[3]~feeder, lab7, 1
instance = comp, \u0|timer_0|control_register[3] , u0|timer_0|control_register[3], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[35] , u0|timer_0|counter_snapshot[35], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[51] , u0|timer_0|counter_snapshot[51], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~20 , u0|timer_0|read_mux_out[3]~20, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~18 , u0|timer_0|read_mux_out[3]~18, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[3]~3 , u0|timer_0|counter_snapshot[3]~3, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[3] , u0|timer_0|counter_snapshot[3], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[19] , u0|timer_0|counter_snapshot[19], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~19 , u0|timer_0|read_mux_out[3]~19, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~17 , u0|timer_0|read_mux_out[3]~17, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~21 , u0|timer_0|read_mux_out[3]~21, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3] , u0|timer_0|read_mux_out[3], lab7, 1
instance = comp, \u0|timer_0|readdata[3] , u0|timer_0|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[3] , u0|sw_digits|read_mux_out[3], lab7, 1
instance = comp, \u0|sw_digits|readdata[3] , u0|sw_digits|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~33 , u0|mm_interconnect_0|rsp_mux|src_data[3]~33, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[3]~feeder , u0|spi0|spi_slave_select_holding_reg[3]~feeder, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[3] , u0|spi0|spi_slave_select_holding_reg[3], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[3] , u0|spi0|spi_slave_select_reg[3], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[3]~8 , u0|spi0|p1_data_to_cpu[3]~8, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[3]~9 , u0|spi0|p1_data_to_cpu[3]~9, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[3]~10 , u0|spi0|p1_data_to_cpu[3]~10, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[3] , u0|spi0|data_to_cpu[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[3] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~34 , u0|mm_interconnect_0|rsp_mux|src_data[3]~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~35 , u0|mm_interconnect_0|rsp_mux|src_data[3]~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~36 , u0|mm_interconnect_0|rsp_mux|src_data[3]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~13 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]~5 , u0|nios2_gen2_0|cpu|d_writedata[28]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28] , u0|nios2_gen2_0|cpu|d_writedata[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 , u0|mm_interconnect_0|cmd_mux_002|src_payload~22, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a28 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a28, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~91 , u0|nios2_gen2_0|cpu|F_iw[28]~91, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~92 , u0|nios2_gen2_0|cpu|F_iw[28]~92, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~93 , u0|nios2_gen2_0|cpu|F_iw[28]~93, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28] , u0|nios2_gen2_0|cpu|D_iw[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]~18 , u0|nios2_gen2_0|cpu|E_src1[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9] , u0|nios2_gen2_0|cpu|E_src1[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[9]~18 , u0|nios2_gen2_0|cpu|E_logic_result[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9]~18 , u0|nios2_gen2_0|cpu|W_alu_result[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9] , u0|nios2_gen2_0|cpu|W_alu_result[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~0 , u0|mm_interconnect_0|router|Equal8~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_valid~0 , u0|mm_interconnect_0|cmd_mux_013|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_valid~1 , u0|mm_interconnect_0|cmd_mux_013|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_013|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_013|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|stopwatch_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_016|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_016|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sw_reset_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_017|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_017|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~2 , u0|mm_interconnect_0|router_001|Equal1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~3 , u0|mm_interconnect_0|router_001|Equal1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src17_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src17_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src17_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src17_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_valid~0 , u0|mm_interconnect_0|cmd_mux_018|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_018|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|packet_in_progress , u0|mm_interconnect_0|cmd_mux_018|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_018|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_018|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_018|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_018|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|WideOr1 , u0|mm_interconnect_0|cmd_mux_018|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|update_grant~0 , u0|mm_interconnect_0|cmd_mux_018|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|waitrequest_reset_override~feeder , u0|mm_interconnect_0|move_hl_s1_translator|waitrequest_reset_override~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|waitrequest_reset_override , u0|mm_interconnect_0|move_hl_s1_translator|waitrequest_reset_override, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|move_hl|always0~4 , u0|move_hl|always0~4, lab7, 1
instance = comp, \u0|move_hl|always0~2 , u0|move_hl|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|move_hl_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent|cp_ready~0 , u0|mm_interconnect_0|move_hl_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent|cp_ready~1 , u0|mm_interconnect_0|move_hl_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|update_grant~1 , u0|mm_interconnect_0|cmd_mux_018|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_018|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_018|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_data[67] , u0|mm_interconnect_0|cmd_mux_018|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|move_hl_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|move_hl_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|move_hl_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_018|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_018|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~4 , u0|mm_interconnect_0|rsp_mux|WideOr1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_valid~0 , u0|mm_interconnect_0|cmd_mux_010|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_valid~1 , u0|mm_interconnect_0|cmd_mux_010|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src9_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src9_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_010|saved_grant[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_010|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|update_grant~0 , u0|mm_interconnect_0|cmd_mux_010|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|WideOr1 , u0|mm_interconnect_0|cmd_mux_010|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~1 , u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~2 , u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|Add0~0 , u0|mm_interconnect_0|usb_irq_s1_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|usb_irq_s1_translator|av_waitrequest_generated~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready , u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_010|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|packet_in_progress , u0|mm_interconnect_0|cmd_mux_010|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|update_grant~1 , u0|mm_interconnect_0|cmd_mux_010|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_010|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_data[67] , u0|mm_interconnect_0|cmd_mux_010|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_valid~0 , u0|mm_interconnect_0|cmd_mux_012|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_valid~1 , u0|mm_interconnect_0|cmd_mux_012|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src11_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src11_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_012|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_012|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1 , u0|mm_interconnect_0|cmd_mux_012|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[67] , u0|mm_interconnect_0|cmd_mux_012|src_data[67], lab7, 1
instance = comp, \u0|usb_rst|always0~4 , u0|usb_rst|always0~4, lab7, 1
instance = comp, \u0|usb_rst|always0~2 , u0|usb_rst|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~0 , u0|mm_interconnect_0|cmd_mux_012|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~1 , u0|mm_interconnect_0|cmd_mux_012|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_012|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_012|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~3 , u0|mm_interconnect_0|rsp_mux|WideOr1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src13_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src13_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_valid~0 , u0|mm_interconnect_0|cmd_mux_014|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_valid~1 , u0|mm_interconnect_0|cmd_mux_014|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~0 , u0|mm_interconnect_0|cmd_mux_014|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_data[67] , u0|mm_interconnect_0|cmd_mux_014|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_014|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~5 , u0|mm_interconnect_0|router|always1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_014|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|WideOr1 , u0|mm_interconnect_0|cmd_mux_014|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~3 , u0|mm_interconnect_0|key_s1_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~2 , u0|mm_interconnect_0|key_s1_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|cp_ready~0 , u0|mm_interconnect_0|key_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|cp_ready~1 , u0|mm_interconnect_0|key_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~1 , u0|mm_interconnect_0|cmd_mux_014|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_014|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_014|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~5 , u0|mm_interconnect_0|rsp_mux|WideOr1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0 , u0|mm_interconnect_0|rsp_mux|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1 , u0|mm_interconnect_0|rsp_mux|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~2 , u0|mm_interconnect_0|router|Equal16~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0 , u0|mm_interconnect_0|cmd_mux_005|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~1 , u0|mm_interconnect_0|cmd_mux_005|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_valid~0 , u0|mm_interconnect_0|cmd_mux_005|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|WideOr1 , u0|mm_interconnect_0|cmd_mux_005|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~2 , u0|mm_interconnect_0|rsp_mux|WideOr1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src19_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src19_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_020|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|update_grant~0 , u0|mm_interconnect_0|cmd_mux_020|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_020|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|packet_in_progress , u0|mm_interconnect_0|cmd_mux_020|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_020|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_020|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|WideOr1 , u0|mm_interconnect_0|cmd_mux_020|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|reset_game_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|reset_game_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|reset_game_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent|m0_write~0 , u0|mm_interconnect_0|reset_game_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|reset_game_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent|cp_ready~0 , u0|mm_interconnect_0|reset_game_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent|cp_ready~1 , u0|mm_interconnect_0|reset_game_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|update_grant~1 , u0|mm_interconnect_0|cmd_mux_020|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_valid~0 , u0|mm_interconnect_0|cmd_mux_020|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_020|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_020|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_020|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_data[67] , u0|mm_interconnect_0|cmd_mux_020|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[0][85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|win_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_019|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_019|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|reset_game_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~6 , u0|mm_interconnect_0|rsp_mux|WideOr1~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_valid~0 , u0|mm_interconnect_0|cmd_mux_011|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_valid~1 , u0|mm_interconnect_0|cmd_mux_011|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src10_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src10_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|WideOr1 , u0|mm_interconnect_0|cmd_mux_011|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~0 , u0|mm_interconnect_0|cmd_mux_011|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~3 , u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~2 , u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready , u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~1 , u0|mm_interconnect_0|cmd_mux_011|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[67] , u0|mm_interconnect_0|cmd_mux_011|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~7 , u0|mm_interconnect_0|rsp_mux|WideOr1~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~8 , u0|mm_interconnect_0|rsp_mux|WideOr1~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~9 , u0|mm_interconnect_0|rsp_mux|WideOr1~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[0] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[1] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem32~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data , u0|nios2_gen2_0|cpu|av_ld_aligning_data, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~1 , u0|nios2_gen2_0|cpu|av_ld_rshift8~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 , u0|mm_interconnect_0|cmd_mux_002|src_payload~2, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a2 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a2, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~22 , u0|mm_interconnect_0|rsp_mux|src_data[2]~22, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[2]~3 , u0|jtag_uart_0|av_readdata[2]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4 , u0|mm_interconnect_0|rsp_mux|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~23 , u0|mm_interconnect_0|rsp_mux|src_data[2]~23, lab7, 1
instance = comp, \u0|led|data_out[2] , u0|led|data_out[2], lab7, 1
instance = comp, \u0|led|readdata[2] , u0|led|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|keycode|readdata[2] , u0|keycode|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~24 , u0|mm_interconnect_0|rsp_mux|src_data[2]~24, lab7, 1
instance = comp, \u0|timer_0|control_register[2]~feeder , u0|timer_0|control_register[2]~feeder, lab7, 1
instance = comp, \u0|timer_0|control_register[2] , u0|timer_0|control_register[2], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[2]~2 , u0|timer_0|counter_snapshot[2]~2, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[2] , u0|timer_0|counter_snapshot[2], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[18] , u0|timer_0|counter_snapshot[18], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~14 , u0|timer_0|read_mux_out[2]~14, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~13 , u0|timer_0|read_mux_out[2]~13, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[34] , u0|timer_0|counter_snapshot[34], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[50] , u0|timer_0|counter_snapshot[50], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~15 , u0|timer_0|read_mux_out[2]~15, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~12 , u0|timer_0|read_mux_out[2]~12, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~16 , u0|timer_0|read_mux_out[2]~16, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2] , u0|timer_0|read_mux_out[2], lab7, 1
instance = comp, \u0|timer_0|readdata[2] , u0|timer_0|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|leds_pio|data_out[2]~feeder , u0|leds_pio|data_out[2]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[2] , u0|leds_pio|data_out[2], lab7, 1
instance = comp, \u0|leds_pio|readdata[2] , u0|leds_pio|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~25 , u0|mm_interconnect_0|rsp_mux|src_data[2]~25, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[2]~feeder , u0|spi0|spi_slave_select_holding_reg[2]~feeder, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[2] , u0|spi0|spi_slave_select_holding_reg[2], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[2] , u0|spi0|spi_slave_select_reg[2], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[2]~6 , u0|spi0|p1_data_to_cpu[2]~6, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[2]~7 , u0|spi0|p1_data_to_cpu[2]~7, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[2] , u0|spi0|data_to_cpu[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[2]~feeder , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[2] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[2] , u0|sw_digits|read_mux_out[2], lab7, 1
instance = comp, \u0|sw_digits|readdata[2] , u0|sw_digits|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~26 , u0|mm_interconnect_0|rsp_mux|src_data[2]~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~27 , u0|mm_interconnect_0|rsp_mux|src_data[2]~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~28 , u0|mm_interconnect_0|rsp_mux|src_data[2]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~9 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[2] , u0|nios2_gen2_0|cpu|W_ienable_reg[2], lab7, 1
instance = comp, \u0|timer_0|delayed_unxcounter_is_zeroxx0 , u0|timer_0|delayed_unxcounter_is_zeroxx0, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred~0 , u0|timer_0|timeout_occurred~0, lab7, 1
instance = comp, \u0|timer_0|Equal9~0 , u0|timer_0|Equal9~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe~0 , u0|timer_0|period_halfword_0_wr_strobe~0, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred~1 , u0|timer_0|timeout_occurred~1, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred , u0|timer_0|timeout_occurred, lab7, 1
instance = comp, \u0|timer_0|control_register[0] , u0|timer_0|control_register[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[2] , u0|nios2_gen2_0|cpu|W_ipending_reg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[2] , u0|nios2_gen2_0|cpu|W_control_rd_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[8]~0 , u0|nios2_gen2_0|cpu|E_st_data[8]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8] , u0|nios2_gen2_0|cpu|d_writedata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~27 , u0|mm_interconnect_0|cmd_mux_004|src_payload~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~94 , u0|nios2_gen2_0|cpu|F_iw[27]~94, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~95 , u0|nios2_gen2_0|cpu|F_iw[27]~95, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~96 , u0|nios2_gen2_0|cpu|F_iw[27]~96, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27] , u0|nios2_gen2_0|cpu|D_iw[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[0]~15 , u0|nios2_gen2_0|cpu|R_src1[0]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0] , u0|nios2_gen2_0|cpu|E_src1[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~31 , u0|nios2_gen2_0|cpu|E_logic_result[0]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0]~26 , u0|nios2_gen2_0|cpu|W_alu_result[0]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0] , u0|nios2_gen2_0|cpu|W_alu_result[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~30 , u0|nios2_gen2_0|cpu|E_logic_result[1]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1]~27 , u0|nios2_gen2_0|cpu|W_alu_result[1]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1] , u0|nios2_gen2_0|cpu|W_alu_result[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~0 , u0|nios2_gen2_0|cpu|av_ld_rshift8~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~63 , u0|mm_interconnect_0|rsp_mux|src_data[7]~63, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~60 , u0|mm_interconnect_0|rsp_mux|src_data[7]~60, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~61 , u0|mm_interconnect_0|rsp_mux|src_data[7]~61, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~62 , u0|mm_interconnect_0|rsp_mux|src_data[7]~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~64 , u0|mm_interconnect_0|rsp_mux|src_data[7]~64, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~65 , u0|mm_interconnect_0|rsp_mux|src_data[7]~65, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~66 , u0|mm_interconnect_0|rsp_mux|src_data[7]~66, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~67 , u0|mm_interconnect_0|rsp_mux|src_data[7]~67, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~15 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_fill_bit~0 , u0|nios2_gen2_0|cpu|av_fill_bit~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7 , u0|mm_interconnect_0|rsp_mux|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~76 , u0|mm_interconnect_0|rsp_mux|src_data[9]~76, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~77 , u0|mm_interconnect_0|rsp_mux|src_data[9]~77, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~75 , u0|mm_interconnect_0|rsp_mux|src_data[9]~75, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~74 , u0|mm_interconnect_0|rsp_mux|src_data[9]~74, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~78 , u0|mm_interconnect_0|rsp_mux|src_data[9]~78, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~79 , u0|mm_interconnect_0|rsp_mux|src_data[9]~79, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[39] , u0|mm_interconnect_0|cmd_mux_005|src_data[39], lab7, 1
instance = comp, \u0|sdram_pll|w_reset~0 , u0|sdram_pll|w_reset~0, lab7, 1
instance = comp, \u0|sdram_pll|w_reset~2 , u0|sdram_pll|w_reset~2, lab7, 1
instance = comp, \u0|sdram_pll|pfdena_reg~0 , u0|sdram_pll|pfdena_reg~0, lab7, 1
instance = comp, \u0|sdram_pll|pfdena_reg , u0|sdram_pll|pfdena_reg, lab7, 1
instance = comp, \u0|sdram_pll|readdata[0]~0 , u0|sdram_pll|readdata[0]~0, lab7, 1
instance = comp, \u0|sdram_pll|readdata[1]~2 , u0|sdram_pll|readdata[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~15 , u0|mm_interconnect_0|rsp_mux|src_data[1]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 , u0|mm_interconnect_0|cmd_mux_002|src_payload~1, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a1 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a1, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[1]~2 , u0|jtag_uart_0|av_readdata[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~13 , u0|mm_interconnect_0|rsp_mux|src_data[1]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~14 , u0|mm_interconnect_0|rsp_mux|src_data[1]~14, lab7, 1
instance = comp, \u0|led|data_out[1]~feeder , u0|led|data_out[1]~feeder, lab7, 1
instance = comp, \u0|led|data_out[1] , u0|led|data_out[1], lab7, 1
instance = comp, \u0|led|readdata[1] , u0|led|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|keycode|readdata[1] , u0|keycode|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~16 , u0|mm_interconnect_0|rsp_mux|src_data[1]~16, lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[1] , u0|sw_digits|read_mux_out[1], lab7, 1
instance = comp, \u0|sw_digits|readdata[1] , u0|sw_digits|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~6 , u0|timer_0|read_mux_out[1]~6, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[33] , u0|timer_0|counter_snapshot[33], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[49] , u0|timer_0|counter_snapshot[49], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~11 , u0|timer_0|read_mux_out[1]~11, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~7 , u0|timer_0|read_mux_out[1]~7, lab7, 1
instance = comp, \u0|timer_0|read_mux_out~8 , u0|timer_0|read_mux_out~8, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~9 , u0|timer_0|read_mux_out[1]~9, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[1]~1 , u0|timer_0|counter_snapshot[1]~1, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[1] , u0|timer_0|counter_snapshot[1], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[17] , u0|timer_0|counter_snapshot[17], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~10 , u0|timer_0|read_mux_out[1]~10, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1] , u0|timer_0|read_mux_out[1], lab7, 1
instance = comp, \u0|timer_0|readdata[1] , u0|timer_0|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~18 , u0|mm_interconnect_0|rsp_mux|src_data[1]~18, lab7, 1
instance = comp, \u0|leds_pio|data_out[1] , u0|leds_pio|data_out[1], lab7, 1
instance = comp, \u0|leds_pio|readdata[1] , u0|leds_pio|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|key|Equal0~0 , u0|key|Equal0~0, lab7, 1
instance = comp, \KEY[1]~input , KEY[1]~input, lab7, 1
instance = comp, \u0|key|read_mux_out[1] , u0|key|read_mux_out[1], lab7, 1
instance = comp, \u0|key|readdata[1] , u0|key|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~17 , u0|mm_interconnect_0|rsp_mux|src_data[1]~17, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[1] , u0|spi0|spi_slave_select_holding_reg[1], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[1] , u0|spi0|spi_slave_select_reg[1], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[1]~4 , u0|spi0|p1_data_to_cpu[1]~4, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[1]~5 , u0|spi0|p1_data_to_cpu[1]~5, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[1] , u0|spi0|data_to_cpu[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[1] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3 , u0|mm_interconnect_0|rsp_mux|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|ram|altsyncram_component|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~19 , u0|mm_interconnect_0|rsp_mux|src_data[1]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~20 , u0|mm_interconnect_0|rsp_mux|src_data[1]~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~21 , u0|mm_interconnect_0|rsp_mux|src_data[1]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~12 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[1] , u0|nios2_gen2_0|cpu|W_ienable_reg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[1] , u0|nios2_gen2_0|cpu|W_ipending_reg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[1] , u0|nios2_gen2_0|cpu|W_control_rd_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]~2 , u0|nios2_gen2_0|cpu|d_writedata[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25] , u0|nios2_gen2_0|cpu|d_writedata[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 , u0|mm_interconnect_0|cmd_mux_002|src_payload~8, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a25 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a25, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~43 , u0|nios2_gen2_0|cpu|F_iw[25]~43, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~44 , u0|nios2_gen2_0|cpu|F_iw[25]~44, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~45 , u0|nios2_gen2_0|cpu|F_iw[25]~45, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25] , u0|nios2_gen2_0|cpu|D_iw[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~10 , u0|nios2_gen2_0|cpu|E_st_data[23]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23] , u0|nios2_gen2_0|cpu|d_writedata[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 , u0|mm_interconnect_0|cmd_mux_002|src_payload~6, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a23 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a23, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~37 , u0|nios2_gen2_0|cpu|F_iw[23]~37, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~38 , u0|nios2_gen2_0|cpu|F_iw[23]~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~39 , u0|nios2_gen2_0|cpu|F_iw[23]~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23] , u0|nios2_gen2_0|cpu|D_iw[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]~4 , u0|nios2_gen2_0|cpu|d_writedata[26]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26] , u0|nios2_gen2_0|cpu|d_writedata[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 , u0|mm_interconnect_0|cmd_mux_002|src_payload~9, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a26 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a26, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~46 , u0|nios2_gen2_0|cpu|F_iw[26]~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~47 , u0|nios2_gen2_0|cpu|F_iw[26]~47, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~48 , u0|nios2_gen2_0|cpu|F_iw[26]~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26] , u0|nios2_gen2_0|cpu|D_iw[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[4] , u0|nios2_gen2_0|cpu|R_dst_regnum[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder , u0|nios2_gen2_0|cpu|d_writedata[2]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2] , u0|nios2_gen2_0|cpu|d_writedata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3 , u0|mm_interconnect_0|cmd_mux|src_payload~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read~0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read_req~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read_req , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|read_req, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, lab7, 1
instance = comp, \u0|jtag_uart_0|r_val~0 , u0|jtag_uart_0|r_val~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~22 , u0|mm_interconnect_0|rsp_mux_001|src_payload~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~102 , u0|nios2_gen2_0|cpu|F_iw[20]~102, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~103 , u0|nios2_gen2_0|cpu|F_iw[20]~103, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~104 , u0|nios2_gen2_0|cpu|F_iw[20]~104, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20] , u0|nios2_gen2_0|cpu|D_iw[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~6 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[3] , u0|nios2_gen2_0|cpu|R_dst_regnum[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3]~feeder , u0|nios2_gen2_0|cpu|d_writedata[3]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3] , u0|nios2_gen2_0|cpu|d_writedata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~2 , u0|mm_interconnect_0|cmd_mux_004|src_payload~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0 , u0|nios2_gen2_0|cpu|hbreak_req~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~23 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~24 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~21 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~15 , u0|mm_interconnect_0|rsp_mux_001|src_payload~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~22 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~25 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~113 , u0|nios2_gen2_0|cpu|F_iw[14]~113, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14] , u0|nios2_gen2_0|cpu|D_iw[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~10 , u0|nios2_gen2_0|cpu|Equal62~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[1] , u0|nios2_gen2_0|cpu|R_dst_regnum[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]~2 , u0|nios2_gen2_0|cpu|E_src1[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46 , u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25] , u0|nios2_gen2_0|cpu|E_src1[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~8 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[23] , u0|nios2_gen2_0|cpu|F_pc[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~7 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24] , u0|nios2_gen2_0|cpu|F_pc[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~1 , u0|mm_interconnect_0|router_001|src_channel[7]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~4 , u0|mm_interconnect_0|router_001|src_channel[7]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~6 , u0|mm_interconnect_0|router_001|src_channel[7]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~7 , u0|mm_interconnect_0|router_001|src_channel[7]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~8 , u0|mm_interconnect_0|router_001|src_channel[7]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_valid , u0|mm_interconnect_0|crosser_001|clock_xer|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload[0] , u0|mm_interconnect_0|cmd_mux_008|src_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~0 , u0|mm_interconnect_0|cmd_mux_008|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~4 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|WideOr1 , u0|mm_interconnect_0|cmd_mux_008|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_valid , u0|mm_interconnect_0|crosser_003|clock_xer|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~72 , u0|nios2_gen2_0|cpu|F_iw[16]~72, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~18 , u0|mm_interconnect_0|rsp_mux_001|src_payload~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~73 , u0|nios2_gen2_0|cpu|F_iw[16]~73, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~74 , u0|nios2_gen2_0|cpu|F_iw[16]~74, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16] , u0|nios2_gen2_0|cpu|D_iw[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~11 , u0|nios2_gen2_0|cpu|Equal62~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~14 , u0|nios2_gen2_0|cpu|D_ctrl_exception~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~13 , u0|nios2_gen2_0|cpu|D_ctrl_exception~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~2 , u0|nios2_gen2_0|cpu|Equal62~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~15 , u0|nios2_gen2_0|cpu|D_ctrl_exception~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~16 , u0|nios2_gen2_0|cpu|D_ctrl_exception~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~14 , u0|nios2_gen2_0|cpu|Equal0~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~20 , u0|nios2_gen2_0|cpu|D_ctrl_exception~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~8 , u0|nios2_gen2_0|cpu|Equal62~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~17 , u0|nios2_gen2_0|cpu|D_ctrl_exception~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~25 , u0|nios2_gen2_0|cpu|D_ctrl_exception~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~12 , u0|nios2_gen2_0|cpu|Equal62~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~18 , u0|nios2_gen2_0|cpu|D_ctrl_exception~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~19 , u0|nios2_gen2_0|cpu|D_ctrl_exception~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~21 , u0|nios2_gen2_0|cpu|D_ctrl_exception~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~22 , u0|nios2_gen2_0|cpu|D_ctrl_exception~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~20 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~13 , u0|nios2_gen2_0|cpu|Equal62~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~11 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[3]~14 , u0|nios2_gen2_0|cpu|R_src2_lo[3]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3] , u0|nios2_gen2_0|cpu|E_src2[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~24 , u0|nios2_gen2_0|cpu|Add1~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[3]~25 , u0|nios2_gen2_0|cpu|E_logic_result[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3]~25 , u0|nios2_gen2_0|cpu|W_alu_result[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3] , u0|nios2_gen2_0|cpu|W_alu_result[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_valid~0 , u0|mm_interconnect_0|cmd_mux|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0 , u0|mm_interconnect_0|cmd_mux|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress , u0|mm_interconnect_0|cmd_mux|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~1 , u0|mm_interconnect_0|cmd_mux|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0] , u0|mm_interconnect_0|cmd_mux|saved_grant[0], lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow~0 , u0|jtag_uart_0|woverflow~0, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0 , u0|jtag_uart_0|fifo_wr~0, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_wr , u0|jtag_uart_0|fifo_wr, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_lab7_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~33 , u0|nios2_gen2_0|cpu|F_iw[22]~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~34 , u0|nios2_gen2_0|cpu|F_iw[22]~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~35 , u0|nios2_gen2_0|cpu|F_iw[22]~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~36 , u0|nios2_gen2_0|cpu|F_iw[22]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22] , u0|nios2_gen2_0|cpu|D_iw[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5 , u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[0] , u0|nios2_gen2_0|cpu|R_dst_regnum[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[5]~10 , u0|nios2_gen2_0|cpu|R_src2_lo[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5] , u0|nios2_gen2_0|cpu|E_src2[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[5]~22 , u0|nios2_gen2_0|cpu|E_logic_result[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5]~22 , u0|nios2_gen2_0|cpu|W_alu_result[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5] , u0|nios2_gen2_0|cpu|W_alu_result[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~2 , u0|mm_interconnect_0|router|src_channel[8]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~3 , u0|mm_interconnect_0|router|src_channel[8]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~4 , u0|mm_interconnect_0|router|src_channel[8]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~19 , u0|mm_interconnect_0|cmd_demux|sink_ready~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~18 , u0|mm_interconnect_0|cmd_demux|sink_ready~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~20 , u0|mm_interconnect_0|cmd_demux|sink_ready~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_valid , u0|mm_interconnect_0|crosser|clock_xer|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[35] , u0|mm_interconnect_0|cmd_mux_008|src_data[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[34] , u0|mm_interconnect_0|cmd_mux_008|src_data[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0~0 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~1 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0 , u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[74] , u0|mm_interconnect_0|cmd_mux_008|src_data[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[73] , u0|mm_interconnect_0|cmd_mux_008|src_data[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~19 , u0|mm_interconnect_0|rsp_mux_001|src_payload~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~76 , u0|nios2_gen2_0|cpu|F_iw[21]~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~77 , u0|nios2_gen2_0|cpu|F_iw[21]~77, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~78 , u0|nios2_gen2_0|cpu|F_iw[21]~78, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21] , u0|nios2_gen2_0|cpu|D_iw[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~11 , u0|nios2_gen2_0|cpu|E_src2[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16] , u0|nios2_gen2_0|cpu|E_src2[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~11 , u0|nios2_gen2_0|cpu|Add1~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~18 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14] , u0|nios2_gen2_0|cpu|F_pc[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal19~3 , u0|mm_interconnect_0|router_001|Equal19~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal19~4 , u0|mm_interconnect_0|router_001|Equal19~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal18~0 , u0|mm_interconnect_0|router_001|Equal18~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal18~1 , u0|mm_interconnect_0|router_001|Equal18~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_003|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1 , u0|mm_interconnect_0|cmd_mux_003|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0 , u0|mm_interconnect_0|rsp_mux|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 , u0|mm_interconnect_0|cmd_mux_002|src_payload~0, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a0 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[0]~1 , u0|jtag_uart_0|av_readdata[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux|src_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~1 , u0|mm_interconnect_0|rsp_mux|src_data[0]~1, lab7, 1
instance = comp, \u0|move_hl|Equal0~0 , u0|move_hl|Equal0~0, lab7, 1
instance = comp, \u0|move_hl|always0~3 , u0|move_hl|always0~3, lab7, 1
instance = comp, \u0|move_hl|data_out~0 , u0|move_hl|data_out~0, lab7, 1
instance = comp, \u0|move_hl|data_out , u0|move_hl|data_out, lab7, 1
instance = comp, \u0|move_hl|readdata[0] , u0|move_hl|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|move_hl_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|move_hl_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|sw_reset|readdata[0] , u0|sw_reset|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_reset_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|sw_reset_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux|src_data[0]~7, lab7, 1
instance = comp, \u0|leds_pio|data_out[0]~feeder , u0|leds_pio|data_out[0]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[0] , u0|leds_pio|data_out[0], lab7, 1
instance = comp, \u0|leds_pio|readdata[0] , u0|leds_pio|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \KEY[0]~input , KEY[0]~input, lab7, 1
instance = comp, \u0|key|read_mux_out[0] , u0|key|read_mux_out[0], lab7, 1
instance = comp, \u0|key|readdata[0]~feeder , u0|key|readdata[0]~feeder, lab7, 1
instance = comp, \u0|key|readdata[0] , u0|key|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~5 , u0|mm_interconnect_0|rsp_mux|src_data[0]~5, lab7, 1
instance = comp, \u0|usb_rst|Equal0~0 , u0|usb_rst|Equal0~0, lab7, 1
instance = comp, \u0|usb_rst|always0~3 , u0|usb_rst|always0~3, lab7, 1
instance = comp, \u0|usb_rst|data_out~0 , u0|usb_rst|data_out~0, lab7, 1
instance = comp, \u0|usb_rst|data_out , u0|usb_rst|data_out, lab7, 1
instance = comp, \u0|usb_rst|readdata[0] , u0|usb_rst|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, lab7, 1
instance = comp, \u0|usb_irq|read_mux_out~2 , u0|usb_irq|read_mux_out~2, lab7, 1
instance = comp, \u0|usb_irq|read_mux_out~3 , u0|usb_irq|read_mux_out~3, lab7, 1
instance = comp, \u0|usb_irq|readdata[0] , u0|usb_irq|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_010|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_010|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~4 , u0|mm_interconnect_0|rsp_mux|src_data[0]~4, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[32] , u0|timer_0|counter_snapshot[32], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[48]~feeder , u0|timer_0|counter_snapshot[48]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[48] , u0|timer_0|counter_snapshot[48], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~4 , u0|timer_0|read_mux_out[0]~4, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[16] , u0|timer_0|counter_snapshot[16], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[0]~0 , u0|timer_0|counter_snapshot[0]~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[0] , u0|timer_0|counter_snapshot[0], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~3 , u0|timer_0|read_mux_out[0]~3, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~5 , u0|timer_0|read_mux_out[0]~5, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~0 , u0|timer_0|read_mux_out[0]~0, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~1 , u0|timer_0|read_mux_out[0]~1, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~2 , u0|timer_0|read_mux_out[0]~2, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0] , u0|timer_0|read_mux_out[0], lab7, 1
instance = comp, \u0|timer_0|readdata[0] , u0|timer_0|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|stopwatch|readdata[0] , u0|stopwatch|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|stopwatch_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|stopwatch_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux|src_data[0]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux|src_data[0]~8, lab7, 1
instance = comp, \u0|led|data_out[0] , u0|led|data_out[0], lab7, 1
instance = comp, \u0|led|readdata[0] , u0|led|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|keycode|readdata[0] , u0|keycode|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~3 , u0|mm_interconnect_0|rsp_mux|src_data[0]~3, lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll7 , u0|sdram_pll|sd1|pll7, lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync~feeder , u0|sdram_pll|sd1|pll_lock_sync~feeder, lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync , u0|sdram_pll|sd1|pll_lock_sync, lab7, 1
instance = comp, \u0|sdram_pll|sd1|locked , u0|sdram_pll|sd1|locked, lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0], lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder , u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder, lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0], lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder , u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder, lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0], lab7, 1
instance = comp, \u0|sdram_pll|readdata[0]~1 , u0|sdram_pll|readdata[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~2 , u0|mm_interconnect_0|rsp_mux|src_data[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~9 , u0|mm_interconnect_0|rsp_mux|src_data[0]~9, lab7, 1
instance = comp, \u0|reset_game|read_mux_out~0 , u0|reset_game|read_mux_out~0, lab7, 1
instance = comp, \u0|reset_game|read_mux_out~1 , u0|reset_game|read_mux_out~1, lab7, 1
instance = comp, \u0|reset_game|readdata[0] , u0|reset_game|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|reset_game_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|reset_game_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2 , u0|mm_interconnect_0|rsp_mux|src_payload~2, lab7, 1
instance = comp, \u0|sw_digits|read_mux_out[0] , u0|sw_digits|read_mux_out[0], lab7, 1
instance = comp, \u0|sw_digits|readdata[0] , u0|sw_digits|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|sw_digits_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[0]~0 , u0|spi0|spi_slave_select_holding_reg[0]~0, lab7, 1
instance = comp, \u0|spi0|spi_slave_select_holding_reg[0] , u0|spi0|spi_slave_select_holding_reg[0], lab7, 1
instance = comp, \u0|spi0|spi_slave_select_reg[0] , u0|spi0|spi_slave_select_reg[0], lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[0]~2 , u0|spi0|p1_data_to_cpu[0]~2, lab7, 1
instance = comp, \u0|spi0|p1_data_to_cpu[0]~3 , u0|spi0|p1_data_to_cpu[0]~3, lab7, 1
instance = comp, \u0|spi0|data_to_cpu[0] , u0|spi0|data_to_cpu[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[0] , u0|mm_interconnect_0|spi0_spi_control_port_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~10 , u0|mm_interconnect_0|rsp_mux|src_data[0]~10, lab7, 1
instance = comp, \u0|win|readdata[0] , u0|win|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|win_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|win_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1 , u0|mm_interconnect_0|rsp_mux|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~11 , u0|mm_interconnect_0|rsp_mux|src_data[0]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~12 , u0|mm_interconnect_0|rsp_mux|src_data[0]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~8 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal134~0 , u0|nios2_gen2_0|cpu|Equal134~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg , u0|nios2_gen2_0|cpu|W_bstatus_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal133~0 , u0|nios2_gen2_0|cpu|Equal133~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg , u0|nios2_gen2_0|cpu|W_estatus_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~1 , u0|nios2_gen2_0|cpu|Equal132~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[0] , u0|nios2_gen2_0|cpu|W_control_rd_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[0] , u0|nios2_gen2_0|cpu|R_compare_op[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~8 , u0|nios2_gen2_0|cpu|Equal127~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~7 , u0|nios2_gen2_0|cpu|Equal127~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[10]~17 , u0|nios2_gen2_0|cpu|E_logic_result[10]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~5 , u0|nios2_gen2_0|cpu|Equal127~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~6 , u0|nios2_gen2_0|cpu|Equal127~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~9 , u0|nios2_gen2_0|cpu|Equal127~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~2 , u0|nios2_gen2_0|cpu|Equal127~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~0 , u0|nios2_gen2_0|cpu|Equal127~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~3 , u0|nios2_gen2_0|cpu|Equal127~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~1 , u0|nios2_gen2_0|cpu|Equal127~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~4 , u0|nios2_gen2_0|cpu|Equal127~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~10 , u0|nios2_gen2_0|cpu|Equal127~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[1] , u0|nios2_gen2_0|cpu|R_compare_op[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~98 , u0|nios2_gen2_0|cpu|Add1~98, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_cmp_result~0 , u0|nios2_gen2_0|cpu|E_cmp_result~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_cmp_result , u0|nios2_gen2_0|cpu|W_cmp_result, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[0]~17 , u0|nios2_gen2_0|cpu|R_src2_lo[0]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0] , u0|nios2_gen2_0|cpu|E_src2[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~1 , u0|nios2_gen2_0|cpu|E_stall~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~0 , u0|nios2_gen2_0|cpu|E_stall~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~2 , u0|nios2_gen2_0|cpu|E_stall~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~3 , u0|nios2_gen2_0|cpu|E_stall~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~4 , u0|nios2_gen2_0|cpu|E_stall~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~5 , u0|nios2_gen2_0|cpu|E_stall~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~0 , u0|nios2_gen2_0|cpu|E_valid_from_R~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R , u0|nios2_gen2_0|cpu|E_valid_from_R, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~0 , u0|nios2_gen2_0|cpu|W_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid , u0|nios2_gen2_0|cpu|W_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 , u0|mm_interconnect_0|rsp_mux_001|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 , u0|mm_interconnect_0|rsp_mux_001|src_payload~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 , u0|mm_interconnect_0|rsp_mux_001|src_payload~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 , u0|mm_interconnect_0|rsp_mux_001|src_payload~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~5 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 , u0|mm_interconnect_0|rsp_mux_001|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_011|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_011|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~0 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 , u0|mm_interconnect_0|rsp_mux_001|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 , u0|mm_interconnect_0|rsp_mux_001|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 , u0|mm_interconnect_0|rsp_mux_001|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 , u0|mm_interconnect_0|rsp_mux_001|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~3 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~2 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~4 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0 , u0|nios2_gen2_0|cpu|i_read_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read , u0|nios2_gen2_0|cpu|i_read, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_valid~0 , u0|nios2_gen2_0|cpu|F_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid , u0|nios2_gen2_0|cpu|D_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid , u0|nios2_gen2_0|cpu|R_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~1 , u0|nios2_gen2_0|cpu|R_src2_use_imm~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm , u0|nios2_gen2_0|cpu|R_src2_use_imm, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[7]~8 , u0|nios2_gen2_0|cpu|R_src2_lo[7]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7] , u0|nios2_gen2_0|cpu|E_src2[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[7]~19 , u0|nios2_gen2_0|cpu|E_logic_result[7]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7]~20 , u0|nios2_gen2_0|cpu|W_alu_result[7]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7] , u0|nios2_gen2_0|cpu|W_alu_result[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 , u0|mm_interconnect_0|cmd_mux_003|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~1 , u0|mm_interconnect_0|cmd_mux_003|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[67] , u0|mm_interconnect_0|cmd_mux_003|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3 , u0|mm_interconnect_0|cmd_demux|sink_ready~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~9 , u0|mm_interconnect_0|cmd_demux|WideOr0~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~10 , u0|mm_interconnect_0|cmd_demux|sink_ready~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~8 , u0|mm_interconnect_0|cmd_demux|sink_ready~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4 , u0|mm_interconnect_0|cmd_demux|sink_ready~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~5 , u0|mm_interconnect_0|cmd_demux|sink_ready~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~6 , u0|mm_interconnect_0|cmd_demux|sink_ready~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~9 , u0|mm_interconnect_0|cmd_demux|sink_ready~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~14 , u0|mm_interconnect_0|cmd_demux|WideOr0~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~15 , u0|mm_interconnect_0|cmd_demux|WideOr0~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~10 , u0|mm_interconnect_0|cmd_demux|WideOr0~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~11 , u0|mm_interconnect_0|cmd_demux|WideOr0~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~12 , u0|mm_interconnect_0|cmd_demux|WideOr0~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~13 , u0|mm_interconnect_0|cmd_demux|WideOr0~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~23 , u0|mm_interconnect_0|cmd_demux|WideOr0~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~7 , u0|mm_interconnect_0|cmd_demux|WideOr0~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2 , u0|mm_interconnect_0|cmd_demux|WideOr0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3 , u0|mm_interconnect_0|cmd_demux|WideOr0~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4 , u0|mm_interconnect_0|cmd_demux|WideOr0~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5 , u0|mm_interconnect_0|cmd_demux|WideOr0~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~8 , u0|mm_interconnect_0|cmd_demux|WideOr0~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~16 , u0|mm_interconnect_0|cmd_demux|WideOr0~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal10~1 , u0|mm_interconnect_0|router|Equal10~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal10~2 , u0|mm_interconnect_0|router|Equal10~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~17 , u0|mm_interconnect_0|cmd_demux|sink_ready~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~12 , u0|mm_interconnect_0|cmd_demux|sink_ready~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~11 , u0|mm_interconnect_0|cmd_demux|sink_ready~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~13 , u0|mm_interconnect_0|cmd_demux|sink_ready~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~15 , u0|mm_interconnect_0|cmd_demux|sink_ready~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~16 , u0|mm_interconnect_0|cmd_demux|sink_ready~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~14 , u0|mm_interconnect_0|cmd_demux|sink_ready~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~17 , u0|mm_interconnect_0|cmd_demux|WideOr0~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~21 , u0|mm_interconnect_0|cmd_demux|sink_ready~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~18 , u0|mm_interconnect_0|cmd_demux|WideOr0~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~25 , u0|mm_interconnect_0|cmd_demux|sink_ready~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~0 , u0|mm_interconnect_0|router|Equal6~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~20 , u0|mm_interconnect_0|cmd_demux|WideOr0~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~21 , u0|mm_interconnect_0|cmd_demux|WideOr0~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~24 , u0|mm_interconnect_0|cmd_demux|sink_ready~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~22 , u0|mm_interconnect_0|cmd_demux|sink_ready~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~23 , u0|mm_interconnect_0|cmd_demux|sink_ready~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~19 , u0|mm_interconnect_0|cmd_demux|WideOr0~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~22 , u0|mm_interconnect_0|cmd_demux|WideOr0~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_begintransfer~2 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_begintransfer~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|wait_latency_counter~2 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|read_latency_shift_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~1 , u0|mm_interconnect_0|cmd_mux_002|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[67] , u0|mm_interconnect_0|cmd_mux_002|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent|m0_read~0 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent|m0_read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 , u0|mm_interconnect_0|cmd_mux_002|src_payload~7, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a24 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a24, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~40 , u0|nios2_gen2_0|cpu|F_iw[24]~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~41 , u0|nios2_gen2_0|cpu|F_iw[24]~41, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~42 , u0|nios2_gen2_0|cpu|F_iw[24]~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24] , u0|nios2_gen2_0|cpu|D_iw[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~17 , u0|nios2_gen2_0|cpu|Equal0~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_wr_dst_reg , u0|nios2_gen2_0|cpu|R_wr_dst_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wren , u0|nios2_gen2_0|cpu|W_rf_wren, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1]~feeder , u0|nios2_gen2_0|cpu|d_writedata[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1] , u0|nios2_gen2_0|cpu|d_writedata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~4 , u0|mm_interconnect_0|cmd_mux_004|src_payload~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_004|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 , u0|mm_interconnect_0|rsp_mux_001|src_payload~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~18 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~19 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~20 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[2]~18 , u0|nios2_gen2_0|cpu|F_iw[2]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2] , u0|nios2_gen2_0|cpu|D_iw[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~2 , u0|nios2_gen2_0|cpu|D_ctrl_ld~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~3 , u0|nios2_gen2_0|cpu|D_ctrl_ld~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld , u0|nios2_gen2_0|cpu|R_ctrl_ld, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt , u0|nios2_gen2_0|cpu|d_read_nxt, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read , u0|nios2_gen2_0|cpu|d_read, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[67] , u0|mm_interconnect_0|cmd_mux|src_data[67], lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~2 , u0|jtag_uart_0|fifo_rd~2, lab7, 1
instance = comp, \u0|jtag_uart_0|read_0 , u0|jtag_uart_0|read_0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[4]~5 , u0|jtag_uart_0|av_readdata[4]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~26 , u0|nios2_gen2_0|cpu|F_iw[4]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~27 , u0|nios2_gen2_0|cpu|F_iw[4]~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 , u0|mm_interconnect_0|rsp_mux_001|src_payload~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~28 , u0|nios2_gen2_0|cpu|F_iw[4]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~29 , u0|nios2_gen2_0|cpu|F_iw[4]~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~30 , u0|nios2_gen2_0|cpu|F_iw[4]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~31 , u0|nios2_gen2_0|cpu|F_iw[4]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~32 , u0|nios2_gen2_0|cpu|F_iw[4]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4] , u0|nios2_gen2_0|cpu|D_iw[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_st~0 , u0|nios2_gen2_0|cpu|D_ctrl_st~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_st , u0|nios2_gen2_0|cpu|R_ctrl_st, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall , u0|nios2_gen2_0|cpu|E_st_stall, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write , u0|nios2_gen2_0|cpu|d_write, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 , u0|mm_interconnect_0|cmd_mux_002|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent|m0_write~3 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent|m0_write~2 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|wait_latency_counter~1 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_write , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_write, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 , u0|mm_interconnect_0|cmd_mux_002|src_payload~16, lab7, 1
instance = comp, \u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a12 , u0|puzzle_clues_mem|ram|altsyncram_component|auto_generated|ram_block1a12, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~26 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~27 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~29 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~28 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~30 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[12]~75 , u0|nios2_gen2_0|cpu|F_iw[12]~75, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12] , u0|nios2_gen2_0|cpu|D_iw[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]~19 , u0|nios2_gen2_0|cpu|E_src1[8]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12 , u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8] , u0|nios2_gen2_0|cpu|E_src1[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~26 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6] , u0|nios2_gen2_0|cpu|F_pc[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14 , u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~24 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7] , u0|nios2_gen2_0|cpu|F_pc[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8] , u0|nios2_gen2_0|cpu|F_pc[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0 , u0|mm_interconnect_0|router_001|Equal1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src14_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src14_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src14_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src14_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[67] , u0|mm_interconnect_0|cmd_mux_015|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~0 , u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_015|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_015|src1_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~63 , u0|nios2_gen2_0|cpu|F_iw[11]~63, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~61 , u0|nios2_gen2_0|cpu|F_iw[11]~61, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~17 , u0|mm_interconnect_0|rsp_mux_001|src_payload~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~62 , u0|nios2_gen2_0|cpu|F_iw[11]~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~64 , u0|nios2_gen2_0|cpu|F_iw[11]~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~65 , u0|nios2_gen2_0|cpu|F_iw[11]~65, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11] , u0|nios2_gen2_0|cpu|D_iw[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~9 , u0|nios2_gen2_0|cpu|Equal62~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~0 , u0|nios2_gen2_0|cpu|hbreak_enabled~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~feeder , u0|nios2_gen2_0|cpu|hbreak_enabled~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled , u0|nios2_gen2_0|cpu|hbreak_enabled, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2]~1 , u0|nios2_gen2_0|cpu|D_iw[2]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~11 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~12 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~13 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~14 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[0]~8 , u0|nios2_gen2_0|cpu|F_iw[0]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0] , u0|nios2_gen2_0|cpu|D_iw[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]~15 , u0|nios2_gen2_0|cpu|E_src2[15]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[10]~5 , u0|nios2_gen2_0|cpu|R_src2_lo[10]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10] , u0|nios2_gen2_0|cpu|E_src2[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~17 , u0|nios2_gen2_0|cpu|Add1~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10]~17 , u0|nios2_gen2_0|cpu|W_alu_result[10]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10] , u0|nios2_gen2_0|cpu|W_alu_result[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[46] , u0|mm_interconnect_0|cmd_mux_004|src_data[46], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[8] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~50 , u0|nios2_gen2_0|cpu|F_iw[5]~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~49 , u0|nios2_gen2_0|cpu|F_iw[5]~49, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~51 , u0|nios2_gen2_0|cpu|F_iw[5]~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 , u0|mm_interconnect_0|rsp_mux_001|src_payload~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~52 , u0|nios2_gen2_0|cpu|F_iw[5]~52, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~53 , u0|nios2_gen2_0|cpu|F_iw[5]~53, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~54 , u0|nios2_gen2_0|cpu|F_iw[5]~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~55 , u0|nios2_gen2_0|cpu|F_iw[5]~55, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5] , u0|nios2_gen2_0|cpu|D_iw[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[1] , u0|nios2_gen2_0|cpu|R_logic_op[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[11]~15 , u0|nios2_gen2_0|cpu|E_logic_result[11]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11]~16 , u0|nios2_gen2_0|cpu|W_alu_result[11]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11] , u0|nios2_gen2_0|cpu|W_alu_result[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal19~3 , u0|mm_interconnect_0|router|Equal19~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~0 , u0|mm_interconnect_0|cmd_mux_004|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src3_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src3_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1 , u0|mm_interconnect_0|cmd_mux_004|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0 , u0|mm_interconnect_0|cmd_mux_004|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~1 , u0|mm_interconnect_0|cmd_mux_004|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[38] , u0|mm_interconnect_0|cmd_mux_004|src_data[38], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|address[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, lab7, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , u0|nios2_gen2_0|cpu|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[2] , u0|rst_controller|altera_reset_synchronizer_int_chain[2], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[3] , u0|rst_controller|altera_reset_synchronizer_int_chain[3], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4] , u0|rst_controller|altera_reset_synchronizer_int_chain[4], lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~0 , u0|rst_controller|r_sync_rst_chain~0, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[1] , u0|rst_controller|r_sync_rst_chain[1], lab7, 1
instance = comp, \u0|rst_controller|WideOr0~0 , u0|rst_controller|WideOr0~0, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst , u0|rst_controller|r_sync_rst, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst~clkctrl , u0|rst_controller|r_sync_rst~clkctrl, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1 , u0|jtag_uart_0|lab7_soc_jtag_uart_0_alt_jtag_atlantic|rst1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~30 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~6 , u0|mm_interconnect_0|router_001|always1~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal15~0 , u0|mm_interconnect_0|router_001|Equal15~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal15~1 , u0|mm_interconnect_0|router_001|Equal15~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~4 , u0|mm_interconnect_0|router_001|Equal1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~5 , u0|mm_interconnect_0|router_001|Equal1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~0 , u0|mm_interconnect_0|router_001|Equal14~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~24 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~25 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~26 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~27 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~28 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~29 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~31 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[67] , u0|mm_interconnect_0|cmd_mux_008|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[106] , u0|mm_interconnect_0|cmd_mux_008|src_data[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~10 , u0|nios2_gen2_0|cpu|F_iw[1]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~14 , u0|nios2_gen2_0|cpu|F_iw[1]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~12 , u0|nios2_gen2_0|cpu|F_iw[1]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~13 , u0|nios2_gen2_0|cpu|F_iw[1]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~11 , u0|nios2_gen2_0|cpu|F_iw[1]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~15 , u0|nios2_gen2_0|cpu|F_iw[1]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~9 , u0|nios2_gen2_0|cpu|F_iw[1]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~17 , u0|nios2_gen2_0|cpu|F_iw[1]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~112 , u0|nios2_gen2_0|cpu|F_iw[1]~112, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1] , u0|nios2_gen2_0|cpu|D_iw[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br , u0|nios2_gen2_0|cpu|R_ctrl_br, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~18 , u0|nios2_gen2_0|cpu|Equal0~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond , u0|nios2_gen2_0|cpu|R_ctrl_br_uncond, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~29 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1] , u0|nios2_gen2_0|cpu|F_pc[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1] , u0|mm_interconnect_0|cmd_mux|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0 , u0|mm_interconnect_0|rsp_demux|src1_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~68 , u0|nios2_gen2_0|cpu|F_iw[13]~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~66 , u0|nios2_gen2_0|cpu|F_iw[13]~66, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~67 , u0|nios2_gen2_0|cpu|F_iw[13]~67, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~69 , u0|nios2_gen2_0|cpu|F_iw[13]~69, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~70 , u0|nios2_gen2_0|cpu|F_iw[13]~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~71 , u0|nios2_gen2_0|cpu|F_iw[13]~71, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13] , u0|nios2_gen2_0|cpu|D_iw[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~11 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub~0 , u0|nios2_gen2_0|cpu|E_alu_sub~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub , u0|nios2_gen2_0|cpu|E_alu_sub, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~12 , u0|nios2_gen2_0|cpu|Add1~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~17 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13] , u0|nios2_gen2_0|cpu|F_pc[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal19~2 , u0|mm_interconnect_0|router_001|Equal19~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1 , u0|mm_interconnect_0|cmd_mux_002|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|puzzle_clues_mem_avl_mm_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src1_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~56 , u0|nios2_gen2_0|cpu|F_iw[15]~56, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~57 , u0|nios2_gen2_0|cpu|F_iw[15]~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~16 , u0|mm_interconnect_0|rsp_mux_001|src_payload~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~58 , u0|nios2_gen2_0|cpu|F_iw[15]~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~59 , u0|nios2_gen2_0|cpu|F_iw[15]~59, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~60 , u0|nios2_gen2_0|cpu|F_iw[15]~60, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15] , u0|nios2_gen2_0|cpu|D_iw[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_break~0 , u0|nios2_gen2_0|cpu|D_ctrl_break~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_break , u0|nios2_gen2_0|cpu|R_ctrl_break, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~4 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_eret , u0|nios2_gen2_0|cpu|D_op_eret, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie , u0|nios2_gen2_0|cpu|W_status_reg_pie, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2]~0 , u0|nios2_gen2_0|cpu|D_iw[2]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~16 , u0|nios2_gen2_0|cpu|F_iw[20]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~19 , u0|nios2_gen2_0|cpu|F_iw[3]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~20 , u0|nios2_gen2_0|cpu|F_iw[3]~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 , u0|mm_interconnect_0|rsp_mux_001|src_payload~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~21 , u0|nios2_gen2_0|cpu|F_iw[3]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~22 , u0|nios2_gen2_0|cpu|F_iw[3]~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~23 , u0|nios2_gen2_0|cpu|F_iw[3]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~24 , u0|nios2_gen2_0|cpu|F_iw[3]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~25 , u0|nios2_gen2_0|cpu|F_iw[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3] , u0|nios2_gen2_0|cpu|D_iw[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct , u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~12 , u0|nios2_gen2_0|cpu|R_src1~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]~21 , u0|nios2_gen2_0|cpu|E_src1[6]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6] , u0|nios2_gen2_0|cpu|E_src1[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~27 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4] , u0|nios2_gen2_0|cpu|F_pc[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal8~2 , u0|mm_interconnect_0|router_001|Equal8~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~0 , u0|mm_interconnect_0|router_001|Equal16~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~1 , u0|mm_interconnect_0|router_001|Equal16~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src4_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src4_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[38] , u0|mm_interconnect_0|cmd_mux_005|src_data[38], lab7, 1
instance = comp, \u0|sdram_pll|w_reset~1 , u0|sdram_pll|w_reset~1, lab7, 1
instance = comp, \u0|sdram_pll|prev_reset , u0|sdram_pll|prev_reset, lab7, 1
instance = comp, \u0|sdram_pll|prev_reset~clkctrl , u0|sdram_pll|prev_reset~clkctrl, lab7, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~0 , u0|mm_interconnect_0|cmd_mux_008|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~27 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~27, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[0] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[0], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[0] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[0], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~28 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~28, lab7, 1
instance = comp, \u0|sdram|active_data[0] , u0|sdram|active_data[0], lab7, 1
instance = comp, \u0|sdram|m_data[0]~_Duplicate_1 , u0|sdram|m_data[0]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector116~0 , u0|sdram|Selector116~0, lab7, 1
instance = comp, \u0|sdram|m_data[14]~0 , u0|sdram|m_data[14]~0, lab7, 1
instance = comp, \u0|sdram|Selector116~1 , u0|sdram|Selector116~1, lab7, 1
instance = comp, \u0|sdram|m_data[0] , u0|sdram|m_data[0], lab7, 1
instance = comp, \u0|sdram|oe , u0|sdram|oe, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~1 , u0|mm_interconnect_0|cmd_mux_008|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~28 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~28, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[1] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[1], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[1]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[1]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[1] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[1], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~29 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~29, lab7, 1
instance = comp, \u0|sdram|active_data[1] , u0|sdram|active_data[1], lab7, 1
instance = comp, \u0|sdram|m_data[1]~_Duplicate_1 , u0|sdram|m_data[1]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector115~0 , u0|sdram|Selector115~0, lab7, 1
instance = comp, \u0|sdram|Selector115~1 , u0|sdram|Selector115~1, lab7, 1
instance = comp, \u0|sdram|m_data[1] , u0|sdram|m_data[1], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_1 , u0|sdram|oe~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~2 , u0|mm_interconnect_0|cmd_mux_008|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~29 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~29, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[2] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[2], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[2]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[2]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[2] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[2], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~30 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~30, lab7, 1
instance = comp, \u0|sdram|active_data[2] , u0|sdram|active_data[2], lab7, 1
instance = comp, \u0|sdram|m_data[2]~_Duplicate_1 , u0|sdram|m_data[2]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector114~0 , u0|sdram|Selector114~0, lab7, 1
instance = comp, \u0|sdram|Selector114~1 , u0|sdram|Selector114~1, lab7, 1
instance = comp, \u0|sdram|m_data[2] , u0|sdram|m_data[2], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_2 , u0|sdram|oe~_Duplicate_2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~3 , u0|mm_interconnect_0|cmd_mux_008|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~30 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~30, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[3] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[3], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[3]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[3]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[3] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[3], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~31 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~31, lab7, 1
instance = comp, \u0|sdram|m_data[3]~_Duplicate_1 , u0|sdram|m_data[3]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[3] , u0|sdram|active_data[3], lab7, 1
instance = comp, \u0|sdram|Selector113~0 , u0|sdram|Selector113~0, lab7, 1
instance = comp, \u0|sdram|Selector113~1 , u0|sdram|Selector113~1, lab7, 1
instance = comp, \u0|sdram|m_data[3] , u0|sdram|m_data[3], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_3 , u0|sdram|oe~_Duplicate_3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~4 , u0|mm_interconnect_0|cmd_mux_008|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~31 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~31, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[4] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[4], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[4]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[4]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[4] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[4], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~32 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~32, lab7, 1
instance = comp, \u0|sdram|m_data[4]~_Duplicate_1 , u0|sdram|m_data[4]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[4] , u0|sdram|active_data[4], lab7, 1
instance = comp, \u0|sdram|Selector112~0 , u0|sdram|Selector112~0, lab7, 1
instance = comp, \u0|sdram|Selector112~1 , u0|sdram|Selector112~1, lab7, 1
instance = comp, \u0|sdram|m_data[4] , u0|sdram|m_data[4], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_4 , u0|sdram|oe~_Duplicate_4, lab7, 1
instance = comp, \u0|sdram|m_data[5]~_Duplicate_1 , u0|sdram|m_data[5]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~5 , u0|mm_interconnect_0|cmd_mux_008|src_payload~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~32 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~32, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[5] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[5], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[5] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[5], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~33 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~33, lab7, 1
instance = comp, \u0|sdram|active_data[5] , u0|sdram|active_data[5], lab7, 1
instance = comp, \u0|sdram|Selector111~0 , u0|sdram|Selector111~0, lab7, 1
instance = comp, \u0|sdram|Selector111~1 , u0|sdram|Selector111~1, lab7, 1
instance = comp, \u0|sdram|m_data[5] , u0|sdram|m_data[5], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_5 , u0|sdram|oe~_Duplicate_5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~6 , u0|mm_interconnect_0|cmd_mux_008|src_payload~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~33 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~33, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[6]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[6]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[6] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[6], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[6] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[6], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~34 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~34, lab7, 1
instance = comp, \u0|sdram|active_data[6] , u0|sdram|active_data[6], lab7, 1
instance = comp, \u0|sdram|m_data[6]~_Duplicate_1 , u0|sdram|m_data[6]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector110~0 , u0|sdram|Selector110~0, lab7, 1
instance = comp, \u0|sdram|Selector110~1 , u0|sdram|Selector110~1, lab7, 1
instance = comp, \u0|sdram|m_data[6] , u0|sdram|m_data[6], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_6 , u0|sdram|oe~_Duplicate_6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~7 , u0|mm_interconnect_0|cmd_mux_008|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~34 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~34, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[7] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[7], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[7]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[7]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[7] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[7], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~35 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~35, lab7, 1
instance = comp, \u0|sdram|active_data[7] , u0|sdram|active_data[7], lab7, 1
instance = comp, \u0|sdram|m_data[7]~_Duplicate_1 , u0|sdram|m_data[7]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector109~0 , u0|sdram|Selector109~0, lab7, 1
instance = comp, \u0|sdram|Selector109~1 , u0|sdram|Selector109~1, lab7, 1
instance = comp, \u0|sdram|m_data[7] , u0|sdram|m_data[7], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_7 , u0|sdram|oe~_Duplicate_7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~8 , u0|mm_interconnect_0|cmd_mux_008|src_payload~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~35 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~35, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[8] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[8], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[8]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[8]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[8] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[8], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~36 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~36, lab7, 1
instance = comp, \u0|sdram|m_data[8]~_Duplicate_1 , u0|sdram|m_data[8]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[8] , u0|sdram|active_data[8], lab7, 1
instance = comp, \u0|sdram|Selector108~0 , u0|sdram|Selector108~0, lab7, 1
instance = comp, \u0|sdram|Selector108~1 , u0|sdram|Selector108~1, lab7, 1
instance = comp, \u0|sdram|m_data[8] , u0|sdram|m_data[8], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_8 , u0|sdram|oe~_Duplicate_8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~9 , u0|mm_interconnect_0|cmd_mux_008|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~36 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~36, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[9] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[9], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[9]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[9]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[9] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[9], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~37 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~37, lab7, 1
instance = comp, \u0|sdram|active_data[9] , u0|sdram|active_data[9], lab7, 1
instance = comp, \u0|sdram|m_data[9]~_Duplicate_1 , u0|sdram|m_data[9]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector107~0 , u0|sdram|Selector107~0, lab7, 1
instance = comp, \u0|sdram|Selector107~1 , u0|sdram|Selector107~1, lab7, 1
instance = comp, \u0|sdram|m_data[9] , u0|sdram|m_data[9], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_9 , u0|sdram|oe~_Duplicate_9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~10 , u0|mm_interconnect_0|cmd_mux_008|src_payload~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~37 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~37, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[10] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[10], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[10]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[10]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[10] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[10], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~38 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~38, lab7, 1
instance = comp, \u0|sdram|m_data[10]~_Duplicate_1 , u0|sdram|m_data[10]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[10] , u0|sdram|active_data[10], lab7, 1
instance = comp, \u0|sdram|Selector106~0 , u0|sdram|Selector106~0, lab7, 1
instance = comp, \u0|sdram|Selector106~1 , u0|sdram|Selector106~1, lab7, 1
instance = comp, \u0|sdram|m_data[10] , u0|sdram|m_data[10], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_10 , u0|sdram|oe~_Duplicate_10, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~11 , u0|mm_interconnect_0|cmd_mux_008|src_payload~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~38 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~38, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[11]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[11]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[11] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[11], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[11] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[11], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~39 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~39, lab7, 1
instance = comp, \u0|sdram|m_data[11]~_Duplicate_1 , u0|sdram|m_data[11]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[11] , u0|sdram|active_data[11], lab7, 1
instance = comp, \u0|sdram|Selector105~0 , u0|sdram|Selector105~0, lab7, 1
instance = comp, \u0|sdram|Selector105~1 , u0|sdram|Selector105~1, lab7, 1
instance = comp, \u0|sdram|m_data[11] , u0|sdram|m_data[11], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_11 , u0|sdram|oe~_Duplicate_11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~12 , u0|mm_interconnect_0|cmd_mux_008|src_payload~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~39 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~39, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[12] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[12], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[12] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[12], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~40 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~40, lab7, 1
instance = comp, \u0|sdram|active_data[12] , u0|sdram|active_data[12], lab7, 1
instance = comp, \u0|sdram|m_data[12]~_Duplicate_1 , u0|sdram|m_data[12]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector104~0 , u0|sdram|Selector104~0, lab7, 1
instance = comp, \u0|sdram|Selector104~1 , u0|sdram|Selector104~1, lab7, 1
instance = comp, \u0|sdram|m_data[12] , u0|sdram|m_data[12], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_12 , u0|sdram|oe~_Duplicate_12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~13 , u0|mm_interconnect_0|cmd_mux_008|src_payload~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~40 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~40, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[13]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[13]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[13] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[13], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[13] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[13], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~41 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~41, lab7, 1
instance = comp, \u0|sdram|active_data[13] , u0|sdram|active_data[13], lab7, 1
instance = comp, \u0|sdram|m_data[13]~_Duplicate_1 , u0|sdram|m_data[13]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector103~0 , u0|sdram|Selector103~0, lab7, 1
instance = comp, \u0|sdram|Selector103~1 , u0|sdram|Selector103~1, lab7, 1
instance = comp, \u0|sdram|m_data[13] , u0|sdram|m_data[13], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_13 , u0|sdram|oe~_Duplicate_13, lab7, 1
instance = comp, \u0|sdram|m_data[14]~_Duplicate_1 , u0|sdram|m_data[14]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~14 , u0|mm_interconnect_0|cmd_mux_008|src_payload~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~41 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~41, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[14] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[14], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[14]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[14]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[14] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[14], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~42 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~42, lab7, 1
instance = comp, \u0|sdram|active_data[14] , u0|sdram|active_data[14], lab7, 1
instance = comp, \u0|sdram|Selector102~0 , u0|sdram|Selector102~0, lab7, 1
instance = comp, \u0|sdram|Selector102~1 , u0|sdram|Selector102~1, lab7, 1
instance = comp, \u0|sdram|m_data[14] , u0|sdram|m_data[14], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_14 , u0|sdram|oe~_Duplicate_14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~15 , u0|mm_interconnect_0|cmd_mux_008|src_payload~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~42 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~42, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[15] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[15], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[15] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[15], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~43 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~43, lab7, 1
instance = comp, \u0|sdram|active_data[15] , u0|sdram|active_data[15], lab7, 1
instance = comp, \u0|sdram|m_data[15]~_Duplicate_1 , u0|sdram|m_data[15]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector101~0 , u0|sdram|Selector101~0, lab7, 1
instance = comp, \u0|sdram|Selector101~1 , u0|sdram|Selector101~1, lab7, 1
instance = comp, \u0|sdram|m_data[15] , u0|sdram|m_data[15], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_15 , u0|sdram|oe~_Duplicate_15, lab7, 1
instance = comp, \u0|spi0|stateZero , u0|spi0|stateZero, lab7, 1
instance = comp, \u0|spi0|SS_n~0 , u0|spi0|SS_n~0, lab7, 1
instance = comp, \hex_driver0|WideOr6~0 , hex_driver0|WideOr6~0, lab7, 1
instance = comp, \hex_driver0|WideOr5~0 , hex_driver0|WideOr5~0, lab7, 1
instance = comp, \hex_driver0|WideOr4~0 , hex_driver0|WideOr4~0, lab7, 1
instance = comp, \hex_driver0|WideOr3~0 , hex_driver0|WideOr3~0, lab7, 1
instance = comp, \hex_driver0|WideOr2~0 , hex_driver0|WideOr2~0, lab7, 1
instance = comp, \hex_driver0|WideOr1~0 , hex_driver0|WideOr1~0, lab7, 1
instance = comp, \hex_driver0|WideOr0~0 , hex_driver0|WideOr0~0, lab7, 1
instance = comp, \hex_driver1|WideOr6~0 , hex_driver1|WideOr6~0, lab7, 1
instance = comp, \hex_driver1|WideOr5~0 , hex_driver1|WideOr5~0, lab7, 1
instance = comp, \hex_driver1|WideOr4~0 , hex_driver1|WideOr4~0, lab7, 1
instance = comp, \hex_driver1|WideOr3~0 , hex_driver1|WideOr3~0, lab7, 1
instance = comp, \hex_driver1|WideOr2~0 , hex_driver1|WideOr2~0, lab7, 1
instance = comp, \hex_driver1|WideOr1~0 , hex_driver1|WideOr1~0, lab7, 1
instance = comp, \hex_driver1|WideOr0~0 , hex_driver1|WideOr0~0, lab7, 1
instance = comp, \hex_driver3|WideOr6~0 , hex_driver3|WideOr6~0, lab7, 1
instance = comp, \hex_driver3|WideOr5~0 , hex_driver3|WideOr5~0, lab7, 1
instance = comp, \hex_driver3|WideOr4~0 , hex_driver3|WideOr4~0, lab7, 1
instance = comp, \hex_driver3|WideOr3~0 , hex_driver3|WideOr3~0, lab7, 1
instance = comp, \hex_driver3|WideOr2~0 , hex_driver3|WideOr2~0, lab7, 1
instance = comp, \hex_driver3|WideOr1~0 , hex_driver3|WideOr1~0, lab7, 1
instance = comp, \hex_driver3|WideOr0~0 , hex_driver3|WideOr0~0, lab7, 1
instance = comp, \hex_driver4|WideOr6~0 , hex_driver4|WideOr6~0, lab7, 1
instance = comp, \hex_driver4|WideOr5~0 , hex_driver4|WideOr5~0, lab7, 1
instance = comp, \hex_driver4|WideOr4~0 , hex_driver4|WideOr4~0, lab7, 1
instance = comp, \hex_driver4|WideOr3~0 , hex_driver4|WideOr3~0, lab7, 1
instance = comp, \hex_driver4|WideOr2~0 , hex_driver4|WideOr2~0, lab7, 1
instance = comp, \hex_driver4|WideOr1~0 , hex_driver4|WideOr1~0, lab7, 1
instance = comp, \hex_driver4|WideOr0~0 , hex_driver4|WideOr0~0, lab7, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~17 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~17, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[18]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[18]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[18] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[18], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[18]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[18]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[18] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[18], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~16 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~16, lab7, 1
instance = comp, \u0|sdram|m_addr[0]~0 , u0|sdram|m_addr[0]~0, lab7, 1
instance = comp, \u0|sdram|i_addr[12] , u0|sdram|i_addr[12], lab7, 1
instance = comp, \u0|sdram|active_addr[0] , u0|sdram|active_addr[0], lab7, 1
instance = comp, \u0|sdram|Selector98~0 , u0|sdram|Selector98~0, lab7, 1
instance = comp, \u0|sdram|Selector98~1 , u0|sdram|Selector98~1, lab7, 1
instance = comp, \u0|sdram|m_addr[0]~2 , u0|sdram|m_addr[0]~2, lab7, 1
instance = comp, \u0|sdram|m_addr[0] , u0|sdram|m_addr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[38] , u0|mm_interconnect_0|cmd_mux_008|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~18 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~18, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[19]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[19]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[19] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[19], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[19]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[19]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[19] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[19], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~17 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~17, lab7, 1
instance = comp, \u0|sdram|active_addr[1] , u0|sdram|active_addr[1], lab7, 1
instance = comp, \u0|sdram|Selector97~0 , u0|sdram|Selector97~0, lab7, 1
instance = comp, \u0|sdram|Selector97~1 , u0|sdram|Selector97~1, lab7, 1
instance = comp, \u0|sdram|m_addr[1] , u0|sdram|m_addr[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[39] , u0|mm_interconnect_0|cmd_mux_008|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~19 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~19, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[20] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[20], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[20]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[20]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[20] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[20], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~18 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~18, lab7, 1
instance = comp, \u0|sdram|active_addr[2] , u0|sdram|active_addr[2], lab7, 1
instance = comp, \u0|sdram|Selector96~0 , u0|sdram|Selector96~0, lab7, 1
instance = comp, \u0|sdram|Selector96~1 , u0|sdram|Selector96~1, lab7, 1
instance = comp, \u0|sdram|m_addr[2] , u0|sdram|m_addr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[40] , u0|mm_interconnect_0|cmd_mux_008|src_data[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~20 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~20, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[21] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[21], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[21]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[21]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[21] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[21], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~19 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~19, lab7, 1
instance = comp, \u0|sdram|active_addr[3] , u0|sdram|active_addr[3], lab7, 1
instance = comp, \u0|sdram|Selector95~0 , u0|sdram|Selector95~0, lab7, 1
instance = comp, \u0|sdram|Selector95~1 , u0|sdram|Selector95~1, lab7, 1
instance = comp, \u0|sdram|m_addr[3] , u0|sdram|m_addr[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[41] , u0|mm_interconnect_0|cmd_mux_008|src_data[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~21 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~21, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[22] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[22], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[22]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[22]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[22] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[22], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~20 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~20, lab7, 1
instance = comp, \u0|sdram|active_addr[4] , u0|sdram|active_addr[4], lab7, 1
instance = comp, \u0|sdram|Selector94~0 , u0|sdram|Selector94~0, lab7, 1
instance = comp, \u0|sdram|Selector94~1 , u0|sdram|Selector94~1, lab7, 1
instance = comp, \u0|sdram|m_addr[4] , u0|sdram|m_addr[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[42] , u0|mm_interconnect_0|cmd_mux_008|src_data[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~22 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~22, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[23] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[23], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[23]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[23]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[23] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[23], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~21 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~21, lab7, 1
instance = comp, \u0|sdram|active_addr[5] , u0|sdram|active_addr[5], lab7, 1
instance = comp, \u0|sdram|Selector93~0 , u0|sdram|Selector93~0, lab7, 1
instance = comp, \u0|sdram|Selector93~1 , u0|sdram|Selector93~1, lab7, 1
instance = comp, \u0|sdram|m_addr[5] , u0|sdram|m_addr[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[43] , u0|mm_interconnect_0|cmd_mux_008|src_data[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~23 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~23, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[24]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[24]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[24] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[24], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[24]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[24]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[24] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[24], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~22 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~22, lab7, 1
instance = comp, \u0|sdram|active_addr[6] , u0|sdram|active_addr[6], lab7, 1
instance = comp, \u0|sdram|Selector92~0 , u0|sdram|Selector92~0, lab7, 1
instance = comp, \u0|sdram|Selector92~1 , u0|sdram|Selector92~1, lab7, 1
instance = comp, \u0|sdram|m_addr[6] , u0|sdram|m_addr[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[44] , u0|mm_interconnect_0|cmd_mux_008|src_data[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~24 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~24, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[25] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[25], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[25] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[25], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~23 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~23, lab7, 1
instance = comp, \u0|sdram|active_addr[7] , u0|sdram|active_addr[7], lab7, 1
instance = comp, \u0|sdram|Selector91~0 , u0|sdram|Selector91~0, lab7, 1
instance = comp, \u0|sdram|Selector91~1 , u0|sdram|Selector91~1, lab7, 1
instance = comp, \u0|sdram|m_addr[7] , u0|sdram|m_addr[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[45] , u0|mm_interconnect_0|cmd_mux_008|src_data[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~25 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~25, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[26]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[26]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[26] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[26], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[26] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[26], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~24 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~24, lab7, 1
instance = comp, \u0|sdram|active_addr[8] , u0|sdram|active_addr[8], lab7, 1
instance = comp, \u0|sdram|Selector90~0 , u0|sdram|Selector90~0, lab7, 1
instance = comp, \u0|sdram|Selector90~1 , u0|sdram|Selector90~1, lab7, 1
instance = comp, \u0|sdram|m_addr[8] , u0|sdram|m_addr[8], lab7, 1
instance = comp, \u0|sdram|Selector89~0 , u0|sdram|Selector89~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[46] , u0|mm_interconnect_0|cmd_mux_008|src_data[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~26 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~26, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[27]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[27]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[27] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[27], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[27]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[27]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[27] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[27], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~25 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~25, lab7, 1
instance = comp, \u0|sdram|active_addr[9] , u0|sdram|active_addr[9], lab7, 1
instance = comp, \u0|sdram|Selector89~1 , u0|sdram|Selector89~1, lab7, 1
instance = comp, \u0|sdram|m_addr[9] , u0|sdram|m_addr[9], lab7, 1
instance = comp, \u0|sdram|Selector88~2 , u0|sdram|Selector88~2, lab7, 1
instance = comp, \u0|sdram|Selector88~3 , u0|sdram|Selector88~3, lab7, 1
instance = comp, \u0|sdram|m_addr[10] , u0|sdram|m_addr[10], lab7, 1
instance = comp, \u0|sdram|Selector87~2 , u0|sdram|Selector87~2, lab7, 1
instance = comp, \u0|sdram|Selector87~3 , u0|sdram|Selector87~3, lab7, 1
instance = comp, \u0|sdram|m_addr[11] , u0|sdram|m_addr[11], lab7, 1
instance = comp, \u0|sdram|Selector86~2 , u0|sdram|Selector86~2, lab7, 1
instance = comp, \u0|sdram|Selector86~3 , u0|sdram|Selector86~3, lab7, 1
instance = comp, \u0|sdram|m_addr[12] , u0|sdram|m_addr[12], lab7, 1
instance = comp, \u0|sdram|Selector100~0 , u0|sdram|Selector100~0, lab7, 1
instance = comp, \u0|sdram|WideOr16~0 , u0|sdram|WideOr16~0, lab7, 1
instance = comp, \u0|sdram|m_bank[0] , u0|sdram|m_bank[0], lab7, 1
instance = comp, \u0|sdram|Selector99~0 , u0|sdram|Selector99~0, lab7, 1
instance = comp, \u0|sdram|m_bank[1] , u0|sdram|m_bank[1], lab7, 1
instance = comp, \u0|sdram|comb~0 , u0|sdram|comb~0, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[16]~feeder , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[16]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[16] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[16], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[16] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[16], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[16]~26 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[16]~26, lab7, 1
instance = comp, \u0|sdram|active_dqm[0] , u0|sdram|active_dqm[0], lab7, 1
instance = comp, \u0|sdram|Selector118~0 , u0|sdram|Selector118~0, lab7, 1
instance = comp, \u0|sdram|m_dqm[0] , u0|sdram|m_dqm[0], lab7, 1
instance = comp, \u0|sdram|comb~1 , u0|sdram|comb~1, lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[17] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_0[17], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[17] , u0|sdram|the_lab7_soc_sdram_input_efifo_module|entry_1[17], lab7, 1
instance = comp, \u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[17]~27 , u0|sdram|the_lab7_soc_sdram_input_efifo_module|rd_data[17]~27, lab7, 1
instance = comp, \u0|sdram|active_dqm[1] , u0|sdram|active_dqm[1], lab7, 1
instance = comp, \u0|sdram|Selector117~0 , u0|sdram|Selector117~0, lab7, 1
instance = comp, \u0|sdram|m_dqm[1] , u0|sdram|m_dqm[1], lab7, 1
instance = comp, \u0|sdram|Selector19~1 , u0|sdram|Selector19~1, lab7, 1
instance = comp, \u0|sdram|Selector0~0 , u0|sdram|Selector0~0, lab7, 1
instance = comp, \u0|sdram|i_cmd[3] , u0|sdram|i_cmd[3], lab7, 1
instance = comp, \u0|sdram|Selector19~0 , u0|sdram|Selector19~0, lab7, 1
instance = comp, \u0|sdram|Selector19~2 , u0|sdram|Selector19~2, lab7, 1
instance = comp, \u0|sdram|Selector19~3 , u0|sdram|Selector19~3, lab7, 1
instance = comp, \u0|sdram|m_cmd[3] , u0|sdram|m_cmd[3], lab7, 1
instance = comp, \u0|sdram|m_cmd[0] , u0|sdram|m_cmd[0], lab7, 1
instance = comp, \u0|sdram|m_cmd[1] , u0|sdram|m_cmd[1], lab7, 1
instance = comp, \u0|sdram|m_cmd[2] , u0|sdram|m_cmd[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|always2~0 , u0|vga_text_mode_controller_0|ctrl|always2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add0~20 , u0|vga_text_mode_controller_0|ctrl|Add0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|always2~1 , u0|vga_text_mode_controller_0|ctrl|always2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|hs , u0|vga_text_mode_controller_0|ctrl|hs, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Equal2~0 , u0|vga_text_mode_controller_0|ctrl|Equal2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Add1~20 , u0|vga_text_mode_controller_0|ctrl|Add1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Equal2~1 , u0|vga_text_mode_controller_0|ctrl|Equal2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|Equal2~2 , u0|vga_text_mode_controller_0|ctrl|Equal2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|vs , u0|vga_text_mode_controller_0|ctrl|vs, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux11~0 , u0|vga_text_mode_controller_0|Mux11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~0 , u0|vga_text_mode_controller_0|Mux8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux4~0 , u0|vga_text_mode_controller_0|Mux4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~0 , u0|vga_text_mode_controller_0|Mux6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~165 , u0|vga_text_mode_controller_0|Mux120~165, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux5~0 , u0|vga_text_mode_controller_0|Mux5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~166 , u0|vga_text_mode_controller_0|Mux120~166, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~167 , u0|vga_text_mode_controller_0|Mux120~167, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~168 , u0|vga_text_mode_controller_0|Mux120~168, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~169 , u0|vga_text_mode_controller_0|Mux120~169, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~170 , u0|vga_text_mode_controller_0|Mux120~170, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~171 , u0|vga_text_mode_controller_0|Mux120~171, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~172 , u0|vga_text_mode_controller_0|Mux120~172, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~173 , u0|vga_text_mode_controller_0|Mux120~173, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~174 , u0|vga_text_mode_controller_0|Mux120~174, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~176 , u0|vga_text_mode_controller_0|Mux120~176, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~177 , u0|vga_text_mode_controller_0|Mux120~177, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~178 , u0|vga_text_mode_controller_0|Mux120~178, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~179 , u0|vga_text_mode_controller_0|Mux120~179, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~175 , u0|vga_text_mode_controller_0|Mux120~175, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~180 , u0|vga_text_mode_controller_0|Mux120~180, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~163 , u0|vga_text_mode_controller_0|Mux120~163, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~162 , u0|vga_text_mode_controller_0|Mux120~162, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~164 , u0|vga_text_mode_controller_0|Mux120~164, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~181 , u0|vga_text_mode_controller_0|Mux120~181, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~0 , u0|vga_text_mode_controller_0|Mux7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~147 , u0|vga_text_mode_controller_0|Mux120~147, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~146 , u0|vga_text_mode_controller_0|Mux120~146, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1031 , u0|vga_text_mode_controller_0|Mux120~1031, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1032 , u0|vga_text_mode_controller_0|Mux120~1032, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~152 , u0|vga_text_mode_controller_0|Mux120~152, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~151 , u0|vga_text_mode_controller_0|Mux120~151, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~153 , u0|vga_text_mode_controller_0|Mux120~153, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~154 , u0|vga_text_mode_controller_0|Mux120~154, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~155 , u0|vga_text_mode_controller_0|Mux120~155, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~148 , u0|vga_text_mode_controller_0|Mux120~148, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~149 , u0|vga_text_mode_controller_0|Mux120~149, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~150 , u0|vga_text_mode_controller_0|Mux120~150, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~156 , u0|vga_text_mode_controller_0|Mux120~156, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~157 , u0|vga_text_mode_controller_0|Mux120~157, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~158 , u0|vga_text_mode_controller_0|Mux120~158, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~159 , u0|vga_text_mode_controller_0|Mux120~159, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~160 , u0|vga_text_mode_controller_0|Mux120~160, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~134 , u0|vga_text_mode_controller_0|Mux120~134, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1035 , u0|vga_text_mode_controller_0|Mux120~1035, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1036 , u0|vga_text_mode_controller_0|Mux120~1036, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~135 , u0|vga_text_mode_controller_0|Mux120~135, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~136 , u0|vga_text_mode_controller_0|Mux120~136, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~138 , u0|vga_text_mode_controller_0|Mux120~138, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~137 , u0|vga_text_mode_controller_0|Mux120~137, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~139 , u0|vga_text_mode_controller_0|Mux120~139, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~140 , u0|vga_text_mode_controller_0|Mux120~140, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~141 , u0|vga_text_mode_controller_0|Mux120~141, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~142 , u0|vga_text_mode_controller_0|Mux120~142, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~144 , u0|vga_text_mode_controller_0|Mux120~144, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~143 , u0|vga_text_mode_controller_0|Mux120~143, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1033 , u0|vga_text_mode_controller_0|Mux120~1033, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1034 , u0|vga_text_mode_controller_0|Mux120~1034, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~145 , u0|vga_text_mode_controller_0|Mux120~145, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux10~0 , u0|vga_text_mode_controller_0|Mux10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~161 , u0|vga_text_mode_controller_0|Mux120~161, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~125 , u0|vga_text_mode_controller_0|Mux120~125, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~124 , u0|vga_text_mode_controller_0|Mux120~124, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~126 , u0|vga_text_mode_controller_0|Mux120~126, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~120 , u0|vga_text_mode_controller_0|Mux120~120, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~119 , u0|vga_text_mode_controller_0|Mux120~119, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~122 , u0|vga_text_mode_controller_0|Mux120~122, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~121 , u0|vga_text_mode_controller_0|Mux120~121, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~123 , u0|vga_text_mode_controller_0|Mux120~123, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~127 , u0|vga_text_mode_controller_0|Mux120~127, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~118 , u0|vga_text_mode_controller_0|Mux120~118, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~117 , u0|vga_text_mode_controller_0|Mux120~117, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1037 , u0|vga_text_mode_controller_0|Mux120~1037, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1038 , u0|vga_text_mode_controller_0|Mux120~1038, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~129 , u0|vga_text_mode_controller_0|Mux120~129, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~130 , u0|vga_text_mode_controller_0|Mux120~130, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~128 , u0|vga_text_mode_controller_0|Mux120~128, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~131 , u0|vga_text_mode_controller_0|Mux120~131, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~132 , u0|vga_text_mode_controller_0|Mux120~132, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~133 , u0|vga_text_mode_controller_0|Mux120~133, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~182 , u0|vga_text_mode_controller_0|Mux120~182, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~228 , u0|vga_text_mode_controller_0|Mux120~228, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~229 , u0|vga_text_mode_controller_0|Mux120~229, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~230 , u0|vga_text_mode_controller_0|Mux120~230, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~225 , u0|vga_text_mode_controller_0|Mux120~225, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~78 , u0|vga_text_mode_controller_0|Mux120~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~226 , u0|vga_text_mode_controller_0|Mux120~226, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~233 , u0|vga_text_mode_controller_0|Mux120~233, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~996 , u0|vga_text_mode_controller_0|Mux120~996, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~232 , u0|vga_text_mode_controller_0|Mux120~232, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~231 , u0|vga_text_mode_controller_0|Mux120~231, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~234 , u0|vga_text_mode_controller_0|Mux120~234, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~235 , u0|vga_text_mode_controller_0|Mux120~235, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~222 , u0|vga_text_mode_controller_0|Mux120~222, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~220 , u0|vga_text_mode_controller_0|Mux120~220, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~221 , u0|vga_text_mode_controller_0|Mux120~221, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~223 , u0|vga_text_mode_controller_0|Mux120~223, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~208 , u0|vga_text_mode_controller_0|Mux120~208, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~209 , u0|vga_text_mode_controller_0|Mux120~209, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~211 , u0|vga_text_mode_controller_0|Mux120~211, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~210 , u0|vga_text_mode_controller_0|Mux120~210, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~212 , u0|vga_text_mode_controller_0|Mux120~212, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~213 , u0|vga_text_mode_controller_0|Mux120~213, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~214 , u0|vga_text_mode_controller_0|Mux120~214, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~215 , u0|vga_text_mode_controller_0|Mux120~215, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~216 , u0|vga_text_mode_controller_0|Mux120~216, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~217 , u0|vga_text_mode_controller_0|Mux120~217, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~218 , u0|vga_text_mode_controller_0|Mux120~218, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~219 , u0|vga_text_mode_controller_0|Mux120~219, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~224 , u0|vga_text_mode_controller_0|Mux120~224, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~227 , u0|vga_text_mode_controller_0|Mux120~227, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~205 , u0|vga_text_mode_controller_0|Mux120~205, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~201 , u0|vga_text_mode_controller_0|Mux120~201, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~202 , u0|vga_text_mode_controller_0|Mux120~202, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~203 , u0|vga_text_mode_controller_0|Mux120~203, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~204 , u0|vga_text_mode_controller_0|Mux120~204, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~206 , u0|vga_text_mode_controller_0|Mux120~206, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~187 , u0|vga_text_mode_controller_0|Mux120~187, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~183 , u0|vga_text_mode_controller_0|Mux120~183, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~185 , u0|vga_text_mode_controller_0|Mux120~185, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~184 , u0|vga_text_mode_controller_0|Mux120~184, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~186 , u0|vga_text_mode_controller_0|Mux120~186, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~188 , u0|vga_text_mode_controller_0|Mux120~188, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~192 , u0|vga_text_mode_controller_0|Mux120~192, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~190 , u0|vga_text_mode_controller_0|Mux120~190, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~189 , u0|vga_text_mode_controller_0|Mux120~189, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~191 , u0|vga_text_mode_controller_0|Mux120~191, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~193 , u0|vga_text_mode_controller_0|Mux120~193, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~196 , u0|vga_text_mode_controller_0|Mux120~196, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~195 , u0|vga_text_mode_controller_0|Mux120~195, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~197 , u0|vga_text_mode_controller_0|Mux120~197, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~198 , u0|vga_text_mode_controller_0|Mux120~198, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~194 , u0|vga_text_mode_controller_0|Mux120~194, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~199 , u0|vga_text_mode_controller_0|Mux120~199, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~200 , u0|vga_text_mode_controller_0|Mux120~200, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~207 , u0|vga_text_mode_controller_0|Mux120~207, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~236 , u0|vga_text_mode_controller_0|Mux120~236, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~237 , u0|vga_text_mode_controller_0|Mux120~237, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~77 , u0|vga_text_mode_controller_0|Mux120~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~76 , u0|vga_text_mode_controller_0|Mux120~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~995 , u0|vga_text_mode_controller_0|Mux120~995, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~45 , u0|vga_text_mode_controller_0|Mux120~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~43 , u0|vga_text_mode_controller_0|Mux120~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~42 , u0|vga_text_mode_controller_0|Mux120~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~44 , u0|vga_text_mode_controller_0|Mux120~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~46 , u0|vga_text_mode_controller_0|Mux120~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~51 , u0|vga_text_mode_controller_0|Mux120~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~50 , u0|vga_text_mode_controller_0|Mux120~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~52 , u0|vga_text_mode_controller_0|Mux120~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~54 , u0|vga_text_mode_controller_0|Mux120~54, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~53 , u0|vga_text_mode_controller_0|Mux120~53, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~55 , u0|vga_text_mode_controller_0|Mux120~55, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~56 , u0|vga_text_mode_controller_0|Mux120~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~58 , u0|vga_text_mode_controller_0|Mux120~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~57 , u0|vga_text_mode_controller_0|Mux120~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~59 , u0|vga_text_mode_controller_0|Mux120~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~48 , u0|vga_text_mode_controller_0|Mux120~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~47 , u0|vga_text_mode_controller_0|Mux120~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~49 , u0|vga_text_mode_controller_0|Mux120~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~60 , u0|vga_text_mode_controller_0|Mux120~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~68 , u0|vga_text_mode_controller_0|Mux120~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~67 , u0|vga_text_mode_controller_0|Mux120~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~69 , u0|vga_text_mode_controller_0|Mux120~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~65 , u0|vga_text_mode_controller_0|Mux120~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~64 , u0|vga_text_mode_controller_0|Mux120~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~66 , u0|vga_text_mode_controller_0|Mux120~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~70 , u0|vga_text_mode_controller_0|Mux120~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~61 , u0|vga_text_mode_controller_0|Mux120~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~62 , u0|vga_text_mode_controller_0|Mux120~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~63 , u0|vga_text_mode_controller_0|Mux120~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~72 , u0|vga_text_mode_controller_0|Mux120~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~71 , u0|vga_text_mode_controller_0|Mux120~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~73 , u0|vga_text_mode_controller_0|Mux120~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~74 , u0|vga_text_mode_controller_0|Mux120~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~75 , u0|vga_text_mode_controller_0|Mux120~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~79 , u0|vga_text_mode_controller_0|Mux120~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~88 , u0|vga_text_mode_controller_0|Mux120~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~92 , u0|vga_text_mode_controller_0|Mux120~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~89 , u0|vga_text_mode_controller_0|Mux120~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~90 , u0|vga_text_mode_controller_0|Mux120~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~91 , u0|vga_text_mode_controller_0|Mux120~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~93 , u0|vga_text_mode_controller_0|Mux120~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~95 , u0|vga_text_mode_controller_0|Mux120~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~96 , u0|vga_text_mode_controller_0|Mux120~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~97 , u0|vga_text_mode_controller_0|Mux120~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~98 , u0|vga_text_mode_controller_0|Mux120~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~94 , u0|vga_text_mode_controller_0|Mux120~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~99 , u0|vga_text_mode_controller_0|Mux120~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~101 , u0|vga_text_mode_controller_0|Mux120~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~100 , u0|vga_text_mode_controller_0|Mux120~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~102 , u0|vga_text_mode_controller_0|Mux120~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~103 , u0|vga_text_mode_controller_0|Mux120~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~85 , u0|vga_text_mode_controller_0|Mux120~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~84 , u0|vga_text_mode_controller_0|Mux120~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~86 , u0|vga_text_mode_controller_0|Mux120~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~80 , u0|vga_text_mode_controller_0|Mux120~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~81 , u0|vga_text_mode_controller_0|Mux120~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~82 , u0|vga_text_mode_controller_0|Mux120~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~83 , u0|vga_text_mode_controller_0|Mux120~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~87 , u0|vga_text_mode_controller_0|Mux120~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~104 , u0|vga_text_mode_controller_0|Mux120~104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~112 , u0|vga_text_mode_controller_0|Mux120~112, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~108 , u0|vga_text_mode_controller_0|Mux120~108, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~109 , u0|vga_text_mode_controller_0|Mux120~109, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~110 , u0|vga_text_mode_controller_0|Mux120~110, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~111 , u0|vga_text_mode_controller_0|Mux120~111, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~113 , u0|vga_text_mode_controller_0|Mux120~113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~107 , u0|vga_text_mode_controller_0|Mux120~107, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~114 , u0|vga_text_mode_controller_0|Mux120~114, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~105 , u0|vga_text_mode_controller_0|Mux120~105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~106 , u0|vga_text_mode_controller_0|Mux120~106, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~115 , u0|vga_text_mode_controller_0|Mux120~115, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~116 , u0|vga_text_mode_controller_0|Mux120~116, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~298 , u0|vga_text_mode_controller_0|Mux120~298, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~295 , u0|vga_text_mode_controller_0|Mux120~295, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~296 , u0|vga_text_mode_controller_0|Mux120~296, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~297 , u0|vga_text_mode_controller_0|Mux120~297, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~299 , u0|vga_text_mode_controller_0|Mux120~299, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~300 , u0|vga_text_mode_controller_0|Mux120~300, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~274 , u0|vga_text_mode_controller_0|Mux120~274, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~275 , u0|vga_text_mode_controller_0|Mux120~275, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~276 , u0|vga_text_mode_controller_0|Mux120~276, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~277 , u0|vga_text_mode_controller_0|Mux120~277, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~278 , u0|vga_text_mode_controller_0|Mux120~278, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~288 , u0|vga_text_mode_controller_0|Mux120~288, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~291 , u0|vga_text_mode_controller_0|Mux120~291, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~289 , u0|vga_text_mode_controller_0|Mux120~289, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~290 , u0|vga_text_mode_controller_0|Mux120~290, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~292 , u0|vga_text_mode_controller_0|Mux120~292, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~281 , u0|vga_text_mode_controller_0|Mux120~281, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~285 , u0|vga_text_mode_controller_0|Mux120~285, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~283 , u0|vga_text_mode_controller_0|Mux120~283, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~282 , u0|vga_text_mode_controller_0|Mux120~282, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~284 , u0|vga_text_mode_controller_0|Mux120~284, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~286 , u0|vga_text_mode_controller_0|Mux120~286, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~279 , u0|vga_text_mode_controller_0|Mux120~279, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~280 , u0|vga_text_mode_controller_0|Mux120~280, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~287 , u0|vga_text_mode_controller_0|Mux120~287, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~293 , u0|vga_text_mode_controller_0|Mux120~293, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~997 , u0|vga_text_mode_controller_0|Mux120~997, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~272 , u0|vga_text_mode_controller_0|Mux120~272, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~267 , u0|vga_text_mode_controller_0|Mux120~267, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~265 , u0|vga_text_mode_controller_0|Mux120~265, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~264 , u0|vga_text_mode_controller_0|Mux120~264, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~266 , u0|vga_text_mode_controller_0|Mux120~266, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~263 , u0|vga_text_mode_controller_0|Mux120~263, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~268 , u0|vga_text_mode_controller_0|Mux120~268, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~269 , u0|vga_text_mode_controller_0|Mux120~269, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~270 , u0|vga_text_mode_controller_0|Mux120~270, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~271 , u0|vga_text_mode_controller_0|Mux120~271, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~261 , u0|vga_text_mode_controller_0|Mux120~261, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~257 , u0|vga_text_mode_controller_0|Mux120~257, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~258 , u0|vga_text_mode_controller_0|Mux120~258, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~259 , u0|vga_text_mode_controller_0|Mux120~259, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~260 , u0|vga_text_mode_controller_0|Mux120~260, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~262 , u0|vga_text_mode_controller_0|Mux120~262, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~273 , u0|vga_text_mode_controller_0|Mux120~273, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~294 , u0|vga_text_mode_controller_0|Mux120~294, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~244 , u0|vga_text_mode_controller_0|Mux120~244, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~243 , u0|vga_text_mode_controller_0|Mux120~243, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~245 , u0|vga_text_mode_controller_0|Mux120~245, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~246 , u0|vga_text_mode_controller_0|Mux120~246, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~242 , u0|vga_text_mode_controller_0|Mux120~242, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~247 , u0|vga_text_mode_controller_0|Mux120~247, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~250 , u0|vga_text_mode_controller_0|Mux120~250, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~248 , u0|vga_text_mode_controller_0|Mux120~248, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~249 , u0|vga_text_mode_controller_0|Mux120~249, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~251 , u0|vga_text_mode_controller_0|Mux120~251, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~252 , u0|vga_text_mode_controller_0|Mux120~252, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~238 , u0|vga_text_mode_controller_0|Mux120~238, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~239 , u0|vga_text_mode_controller_0|Mux120~239, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~240 , u0|vga_text_mode_controller_0|Mux120~240, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~241 , u0|vga_text_mode_controller_0|Mux120~241, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~253 , u0|vga_text_mode_controller_0|Mux120~253, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~254 , u0|vga_text_mode_controller_0|Mux120~254, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1029 , u0|vga_text_mode_controller_0|Mux120~1029, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1030 , u0|vga_text_mode_controller_0|Mux120~1030, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~255 , u0|vga_text_mode_controller_0|Mux120~255, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~256 , u0|vga_text_mode_controller_0|Mux120~256, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~301 , u0|vga_text_mode_controller_0|Mux120~301, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~302 , u0|vga_text_mode_controller_0|Mux120~302, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~568 , u0|vga_text_mode_controller_0|Mux120~568, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~566 , u0|vga_text_mode_controller_0|Mux120~566, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~567 , u0|vga_text_mode_controller_0|Mux120~567, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~564 , u0|vga_text_mode_controller_0|Mux120~564, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~565 , u0|vga_text_mode_controller_0|Mux120~565, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~569 , u0|vga_text_mode_controller_0|Mux120~569, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~539 , u0|vga_text_mode_controller_0|Mux120~539, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1017 , u0|vga_text_mode_controller_0|Mux120~1017, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~540 , u0|vga_text_mode_controller_0|Mux120~540, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1018 , u0|vga_text_mode_controller_0|Mux120~1018, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~542 , u0|vga_text_mode_controller_0|Mux120~542, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~541 , u0|vga_text_mode_controller_0|Mux120~541, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~543 , u0|vga_text_mode_controller_0|Mux120~543, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~537 , u0|vga_text_mode_controller_0|Mux120~537, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~538 , u0|vga_text_mode_controller_0|Mux120~538, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~544 , u0|vga_text_mode_controller_0|Mux120~544, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1015 , u0|vga_text_mode_controller_0|Mux120~1015, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1016 , u0|vga_text_mode_controller_0|Mux120~1016, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~546 , u0|vga_text_mode_controller_0|Mux120~546, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~548 , u0|vga_text_mode_controller_0|Mux120~548, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~549 , u0|vga_text_mode_controller_0|Mux120~549, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~550 , u0|vga_text_mode_controller_0|Mux120~550, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~551 , u0|vga_text_mode_controller_0|Mux120~551, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~552 , u0|vga_text_mode_controller_0|Mux120~552, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~553 , u0|vga_text_mode_controller_0|Mux120~553, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~554 , u0|vga_text_mode_controller_0|Mux120~554, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~555 , u0|vga_text_mode_controller_0|Mux120~555, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~556 , u0|vga_text_mode_controller_0|Mux120~556, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~558 , u0|vga_text_mode_controller_0|Mux120~558, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~557 , u0|vga_text_mode_controller_0|Mux120~557, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~559 , u0|vga_text_mode_controller_0|Mux120~559, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~560 , u0|vga_text_mode_controller_0|Mux120~560, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~561 , u0|vga_text_mode_controller_0|Mux120~561, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~545 , u0|vga_text_mode_controller_0|Mux120~545, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~547 , u0|vga_text_mode_controller_0|Mux120~547, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~562 , u0|vga_text_mode_controller_0|Mux120~562, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~563 , u0|vga_text_mode_controller_0|Mux120~563, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~531 , u0|vga_text_mode_controller_0|Mux120~531, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~532 , u0|vga_text_mode_controller_0|Mux120~532, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~533 , u0|vga_text_mode_controller_0|Mux120~533, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~534 , u0|vga_text_mode_controller_0|Mux120~534, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~535 , u0|vga_text_mode_controller_0|Mux120~535, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~536 , u0|vga_text_mode_controller_0|Mux120~536, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~570 , u0|vga_text_mode_controller_0|Mux120~570, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~599 , u0|vga_text_mode_controller_0|Mux120~599, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~598 , u0|vga_text_mode_controller_0|Mux120~598, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~600 , u0|vga_text_mode_controller_0|Mux120~600, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~608 , u0|vga_text_mode_controller_0|Mux120~608, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~609 , u0|vga_text_mode_controller_0|Mux120~609, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~610 , u0|vga_text_mode_controller_0|Mux120~610, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~606 , u0|vga_text_mode_controller_0|Mux120~606, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~601 , u0|vga_text_mode_controller_0|Mux120~601, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~602 , u0|vga_text_mode_controller_0|Mux120~602, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~603 , u0|vga_text_mode_controller_0|Mux120~603, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~604 , u0|vga_text_mode_controller_0|Mux120~604, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~605 , u0|vga_text_mode_controller_0|Mux120~605, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~607 , u0|vga_text_mode_controller_0|Mux120~607, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~611 , u0|vga_text_mode_controller_0|Mux120~611, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~581 , u0|vga_text_mode_controller_0|Mux120~581, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~582 , u0|vga_text_mode_controller_0|Mux120~582, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~583 , u0|vga_text_mode_controller_0|Mux120~583, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~584 , u0|vga_text_mode_controller_0|Mux120~584, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~595 , u0|vga_text_mode_controller_0|Mux120~595, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~593 , u0|vga_text_mode_controller_0|Mux120~593, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~594 , u0|vga_text_mode_controller_0|Mux120~594, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~596 , u0|vga_text_mode_controller_0|Mux120~596, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~590 , u0|vga_text_mode_controller_0|Mux120~590, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~588 , u0|vga_text_mode_controller_0|Mux120~588, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~587 , u0|vga_text_mode_controller_0|Mux120~587, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~589 , u0|vga_text_mode_controller_0|Mux120~589, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~591 , u0|vga_text_mode_controller_0|Mux120~591, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~585 , u0|vga_text_mode_controller_0|Mux120~585, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~586 , u0|vga_text_mode_controller_0|Mux120~586, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~592 , u0|vga_text_mode_controller_0|Mux120~592, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~597 , u0|vga_text_mode_controller_0|Mux120~597, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~612 , u0|vga_text_mode_controller_0|Mux120~612, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~621 , u0|vga_text_mode_controller_0|Mux120~621, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~620 , u0|vga_text_mode_controller_0|Mux120~620, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~622 , u0|vga_text_mode_controller_0|Mux120~622, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~616 , u0|vga_text_mode_controller_0|Mux120~616, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~617 , u0|vga_text_mode_controller_0|Mux120~617, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~618 , u0|vga_text_mode_controller_0|Mux120~618, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~619 , u0|vga_text_mode_controller_0|Mux120~619, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~613 , u0|vga_text_mode_controller_0|Mux120~613, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~614 , u0|vga_text_mode_controller_0|Mux120~614, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~615 , u0|vga_text_mode_controller_0|Mux120~615, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~623 , u0|vga_text_mode_controller_0|Mux120~623, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~572 , u0|vga_text_mode_controller_0|Mux120~572, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~573 , u0|vga_text_mode_controller_0|Mux120~573, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~574 , u0|vga_text_mode_controller_0|Mux120~574, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~477 , u0|vga_text_mode_controller_0|Mux120~477, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~575 , u0|vga_text_mode_controller_0|Mux120~575, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~576 , u0|vga_text_mode_controller_0|Mux120~576, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~329 , u0|vga_text_mode_controller_0|Mux120~329, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~571 , u0|vga_text_mode_controller_0|Mux120~571, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~578 , u0|vga_text_mode_controller_0|Mux120~578, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~577 , u0|vga_text_mode_controller_0|Mux120~577, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~579 , u0|vga_text_mode_controller_0|Mux120~579, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~580 , u0|vga_text_mode_controller_0|Mux120~580, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~624 , u0|vga_text_mode_controller_0|Mux120~624, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~630 , u0|vga_text_mode_controller_0|Mux120~630, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~629 , u0|vga_text_mode_controller_0|Mux120~629, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~631 , u0|vga_text_mode_controller_0|Mux120~631, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~626 , u0|vga_text_mode_controller_0|Mux120~626, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~627 , u0|vga_text_mode_controller_0|Mux120~627, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~628 , u0|vga_text_mode_controller_0|Mux120~628, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~632 , u0|vga_text_mode_controller_0|Mux120~632, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~625 , u0|vga_text_mode_controller_0|Mux120~625, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1002 , u0|vga_text_mode_controller_0|Mux120~1002, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~0 , u0|vga_text_mode_controller_0|Add4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~633 , u0|vga_text_mode_controller_0|Mux120~633, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~634 , u0|vga_text_mode_controller_0|Mux120~634, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~635 , u0|vga_text_mode_controller_0|Mux120~635, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~636 , u0|vga_text_mode_controller_0|Mux120~636, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~637 , u0|vga_text_mode_controller_0|Mux120~637, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~671 , u0|vga_text_mode_controller_0|Mux120~671, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~669 , u0|vga_text_mode_controller_0|Mux120~669, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~670 , u0|vga_text_mode_controller_0|Mux120~670, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~672 , u0|vga_text_mode_controller_0|Mux120~672, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~673 , u0|vga_text_mode_controller_0|Mux120~673, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~674 , u0|vga_text_mode_controller_0|Mux120~674, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~675 , u0|vga_text_mode_controller_0|Mux120~675, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~676 , u0|vga_text_mode_controller_0|Mux120~676, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~677 , u0|vga_text_mode_controller_0|Mux120~677, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~678 , u0|vga_text_mode_controller_0|Mux120~678, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~679 , u0|vga_text_mode_controller_0|Mux120~679, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~680 , u0|vga_text_mode_controller_0|Mux120~680, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~665 , u0|vga_text_mode_controller_0|Mux120~665, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~666 , u0|vga_text_mode_controller_0|Mux120~666, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~667 , u0|vga_text_mode_controller_0|Mux120~667, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~664 , u0|vga_text_mode_controller_0|Mux120~664, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~668 , u0|vga_text_mode_controller_0|Mux120~668, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~681 , u0|vga_text_mode_controller_0|Mux120~681, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~655 , u0|vga_text_mode_controller_0|Mux120~655, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~652 , u0|vga_text_mode_controller_0|Mux120~652, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~653 , u0|vga_text_mode_controller_0|Mux120~653, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~654 , u0|vga_text_mode_controller_0|Mux120~654, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~656 , u0|vga_text_mode_controller_0|Mux120~656, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~657 , u0|vga_text_mode_controller_0|Mux120~657, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~658 , u0|vga_text_mode_controller_0|Mux120~658, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~659 , u0|vga_text_mode_controller_0|Mux120~659, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~660 , u0|vga_text_mode_controller_0|Mux120~660, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~661 , u0|vga_text_mode_controller_0|Mux120~661, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~649 , u0|vga_text_mode_controller_0|Mux120~649, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~650 , u0|vga_text_mode_controller_0|Mux120~650, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~651 , u0|vga_text_mode_controller_0|Mux120~651, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~662 , u0|vga_text_mode_controller_0|Mux120~662, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~642 , u0|vga_text_mode_controller_0|Mux120~642, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~359 , u0|vga_text_mode_controller_0|Mux120~359, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~641 , u0|vga_text_mode_controller_0|Mux120~641, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~643 , u0|vga_text_mode_controller_0|Mux120~643, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~644 , u0|vga_text_mode_controller_0|Mux120~644, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~645 , u0|vga_text_mode_controller_0|Mux120~645, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~646 , u0|vga_text_mode_controller_0|Mux120~646, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~647 , u0|vga_text_mode_controller_0|Mux120~647, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1013 , u0|vga_text_mode_controller_0|Mux120~1013, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1014 , u0|vga_text_mode_controller_0|Mux120~1014, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~638 , u0|vga_text_mode_controller_0|Mux120~638, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~639 , u0|vga_text_mode_controller_0|Mux120~639, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~640 , u0|vga_text_mode_controller_0|Mux120~640, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~648 , u0|vga_text_mode_controller_0|Mux120~648, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~663 , u0|vga_text_mode_controller_0|Mux120~663, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~682 , u0|vga_text_mode_controller_0|Mux120~682, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~683 , u0|vga_text_mode_controller_0|Mux120~683, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~723 , u0|vga_text_mode_controller_0|Mux120~723, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1004 , u0|vga_text_mode_controller_0|Mux120~1004, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1011 , u0|vga_text_mode_controller_0|Mux120~1011, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1012 , u0|vga_text_mode_controller_0|Mux120~1012, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~713 , u0|vga_text_mode_controller_0|Mux120~713, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~714 , u0|vga_text_mode_controller_0|Mux120~714, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~715 , u0|vga_text_mode_controller_0|Mux120~715, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~716 , u0|vga_text_mode_controller_0|Mux120~716, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~720 , u0|vga_text_mode_controller_0|Mux120~720, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~721 , u0|vga_text_mode_controller_0|Mux120~721, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1003 , u0|vga_text_mode_controller_0|Mux120~1003, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~717 , u0|vga_text_mode_controller_0|Mux120~717, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~718 , u0|vga_text_mode_controller_0|Mux120~718, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~719 , u0|vga_text_mode_controller_0|Mux120~719, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~722 , u0|vga_text_mode_controller_0|Mux120~722, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~724 , u0|vga_text_mode_controller_0|Mux120~724, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~699 , u0|vga_text_mode_controller_0|Mux120~699, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~698 , u0|vga_text_mode_controller_0|Mux120~698, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~700 , u0|vga_text_mode_controller_0|Mux120~700, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~706 , u0|vga_text_mode_controller_0|Mux120~706, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~705 , u0|vga_text_mode_controller_0|Mux120~705, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~707 , u0|vga_text_mode_controller_0|Mux120~707, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~703 , u0|vga_text_mode_controller_0|Mux120~703, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1001 , u0|vga_text_mode_controller_0|Mux120~1001, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~999 , u0|vga_text_mode_controller_0|Mux120~999, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~701 , u0|vga_text_mode_controller_0|Mux120~701, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~702 , u0|vga_text_mode_controller_0|Mux120~702, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~704 , u0|vga_text_mode_controller_0|Mux120~704, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~708 , u0|vga_text_mode_controller_0|Mux120~708, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~710 , u0|vga_text_mode_controller_0|Mux120~710, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~709 , u0|vga_text_mode_controller_0|Mux120~709, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~711 , u0|vga_text_mode_controller_0|Mux120~711, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~712 , u0|vga_text_mode_controller_0|Mux120~712, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~725 , u0|vga_text_mode_controller_0|Mux120~725, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~727 , u0|vga_text_mode_controller_0|Mux120~727, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~728 , u0|vga_text_mode_controller_0|Mux120~728, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~726 , u0|vga_text_mode_controller_0|Mux120~726, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1005 , u0|vga_text_mode_controller_0|Mux120~1005, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~729 , u0|vga_text_mode_controller_0|Mux120~729, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~734 , u0|vga_text_mode_controller_0|Mux120~734, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~735 , u0|vga_text_mode_controller_0|Mux120~735, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~736 , u0|vga_text_mode_controller_0|Mux120~736, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~737 , u0|vga_text_mode_controller_0|Mux120~737, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal4~1 , u0|vga_text_mode_controller_0|Equal4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~731 , u0|vga_text_mode_controller_0|Mux120~731, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~730 , u0|vga_text_mode_controller_0|Mux120~730, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~732 , u0|vga_text_mode_controller_0|Mux120~732, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~733 , u0|vga_text_mode_controller_0|Mux120~733, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~738 , u0|vga_text_mode_controller_0|Mux120~738, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~739 , u0|vga_text_mode_controller_0|Mux120~739, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~740 , u0|vga_text_mode_controller_0|Mux120~740, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~741 , u0|vga_text_mode_controller_0|Mux120~741, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~688 , u0|vga_text_mode_controller_0|Mux120~688, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~689 , u0|vga_text_mode_controller_0|Mux120~689, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~690 , u0|vga_text_mode_controller_0|Mux120~690, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~691 , u0|vga_text_mode_controller_0|Mux120~691, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~692 , u0|vga_text_mode_controller_0|Mux120~692, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~693 , u0|vga_text_mode_controller_0|Mux120~693, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~694 , u0|vga_text_mode_controller_0|Mux120~694, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~695 , u0|vga_text_mode_controller_0|Mux120~695, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~696 , u0|vga_text_mode_controller_0|Mux120~696, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~685 , u0|vga_text_mode_controller_0|Mux120~685, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~684 , u0|vga_text_mode_controller_0|Mux120~684, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~686 , u0|vga_text_mode_controller_0|Mux120~686, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~687 , u0|vga_text_mode_controller_0|Mux120~687, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~697 , u0|vga_text_mode_controller_0|Mux120~697, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~742 , u0|vga_text_mode_controller_0|Mux120~742, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~743 , u0|vga_text_mode_controller_0|Mux120~743, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~364 , u0|vga_text_mode_controller_0|Mux120~364, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~363 , u0|vga_text_mode_controller_0|Mux120~363, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~366 , u0|vga_text_mode_controller_0|Mux120~366, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~365 , u0|vga_text_mode_controller_0|Mux120~365, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~367 , u0|vga_text_mode_controller_0|Mux120~367, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~368 , u0|vga_text_mode_controller_0|Mux120~368, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~369 , u0|vga_text_mode_controller_0|Mux120~369, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1027 , u0|vga_text_mode_controller_0|Mux120~1027, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1028 , u0|vga_text_mode_controller_0|Mux120~1028, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~370 , u0|vga_text_mode_controller_0|Mux120~370, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~372 , u0|vga_text_mode_controller_0|Mux120~372, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~371 , u0|vga_text_mode_controller_0|Mux120~371, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~373 , u0|vga_text_mode_controller_0|Mux120~373, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~361 , u0|vga_text_mode_controller_0|Mux120~361, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~360 , u0|vga_text_mode_controller_0|Mux120~360, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~362 , u0|vga_text_mode_controller_0|Mux120~362, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~374 , u0|vga_text_mode_controller_0|Mux120~374, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~321 , u0|vga_text_mode_controller_0|Mux120~321, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~320 , u0|vga_text_mode_controller_0|Mux120~320, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~322 , u0|vga_text_mode_controller_0|Mux120~322, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~303 , u0|vga_text_mode_controller_0|Mux120~303, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~304 , u0|vga_text_mode_controller_0|Mux120~304, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~306 , u0|vga_text_mode_controller_0|Mux120~306, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~305 , u0|vga_text_mode_controller_0|Mux120~305, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~307 , u0|vga_text_mode_controller_0|Mux120~307, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~308 , u0|vga_text_mode_controller_0|Mux120~308, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~310 , u0|vga_text_mode_controller_0|Mux120~310, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~309 , u0|vga_text_mode_controller_0|Mux120~309, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~311 , u0|vga_text_mode_controller_0|Mux120~311, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~312 , u0|vga_text_mode_controller_0|Mux120~312, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~313 , u0|vga_text_mode_controller_0|Mux120~313, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~317 , u0|vga_text_mode_controller_0|Mux120~317, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~314 , u0|vga_text_mode_controller_0|Mux120~314, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~315 , u0|vga_text_mode_controller_0|Mux120~315, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~316 , u0|vga_text_mode_controller_0|Mux120~316, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~318 , u0|vga_text_mode_controller_0|Mux120~318, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~319 , u0|vga_text_mode_controller_0|Mux120~319, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~323 , u0|vga_text_mode_controller_0|Mux120~323, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~324 , u0|vga_text_mode_controller_0|Mux120~324, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~325 , u0|vga_text_mode_controller_0|Mux120~325, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~337 , u0|vga_text_mode_controller_0|Mux120~337, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~338 , u0|vga_text_mode_controller_0|Mux120~338, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~327 , u0|vga_text_mode_controller_0|Mux120~327, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~328 , u0|vga_text_mode_controller_0|Mux120~328, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~326 , u0|vga_text_mode_controller_0|Mux120~326, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~330 , u0|vga_text_mode_controller_0|Mux120~330, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~331 , u0|vga_text_mode_controller_0|Mux120~331, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~332 , u0|vga_text_mode_controller_0|Mux120~332, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~333 , u0|vga_text_mode_controller_0|Mux120~333, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~334 , u0|vga_text_mode_controller_0|Mux120~334, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~335 , u0|vga_text_mode_controller_0|Mux120~335, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~336 , u0|vga_text_mode_controller_0|Mux120~336, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~339 , u0|vga_text_mode_controller_0|Mux120~339, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~340 , u0|vga_text_mode_controller_0|Mux120~340, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~341 , u0|vga_text_mode_controller_0|Mux120~341, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~342 , u0|vga_text_mode_controller_0|Mux120~342, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~352 , u0|vga_text_mode_controller_0|Mux120~352, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~355 , u0|vga_text_mode_controller_0|Mux120~355, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~353 , u0|vga_text_mode_controller_0|Mux120~353, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~354 , u0|vga_text_mode_controller_0|Mux120~354, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~356 , u0|vga_text_mode_controller_0|Mux120~356, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~346 , u0|vga_text_mode_controller_0|Mux120~346, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~347 , u0|vga_text_mode_controller_0|Mux120~347, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~348 , u0|vga_text_mode_controller_0|Mux120~348, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~349 , u0|vga_text_mode_controller_0|Mux120~349, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~350 , u0|vga_text_mode_controller_0|Mux120~350, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~343 , u0|vga_text_mode_controller_0|Mux120~343, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~344 , u0|vga_text_mode_controller_0|Mux120~344, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~345 , u0|vga_text_mode_controller_0|Mux120~345, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~351 , u0|vga_text_mode_controller_0|Mux120~351, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~357 , u0|vga_text_mode_controller_0|Mux120~357, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~358 , u0|vga_text_mode_controller_0|Mux120~358, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~375 , u0|vga_text_mode_controller_0|Mux120~375, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~425 , u0|vga_text_mode_controller_0|Mux120~425, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~423 , u0|vga_text_mode_controller_0|Mux120~423, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~424 , u0|vga_text_mode_controller_0|Mux120~424, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~426 , u0|vga_text_mode_controller_0|Mux120~426, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~428 , u0|vga_text_mode_controller_0|Mux120~428, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~427 , u0|vga_text_mode_controller_0|Mux120~427, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~429 , u0|vga_text_mode_controller_0|Mux120~429, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~430 , u0|vga_text_mode_controller_0|Mux120~430, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~431 , u0|vga_text_mode_controller_0|Mux120~431, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~432 , u0|vga_text_mode_controller_0|Mux120~432, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~436 , u0|vga_text_mode_controller_0|Mux120~436, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~433 , u0|vga_text_mode_controller_0|Mux120~433, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~434 , u0|vga_text_mode_controller_0|Mux120~434, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~435 , u0|vga_text_mode_controller_0|Mux120~435, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~437 , u0|vga_text_mode_controller_0|Mux120~437, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~417 , u0|vga_text_mode_controller_0|Mux120~417, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~418 , u0|vga_text_mode_controller_0|Mux120~418, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~419 , u0|vga_text_mode_controller_0|Mux120~419, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~420 , u0|vga_text_mode_controller_0|Mux120~420, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~421 , u0|vga_text_mode_controller_0|Mux120~421, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~422 , u0|vga_text_mode_controller_0|Mux120~422, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~438 , u0|vga_text_mode_controller_0|Mux120~438, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~408 , u0|vga_text_mode_controller_0|Mux120~408, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~409 , u0|vga_text_mode_controller_0|Mux120~409, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1023 , u0|vga_text_mode_controller_0|Mux120~1023, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1024 , u0|vga_text_mode_controller_0|Mux120~1024, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~406 , u0|vga_text_mode_controller_0|Mux120~406, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~405 , u0|vga_text_mode_controller_0|Mux120~405, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1025 , u0|vga_text_mode_controller_0|Mux120~1025, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1026 , u0|vga_text_mode_controller_0|Mux120~1026, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~407 , u0|vga_text_mode_controller_0|Mux120~407, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~410 , u0|vga_text_mode_controller_0|Mux120~410, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~411 , u0|vga_text_mode_controller_0|Mux120~411, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~412 , u0|vga_text_mode_controller_0|Mux120~412, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~413 , u0|vga_text_mode_controller_0|Mux120~413, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~414 , u0|vga_text_mode_controller_0|Mux120~414, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~415 , u0|vga_text_mode_controller_0|Mux120~415, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~403 , u0|vga_text_mode_controller_0|Mux120~403, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~400 , u0|vga_text_mode_controller_0|Mux120~400, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~401 , u0|vga_text_mode_controller_0|Mux120~401, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~402 , u0|vga_text_mode_controller_0|Mux120~402, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~404 , u0|vga_text_mode_controller_0|Mux120~404, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~416 , u0|vga_text_mode_controller_0|Mux120~416, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~439 , u0|vga_text_mode_controller_0|Mux120~439, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~397 , u0|vga_text_mode_controller_0|Mux120~397, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~395 , u0|vga_text_mode_controller_0|Mux120~395, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~394 , u0|vga_text_mode_controller_0|Mux120~394, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~396 , u0|vga_text_mode_controller_0|Mux120~396, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~398 , u0|vga_text_mode_controller_0|Mux120~398, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~378 , u0|vga_text_mode_controller_0|Mux120~378, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~377 , u0|vga_text_mode_controller_0|Mux120~377, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~379 , u0|vga_text_mode_controller_0|Mux120~379, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~380 , u0|vga_text_mode_controller_0|Mux120~380, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~376 , u0|vga_text_mode_controller_0|Mux120~376, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~381 , u0|vga_text_mode_controller_0|Mux120~381, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~383 , u0|vga_text_mode_controller_0|Mux120~383, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~384 , u0|vga_text_mode_controller_0|Mux120~384, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~385 , u0|vga_text_mode_controller_0|Mux120~385, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~386 , u0|vga_text_mode_controller_0|Mux120~386, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~382 , u0|vga_text_mode_controller_0|Mux120~382, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~387 , u0|vga_text_mode_controller_0|Mux120~387, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~388 , u0|vga_text_mode_controller_0|Mux120~388, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~389 , u0|vga_text_mode_controller_0|Mux120~389, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~390 , u0|vga_text_mode_controller_0|Mux120~390, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~998 , u0|vga_text_mode_controller_0|Mux120~998, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~391 , u0|vga_text_mode_controller_0|Mux120~391, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~392 , u0|vga_text_mode_controller_0|Mux120~392, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~393 , u0|vga_text_mode_controller_0|Mux120~393, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~399 , u0|vga_text_mode_controller_0|Mux120~399, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~441 , u0|vga_text_mode_controller_0|Mux120~441, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~440 , u0|vga_text_mode_controller_0|Mux120~440, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~443 , u0|vga_text_mode_controller_0|Mux120~443, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~442 , u0|vga_text_mode_controller_0|Mux120~442, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~444 , u0|vga_text_mode_controller_0|Mux120~444, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~457 , u0|vga_text_mode_controller_0|Mux120~457, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1000 , u0|vga_text_mode_controller_0|Mux120~1000, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~448 , u0|vga_text_mode_controller_0|Mux120~448, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~445 , u0|vga_text_mode_controller_0|Mux120~445, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~446 , u0|vga_text_mode_controller_0|Mux120~446, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~447 , u0|vga_text_mode_controller_0|Mux120~447, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~449 , u0|vga_text_mode_controller_0|Mux120~449, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~454 , u0|vga_text_mode_controller_0|Mux120~454, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~450 , u0|vga_text_mode_controller_0|Mux120~450, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~451 , u0|vga_text_mode_controller_0|Mux120~451, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~452 , u0|vga_text_mode_controller_0|Mux120~452, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~453 , u0|vga_text_mode_controller_0|Mux120~453, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~455 , u0|vga_text_mode_controller_0|Mux120~455, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~456 , u0|vga_text_mode_controller_0|Mux120~456, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~458 , u0|vga_text_mode_controller_0|Mux120~458, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~459 , u0|vga_text_mode_controller_0|Mux120~459, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~489 , u0|vga_text_mode_controller_0|Mux120~489, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~490 , u0|vga_text_mode_controller_0|Mux120~490, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~491 , u0|vga_text_mode_controller_0|Mux120~491, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~486 , u0|vga_text_mode_controller_0|Mux120~486, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~484 , u0|vga_text_mode_controller_0|Mux120~484, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~483 , u0|vga_text_mode_controller_0|Mux120~483, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~485 , u0|vga_text_mode_controller_0|Mux120~485, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~482 , u0|vga_text_mode_controller_0|Mux120~482, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~487 , u0|vga_text_mode_controller_0|Mux120~487, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~480 , u0|vga_text_mode_controller_0|Mux120~480, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~481 , u0|vga_text_mode_controller_0|Mux120~481, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~488 , u0|vga_text_mode_controller_0|Mux120~488, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~478 , u0|vga_text_mode_controller_0|Mux120~478, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~479 , u0|vga_text_mode_controller_0|Mux120~479, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~492 , u0|vga_text_mode_controller_0|Mux120~492, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~495 , u0|vga_text_mode_controller_0|Mux120~495, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~496 , u0|vga_text_mode_controller_0|Mux120~496, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~497 , u0|vga_text_mode_controller_0|Mux120~497, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~498 , u0|vga_text_mode_controller_0|Mux120~498, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~499 , u0|vga_text_mode_controller_0|Mux120~499, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~500 , u0|vga_text_mode_controller_0|Mux120~500, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~501 , u0|vga_text_mode_controller_0|Mux120~501, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~493 , u0|vga_text_mode_controller_0|Mux120~493, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~494 , u0|vga_text_mode_controller_0|Mux120~494, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~502 , u0|vga_text_mode_controller_0|Mux120~502, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~503 , u0|vga_text_mode_controller_0|Mux120~503, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~504 , u0|vga_text_mode_controller_0|Mux120~504, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~505 , u0|vga_text_mode_controller_0|Mux120~505, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~462 , u0|vga_text_mode_controller_0|Mux120~462, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~464 , u0|vga_text_mode_controller_0|Mux120~464, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~463 , u0|vga_text_mode_controller_0|Mux120~463, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~465 , u0|vga_text_mode_controller_0|Mux120~465, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~466 , u0|vga_text_mode_controller_0|Mux120~466, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~467 , u0|vga_text_mode_controller_0|Mux120~467, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~468 , u0|vga_text_mode_controller_0|Mux120~468, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~469 , u0|vga_text_mode_controller_0|Mux120~469, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1019 , u0|vga_text_mode_controller_0|Mux120~1019, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1020 , u0|vga_text_mode_controller_0|Mux120~1020, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~470 , u0|vga_text_mode_controller_0|Mux120~470, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~471 , u0|vga_text_mode_controller_0|Mux120~471, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~472 , u0|vga_text_mode_controller_0|Mux120~472, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~474 , u0|vga_text_mode_controller_0|Mux120~474, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~473 , u0|vga_text_mode_controller_0|Mux120~473, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~475 , u0|vga_text_mode_controller_0|Mux120~475, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~461 , u0|vga_text_mode_controller_0|Mux120~461, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~460 , u0|vga_text_mode_controller_0|Mux120~460, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1021 , u0|vga_text_mode_controller_0|Mux120~1021, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1022 , u0|vga_text_mode_controller_0|Mux120~1022, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~476 , u0|vga_text_mode_controller_0|Mux120~476, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~516 , u0|vga_text_mode_controller_0|Mux120~516, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~518 , u0|vga_text_mode_controller_0|Mux120~518, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~517 , u0|vga_text_mode_controller_0|Mux120~517, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~519 , u0|vga_text_mode_controller_0|Mux120~519, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~520 , u0|vga_text_mode_controller_0|Mux120~520, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~521 , u0|vga_text_mode_controller_0|Mux120~521, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~511 , u0|vga_text_mode_controller_0|Mux120~511, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~512 , u0|vga_text_mode_controller_0|Mux120~512, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~513 , u0|vga_text_mode_controller_0|Mux120~513, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~514 , u0|vga_text_mode_controller_0|Mux120~514, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~515 , u0|vga_text_mode_controller_0|Mux120~515, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~522 , u0|vga_text_mode_controller_0|Mux120~522, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~524 , u0|vga_text_mode_controller_0|Mux120~524, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~523 , u0|vga_text_mode_controller_0|Mux120~523, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~525 , u0|vga_text_mode_controller_0|Mux120~525, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~506 , u0|vga_text_mode_controller_0|Mux120~506, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~507 , u0|vga_text_mode_controller_0|Mux120~507, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~508 , u0|vga_text_mode_controller_0|Mux120~508, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~509 , u0|vga_text_mode_controller_0|Mux120~509, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~510 , u0|vga_text_mode_controller_0|Mux120~510, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~526 , u0|vga_text_mode_controller_0|Mux120~526, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~527 , u0|vga_text_mode_controller_0|Mux120~527, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~528 , u0|vga_text_mode_controller_0|Mux120~528, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~529 , u0|vga_text_mode_controller_0|Mux120~529, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~530 , u0|vga_text_mode_controller_0|Mux120~530, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~0 , u0|vga_text_mode_controller_0|Mux9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~744 , u0|vga_text_mode_controller_0|Mux120~744, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~943 , u0|vga_text_mode_controller_0|Mux120~943, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~944 , u0|vga_text_mode_controller_0|Mux120~944, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~945 , u0|vga_text_mode_controller_0|Mux120~945, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~861 , u0|vga_text_mode_controller_0|Mux120~861, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~946 , u0|vga_text_mode_controller_0|Mux120~946, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~990 , u0|vga_text_mode_controller_0|Mux120~990, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~991 , u0|vga_text_mode_controller_0|Mux120~991, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~954 , u0|vga_text_mode_controller_0|Mux120~954, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~958 , u0|vga_text_mode_controller_0|Mux120~958, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~956 , u0|vga_text_mode_controller_0|Mux120~956, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~955 , u0|vga_text_mode_controller_0|Mux120~955, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~957 , u0|vga_text_mode_controller_0|Mux120~957, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~959 , u0|vga_text_mode_controller_0|Mux120~959, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~953 , u0|vga_text_mode_controller_0|Mux120~953, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~960 , u0|vga_text_mode_controller_0|Mux120~960, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~961 , u0|vga_text_mode_controller_0|Mux120~961, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1008 , u0|vga_text_mode_controller_0|Mux120~1008, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~947 , u0|vga_text_mode_controller_0|Mux120~947, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~949 , u0|vga_text_mode_controller_0|Mux120~949, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~948 , u0|vga_text_mode_controller_0|Mux120~948, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~950 , u0|vga_text_mode_controller_0|Mux120~950, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~951 , u0|vga_text_mode_controller_0|Mux120~951, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~952 , u0|vga_text_mode_controller_0|Mux120~952, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~962 , u0|vga_text_mode_controller_0|Mux120~962, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~963 , u0|vga_text_mode_controller_0|Mux120~963, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~964 , u0|vga_text_mode_controller_0|Mux120~964, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~965 , u0|vga_text_mode_controller_0|Mux120~965, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~966 , u0|vga_text_mode_controller_0|Mux120~966, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~967 , u0|vga_text_mode_controller_0|Mux120~967, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~968 , u0|vga_text_mode_controller_0|Mux120~968, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~975 , u0|vga_text_mode_controller_0|Mux120~975, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~976 , u0|vga_text_mode_controller_0|Mux120~976, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~977 , u0|vga_text_mode_controller_0|Mux120~977, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~978 , u0|vga_text_mode_controller_0|Mux120~978, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~979 , u0|vga_text_mode_controller_0|Mux120~979, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~980 , u0|vga_text_mode_controller_0|Mux120~980, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~969 , u0|vga_text_mode_controller_0|Mux120~969, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~973 , u0|vga_text_mode_controller_0|Mux120~973, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~971 , u0|vga_text_mode_controller_0|Mux120~971, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~970 , u0|vga_text_mode_controller_0|Mux120~970, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~972 , u0|vga_text_mode_controller_0|Mux120~972, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~974 , u0|vga_text_mode_controller_0|Mux120~974, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~981 , u0|vga_text_mode_controller_0|Mux120~981, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~982 , u0|vga_text_mode_controller_0|Mux120~982, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~986 , u0|vga_text_mode_controller_0|Mux120~986, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~984 , u0|vga_text_mode_controller_0|Mux120~984, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~983 , u0|vga_text_mode_controller_0|Mux120~983, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~985 , u0|vga_text_mode_controller_0|Mux120~985, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~987 , u0|vga_text_mode_controller_0|Mux120~987, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~988 , u0|vga_text_mode_controller_0|Mux120~988, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~989 , u0|vga_text_mode_controller_0|Mux120~989, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~992 , u0|vga_text_mode_controller_0|Mux120~992, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~805 , u0|vga_text_mode_controller_0|Mux120~805, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~804 , u0|vga_text_mode_controller_0|Mux120~804, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~806 , u0|vga_text_mode_controller_0|Mux120~806, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~807 , u0|vga_text_mode_controller_0|Mux120~807, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~808 , u0|vga_text_mode_controller_0|Mux120~808, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~799 , u0|vga_text_mode_controller_0|Mux120~799, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~800 , u0|vga_text_mode_controller_0|Mux120~800, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~801 , u0|vga_text_mode_controller_0|Mux120~801, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~798 , u0|vga_text_mode_controller_0|Mux120~798, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~802 , u0|vga_text_mode_controller_0|Mux120~802, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~803 , u0|vga_text_mode_controller_0|Mux120~803, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~809 , u0|vga_text_mode_controller_0|Mux120~809, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~811 , u0|vga_text_mode_controller_0|Mux120~811, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~810 , u0|vga_text_mode_controller_0|Mux120~810, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~812 , u0|vga_text_mode_controller_0|Mux120~812, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~813 , u0|vga_text_mode_controller_0|Mux120~813, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~770 , u0|vga_text_mode_controller_0|Mux120~770, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~771 , u0|vga_text_mode_controller_0|Mux120~771, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~773 , u0|vga_text_mode_controller_0|Mux120~773, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~774 , u0|vga_text_mode_controller_0|Mux120~774, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~775 , u0|vga_text_mode_controller_0|Mux120~775, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~772 , u0|vga_text_mode_controller_0|Mux120~772, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~776 , u0|vga_text_mode_controller_0|Mux120~776, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~777 , u0|vga_text_mode_controller_0|Mux120~777, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~778 , u0|vga_text_mode_controller_0|Mux120~778, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~779 , u0|vga_text_mode_controller_0|Mux120~779, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~780 , u0|vga_text_mode_controller_0|Mux120~780, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~781 , u0|vga_text_mode_controller_0|Mux120~781, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~782 , u0|vga_text_mode_controller_0|Mux120~782, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~786 , u0|vga_text_mode_controller_0|Mux120~786, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~787 , u0|vga_text_mode_controller_0|Mux120~787, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~788 , u0|vga_text_mode_controller_0|Mux120~788, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1006 , u0|vga_text_mode_controller_0|Mux120~1006, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~789 , u0|vga_text_mode_controller_0|Mux120~789, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~783 , u0|vga_text_mode_controller_0|Mux120~783, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~784 , u0|vga_text_mode_controller_0|Mux120~784, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~785 , u0|vga_text_mode_controller_0|Mux120~785, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1009 , u0|vga_text_mode_controller_0|Mux120~1009, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1010 , u0|vga_text_mode_controller_0|Mux120~1010, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~790 , u0|vga_text_mode_controller_0|Mux120~790, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~791 , u0|vga_text_mode_controller_0|Mux120~791, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~792 , u0|vga_text_mode_controller_0|Mux120~792, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~793 , u0|vga_text_mode_controller_0|Mux120~793, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~794 , u0|vga_text_mode_controller_0|Mux120~794, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~795 , u0|vga_text_mode_controller_0|Mux120~795, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~796 , u0|vga_text_mode_controller_0|Mux120~796, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~797 , u0|vga_text_mode_controller_0|Mux120~797, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~765 , u0|vga_text_mode_controller_0|Mux120~765, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~764 , u0|vga_text_mode_controller_0|Mux120~764, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~766 , u0|vga_text_mode_controller_0|Mux120~766, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~763 , u0|vga_text_mode_controller_0|Mux120~763, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~767 , u0|vga_text_mode_controller_0|Mux120~767, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~768 , u0|vga_text_mode_controller_0|Mux120~768, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~752 , u0|vga_text_mode_controller_0|Mux120~752, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~753 , u0|vga_text_mode_controller_0|Mux120~753, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~754 , u0|vga_text_mode_controller_0|Mux120~754, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~751 , u0|vga_text_mode_controller_0|Mux120~751, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~755 , u0|vga_text_mode_controller_0|Mux120~755, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~756 , u0|vga_text_mode_controller_0|Mux120~756, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~760 , u0|vga_text_mode_controller_0|Mux120~760, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~757 , u0|vga_text_mode_controller_0|Mux120~757, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~758 , u0|vga_text_mode_controller_0|Mux120~758, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~759 , u0|vga_text_mode_controller_0|Mux120~759, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~761 , u0|vga_text_mode_controller_0|Mux120~761, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~762 , u0|vga_text_mode_controller_0|Mux120~762, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~749 , u0|vga_text_mode_controller_0|Mux120~749, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~745 , u0|vga_text_mode_controller_0|Mux120~745, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~746 , u0|vga_text_mode_controller_0|Mux120~746, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~747 , u0|vga_text_mode_controller_0|Mux120~747, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~748 , u0|vga_text_mode_controller_0|Mux120~748, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~750 , u0|vga_text_mode_controller_0|Mux120~750, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~769 , u0|vga_text_mode_controller_0|Mux120~769, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~814 , u0|vga_text_mode_controller_0|Mux120~814, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~916 , u0|vga_text_mode_controller_0|Mux120~916, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~914 , u0|vga_text_mode_controller_0|Mux120~914, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~915 , u0|vga_text_mode_controller_0|Mux120~915, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~913 , u0|vga_text_mode_controller_0|Mux120~913, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~917 , u0|vga_text_mode_controller_0|Mux120~917, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~906 , u0|vga_text_mode_controller_0|Mux120~906, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~904 , u0|vga_text_mode_controller_0|Mux120~904, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~905 , u0|vga_text_mode_controller_0|Mux120~905, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~907 , u0|vga_text_mode_controller_0|Mux120~907, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~909 , u0|vga_text_mode_controller_0|Mux120~909, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~908 , u0|vga_text_mode_controller_0|Mux120~908, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~910 , u0|vga_text_mode_controller_0|Mux120~910, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~911 , u0|vga_text_mode_controller_0|Mux120~911, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~912 , u0|vga_text_mode_controller_0|Mux120~912, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~918 , u0|vga_text_mode_controller_0|Mux120~918, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~889 , u0|vga_text_mode_controller_0|Mux120~889, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~890 , u0|vga_text_mode_controller_0|Mux120~890, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~894 , u0|vga_text_mode_controller_0|Mux120~894, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~892 , u0|vga_text_mode_controller_0|Mux120~892, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~891 , u0|vga_text_mode_controller_0|Mux120~891, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~893 , u0|vga_text_mode_controller_0|Mux120~893, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~895 , u0|vga_text_mode_controller_0|Mux120~895, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~896 , u0|vga_text_mode_controller_0|Mux120~896, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~898 , u0|vga_text_mode_controller_0|Mux120~898, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~899 , u0|vga_text_mode_controller_0|Mux120~899, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~900 , u0|vga_text_mode_controller_0|Mux120~900, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~901 , u0|vga_text_mode_controller_0|Mux120~901, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~897 , u0|vga_text_mode_controller_0|Mux120~897, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~902 , u0|vga_text_mode_controller_0|Mux120~902, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~887 , u0|vga_text_mode_controller_0|Mux120~887, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~888 , u0|vga_text_mode_controller_0|Mux120~888, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~903 , u0|vga_text_mode_controller_0|Mux120~903, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~919 , u0|vga_text_mode_controller_0|Mux120~919, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~870 , u0|vga_text_mode_controller_0|Mux120~870, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~869 , u0|vga_text_mode_controller_0|Mux120~869, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~871 , u0|vga_text_mode_controller_0|Mux120~871, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~872 , u0|vga_text_mode_controller_0|Mux120~872, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~873 , u0|vga_text_mode_controller_0|Mux120~873, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~874 , u0|vga_text_mode_controller_0|Mux120~874, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~875 , u0|vga_text_mode_controller_0|Mux120~875, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~876 , u0|vga_text_mode_controller_0|Mux120~876, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~881 , u0|vga_text_mode_controller_0|Mux120~881, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~879 , u0|vga_text_mode_controller_0|Mux120~879, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~878 , u0|vga_text_mode_controller_0|Mux120~878, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~880 , u0|vga_text_mode_controller_0|Mux120~880, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~877 , u0|vga_text_mode_controller_0|Mux120~877, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~882 , u0|vga_text_mode_controller_0|Mux120~882, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~883 , u0|vga_text_mode_controller_0|Mux120~883, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~884 , u0|vga_text_mode_controller_0|Mux120~884, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~885 , u0|vga_text_mode_controller_0|Mux120~885, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~886 , u0|vga_text_mode_controller_0|Mux120~886, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~935 , u0|vga_text_mode_controller_0|Mux120~935, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~936 , u0|vga_text_mode_controller_0|Mux120~936, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~937 , u0|vga_text_mode_controller_0|Mux120~937, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~938 , u0|vga_text_mode_controller_0|Mux120~938, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~934 , u0|vga_text_mode_controller_0|Mux120~934, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~939 , u0|vga_text_mode_controller_0|Mux120~939, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~920 , u0|vga_text_mode_controller_0|Mux120~920, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~921 , u0|vga_text_mode_controller_0|Mux120~921, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~922 , u0|vga_text_mode_controller_0|Mux120~922, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~923 , u0|vga_text_mode_controller_0|Mux120~923, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~924 , u0|vga_text_mode_controller_0|Mux120~924, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~926 , u0|vga_text_mode_controller_0|Mux120~926, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~925 , u0|vga_text_mode_controller_0|Mux120~925, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~927 , u0|vga_text_mode_controller_0|Mux120~927, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~928 , u0|vga_text_mode_controller_0|Mux120~928, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~929 , u0|vga_text_mode_controller_0|Mux120~929, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~862 , u0|vga_text_mode_controller_0|Mux120~862, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~930 , u0|vga_text_mode_controller_0|Mux120~930, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~931 , u0|vga_text_mode_controller_0|Mux120~931, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~932 , u0|vga_text_mode_controller_0|Mux120~932, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~933 , u0|vga_text_mode_controller_0|Mux120~933, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~940 , u0|vga_text_mode_controller_0|Mux120~940, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~941 , u0|vga_text_mode_controller_0|Mux120~941, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~863 , u0|vga_text_mode_controller_0|Mux120~863, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~865 , u0|vga_text_mode_controller_0|Mux120~865, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~864 , u0|vga_text_mode_controller_0|Mux120~864, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~866 , u0|vga_text_mode_controller_0|Mux120~866, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~867 , u0|vga_text_mode_controller_0|Mux120~867, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~838 , u0|vga_text_mode_controller_0|Mux120~838, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~839 , u0|vga_text_mode_controller_0|Mux120~839, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~840 , u0|vga_text_mode_controller_0|Mux120~840, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~841 , u0|vga_text_mode_controller_0|Mux120~841, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~846 , u0|vga_text_mode_controller_0|Mux120~846, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~844 , u0|vga_text_mode_controller_0|Mux120~844, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~843 , u0|vga_text_mode_controller_0|Mux120~843, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~845 , u0|vga_text_mode_controller_0|Mux120~845, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~842 , u0|vga_text_mode_controller_0|Mux120~842, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~847 , u0|vga_text_mode_controller_0|Mux120~847, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~848 , u0|vga_text_mode_controller_0|Mux120~848, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~849 , u0|vga_text_mode_controller_0|Mux120~849, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~850 , u0|vga_text_mode_controller_0|Mux120~850, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~851 , u0|vga_text_mode_controller_0|Mux120~851, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~852 , u0|vga_text_mode_controller_0|Mux120~852, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~853 , u0|vga_text_mode_controller_0|Mux120~853, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~857 , u0|vga_text_mode_controller_0|Mux120~857, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~855 , u0|vga_text_mode_controller_0|Mux120~855, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~854 , u0|vga_text_mode_controller_0|Mux120~854, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~856 , u0|vga_text_mode_controller_0|Mux120~856, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~858 , u0|vga_text_mode_controller_0|Mux120~858, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~859 , u0|vga_text_mode_controller_0|Mux120~859, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~1007 , u0|vga_text_mode_controller_0|Mux120~1007, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~822 , u0|vga_text_mode_controller_0|Mux120~822, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~823 , u0|vga_text_mode_controller_0|Mux120~823, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~821 , u0|vga_text_mode_controller_0|Mux120~821, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~824 , u0|vga_text_mode_controller_0|Mux120~824, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~826 , u0|vga_text_mode_controller_0|Mux120~826, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~827 , u0|vga_text_mode_controller_0|Mux120~827, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~828 , u0|vga_text_mode_controller_0|Mux120~828, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~825 , u0|vga_text_mode_controller_0|Mux120~825, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~829 , u0|vga_text_mode_controller_0|Mux120~829, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~830 , u0|vga_text_mode_controller_0|Mux120~830, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~833 , u0|vga_text_mode_controller_0|Mux120~833, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~832 , u0|vga_text_mode_controller_0|Mux120~832, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~834 , u0|vga_text_mode_controller_0|Mux120~834, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~835 , u0|vga_text_mode_controller_0|Mux120~835, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~831 , u0|vga_text_mode_controller_0|Mux120~831, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~836 , u0|vga_text_mode_controller_0|Mux120~836, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~815 , u0|vga_text_mode_controller_0|Mux120~815, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~816 , u0|vga_text_mode_controller_0|Mux120~816, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~817 , u0|vga_text_mode_controller_0|Mux120~817, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~818 , u0|vga_text_mode_controller_0|Mux120~818, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~819 , u0|vga_text_mode_controller_0|Mux120~819, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~820 , u0|vga_text_mode_controller_0|Mux120~820, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~837 , u0|vga_text_mode_controller_0|Mux120~837, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~860 , u0|vga_text_mode_controller_0|Mux120~860, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~868 , u0|vga_text_mode_controller_0|Mux120~868, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~942 , u0|vga_text_mode_controller_0|Mux120~942, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~993 , u0|vga_text_mode_controller_0|Mux120~993, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux120~994 , u0|vga_text_mode_controller_0|Mux120~994, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~0 , u0|vga_text_mode_controller_0|r~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b[3]~0 , u0|vga_text_mode_controller_0|b[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ctrl|LessThan3~0 , u0|vga_text_mode_controller_0|ctrl|LessThan3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan4~0 , u0|vga_text_mode_controller_0|LessThan4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~0 , u0|vga_text_mode_controller_0|always2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~9 , u0|vga_text_mode_controller_0|always2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~3 , u0|vga_text_mode_controller_0|LessThan2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~10 , u0|vga_text_mode_controller_0|always2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~1 , u0|vga_text_mode_controller_0|LessThan1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~0 , u0|vga_text_mode_controller_0|LessThan1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~2 , u0|vga_text_mode_controller_0|LessThan1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~2 , u0|vga_text_mode_controller_0|Add4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~4 , u0|vga_text_mode_controller_0|Add4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~6 , u0|vga_text_mode_controller_0|Add4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~8 , u0|vga_text_mode_controller_0|Add4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~10 , u0|vga_text_mode_controller_0|Add4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~12 , u0|vga_text_mode_controller_0|Add4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~14 , u0|vga_text_mode_controller_0|Add4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~13 , u0|vga_text_mode_controller_0|always2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~11 , u0|vga_text_mode_controller_0|always2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~12 , u0|vga_text_mode_controller_0|always2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~14 , u0|vga_text_mode_controller_0|always2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal4~2 , u0|vga_text_mode_controller_0|Equal4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b[3]~3 , u0|vga_text_mode_controller_0|b[3]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~0 , u0|vga_text_mode_controller_0|Add6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~2 , u0|vga_text_mode_controller_0|Add6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~4 , u0|vga_text_mode_controller_0|Add6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~6 , u0|vga_text_mode_controller_0|Add6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~8 , u0|vga_text_mode_controller_0|Add6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~10 , u0|vga_text_mode_controller_0|Add6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~12 , u0|vga_text_mode_controller_0|Add6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~14 , u0|vga_text_mode_controller_0|Add6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~16 , u0|vga_text_mode_controller_0|Add6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~18 , u0|vga_text_mode_controller_0|Add6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|op_14~0 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|op_14~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|op_14~2 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|op_14~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|op_14~4 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|op_14~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|op_14~6 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|op_14~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[180]~146 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[180]~146, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[181]~148 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[181]~148, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[180]~149 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[180]~149, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[179]~150 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[179]~150, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[182]~147 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[182]~147, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[190]~151 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[190]~151, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[190]~251 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[190]~251, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[189]~152 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[189]~152, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[189]~252 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[189]~252, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[188]~153 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[188]~153, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[188]~154 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[188]~154, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[187]~155 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[187]~155, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[197]~253 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[197]~253, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[198]~226 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[198]~226, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[198]~156 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[198]~156, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[197]~157 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[197]~157, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[196]~158 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[196]~158, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[196]~254 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[196]~254, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[186]~159 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[186]~159, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[195]~160 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[195]~160, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[195]~255 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[195]~255, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[206]~227 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[206]~227, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[206]~161 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[206]~161, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[205]~228 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[205]~228, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[205]~162 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[205]~162, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[204]~229 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[204]~229, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[204]~163 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[204]~163, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[176]~166 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[176]~166, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[176]~165 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[176]~165, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[194]~256 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[194]~256, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[185]~164 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[185]~164, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[185]~167 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[185]~167, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[194]~168 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[194]~168, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[203]~169 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[203]~169, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[203]~230 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[203]~230, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[214]~170 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[214]~170, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[214]~231 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[214]~231, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[213]~232 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[213]~232, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[213]~171 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[213]~171, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[212]~172 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[212]~172, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[212]~233 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[212]~233, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[193]~173 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[193]~173, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[184]~174 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[184]~174, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[184]~175 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[184]~175, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[193]~176 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[193]~176, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[202]~177 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[202]~177, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[202]~257 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[202]~257, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[211]~178 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[211]~178, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[211]~234 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[211]~234, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[222]~179 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[222]~179, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[222]~235 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[222]~235, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[221]~180 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[221]~180, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[221]~236 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[221]~236, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[220]~237 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[220]~237, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[220]~181 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[220]~181, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[192]~183 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[192]~183, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[192]~184 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[192]~184, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[210]~258 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[210]~258, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[201]~185 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[201]~185, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[201]~182 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[201]~182, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[210]~186 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[210]~186, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[219]~187 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[219]~187, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[219]~238 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[219]~238, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[230]~239 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[230]~239, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[230]~188 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[230]~188, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[229]~240 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[229]~240, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[229]~189 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[229]~189, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[228]~190 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[228]~190, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[228]~241 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[228]~241, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[200]~192 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[200]~192, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[200]~193 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[200]~193, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[218]~259 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[218]~259, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[209]~191 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[209]~191, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[209]~194 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[209]~194, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[227]~242 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[227]~242, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[218]~195 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[218]~195, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[227]~196 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[227]~196, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[236]~245 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[236]~245, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[236]~199 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[236]~199, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[217]~200 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[217]~200, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[208]~201 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[208]~201, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[208]~202 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[208]~202, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[217]~203 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[217]~203, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[226]~260 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[226]~260, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[235]~246 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[235]~246, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[226]~204 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[226]~204, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[235]~205 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[235]~205, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[238]~197 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[238]~197, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[238]~243 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[238]~243, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[237]~244 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[237]~244, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[237]~198 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[237]~198, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[245]~213 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[245]~213, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[245]~249 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[245]~249, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[244]~248 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[244]~248, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[244]~212 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[244]~212, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[216]~208 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[216]~208, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[216]~207 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[216]~207, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[234]~261 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[234]~261, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[225]~209 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[225]~209, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[225]~206 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[225]~206, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[234]~210 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[234]~210, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[243]~211 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[243]~211, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[243]~247 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[243]~247, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[246]~250 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[246]~250, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[246]~214 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[246]~214, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~15 , u0|vga_text_mode_controller_0|always2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[224]~216 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[224]~216, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[224]~217 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[224]~217, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[242]~262 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[242]~262, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~17 , u0|vga_text_mode_controller_0|always2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~18 , u0|vga_text_mode_controller_0|always2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[232]~222 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[232]~222, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[232]~221 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[232]~221, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[233]~218 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[233]~218, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[233]~215 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[233]~215, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~19 , u0|vga_text_mode_controller_0|always2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~20 , u0|vga_text_mode_controller_0|always2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~21 , u0|vga_text_mode_controller_0|always2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[0]~16 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[0]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[240]~224 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[240]~224, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[240]~225 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[240]~225, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[241]~220 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[241]~220, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[241]~223 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[241]~223, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[242]~219 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|StageOut[242]~219, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~16 , u0|vga_text_mode_controller_0|always2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~22 , u0|vga_text_mode_controller_0|always2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~12 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~0 , u0|vga_text_mode_controller_0|Add5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~2 , u0|vga_text_mode_controller_0|Add5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~4 , u0|vga_text_mode_controller_0|Add5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~6 , u0|vga_text_mode_controller_0|Add5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~8 , u0|vga_text_mode_controller_0|Add5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~10 , u0|vga_text_mode_controller_0|Add5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~12 , u0|vga_text_mode_controller_0|Add5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~14 , u0|vga_text_mode_controller_0|Add5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~16 , u0|vga_text_mode_controller_0|Add5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~18 , u0|vga_text_mode_controller_0|Add5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~6 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[54]~66 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[54]~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[54]~67 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[54]~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[53]~68 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[53]~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[53]~69 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[53]~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[52]~70 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[52]~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[52]~71 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[52]~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[51]~73 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[51]~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[51]~72 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[51]~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[61]~116 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[61]~116, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[62]~74 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[62]~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[62]~115 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[62]~115, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[61]~75 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[61]~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[60]~76 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[60]~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[60]~77 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[60]~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[50]~79 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[50]~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[50]~80 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[50]~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[59]~81 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[59]~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[59]~78 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[59]~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[70]~110 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[70]~110, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[70]~82 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[70]~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[69]~117 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[69]~117, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[69]~83 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[69]~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[68]~118 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[68]~118, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[68]~84 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[68]~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[58]~85 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[58]~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[49]~86 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[49]~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[49]~87 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[49]~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[58]~88 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[58]~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[67]~89 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[67]~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[67]~119 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[67]~119, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[72]~99 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[72]~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[72]~100 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[72]~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~10 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~2 , u0|vga_text_mode_controller_0|always2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[77]~97 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[77]~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[77]~113 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[77]~113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[76]~112 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[76]~112, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[76]~96 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[76]~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[48]~92 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[48]~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[48]~91 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[48]~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[57]~93 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[57]~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[57]~90 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[57]~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[66]~120 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[66]~120, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[75]~111 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[75]~111, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[66]~94 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[66]~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~10 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[75]~95 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[75]~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[78]~114 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[78]~114, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[78]~98 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[78]~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~1 , u0|vga_text_mode_controller_0|always2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[56]~102 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[56]~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[56]~103 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[56]~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[74]~121 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[74]~121, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[65]~101 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[65]~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[65]~104 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[65]~104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~12 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[74]~105 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[74]~105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[64]~108 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[64]~108, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[64]~107 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[64]~107, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~14 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[73]~109 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[73]~109, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[73]~106 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[73]~106, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~3 , u0|vga_text_mode_controller_0|always2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~16 , u0|vga_text_mode_controller_0|Add4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~18 , u0|vga_text_mode_controller_0|Add4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b[3]~1 , u0|vga_text_mode_controller_0|b[3]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~7 , u0|vga_text_mode_controller_0|always2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~5 , u0|vga_text_mode_controller_0|always2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~6 , u0|vga_text_mode_controller_0|always2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~4 , u0|vga_text_mode_controller_0|always2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~8 , u0|vga_text_mode_controller_0|always2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~0 , u0|vga_text_mode_controller_0|LessThan2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~1 , u0|vga_text_mode_controller_0|LessThan2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~2 , u0|vga_text_mode_controller_0|LessThan2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b[3]~2 , u0|vga_text_mode_controller_0|b[3]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~23 , u0|vga_text_mode_controller_0|always2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b[3]~4 , u0|vga_text_mode_controller_0|b[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b[3]~5 , u0|vga_text_mode_controller_0|b[3]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~0 , u0|vga_text_mode_controller_0|always0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~0 , u0|vga_text_mode_controller_0|Decoder0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][9] , u0|vga_text_mode_controller_0|PALETTE_REG[5][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux1~0 , u0|vga_text_mode_controller_0|Mux1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][21] , u0|vga_text_mode_controller_0|PALETTE_REG[5][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][21]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[4][21]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~1 , u0|vga_text_mode_controller_0|Decoder0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][21] , u0|vga_text_mode_controller_0|PALETTE_REG[4][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][9] , u0|vga_text_mode_controller_0|PALETTE_REG[4][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux0~0 , u0|vga_text_mode_controller_0|Mux0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~1 , u0|vga_text_mode_controller_0|r~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~2 , u0|vga_text_mode_controller_0|r~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~4 , u0|vga_text_mode_controller_0|Decoder0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][9] , u0|vga_text_mode_controller_0|PALETTE_REG[1][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~5 , u0|vga_text_mode_controller_0|Decoder0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][21] , u0|vga_text_mode_controller_0|PALETTE_REG[0][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][9] , u0|vga_text_mode_controller_0|PALETTE_REG[0][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~5 , u0|vga_text_mode_controller_0|r~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][21] , u0|vga_text_mode_controller_0|PALETTE_REG[1][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~6 , u0|vga_text_mode_controller_0|r~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~0 , u0|vga_text_mode_controller_0|Mux3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][21]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[2][21]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~2 , u0|vga_text_mode_controller_0|Decoder0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][21] , u0|vga_text_mode_controller_0|PALETTE_REG[2][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~3 , u0|vga_text_mode_controller_0|Decoder0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][21] , u0|vga_text_mode_controller_0|PALETTE_REG[3][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][9] , u0|vga_text_mode_controller_0|PALETTE_REG[3][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][9] , u0|vga_text_mode_controller_0|PALETTE_REG[2][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~3 , u0|vga_text_mode_controller_0|r~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~4 , u0|vga_text_mode_controller_0|r~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~0 , u0|vga_text_mode_controller_0|Mux2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~7 , u0|vga_text_mode_controller_0|r~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~6 , u0|vga_text_mode_controller_0|Decoder0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][21] , u0|vga_text_mode_controller_0|PALETTE_REG[6][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][9] , u0|vga_text_mode_controller_0|PALETTE_REG[6][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~7 , u0|vga_text_mode_controller_0|Decoder0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][9] , u0|vga_text_mode_controller_0|PALETTE_REG[7][9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~8 , u0|vga_text_mode_controller_0|r~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][21] , u0|vga_text_mode_controller_0|PALETTE_REG[7][21], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~9 , u0|vga_text_mode_controller_0|r~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~10 , u0|vga_text_mode_controller_0|r~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|act_pix , u0|vga_text_mode_controller_0|act_pix, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~11 , u0|vga_text_mode_controller_0|r~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r[0] , u0|vga_text_mode_controller_0|r[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][22] , u0|vga_text_mode_controller_0|PALETTE_REG[0][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][22] , u0|vga_text_mode_controller_0|PALETTE_REG[2][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~14 , u0|vga_text_mode_controller_0|r~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][22] , u0|vga_text_mode_controller_0|PALETTE_REG[6][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][22]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[4][22]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][22] , u0|vga_text_mode_controller_0|PALETTE_REG[4][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~15 , u0|vga_text_mode_controller_0|r~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][10] , u0|vga_text_mode_controller_0|PALETTE_REG[0][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][10] , u0|vga_text_mode_controller_0|PALETTE_REG[4][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~16 , u0|vga_text_mode_controller_0|r~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][10] , u0|vga_text_mode_controller_0|PALETTE_REG[6][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][10] , u0|vga_text_mode_controller_0|PALETTE_REG[2][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~17 , u0|vga_text_mode_controller_0|r~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~18 , u0|vga_text_mode_controller_0|r~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][10] , u0|vga_text_mode_controller_0|PALETTE_REG[3][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][10] , u0|vga_text_mode_controller_0|PALETTE_REG[7][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][10] , u0|vga_text_mode_controller_0|PALETTE_REG[1][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][10] , u0|vga_text_mode_controller_0|PALETTE_REG[5][10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~12 , u0|vga_text_mode_controller_0|r~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~13 , u0|vga_text_mode_controller_0|r~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][22] , u0|vga_text_mode_controller_0|PALETTE_REG[5][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][22] , u0|vga_text_mode_controller_0|PALETTE_REG[7][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][22] , u0|vga_text_mode_controller_0|PALETTE_REG[1][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][22]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[3][22]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][22] , u0|vga_text_mode_controller_0|PALETTE_REG[3][22], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~19 , u0|vga_text_mode_controller_0|r~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~20 , u0|vga_text_mode_controller_0|r~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~21 , u0|vga_text_mode_controller_0|r~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~22 , u0|vga_text_mode_controller_0|r~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r[1] , u0|vga_text_mode_controller_0|r[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][11]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[7][11]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][11] , u0|vga_text_mode_controller_0|PALETTE_REG[7][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][23] , u0|vga_text_mode_controller_0|PALETTE_REG[7][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][11] , u0|vga_text_mode_controller_0|PALETTE_REG[6][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][23] , u0|vga_text_mode_controller_0|PALETTE_REG[6][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~30 , u0|vga_text_mode_controller_0|r~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~31 , u0|vga_text_mode_controller_0|r~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][11] , u0|vga_text_mode_controller_0|PALETTE_REG[1][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][11] , u0|vga_text_mode_controller_0|PALETTE_REG[0][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~27 , u0|vga_text_mode_controller_0|r~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][23] , u0|vga_text_mode_controller_0|PALETTE_REG[1][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][23] , u0|vga_text_mode_controller_0|PALETTE_REG[0][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~28 , u0|vga_text_mode_controller_0|r~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][23]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[4][23]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][23] , u0|vga_text_mode_controller_0|PALETTE_REG[4][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][11]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[5][11]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][11] , u0|vga_text_mode_controller_0|PALETTE_REG[5][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][11] , u0|vga_text_mode_controller_0|PALETTE_REG[4][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~25 , u0|vga_text_mode_controller_0|r~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][23] , u0|vga_text_mode_controller_0|PALETTE_REG[5][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~26 , u0|vga_text_mode_controller_0|r~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~29 , u0|vga_text_mode_controller_0|r~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][11] , u0|vga_text_mode_controller_0|PALETTE_REG[2][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][23] , u0|vga_text_mode_controller_0|PALETTE_REG[2][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~23 , u0|vga_text_mode_controller_0|r~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][23] , u0|vga_text_mode_controller_0|PALETTE_REG[3][23], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][11] , u0|vga_text_mode_controller_0|PALETTE_REG[3][11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~24 , u0|vga_text_mode_controller_0|r~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~32 , u0|vga_text_mode_controller_0|r~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~33 , u0|vga_text_mode_controller_0|r~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r[2] , u0|vga_text_mode_controller_0|r[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][24] , u0|vga_text_mode_controller_0|PALETTE_REG[1][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][24]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[5][24]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][24] , u0|vga_text_mode_controller_0|PALETTE_REG[5][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~41 , u0|vga_text_mode_controller_0|r~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][24] , u0|vga_text_mode_controller_0|PALETTE_REG[7][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][24] , u0|vga_text_mode_controller_0|PALETTE_REG[3][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~42 , u0|vga_text_mode_controller_0|r~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][12] , u0|vga_text_mode_controller_0|PALETTE_REG[0][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][12] , u0|vga_text_mode_controller_0|PALETTE_REG[2][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~38 , u0|vga_text_mode_controller_0|r~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][12] , u0|vga_text_mode_controller_0|PALETTE_REG[6][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][12] , u0|vga_text_mode_controller_0|PALETTE_REG[4][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~39 , u0|vga_text_mode_controller_0|r~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][12] , u0|vga_text_mode_controller_0|PALETTE_REG[1][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][12] , u0|vga_text_mode_controller_0|PALETTE_REG[3][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~36 , u0|vga_text_mode_controller_0|r~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][12] , u0|vga_text_mode_controller_0|PALETTE_REG[7][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][12] , u0|vga_text_mode_controller_0|PALETTE_REG[5][12], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~37 , u0|vga_text_mode_controller_0|r~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~40 , u0|vga_text_mode_controller_0|r~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][24] , u0|vga_text_mode_controller_0|PALETTE_REG[0][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][24]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[4][24]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][24] , u0|vga_text_mode_controller_0|PALETTE_REG[4][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~34 , u0|vga_text_mode_controller_0|r~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][24] , u0|vga_text_mode_controller_0|PALETTE_REG[6][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][24] , u0|vga_text_mode_controller_0|PALETTE_REG[2][24], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~35 , u0|vga_text_mode_controller_0|r~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~43 , u0|vga_text_mode_controller_0|r~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r~44 , u0|vga_text_mode_controller_0|r~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|r[3] , u0|vga_text_mode_controller_0|r[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][5] , u0|vga_text_mode_controller_0|PALETTE_REG[4][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][17]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[4][17]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][17] , u0|vga_text_mode_controller_0|PALETTE_REG[4][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~0 , u0|vga_text_mode_controller_0|g~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][17] , u0|vga_text_mode_controller_0|PALETTE_REG[5][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][5]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[5][5]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][5] , u0|vga_text_mode_controller_0|PALETTE_REG[5][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~1 , u0|vga_text_mode_controller_0|g~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][17] , u0|vga_text_mode_controller_0|PALETTE_REG[0][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][5] , u0|vga_text_mode_controller_0|PALETTE_REG[0][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~4 , u0|vga_text_mode_controller_0|g~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][5] , u0|vga_text_mode_controller_0|PALETTE_REG[1][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][17] , u0|vga_text_mode_controller_0|PALETTE_REG[1][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~5 , u0|vga_text_mode_controller_0|g~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][17] , u0|vga_text_mode_controller_0|PALETTE_REG[2][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][17] , u0|vga_text_mode_controller_0|PALETTE_REG[3][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][5] , u0|vga_text_mode_controller_0|PALETTE_REG[2][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][5]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[3][5]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][5] , u0|vga_text_mode_controller_0|PALETTE_REG[3][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~2 , u0|vga_text_mode_controller_0|g~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~3 , u0|vga_text_mode_controller_0|g~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~6 , u0|vga_text_mode_controller_0|g~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][17] , u0|vga_text_mode_controller_0|PALETTE_REG[6][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][17] , u0|vga_text_mode_controller_0|PALETTE_REG[7][17], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][5] , u0|vga_text_mode_controller_0|PALETTE_REG[6][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][5] , u0|vga_text_mode_controller_0|PALETTE_REG[7][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~7 , u0|vga_text_mode_controller_0|g~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~8 , u0|vga_text_mode_controller_0|g~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~9 , u0|vga_text_mode_controller_0|g~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~10 , u0|vga_text_mode_controller_0|g~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g[0] , u0|vga_text_mode_controller_0|g[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][6] , u0|vga_text_mode_controller_0|PALETTE_REG[1][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][6] , u0|vga_text_mode_controller_0|PALETTE_REG[5][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~11 , u0|vga_text_mode_controller_0|g~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][6] , u0|vga_text_mode_controller_0|PALETTE_REG[7][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][6] , u0|vga_text_mode_controller_0|PALETTE_REG[3][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~12 , u0|vga_text_mode_controller_0|g~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][18] , u0|vga_text_mode_controller_0|PALETTE_REG[0][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][18] , u0|vga_text_mode_controller_0|PALETTE_REG[2][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~13 , u0|vga_text_mode_controller_0|g~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][18] , u0|vga_text_mode_controller_0|PALETTE_REG[6][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][18] , u0|vga_text_mode_controller_0|PALETTE_REG[4][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~14 , u0|vga_text_mode_controller_0|g~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][6] , u0|vga_text_mode_controller_0|PALETTE_REG[0][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][6]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[4][6]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][6] , u0|vga_text_mode_controller_0|PALETTE_REG[4][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~15 , u0|vga_text_mode_controller_0|g~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][6] , u0|vga_text_mode_controller_0|PALETTE_REG[6][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][6] , u0|vga_text_mode_controller_0|PALETTE_REG[2][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~16 , u0|vga_text_mode_controller_0|g~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~17 , u0|vga_text_mode_controller_0|g~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][18] , u0|vga_text_mode_controller_0|PALETTE_REG[5][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][18] , u0|vga_text_mode_controller_0|PALETTE_REG[7][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][18] , u0|vga_text_mode_controller_0|PALETTE_REG[1][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][18]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[3][18]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][18] , u0|vga_text_mode_controller_0|PALETTE_REG[3][18], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~18 , u0|vga_text_mode_controller_0|g~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~19 , u0|vga_text_mode_controller_0|g~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~20 , u0|vga_text_mode_controller_0|g~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~21 , u0|vga_text_mode_controller_0|g~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g[1] , u0|vga_text_mode_controller_0|g[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][7] , u0|vga_text_mode_controller_0|PALETTE_REG[7][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][19] , u0|vga_text_mode_controller_0|PALETTE_REG[7][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][7] , u0|vga_text_mode_controller_0|PALETTE_REG[6][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][19] , u0|vga_text_mode_controller_0|PALETTE_REG[6][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~29 , u0|vga_text_mode_controller_0|g~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~30 , u0|vga_text_mode_controller_0|g~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][7] , u0|vga_text_mode_controller_0|PALETTE_REG[2][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][19] , u0|vga_text_mode_controller_0|PALETTE_REG[2][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~22 , u0|vga_text_mode_controller_0|g~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][19] , u0|vga_text_mode_controller_0|PALETTE_REG[3][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][7] , u0|vga_text_mode_controller_0|PALETTE_REG[3][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~23 , u0|vga_text_mode_controller_0|g~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][19] , u0|vga_text_mode_controller_0|PALETTE_REG[0][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][19] , u0|vga_text_mode_controller_0|PALETTE_REG[1][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][7]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[1][7]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][7] , u0|vga_text_mode_controller_0|PALETTE_REG[1][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][7] , u0|vga_text_mode_controller_0|PALETTE_REG[0][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~26 , u0|vga_text_mode_controller_0|g~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~27 , u0|vga_text_mode_controller_0|g~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][19]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[4][19]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][19] , u0|vga_text_mode_controller_0|PALETTE_REG[4][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][19] , u0|vga_text_mode_controller_0|PALETTE_REG[5][19], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][7] , u0|vga_text_mode_controller_0|PALETTE_REG[4][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][7] , u0|vga_text_mode_controller_0|PALETTE_REG[5][7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~24 , u0|vga_text_mode_controller_0|g~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~25 , u0|vga_text_mode_controller_0|g~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~28 , u0|vga_text_mode_controller_0|g~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~31 , u0|vga_text_mode_controller_0|g~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~32 , u0|vga_text_mode_controller_0|g~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g[2] , u0|vga_text_mode_controller_0|g[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][20] , u0|vga_text_mode_controller_0|PALETTE_REG[3][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][20] , u0|vga_text_mode_controller_0|PALETTE_REG[7][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][20] , u0|vga_text_mode_controller_0|PALETTE_REG[1][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][20] , u0|vga_text_mode_controller_0|PALETTE_REG[5][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~40 , u0|vga_text_mode_controller_0|g~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~41 , u0|vga_text_mode_controller_0|g~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][8] , u0|vga_text_mode_controller_0|PALETTE_REG[1][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][8] , u0|vga_text_mode_controller_0|PALETTE_REG[3][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~35 , u0|vga_text_mode_controller_0|g~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][8] , u0|vga_text_mode_controller_0|PALETTE_REG[7][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][8] , u0|vga_text_mode_controller_0|PALETTE_REG[5][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~36 , u0|vga_text_mode_controller_0|g~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][8] , u0|vga_text_mode_controller_0|PALETTE_REG[4][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][8] , u0|vga_text_mode_controller_0|PALETTE_REG[6][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][8] , u0|vga_text_mode_controller_0|PALETTE_REG[0][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][8] , u0|vga_text_mode_controller_0|PALETTE_REG[2][8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~37 , u0|vga_text_mode_controller_0|g~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~38 , u0|vga_text_mode_controller_0|g~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~39 , u0|vga_text_mode_controller_0|g~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][20] , u0|vga_text_mode_controller_0|PALETTE_REG[2][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][20] , u0|vga_text_mode_controller_0|PALETTE_REG[6][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][20] , u0|vga_text_mode_controller_0|PALETTE_REG[0][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][20] , u0|vga_text_mode_controller_0|PALETTE_REG[4][20], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~33 , u0|vga_text_mode_controller_0|g~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~34 , u0|vga_text_mode_controller_0|g~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~42 , u0|vga_text_mode_controller_0|g~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g~43 , u0|vga_text_mode_controller_0|g~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|g[3] , u0|vga_text_mode_controller_0|g[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][1] , u0|vga_text_mode_controller_0|PALETTE_REG[6][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][1]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[7][1]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][1] , u0|vga_text_mode_controller_0|PALETTE_REG[7][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~13 , u0|vga_text_mode_controller_0|b~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][13] , u0|vga_text_mode_controller_0|PALETTE_REG[7][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][13]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[6][13]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][13] , u0|vga_text_mode_controller_0|PALETTE_REG[6][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~14 , u0|vga_text_mode_controller_0|b~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][1] , u0|vga_text_mode_controller_0|PALETTE_REG[2][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][1] , u0|vga_text_mode_controller_0|PALETTE_REG[3][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~8 , u0|vga_text_mode_controller_0|b~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][13] , u0|vga_text_mode_controller_0|PALETTE_REG[2][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][13] , u0|vga_text_mode_controller_0|PALETTE_REG[3][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~9 , u0|vga_text_mode_controller_0|b~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][1] , u0|vga_text_mode_controller_0|PALETTE_REG[0][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][13] , u0|vga_text_mode_controller_0|PALETTE_REG[0][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~10 , u0|vga_text_mode_controller_0|b~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][13] , u0|vga_text_mode_controller_0|PALETTE_REG[1][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][1] , u0|vga_text_mode_controller_0|PALETTE_REG[1][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~11 , u0|vga_text_mode_controller_0|b~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~12 , u0|vga_text_mode_controller_0|b~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][1] , u0|vga_text_mode_controller_0|PALETTE_REG[5][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][13] , u0|vga_text_mode_controller_0|PALETTE_REG[5][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][1] , u0|vga_text_mode_controller_0|PALETTE_REG[4][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][13]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[4][13]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][13] , u0|vga_text_mode_controller_0|PALETTE_REG[4][13], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~6 , u0|vga_text_mode_controller_0|b~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~7 , u0|vga_text_mode_controller_0|b~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~15 , u0|vga_text_mode_controller_0|b~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~16 , u0|vga_text_mode_controller_0|b~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b[0] , u0|vga_text_mode_controller_0|b[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][2] , u0|vga_text_mode_controller_0|PALETTE_REG[1][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][2] , u0|vga_text_mode_controller_0|PALETTE_REG[5][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~17 , u0|vga_text_mode_controller_0|b~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][2] , u0|vga_text_mode_controller_0|PALETTE_REG[7][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][2] , u0|vga_text_mode_controller_0|PALETTE_REG[3][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~18 , u0|vga_text_mode_controller_0|b~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][14] , u0|vga_text_mode_controller_0|PALETTE_REG[1][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][14] , u0|vga_text_mode_controller_0|PALETTE_REG[3][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~24 , u0|vga_text_mode_controller_0|b~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][14] , u0|vga_text_mode_controller_0|PALETTE_REG[7][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][14]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[5][14]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][14] , u0|vga_text_mode_controller_0|PALETTE_REG[5][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~25 , u0|vga_text_mode_controller_0|b~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][14] , u0|vga_text_mode_controller_0|PALETTE_REG[0][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][14]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[2][14]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][14] , u0|vga_text_mode_controller_0|PALETTE_REG[2][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~19 , u0|vga_text_mode_controller_0|b~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][14] , u0|vga_text_mode_controller_0|PALETTE_REG[6][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][14] , u0|vga_text_mode_controller_0|PALETTE_REG[4][14], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~20 , u0|vga_text_mode_controller_0|b~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][2] , u0|vga_text_mode_controller_0|PALETTE_REG[0][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][2] , u0|vga_text_mode_controller_0|PALETTE_REG[4][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~21 , u0|vga_text_mode_controller_0|b~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][2] , u0|vga_text_mode_controller_0|PALETTE_REG[6][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][2] , u0|vga_text_mode_controller_0|PALETTE_REG[2][2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~22 , u0|vga_text_mode_controller_0|b~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~23 , u0|vga_text_mode_controller_0|b~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~26 , u0|vga_text_mode_controller_0|b~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~27 , u0|vga_text_mode_controller_0|b~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b[1] , u0|vga_text_mode_controller_0|b[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][3]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[7][3]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][3] , u0|vga_text_mode_controller_0|PALETTE_REG[7][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][3] , u0|vga_text_mode_controller_0|PALETTE_REG[6][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][15]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[6][15]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][15] , u0|vga_text_mode_controller_0|PALETTE_REG[6][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~38 , u0|vga_text_mode_controller_0|b~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][15] , u0|vga_text_mode_controller_0|PALETTE_REG[7][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~39 , u0|vga_text_mode_controller_0|b~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][15]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[0][15]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][15] , u0|vga_text_mode_controller_0|PALETTE_REG[0][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][15] , u0|vga_text_mode_controller_0|PALETTE_REG[1][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][3] , u0|vga_text_mode_controller_0|PALETTE_REG[0][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][3]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[1][3]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][3] , u0|vga_text_mode_controller_0|PALETTE_REG[1][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~35 , u0|vga_text_mode_controller_0|b~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~36 , u0|vga_text_mode_controller_0|b~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][15] , u0|vga_text_mode_controller_0|PALETTE_REG[4][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][15] , u0|vga_text_mode_controller_0|PALETTE_REG[5][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][3] , u0|vga_text_mode_controller_0|PALETTE_REG[4][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][3] , u0|vga_text_mode_controller_0|PALETTE_REG[5][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~33 , u0|vga_text_mode_controller_0|b~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~34 , u0|vga_text_mode_controller_0|b~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~37 , u0|vga_text_mode_controller_0|b~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][3] , u0|vga_text_mode_controller_0|PALETTE_REG[3][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][15] , u0|vga_text_mode_controller_0|PALETTE_REG[3][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][15]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[2][15]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][15] , u0|vga_text_mode_controller_0|PALETTE_REG[2][15], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][3] , u0|vga_text_mode_controller_0|PALETTE_REG[2][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~31 , u0|vga_text_mode_controller_0|b~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~32 , u0|vga_text_mode_controller_0|b~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~40 , u0|vga_text_mode_controller_0|b~40, lab7, 1
instance = comp, \rtl~0 , rtl~0, lab7, 1
instance = comp, \rtl~0clkctrl , rtl~0clkctrl, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[4]~6 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[4]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~22 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~23 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~19 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~18 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~20 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~6 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~21 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~24 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[4] , u0|vga_text_mode_controller_0|hl|HL_X_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[5]~8 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[5] , u0|vga_text_mode_controller_0|hl|HL_X_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[6]~10 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[6]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[6] , u0|vga_text_mode_controller_0|hl|HL_X_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[7]~12 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[7]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[7] , u0|vga_text_mode_controller_0|hl|HL_X_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[8]~14 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[8]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[8] , u0|vga_text_mode_controller_0|hl|HL_X_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~16 , u0|vga_text_mode_controller_0|hl|HL_X_Pos[9]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_X_Pos[9] , u0|vga_text_mode_controller_0|hl|HL_X_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~0 , u0|vga_text_mode_controller_0|Add7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~2 , u0|vga_text_mode_controller_0|Add7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~4 , u0|vga_text_mode_controller_0|Add7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~6 , u0|vga_text_mode_controller_0|Add7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~8 , u0|vga_text_mode_controller_0|Add7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~10 , u0|vga_text_mode_controller_0|Add7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~0 , u0|vga_text_mode_controller_0|LessThan6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~2 , u0|vga_text_mode_controller_0|LessThan6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~4 , u0|vga_text_mode_controller_0|LessThan6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~6 , u0|vga_text_mode_controller_0|LessThan6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~8 , u0|vga_text_mode_controller_0|LessThan6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~10 , u0|vga_text_mode_controller_0|LessThan6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~12 , u0|vga_text_mode_controller_0|LessThan6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~13 , u0|vga_text_mode_controller_0|LessThan6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~1 , u0|vga_text_mode_controller_0|LessThan5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~3 , u0|vga_text_mode_controller_0|LessThan5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~5 , u0|vga_text_mode_controller_0|LessThan5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~7 , u0|vga_text_mode_controller_0|LessThan5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~9 , u0|vga_text_mode_controller_0|LessThan5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~11 , u0|vga_text_mode_controller_0|LessThan5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~12 , u0|vga_text_mode_controller_0|LessThan5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[4]~7 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~20 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~21 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~22 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~19 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~23 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[4] , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[5]~9 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[5]~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[5] , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~11 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6] , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[7]~13 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[7]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[7] , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[8]~15 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[8]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[8] , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[9]~17 , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[9]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|hl|HL_Y_Pos[9] , u0|vga_text_mode_controller_0|hl|HL_Y_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan7~1 , u0|vga_text_mode_controller_0|LessThan7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan7~3 , u0|vga_text_mode_controller_0|LessThan7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan7~5 , u0|vga_text_mode_controller_0|LessThan7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan7~7 , u0|vga_text_mode_controller_0|LessThan7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan7~9 , u0|vga_text_mode_controller_0|LessThan7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan7~10 , u0|vga_text_mode_controller_0|LessThan7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~28 , u0|vga_text_mode_controller_0|b~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add8~0 , u0|vga_text_mode_controller_0|Add8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add8~1 , u0|vga_text_mode_controller_0|Add8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add8~2 , u0|vga_text_mode_controller_0|Add8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal4~3 , u0|vga_text_mode_controller_0|Equal4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan8~1 , u0|vga_text_mode_controller_0|LessThan8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan8~3 , u0|vga_text_mode_controller_0|LessThan8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan8~5 , u0|vga_text_mode_controller_0|LessThan8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan8~7 , u0|vga_text_mode_controller_0|LessThan8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan8~9 , u0|vga_text_mode_controller_0|LessThan8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan8~11 , u0|vga_text_mode_controller_0|LessThan8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan8~12 , u0|vga_text_mode_controller_0|LessThan8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~29 , u0|vga_text_mode_controller_0|b~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~30 , u0|vga_text_mode_controller_0|b~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~41 , u0|vga_text_mode_controller_0|b~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b[2] , u0|vga_text_mode_controller_0|b[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][16] , u0|vga_text_mode_controller_0|PALETTE_REG[1][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][16] , u0|vga_text_mode_controller_0|PALETTE_REG[5][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~49 , u0|vga_text_mode_controller_0|b~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][16] , u0|vga_text_mode_controller_0|PALETTE_REG[7][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][16]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[3][16]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][16] , u0|vga_text_mode_controller_0|PALETTE_REG[3][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~50 , u0|vga_text_mode_controller_0|b~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][16] , u0|vga_text_mode_controller_0|PALETTE_REG[0][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][16] , u0|vga_text_mode_controller_0|PALETTE_REG[4][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~42 , u0|vga_text_mode_controller_0|b~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][16] , u0|vga_text_mode_controller_0|PALETTE_REG[6][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][16]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[2][16]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][16] , u0|vga_text_mode_controller_0|PALETTE_REG[2][16], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~43 , u0|vga_text_mode_controller_0|b~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[5][4] , u0|vga_text_mode_controller_0|PALETTE_REG[5][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[7][4] , u0|vga_text_mode_controller_0|PALETTE_REG[7][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[1][4] , u0|vga_text_mode_controller_0|PALETTE_REG[1][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[3][4] , u0|vga_text_mode_controller_0|PALETTE_REG[3][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~44 , u0|vga_text_mode_controller_0|b~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~45 , u0|vga_text_mode_controller_0|b~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][4]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[4][4]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[4][4] , u0|vga_text_mode_controller_0|PALETTE_REG[4][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[6][4] , u0|vga_text_mode_controller_0|PALETTE_REG[6][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[0][4] , u0|vga_text_mode_controller_0|PALETTE_REG[0][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][4]~feeder , u0|vga_text_mode_controller_0|PALETTE_REG[2][4]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|PALETTE_REG[2][4] , u0|vga_text_mode_controller_0|PALETTE_REG[2][4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~46 , u0|vga_text_mode_controller_0|b~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~47 , u0|vga_text_mode_controller_0|b~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~48 , u0|vga_text_mode_controller_0|b~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~51 , u0|vga_text_mode_controller_0|b~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b~52 , u0|vga_text_mode_controller_0|b~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|b[3] , u0|vga_text_mode_controller_0|b[3], lab7, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, lab7, 1
instance = comp, \SW[0]~input , SW[0]~input, lab7, 1
instance = comp, \SW[1]~input , SW[1]~input, lab7, 1
instance = comp, \SW[2]~input , SW[2]~input, lab7, 1
instance = comp, \SW[3]~input , SW[3]~input, lab7, 1
instance = comp, \SW[4]~input , SW[4]~input, lab7, 1
instance = comp, \SW[5]~input , SW[5]~input, lab7, 1
instance = comp, \SW[6]~input , SW[6]~input, lab7, 1
instance = comp, \SW[7]~input , SW[7]~input, lab7, 1
instance = comp, \SW[8]~input , SW[8]~input, lab7, 1
instance = comp, \SW[9]~input , SW[9]~input, lab7, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, lab7, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, lab7, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, lab7, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, lab7, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, lab7, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, lab7, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, lab7, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, lab7, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, lab7, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, lab7, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, lab7, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, lab7, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, lab7, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, lab7, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, lab7, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, lab7, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, lab7, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, lab7, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, lab7, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, lab7, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, lab7, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, lab7, 1
