{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544755898505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544755898506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 10:51:38 2018 " "Processing started: Fri Dec 14 10:51:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544755898506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544755898506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544755898506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544755899065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.v 1 1 " "Found 1 design units, including 1 entities, in source file watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544755899133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544755899133 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_clock.v(68) " "Verilog HDL Module Instantiation warning at top_clock.v(68): ignored dangling comma in List of Port Connections" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1544755899136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file top_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clock " "Found entity 1: top_clock" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544755899137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544755899137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sg7.v 1 1 " "Found 1 design units, including 1 entities, in source file sg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 SG7 " "Found entity 1: SG7" {  } { { "SG7.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/SG7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544755899139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544755899139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544755899142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544755899142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq.v 1 1 " "Found 1 design units, including 1 entities, in source file freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544755899145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544755899145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544755899150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544755899150 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "clock.v(46) " "Verilog HDL Event Control warning at clock.v(46): event expression contains \"\|\" or \"\|\|\"" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 46 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1544755899152 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "clock.v(74) " "Verilog HDL Event Control warning at clock.v(74): event expression contains \"\|\" or \"\|\|\"" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 74 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1544755899153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544755899153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544755899153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544755899155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544755899155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_clock " "Elaborating entity \"top_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544755899187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:U1 " "Elaborating entity \"freq\" for hierarchy \"freq:U1\"" {  } { { "top_clock.v" "U1" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544755899190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 freq.v(21) " "Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (31)" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899191 "|top_clock|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 freq.v(39) " "Verilog HDL assignment warning at freq.v(39): truncated value with size 32 to match size of target (31)" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899191 "|top_clock|freq:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 freq.v(58) " "Verilog HDL assignment warning at freq.v(58): truncated value with size 32 to match size of target (31)" {  } { { "freq.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/freq.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899191 "|top_clock|freq:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:U2 " "Elaborating entity \"key\" for hierarchy \"key:U2\"" {  } { { "top_clock.v" "U2" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544755899193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:U3 " "Elaborating entity \"clock\" for hierarchy \"clock:U3\"" {  } { { "top_clock.v" "U3" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544755899195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(40) " "Verilog HDL assignment warning at clock.v(40): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899196 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(66) " "Verilog HDL assignment warning at clock.v(66): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899197 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(68) " "Verilog HDL assignment warning at clock.v(68): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899197 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(87) " "Verilog HDL assignment warning at clock.v(87): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899197 "|top_clock|clock:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(89) " "Verilog HDL assignment warning at clock.v(89): truncated value with size 32 to match size of target (8)" {  } { { "clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/clock.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899197 "|top_clock|clock:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:U4 " "Elaborating entity \"alarm\" for hierarchy \"alarm:U4\"" {  } { { "top_clock.v" "U4" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544755899198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm.v(28) " "Verilog HDL assignment warning at alarm.v(28): truncated value with size 32 to match size of target (8)" {  } { { "alarm.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/alarm.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899199 "|top_clock|alarm:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm.v(48) " "Verilog HDL assignment warning at alarm.v(48): truncated value with size 32 to match size of target (8)" {  } { { "alarm.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/alarm.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899199 "|top_clock|alarm:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch watch:U5 " "Elaborating entity \"watch\" for hierarchy \"watch:U5\"" {  } { { "top_clock.v" "U5" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544755899200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(27) " "Verilog HDL assignment warning at watch.v(27): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899201 "|top_clock|watch:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 watch.v(51) " "Verilog HDL assignment warning at watch.v(51): truncated value with size 32 to match size of target (8)" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899201 "|top_clock|watch:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 watch.v(69) " "Verilog HDL assignment warning at watch.v(69): truncated value with size 32 to match size of target (8)" {  } { { "watch.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/watch.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899201 "|top_clock|watch:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U6 " "Elaborating entity \"display\" for hierarchy \"display:U6\"" {  } { { "top_clock.v" "U6" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544755899202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display.v(44) " "Verilog HDL assignment warning at display.v(44): truncated value with size 8 to match size of target (4)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour display.v(30) " "Verilog HDL Always Construct warning at display.v(30): inferring latch(es) for variable \"hour\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minute display.v(30) " "Verilog HDL Always Construct warning at display.v(30): inferring latch(es) for variable \"minute\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "second display.v(30) " "Verilog HDL Always Construct warning at display.v(30): inferring latch(es) for variable \"second\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[0\] display.v(30) " "Inferred latch for \"second\[0\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[1\] display.v(30) " "Inferred latch for \"second\[1\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[2\] display.v(30) " "Inferred latch for \"second\[2\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[3\] display.v(30) " "Inferred latch for \"second\[3\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[4\] display.v(30) " "Inferred latch for \"second\[4\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[5\] display.v(30) " "Inferred latch for \"second\[5\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[6\] display.v(30) " "Inferred latch for \"second\[6\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "second\[7\] display.v(30) " "Inferred latch for \"second\[7\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[0\] display.v(30) " "Inferred latch for \"minute\[0\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899204 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[1\] display.v(30) " "Inferred latch for \"minute\[1\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[2\] display.v(30) " "Inferred latch for \"minute\[2\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[3\] display.v(30) " "Inferred latch for \"minute\[3\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[4\] display.v(30) " "Inferred latch for \"minute\[4\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[5\] display.v(30) " "Inferred latch for \"minute\[5\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[6\] display.v(30) " "Inferred latch for \"minute\[6\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[7\] display.v(30) " "Inferred latch for \"minute\[7\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[0\] display.v(30) " "Inferred latch for \"hour\[0\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[1\] display.v(30) " "Inferred latch for \"hour\[1\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[2\] display.v(30) " "Inferred latch for \"hour\[2\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[3\] display.v(30) " "Inferred latch for \"hour\[3\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[4\] display.v(30) " "Inferred latch for \"hour\[4\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[5\] display.v(30) " "Inferred latch for \"hour\[5\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[6\] display.v(30) " "Inferred latch for \"hour\[6\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[7\] display.v(30) " "Inferred latch for \"hour\[7\]\" at display.v(30)" {  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544755899205 "|top_clock|display:U6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SG7 display:U6\|SG7:U1 " "Elaborating entity \"SG7\" for hierarchy \"display:U6\|SG7:U1\"" {  } { { "display.v" "U1" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544755899206 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[7\] " "Net \"alarm_second\[7\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[7\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[6\] " "Net \"alarm_second\[6\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[6\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[5\] " "Net \"alarm_second\[5\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[5\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[4\] " "Net \"alarm_second\[4\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[4\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[3\] " "Net \"alarm_second\[3\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[2\] " "Net \"alarm_second\[2\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[1\] " "Net \"alarm_second\[1\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[0\] " "Net \"alarm_second\[0\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899240 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899240 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[7\] " "Net \"alarm_second\[7\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[7\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[6\] " "Net \"alarm_second\[6\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[6\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[5\] " "Net \"alarm_second\[5\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[5\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[4\] " "Net \"alarm_second\[4\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[4\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[3\] " "Net \"alarm_second\[3\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[2\] " "Net \"alarm_second\[2\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[1\] " "Net \"alarm_second\[1\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[0\] " "Net \"alarm_second\[0\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[7\] " "Net \"alarm_second\[7\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[7\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[6\] " "Net \"alarm_second\[6\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[6\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[5\] " "Net \"alarm_second\[5\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[5\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[4\] " "Net \"alarm_second\[4\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[4\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[3\] " "Net \"alarm_second\[3\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[3\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[2\] " "Net \"alarm_second\[2\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[2\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[1\] " "Net \"alarm_second\[1\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[1\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alarm_second\[0\] " "Net \"alarm_second\[0\]\" is missing source, defaulting to GND" {  } { { "top_clock.v" "alarm_second\[0\]" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544755899241 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1544755899905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[0\] " "Latch display:U6\|second\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899914 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[1\] " "Latch display:U6\|second\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899914 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[2\] " "Latch display:U6\|second\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[3\] " "Latch display:U6\|second\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[4\] " "Latch display:U6\|second\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[5\] " "Latch display:U6\|second\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[6\] " "Latch display:U6\|second\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|second\[7\] " "Latch display:U6\|second\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[0\] " "Ports D and ENA on the latch are fed by the same signal key_b\[0\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[0\] " "Latch display:U6\|minute\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[1\] " "Latch display:U6\|minute\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[2\] " "Latch display:U6\|minute\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899915 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[3\] " "Latch display:U6\|minute\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[4\] " "Latch display:U6\|minute\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[5\] " "Latch display:U6\|minute\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[6\] " "Latch display:U6\|minute\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|minute\[7\] " "Latch display:U6\|minute\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[0\] " "Latch display:U6\|hour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[1\] " "Latch display:U6\|hour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[2\] " "Latch display:U6\|hour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899916 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[3\] " "Latch display:U6\|hour\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899917 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[4\] " "Latch display:U6\|hour\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899917 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[5\] " "Latch display:U6\|hour\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899917 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[6\] " "Latch display:U6\|hour\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899917 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:U6\|hour\[7\] " "Latch display:U6\|hour\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_b\[1\] " "Ports D and ENA on the latch are fed by the same signal key_b\[1\]" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544755899917 ""}  } { { "display.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/display.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544755899917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544755900177 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544755900597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544755900597 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in\[1\] " "No output dependent on input pin \"key_in\[1\]\"" {  } { { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544755900686 "|top_clock|key_in[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1544755900686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544755900688 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544755900688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "324 " "Implemented 324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544755900688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544755900688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544755900742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 10:51:40 2018 " "Processing ended: Fri Dec 14 10:51:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544755900742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544755900742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544755900742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544755900742 ""}
