{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4097, "design__instance__area": 26845.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 37, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.002938519697636366, "power__switching__total": 0.0029473842587321997, "power__leakage__total": 2.7471450891880522e-08, "power__total": 0.005885931197553873, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.20542779170305886, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.20542779170305886, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31635062131967995, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.034012349455141, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 25, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 37, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.35374759678341733, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.35374759678341733, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.891431287351373, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.007628564662555, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 37, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.14119453228467585, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.14119453228467585, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10981055264794305, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.52997663313534, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 34, "design__max_fanout_violation__count": 37, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.36405013367640704, "clock__skew__worst_setup": 0.13643744853422246, "timing__hold__ws": 0.10777617992008393, "timing__setup__ws": 7.890387233589488, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.56 295.28", "design__core__bbox": "5.52 10.88 278.76 282.88", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 84024.9, "design__core__area": 74321.3, "design__instance__count__stdcell": 4097, "design__instance__area__stdcell": 26845.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.361212, "design__instance__utilization__stdcell": 0.361212, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11385347, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 92959.6, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 124, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "route__net": 3054, "route__net__special": 2, "route__drc_errors__iter:1": 2229, "route__wirelength__iter:1": 101536, "route__drc_errors__iter:2": 1260, "route__wirelength__iter:2": 100637, "route__drc_errors__iter:3": 1168, "route__wirelength__iter:3": 100666, "route__drc_errors__iter:4": 172, "route__wirelength__iter:4": 100357, "route__drc_errors__iter:5": 5, "route__wirelength__iter:5": 100340, "route__drc_errors__iter:6": 1, "route__wirelength__iter:6": 100340, "route__drc_errors__iter:7": 1, "route__wirelength__iter:7": 100340, "route__drc_errors__iter:8": 1, "route__wirelength__iter:8": 100340, "route__drc_errors__iter:9": 1, "route__wirelength__iter:9": 100340, "route__drc_errors__iter:10": 1, "route__wirelength__iter:10": 100340, "route__drc_errors__iter:11": 1, "route__wirelength__iter:11": 100342, "route__drc_errors__iter:12": 1, "route__wirelength__iter:12": 100348, "route__drc_errors__iter:13": 0, "route__wirelength__iter:13": 100347, "route__drc_errors": 0, "route__wirelength": 100347, "route__vias": 22140, "route__vias__singlecut": 22140, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 355.78, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 37, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.19876784114573243, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.19876784114573243, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31376568897833834, "timing__setup__ws__corner:min_tt_025C_1v80": 12.100185196307976, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 14, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 37, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.343925009317547, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.343925009317547, "timing__hold__ws__corner:min_ss_100C_1v60": 0.887443477156439, "timing__setup__ws__corner:min_ss_100C_1v60": 8.147145411131696, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 37, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.13643744853422246, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.13643744853422246, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10777617992008393, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.574220354185579, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 37, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.2124166458407325, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2124166458407325, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3198765787233079, "timing__setup__ws__corner:max_tt_025C_1v80": 11.979388486920296, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 33, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 34, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 37, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.36405013367640704, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.36405013367640704, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8974745645122307, "timing__setup__ws__corner:max_ss_100C_1v60": 7.890387233589488, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 33, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 37, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.1467643825788683, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.1467643825788683, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11235729331615744, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.498578636932525, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 33, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 33, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79904, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7998, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000958426, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00088885, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000191355, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00088885, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000203, "ir__drop__worst": 0.000958, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}