// Seed: 3019702421
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7;
  parameter id_8 = 1;
  wire id_9;
  assign module_1.id_4 = 0;
  wire id_10;
endmodule
module module_1 (
    input wor id_0
    , id_11,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input wire id_4,
    input uwire id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri0 id_9
);
  assign id_11 = 1;
  assign id_3  = id_5 ? 1 !=? -1 : -1 ? 1 < 1 : id_6 == 1 ? -1 : id_4 ? -1'b0 : -1 ? 1 : id_2;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
