// Seed: 2099489652
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    output wand id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wor id_8,
    output wor id_9,
    input tri0 id_10,
    output supply0 id_11
);
  tri id_13, id_14;
  always @(posedge id_13) for (id_13 = -1; id_2; module_0 = -1'd0) #1;
  logic id_15;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    output wand id_7,
    input tri0 id_8,
    input wand id_9,
    output supply0 id_10,
    output logic id_11,
    input tri0 id_12,
    output supply0 id_13,
    input supply1 id_14,
    input tri0 id_15,
    output wand id_16,
    input wire id_17
    , id_26,
    input tri id_18,
    input supply0 id_19,
    input tri1 id_20,
    input uwire id_21,
    input tri1 id_22,
    output tri0 id_23,
    output supply0 id_24
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_16,
      id_8,
      id_18,
      id_20,
      id_16,
      id_17,
      id_23,
      id_18,
      id_7
  );
  assign modCall_1.id_1 = 0;
  always @(posedge -1'b0) begin : LABEL_0
    id_11 <= 1;
  end
endmodule
