Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 09:57:57 2024
| Host         : Femboy_Finder running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slowrunninglights_timing_summary_routed.rpt -pb slowrunninglights_timing_summary_routed.pb -rpx slowrunninglights_timing_summary_routed.rpx -warn_on_violation
| Design       : slowrunninglights
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    32          
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: divider_1/CLK_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.825        0.000                      0                  172        0.155        0.000                      0                  172        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.825        0.000                      0                  172        0.155        0.000                      0                  172        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 divider_1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.746ns (53.094%)  route 2.426ns (46.906%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.379     4.589    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  divider_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  divider_1/count_reg[5]/Q
                         net (fo=9, routed)           0.957     5.925    divider_1/count_reg[5]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.030 r  divider_1/CLK_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.030    divider_1/CLK_out1_carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.470 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.470    divider_1/CLK_out1_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.568 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.568    divider_1/CLK_out1_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.666 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.666    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.798 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=4, routed)           1.109     7.907    divider_1/CLK_out1
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.275     8.182 r  divider_1/count[8]_i_6/O
                         net (fo=4, routed)           0.361     8.542    divider_1/count[8]_i_6_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.105     8.647 r  divider_1/count[8]_i_3/O
                         net (fo=1, routed)           0.000     8.647    divider_1/count[8]_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.104 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.300 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.300    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.398 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.496 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.496    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.761 r  divider_1/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.761    divider_1/count_reg[28]_i_1_n_6
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[29]/C
                         clock pessimism              0.245    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X49Y99         FDCE (Setup_fdce_C_D)        0.059    14.586    divider_1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 divider_1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.741ns (53.049%)  route 2.426ns (46.951%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.379     4.589    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  divider_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  divider_1/count_reg[5]/Q
                         net (fo=9, routed)           0.957     5.925    divider_1/count_reg[5]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.030 r  divider_1/CLK_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.030    divider_1/CLK_out1_carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.470 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.470    divider_1/CLK_out1_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.568 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.568    divider_1/CLK_out1_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.666 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.666    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.798 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=4, routed)           1.109     7.907    divider_1/CLK_out1
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.275     8.182 r  divider_1/count[8]_i_6/O
                         net (fo=4, routed)           0.361     8.542    divider_1/count[8]_i_6_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.105     8.647 r  divider_1/count[8]_i_3/O
                         net (fo=1, routed)           0.000     8.647    divider_1/count[8]_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.104 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.300 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.300    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.398 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.496 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.496    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.756 r  divider_1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.756    divider_1/count_reg[28]_i_1_n_4
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[31]/C
                         clock pessimism              0.245    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X49Y99         FDCE (Setup_fdce_C_D)        0.059    14.586    divider_1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 divider_1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 2.681ns (52.497%)  route 2.426ns (47.503%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.379     4.589    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  divider_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  divider_1/count_reg[5]/Q
                         net (fo=9, routed)           0.957     5.925    divider_1/count_reg[5]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.030 r  divider_1/CLK_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.030    divider_1/CLK_out1_carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.470 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.470    divider_1/CLK_out1_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.568 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.568    divider_1/CLK_out1_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.666 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.666    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.798 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=4, routed)           1.109     7.907    divider_1/CLK_out1
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.275     8.182 r  divider_1/count[8]_i_6/O
                         net (fo=4, routed)           0.361     8.542    divider_1/count[8]_i_6_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.105     8.647 r  divider_1/count[8]_i_3/O
                         net (fo=1, routed)           0.000     8.647    divider_1/count[8]_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.104 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.300 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.300    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.398 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.496 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.496    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.696 r  divider_1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.696    divider_1/count_reg[28]_i_1_n_5
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[30]/C
                         clock pessimism              0.245    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X49Y99         FDCE (Setup_fdce_C_D)        0.059    14.586    divider_1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 divider_1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 2.662ns (52.320%)  route 2.426ns (47.680%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.379     4.589    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  divider_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  divider_1/count_reg[5]/Q
                         net (fo=9, routed)           0.957     5.925    divider_1/count_reg[5]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.030 r  divider_1/CLK_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.030    divider_1/CLK_out1_carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.470 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.470    divider_1/CLK_out1_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.568 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.568    divider_1/CLK_out1_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.666 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.666    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.798 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=4, routed)           1.109     7.907    divider_1/CLK_out1
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.275     8.182 r  divider_1/count[8]_i_6/O
                         net (fo=4, routed)           0.361     8.542    divider_1/count[8]_i_6_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.105     8.647 r  divider_1/count[8]_i_3/O
                         net (fo=1, routed)           0.000     8.647    divider_1/count[8]_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.104 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.300 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.300    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.398 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.496 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.496    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.677 r  divider_1/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.677    divider_1/count_reg[28]_i_1_n_7
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[28]/C
                         clock pessimism              0.245    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X49Y99         FDCE (Setup_fdce_C_D)        0.059    14.586    divider_1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 divider_1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 2.648ns (52.188%)  route 2.426ns (47.812%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.379     4.589    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  divider_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  divider_1/count_reg[5]/Q
                         net (fo=9, routed)           0.957     5.925    divider_1/count_reg[5]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.030 r  divider_1/CLK_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.030    divider_1/CLK_out1_carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.470 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.470    divider_1/CLK_out1_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.568 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.568    divider_1/CLK_out1_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.666 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.666    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.798 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=4, routed)           1.109     7.907    divider_1/CLK_out1
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.275     8.182 r  divider_1/count[8]_i_6/O
                         net (fo=4, routed)           0.361     8.542    divider_1/count[8]_i_6_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.105     8.647 r  divider_1/count[8]_i_3/O
                         net (fo=1, routed)           0.000     8.647    divider_1/count[8]_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.104 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.300 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.300    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.398 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.663 r  divider_1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.663    divider_1/count_reg[24]_i_1_n_6
    SLICE_X49Y98         FDCE                                         r  divider_1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y98         FDCE                                         r  divider_1/count_reg[25]/C
                         clock pessimism              0.245    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X49Y98         FDCE (Setup_fdce_C_D)        0.059    14.586    divider_1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 divider_1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 2.643ns (52.141%)  route 2.426ns (47.859%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.379     4.589    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  divider_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  divider_1/count_reg[5]/Q
                         net (fo=9, routed)           0.957     5.925    divider_1/count_reg[5]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.030 r  divider_1/CLK_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.030    divider_1/CLK_out1_carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.470 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.470    divider_1/CLK_out1_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.568 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.568    divider_1/CLK_out1_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.666 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.666    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.798 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=4, routed)           1.109     7.907    divider_1/CLK_out1
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.275     8.182 r  divider_1/count[8]_i_6/O
                         net (fo=4, routed)           0.361     8.542    divider_1/count[8]_i_6_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.105     8.647 r  divider_1/count[8]_i_3/O
                         net (fo=1, routed)           0.000     8.647    divider_1/count[8]_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.104 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.300 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.300    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.398 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.658 r  divider_1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.658    divider_1/count_reg[24]_i_1_n_4
    SLICE_X49Y98         FDCE                                         r  divider_1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y98         FDCE                                         r  divider_1/count_reg[27]/C
                         clock pessimism              0.245    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X49Y98         FDCE (Setup_fdce_C_D)        0.059    14.586    divider_1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  4.928    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 divider_1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 2.583ns (51.568%)  route 2.426ns (48.432%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.379     4.589    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  divider_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  divider_1/count_reg[5]/Q
                         net (fo=9, routed)           0.957     5.925    divider_1/count_reg[5]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.030 r  divider_1/CLK_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.030    divider_1/CLK_out1_carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.470 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.470    divider_1/CLK_out1_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.568 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.568    divider_1/CLK_out1_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.666 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.666    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.798 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=4, routed)           1.109     7.907    divider_1/CLK_out1
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.275     8.182 r  divider_1/count[8]_i_6/O
                         net (fo=4, routed)           0.361     8.542    divider_1/count[8]_i_6_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.105     8.647 r  divider_1/count[8]_i_3/O
                         net (fo=1, routed)           0.000     8.647    divider_1/count[8]_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.104 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.300 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.300    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.398 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.598 r  divider_1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.598    divider_1/count_reg[24]_i_1_n_5
    SLICE_X49Y98         FDCE                                         r  divider_1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y98         FDCE                                         r  divider_1/count_reg[26]/C
                         clock pessimism              0.245    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X49Y98         FDCE (Setup_fdce_C_D)        0.059    14.586    divider_1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 divider_1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 2.564ns (51.383%)  route 2.426ns (48.617%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.379     4.589    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  divider_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  divider_1/count_reg[5]/Q
                         net (fo=9, routed)           0.957     5.925    divider_1/count_reg[5]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.030 r  divider_1/CLK_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.030    divider_1/CLK_out1_carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.470 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.470    divider_1/CLK_out1_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.568 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.568    divider_1/CLK_out1_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.666 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.666    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.798 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=4, routed)           1.109     7.907    divider_1/CLK_out1
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.275     8.182 r  divider_1/count[8]_i_6/O
                         net (fo=4, routed)           0.361     8.542    divider_1/count[8]_i_6_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.105     8.647 r  divider_1/count[8]_i_3/O
                         net (fo=1, routed)           0.000     8.647    divider_1/count[8]_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.104 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.300 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.300    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.398 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.398    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.579 r  divider_1/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.579    divider_1/count_reg[24]_i_1_n_7
    SLICE_X49Y98         FDCE                                         r  divider_1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y98         FDCE                                         r  divider_1/count_reg[24]/C
                         clock pessimism              0.245    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X49Y98         FDCE (Setup_fdce_C_D)        0.059    14.586    divider_1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 divider_1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 2.550ns (51.246%)  route 2.426ns (48.754%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.379     4.589    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  divider_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  divider_1/count_reg[5]/Q
                         net (fo=9, routed)           0.957     5.925    divider_1/count_reg[5]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.030 r  divider_1/CLK_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.030    divider_1/CLK_out1_carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.470 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.470    divider_1/CLK_out1_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.568 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.568    divider_1/CLK_out1_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.666 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.666    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.798 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=4, routed)           1.109     7.907    divider_1/CLK_out1
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.275     8.182 r  divider_1/count[8]_i_6/O
                         net (fo=4, routed)           0.361     8.542    divider_1/count[8]_i_6_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.105     8.647 r  divider_1/count[8]_i_3/O
                         net (fo=1, routed)           0.000     8.647    divider_1/count[8]_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.104 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.300 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.300    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.565 r  divider_1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[20]_i_1_n_6
    SLICE_X49Y97         FDCE                                         r  divider_1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDCE                                         r  divider_1/count_reg[21]/C
                         clock pessimism              0.245    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X49Y97         FDCE (Setup_fdce_C_D)        0.059    14.586    divider_1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 divider_1/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 2.545ns (51.197%)  route 2.426ns (48.803%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.379     4.589    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  divider_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.379     4.968 r  divider_1/count_reg[5]/Q
                         net (fo=9, routed)           0.957     5.925    divider_1/count_reg[5]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.030 r  divider_1/CLK_out1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.030    divider_1/CLK_out1_carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.470 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.470    divider_1/CLK_out1_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.568 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.568    divider_1/CLK_out1_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.666 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.666    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.798 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=4, routed)           1.109     7.907    divider_1/CLK_out1
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.275     8.182 r  divider_1/count[8]_i_6/O
                         net (fo=4, routed)           0.361     8.542    divider_1/count[8]_i_6_n_0
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.105     8.647 r  divider_1/count[8]_i_3/O
                         net (fo=1, routed)           0.000     8.647    divider_1/count[8]_i_3_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.104 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.300 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.300    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.560 r  divider_1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.560    divider_1/count_reg[20]_i_1_n_4
    SLICE_X49Y97         FDCE                                         r  divider_1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    14.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDCE                                         r  divider_1/count_reg[23]/C
                         clock pessimism              0.245    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X49Y97         FDCE (Setup_fdce_C_D)        0.059    14.586    divider_1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ACC_1/output_bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/MOSI_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.556%)  route 0.050ns (19.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  ACC_1/output_bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ACC_1/output_bits_reg[7]/Q
                         net (fo=1, routed)           0.050     1.738    ACC_1/output_bits_reg_n_0_[7]
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.045     1.783 r  ACC_1/MOSI_i_2/O
                         net (fo=1, routed)           0.000     1.783    ACC_1/MOSI_i_2_n_0
    SLICE_X7Y98          FDCE                                         r  ACC_1/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.875     2.040    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDCE                                         r  ACC_1/MOSI_reg/C
                         clock pessimism             -0.503     1.536    
    SLICE_X7Y98          FDCE (Hold_fdce_C_D)         0.091     1.627    ACC_1/MOSI_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ACC_1/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.625%)  route 0.112ns (44.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  ACC_1/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ACC_1/temp_reg[4]/Q
                         net (fo=2, routed)           0.112     1.778    ACC_1/SHIFT_RIGHT[3]
    SLICE_X3Y98          FDRE                                         r  ACC_1/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.878     2.043    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  ACC_1/temp_reg[3]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.047     1.571    ACC_1/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ACC_1/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/accel_output_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  ACC_1/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ACC_1/temp_reg[1]/Q
                         net (fo=1, routed)           0.167     1.832    ACC_1/SHIFT_RIGHT[0]
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.878     2.043    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[0]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.059     1.596    ACC_1/accel_output_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ACC_1/temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.634%)  route 0.130ns (50.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  ACC_1/temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  ACC_1/temp_reg[5]/Q
                         net (fo=2, routed)           0.130     1.782    ACC_1/SHIFT_RIGHT[4]
    SLICE_X3Y98          FDRE                                         r  ACC_1/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.878     2.043    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  ACC_1/temp_reg[4]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.019     1.543    ACC_1/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 divider_1/CLK_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/CLK_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.269%)  route 0.167ns (47.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  divider_1/CLK_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  divider_1/CLK_out_reg/Q
                         net (fo=2, routed)           0.167     1.793    divider_1/CLK_out
    SLICE_X47Y96         LUT5 (Prop_lut5_I4_O)        0.042     1.835 r  divider_1/CLK_out_i_1/O
                         net (fo=1, routed)           0.000     1.835    divider_1/CLK_out_i_1_n_0
    SLICE_X47Y96         FDCE                                         r  divider_1/CLK_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  divider_1/CLK_out_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y96         FDCE (Hold_fdce_C_D)         0.105     1.590    divider_1/CLK_out_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ACC_1/output_bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/output_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.266%)  route 0.162ns (43.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  ACC_1/output_bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ACC_1/output_bits_reg[3]/Q
                         net (fo=1, routed)           0.162     1.850    ACC_1/output_bits_reg_n_0_[3]
    SLICE_X6Y99          LUT5 (Prop_lut5_I2_O)        0.045     1.895 r  ACC_1/output_bits[4]_i_1/O
                         net (fo=1, routed)           0.000     1.895    ACC_1/output_bits__1[4]
    SLICE_X6Y99          FDRE                                         r  ACC_1/output_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.875     2.040    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  ACC_1/output_bits_reg[4]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.121     1.644    ACC_1/output_bits_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ACC_1/output_bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/output_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.266%)  route 0.162ns (43.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  ACC_1/output_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ACC_1/output_bits_reg[5]/Q
                         net (fo=1, routed)           0.162     1.850    ACC_1/output_bits_reg_n_0_[5]
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.045     1.895 r  ACC_1/output_bits[6]_i_1/O
                         net (fo=1, routed)           0.000     1.895    ACC_1/output_bits__1[6]
    SLICE_X6Y98          FDRE                                         r  ACC_1/output_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.875     2.040    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  ACC_1/output_bits_reg[6]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.121     1.644    ACC_1/output_bits_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ACC_1/output_bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/output_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.046%)  route 0.193ns (47.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  ACC_1/output_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ACC_1/output_bits_reg[4]/Q
                         net (fo=1, routed)           0.193     1.880    ACC_1/output_bits_reg_n_0_[4]
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.045     1.925 r  ACC_1/output_bits[5]_i_1/O
                         net (fo=1, routed)           0.000     1.925    ACC_1/output_bits__1[5]
    SLICE_X6Y98          FDRE                                         r  ACC_1/output_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.875     2.040    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  ACC_1/output_bits_reg[5]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.120     1.659    ACC_1/output_bits_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divider_1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y92         FDCE                                         r  divider_1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  divider_1/count_reg[2]/Q
                         net (fo=4, routed)           0.119     1.744    divider_1/count_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  divider_1/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    divider_1/count_reg[0]_i_1_n_5
    SLICE_X49Y92         FDCE                                         r  divider_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y92         FDCE                                         r  divider_1/count_reg[2]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y92         FDCE (Hold_fdce_C_D)         0.105     1.589    divider_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 divider_1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.745%)  route 0.130ns (34.255%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y92         FDCE                                         r  divider_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  divider_1/count_reg[3]/Q
                         net (fo=6, routed)           0.130     1.755    divider_1/count_reg[3]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  divider_1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    divider_1/count_reg[0]_i_1_n_4
    SLICE_X49Y92         FDCE                                         r  divider_1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y92         FDCE                                         r  divider_1/count_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y92         FDCE (Hold_fdce_C_D)         0.105     1.589    divider_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     ACC_1/CS_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     ACC_1/MOSI_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     ACC_1/accel_output_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     ACC_1/accel_output_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     ACC_1/accel_output_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     ACC_1/accel_output_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     ACC_1/CS_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     ACC_1/CS_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     ACC_1/MOSI_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     ACC_1/MOSI_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     ACC_1/CS_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     ACC_1/CS_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     ACC_1/FSM_onehot_spistate_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     ACC_1/MOSI_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     ACC_1/MOSI_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 runninglights_1/AN_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.355ns  (logic 3.696ns (50.250%)  route 3.659ns (49.750%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[6]/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  runninglights_1/AN_reg[6]/Q
                         net (fo=1, routed)           3.659     4.092    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.263     7.355 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.355    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.515ns  (logic 3.802ns (58.355%)  route 2.713ns (41.645%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[2]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/AN_reg[2]/Q
                         net (fo=1, routed)           2.713     3.061    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.454     6.515 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.515    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.337ns  (logic 3.680ns (58.076%)  route 2.657ns (41.924%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  runninglights_1/CB_reg/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CB_reg/Q
                         net (fo=1, routed)           2.657     3.036    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301     6.337 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     6.337    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 3.678ns (58.473%)  route 2.612ns (41.527%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[7]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/AN_reg[7]/Q
                         net (fo=1, routed)           2.612     2.991    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.299     6.290 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.290    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CF_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.225ns  (logic 3.791ns (60.908%)  route 2.433ns (39.092%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE                         0.000     0.000 r  runninglights_1/CF_reg/C
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/CF_reg/Q
                         net (fo=1, routed)           2.433     2.781    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.443     6.225 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     6.225    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 3.702ns (59.608%)  route 2.508ns (40.392%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  runninglights_1/CA_reg/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CA_reg/Q
                         net (fo=1, routed)           2.508     2.887    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323     6.210 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.210    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 3.658ns (63.092%)  route 2.140ns (36.908%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  runninglights_1/CE_reg/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CE_reg/Q
                         net (fo=1, routed)           2.140     2.519    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.279     5.798 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     5.798    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.776ns  (logic 3.676ns (63.652%)  route 2.099ns (36.348%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[5]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/AN_reg[5]/Q
                         net (fo=1, routed)           2.099     2.478    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.297     5.776 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.776    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.631ns  (logic 3.778ns (67.087%)  route 1.853ns (32.913%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[4]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/AN_reg[4]/Q
                         net (fo=1, routed)           1.853     2.201    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.430     5.631 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.631    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.628ns  (logic 3.780ns (67.161%)  route 1.848ns (32.839%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[3]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/AN_reg[3]/Q
                         net (fo=1, routed)           1.848     2.196    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.432     5.628 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.628    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 runninglights_1/temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/CC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.324%)  route 0.090ns (32.676%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[3]/C
    SLICE_X1Y97          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[3]/Q
                         net (fo=20, routed)          0.090     0.231    runninglights_1/Q[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I1_O)        0.045     0.276 r  runninglights_1/CC_i_1/O
                         net (fo=1, routed)           0.000     0.276    runninglights_1/CC_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  runninglights_1/CC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/CB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.902%)  route 0.114ns (38.098%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[1]/C
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[1]/Q
                         net (fo=6, routed)           0.114     0.255    runninglights_1/p_0_in[0]
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.045     0.300 r  runninglights_1/CB_i_1/O
                         net (fo=1, routed)           0.000     0.300    runninglights_1/CB_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  runninglights_1/CB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/CG_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (61.001%)  route 0.119ns (38.999%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[1]/C
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[1]/Q
                         net (fo=6, routed)           0.119     0.260    runninglights_1/p_0_in[0]
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.045     0.305 r  runninglights_1/CG_i_1/O
                         net (fo=1, routed)           0.000     0.305    runninglights_1/CG_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  runninglights_1/CG_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.333%)  route 0.170ns (54.667%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[4]/C
    SLICE_X1Y97          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[4]/Q
                         net (fo=3, routed)           0.170     0.311    runninglights_1/p_0_in[3]
    SLICE_X1Y97          FDPE                                         r  runninglights_1/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.012%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[4]/C
    SLICE_X1Y97          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[4]/Q
                         net (fo=3, routed)           0.180     0.321    runninglights_1/p_0_in[3]
    SLICE_X0Y98          FDRE                                         r  runninglights_1/AN_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            runninglights_1/AN_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.128ns (39.027%)  route 0.200ns (60.973%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE                         0.000     0.000 r  runninglights_1/temp_reg[7]/C
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  runninglights_1/temp_reg[7]/Q
                         net (fo=3, routed)           0.200     0.328    runninglights_1/p_0_in[6]
    SLICE_X2Y97          FDRE                                         r  runninglights_1/AN_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (40.990%)  route 0.203ns (59.010%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[2]/C
    SLICE_X1Y97          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[2]/Q
                         net (fo=20, routed)          0.203     0.344    runninglights_1/Q[0]
    SLICE_X0Y97          FDRE                                         r  runninglights_1/AN_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.141ns (33.710%)  route 0.277ns (66.290%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[3]/C
    SLICE_X1Y97          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[3]/Q
                         net (fo=20, routed)          0.277     0.418    runninglights_1/Q[1]
    SLICE_X0Y95          FDRE                                         r  runninglights_1/AN_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_1/TEN_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runninglights_1/CA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.254ns (57.800%)  route 0.185ns (42.200%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  BCD_1/TEN_OUT_reg[1]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  BCD_1/TEN_OUT_reg[1]/Q
                         net (fo=7, routed)           0.136     0.300    BCD_1/ten[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I1_O)        0.045     0.345 r  BCD_1/CA_i_2/O
                         net (fo=1, routed)           0.050     0.394    BCD_1/CA_i_2_n_0
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.045     0.439 r  BCD_1/CA_i_1/O
                         net (fo=1, routed)           0.000     0.439    runninglights_1/CA_reg_0
    SLICE_X3Y96          FDRE                                         r  runninglights_1/CA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.141ns (31.044%)  route 0.313ns (68.956%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[2]/C
    SLICE_X1Y97          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[2]/Q
                         net (fo=20, routed)          0.313     0.454    runninglights_1/Q[0]
    SLICE_X1Y95          FDPE                                         r  runninglights_1/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/MOSI_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.130ns  (logic 3.667ns (59.820%)  route 2.463ns (40.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.458     4.668    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDCE                                         r  ACC_1/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.379     5.047 r  ACC_1/MOSI_reg/Q
                         net (fo=1, routed)           2.463     7.510    ACL_MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.288    10.798 r  ACL_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    10.798    ACL_MOSI
    F14                                                               r  ACL_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_CSN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.663ns (64.560%)  route 2.011ns (35.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.458     4.668    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  ACC_1/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  ACC_1/CS_reg/Q
                         net (fo=1, routed)           2.011     7.058    ACL_CSN_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.284    10.342 r  ACL_CSN_OBUF_inst/O
                         net (fo=0)                   0.000    10.342    ACL_CSN
    D15                                                               r  ACL_CSN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/NIT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 0.643ns (27.263%)  route 1.715ns (72.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.461     4.671    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.433     5.104 r  ACC_1/accel_output_data_reg[2]/Q
                         net (fo=12, routed)          1.058     6.162    ACC_1/test[2]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.105     6.267 r  ACC_1/NIT_OUT[3]_i_3/O
                         net (fo=4, routed)           0.658     6.925    ACC_1/NIT_OUT[3]_i_3_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I0_O)        0.105     7.030 r  ACC_1/NIT_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     7.030    BCD_1/NIT_OUT_reg[3]_1[2]
    SLICE_X0Y98          FDRE                                         r  BCD_1/NIT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/NIT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 0.643ns (27.300%)  route 1.712ns (72.700%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.461     4.671    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.433     5.104 r  ACC_1/accel_output_data_reg[2]/Q
                         net (fo=12, routed)          1.058     6.162    ACC_1/test[2]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.105     6.267 r  ACC_1/NIT_OUT[3]_i_3/O
                         net (fo=4, routed)           0.654     6.922    ACC_1/NIT_OUT[3]_i_3_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I0_O)        0.105     7.027 r  ACC_1/NIT_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     7.027    BCD_1/NIT_OUT_reg[3]_1[0]
    SLICE_X0Y98          FDRE                                         r  BCD_1/NIT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/NIT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.288ns  (logic 0.589ns (25.738%)  route 1.699ns (74.262%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.458     4.668    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  ACC_1/accel_output_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  ACC_1/accel_output_data_reg[6]/Q
                         net (fo=8, routed)           1.159     6.206    ACC_1/test[6]
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.105     6.311 r  ACC_1/NIT_OUT[3]_i_4/O
                         net (fo=4, routed)           0.541     6.852    ACC_1/NIT_OUT[3]_i_4_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I4_O)        0.105     6.957 r  ACC_1/NIT_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     6.957    BCD_1/NIT_OUT_reg[3]_1[3]
    SLICE_X1Y98          FDRE                                         r  BCD_1/NIT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/NIT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.232ns  (logic 0.643ns (28.814%)  route 1.589ns (71.186%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.461     4.671    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.433     5.104 r  ACC_1/accel_output_data_reg[2]/Q
                         net (fo=12, routed)          1.058     6.162    ACC_1/test[2]
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.105     6.267 r  ACC_1/NIT_OUT[3]_i_3/O
                         net (fo=4, routed)           0.531     6.798    ACC_1/NIT_OUT[3]_i_3_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.105     6.903 r  ACC_1/NIT_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     6.903    BCD_1/NIT_OUT_reg[3]_1[1]
    SLICE_X0Y97          FDRE                                         r  BCD_1/NIT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/HUN_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.909ns  (logic 0.557ns (29.180%)  route 1.352ns (70.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.461     4.671    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.433     5.104 r  ACC_1/accel_output_data_reg[2]/Q
                         net (fo=12, routed)          1.058     6.162    ACC_1/test[2]
    SLICE_X1Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.286 r  ACC_1/HUN_OUT[0]_i_1/O
                         net (fo=1, routed)           0.294     6.580    BCD_1/HUN_OUT_reg[0]_0
    SLICE_X0Y95          FDRE                                         r  BCD_1/HUN_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/TEN_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.645ns  (logic 0.484ns (29.426%)  route 1.161ns (70.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.458     4.668    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  ACC_1/accel_output_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  ACC_1/accel_output_data_reg[6]/Q
                         net (fo=8, routed)           1.161     6.208    ACC_1/test[6]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.105     6.313 r  ACC_1/TEN_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     6.313    BCD_1/D[3]
    SLICE_X2Y95          FDRE                                         r  BCD_1/TEN_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/TEN_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.641ns  (logic 0.538ns (32.792%)  route 1.103ns (67.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.461     4.671    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.433     5.104 r  ACC_1/accel_output_data_reg[2]/Q
                         net (fo=12, routed)          1.103     6.207    ACC_1/test[2]
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.105     6.312 r  ACC_1/TEN_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     6.312    BCD_1/D[0]
    SLICE_X2Y95          FDRE                                         r  BCD_1/TEN_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/TEN_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.632ns  (logic 0.538ns (32.972%)  route 1.094ns (67.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.461     4.671    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.433     5.104 r  ACC_1/accel_output_data_reg[2]/Q
                         net (fo=12, routed)          1.094     6.198    ACC_1/test[2]
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.105     6.303 r  ACC_1/TEN_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     6.303    BCD_1/D[1]
    SLICE_X2Y95          FDRE                                         r  BCD_1/TEN_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/NIT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.209ns (63.103%)  route 0.122ns (36.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  ACC_1/accel_output_data_reg[1]/Q
                         net (fo=9, routed)           0.122     1.811    ACC_1/test[1]
    SLICE_X1Y98          LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  ACC_1/NIT_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.856    BCD_1/NIT_OUT_reg[3]_1[3]
    SLICE_X1Y98          FDRE                                         r  BCD_1/NIT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/NIT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (61.974%)  route 0.128ns (38.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  ACC_1/accel_output_data_reg[1]/Q
                         net (fo=9, routed)           0.128     1.817    ACC_1/test[1]
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.045     1.862 r  ACC_1/NIT_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    BCD_1/NIT_OUT_reg[3]_1[2]
    SLICE_X0Y98          FDRE                                         r  BCD_1/NIT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/NIT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (61.940%)  route 0.128ns (38.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  ACC_1/accel_output_data_reg[1]/Q
                         net (fo=9, routed)           0.128     1.817    ACC_1/test[1]
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.045     1.862 r  ACC_1/NIT_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    BCD_1/NIT_OUT_reg[3]_1[0]
    SLICE_X0Y98          FDRE                                         r  BCD_1/NIT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/TEN_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.524%)  route 0.182ns (49.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  ACC_1/accel_output_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ACC_1/accel_output_data_reg[3]/Q
                         net (fo=8, routed)           0.182     1.845    ACC_1/test[3]
    SLICE_X2Y95          LUT6 (Prop_lut6_I2_O)        0.045     1.890 r  ACC_1/TEN_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.890    BCD_1/D[3]
    SLICE_X2Y95          FDRE                                         r  BCD_1/TEN_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/TEN_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.319%)  route 0.191ns (50.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.603     1.522    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  ACC_1/accel_output_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ACC_1/accel_output_data_reg[3]/Q
                         net (fo=8, routed)           0.191     1.854    ACC_1/test[3]
    SLICE_X2Y95          LUT6 (Prop_lut6_I2_O)        0.045     1.899 r  ACC_1/TEN_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    BCD_1/D[2]
    SLICE_X2Y95          FDRE                                         r  BCD_1/TEN_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/NIT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.209ns (50.076%)  route 0.208ns (49.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  ACC_1/accel_output_data_reg[1]/Q
                         net (fo=9, routed)           0.208     1.897    ACC_1/test[1]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045     1.942 r  ACC_1/NIT_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.942    BCD_1/NIT_OUT_reg[3]_1[1]
    SLICE_X0Y97          FDRE                                         r  BCD_1/NIT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/TEN_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.209ns (45.809%)  route 0.247ns (54.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  ACC_1/accel_output_data_reg[1]/Q
                         net (fo=9, routed)           0.247     1.936    ACC_1/test[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.045     1.981 r  ACC_1/TEN_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.981    BCD_1/D[1]
    SLICE_X2Y95          FDRE                                         r  BCD_1/TEN_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/TEN_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.209ns (45.609%)  route 0.249ns (54.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.605     1.524    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  ACC_1/accel_output_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  ACC_1/accel_output_data_reg[1]/Q
                         net (fo=9, routed)           0.249     1.938    ACC_1/test[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.045     1.983 r  ACC_1/TEN_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.983    BCD_1/D[0]
    SLICE_X2Y95          FDRE                                         r  BCD_1/TEN_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_1/HUN_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.189ns (32.862%)  route 0.386ns (67.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  ACC_1/accel_output_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ACC_1/accel_output_data_reg[5]/Q
                         net (fo=8, routed)           0.265     1.929    ACC_1/test[5]
    SLICE_X1Y95          LUT5 (Prop_lut5_I2_O)        0.048     1.977 r  ACC_1/HUN_OUT[0]_i_1/O
                         net (fo=1, routed)           0.121     2.098    BCD_1/HUN_OUT_reg[0]_0
    SLICE_X0Y95          FDRE                                         r  BCD_1/HUN_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_CSN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.380ns (68.126%)  route 0.646ns (31.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.604     1.523    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  ACC_1/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ACC_1/CS_reg/Q
                         net (fo=1, routed)           0.646     2.310    ACL_CSN_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.549 r  ACL_CSN_OBUF_inst/O
                         net (fo=0)                   0.000     3.549    ACL_CSN
    D15                                                               r  ACL_CSN (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.885ns (17.504%)  route 4.170ns (82.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.885     0.885 f  RST_IBUF_inst/O
                         net (fo=53, routed)          4.170     5.054    divider_1/AR[0]
    SLICE_X49Y99         FDCE                                         f  divider_1/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266     4.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[28]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.885ns (17.504%)  route 4.170ns (82.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.885     0.885 f  RST_IBUF_inst/O
                         net (fo=53, routed)          4.170     5.054    divider_1/AR[0]
    SLICE_X49Y99         FDCE                                         f  divider_1/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266     4.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.885ns (17.504%)  route 4.170ns (82.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.885     0.885 f  RST_IBUF_inst/O
                         net (fo=53, routed)          4.170     5.054    divider_1/AR[0]
    SLICE_X49Y99         FDCE                                         f  divider_1/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266     4.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 0.885ns (17.504%)  route 4.170ns (82.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.885     0.885 f  RST_IBUF_inst/O
                         net (fo=53, routed)          4.170     5.054    divider_1/AR[0]
    SLICE_X49Y99         FDCE                                         f  divider_1/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266     4.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 0.885ns (17.885%)  route 4.062ns (82.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.885     0.885 f  RST_IBUF_inst/O
                         net (fo=53, routed)          4.062     4.947    divider_1/AR[0]
    SLICE_X49Y94         FDCE                                         f  divider_1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266     4.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  divider_1/count_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 0.885ns (17.885%)  route 4.062ns (82.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.885     0.885 f  RST_IBUF_inst/O
                         net (fo=53, routed)          4.062     4.947    divider_1/AR[0]
    SLICE_X49Y94         FDCE                                         f  divider_1/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266     4.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  divider_1/count_reg[11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 0.885ns (17.885%)  route 4.062ns (82.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.885     0.885 f  RST_IBUF_inst/O
                         net (fo=53, routed)          4.062     4.947    divider_1/AR[0]
    SLICE_X49Y94         FDCE                                         f  divider_1/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266     4.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  divider_1/count_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 0.885ns (17.885%)  route 4.062ns (82.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.885     0.885 f  RST_IBUF_inst/O
                         net (fo=53, routed)          4.062     4.947    divider_1/AR[0]
    SLICE_X49Y94         FDCE                                         f  divider_1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266     4.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  divider_1/count_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.929ns  (logic 0.885ns (17.948%)  route 4.045ns (82.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.885     0.885 f  RST_IBUF_inst/O
                         net (fo=53, routed)          4.045     4.929    divider_1/AR[0]
    SLICE_X49Y95         FDCE                                         f  divider_1/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266     4.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  divider_1/count_reg[12]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.929ns  (logic 0.885ns (17.948%)  route 4.045ns (82.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.885     0.885 f  RST_IBUF_inst/O
                         net (fo=53, routed)          4.045     4.929    divider_1/AR[0]
    SLICE_X49Y95         FDCE                                         f  divider_1/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266     4.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  divider_1/count_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            ACC_1/output_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.290ns (37.682%)  route 0.480ns (62.318%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.480     0.726    ACC_1/SW_IBUF[0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.045     0.771 r  ACC_1/output_bits[2]_i_1/O
                         net (fo=1, routed)           0.000     0.771    ACC_1/output_bits__1[2]
    SLICE_X6Y99          FDRE                                         r  ACC_1/output_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.875     2.040    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  ACC_1/output_bits_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            ACC_1/output_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.290ns (37.584%)  route 0.482ns (62.416%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.482     0.728    ACC_1/SW_IBUF[0]
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.773 r  ACC_1/output_bits[1]_i_1/O
                         net (fo=1, routed)           0.000     0.773    ACC_1/output_bits__1[1]
    SLICE_X6Y99          FDRE                                         r  ACC_1/output_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.875     2.040    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  ACC_1/output_bits_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            ACC_1/output_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.290ns (34.369%)  route 0.555ns (65.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.555     0.800    ACC_1/SW_IBUF[0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I5_O)        0.045     0.845 r  ACC_1/output_bits[3]_i_1/O
                         net (fo=1, routed)           0.000     0.845    ACC_1/output_bits__1[3]
    SLICE_X6Y99          FDRE                                         r  ACC_1/output_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.875     2.040    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  ACC_1/output_bits_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            ACC_1/output_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.290ns (33.953%)  route 0.565ns (66.047%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.565     0.810    ACC_1/SW_IBUF[0]
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.045     0.855 r  ACC_1/output_bits[5]_i_1/O
                         net (fo=1, routed)           0.000     0.855    ACC_1/output_bits__1[5]
    SLICE_X6Y98          FDRE                                         r  ACC_1/output_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.875     2.040    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  ACC_1/output_bits_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            ACC_1/output_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.290ns (33.676%)  route 0.572ns (66.324%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.572     0.817    ACC_1/SW_IBUF[0]
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.045     0.862 r  ACC_1/output_bits[6]_i_1/O
                         net (fo=1, routed)           0.000     0.862    ACC_1/output_bits__1[6]
    SLICE_X6Y98          FDRE                                         r  ACC_1/output_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.875     2.040    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  ACC_1/output_bits_reg[6]/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            ACC_1/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.247ns (23.998%)  route 0.784ns (76.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=2, routed)           0.784     1.031    ACC_1/accel_output_data_reg[6]_0[0]
    SLICE_X3Y98          FDRE                                         r  ACC_1/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.878     2.043    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  ACC_1/temp_reg[6]/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            ACC_1/accel_output_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.247ns (20.087%)  route 0.985ns (79.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=2, routed)           0.985     1.232    ACC_1/accel_output_data_reg[6]_0[0]
    SLICE_X4Y97          FDRE                                         r  ACC_1/accel_output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.875     2.040    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  ACC_1/accel_output_data_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/FSM_onehot_spistate_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.182ns (11.837%)  route 1.353ns (88.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  RST_IBUF_inst/O
                         net (fo=53, routed)          1.353     1.535    ACC_1/RST_IBUF
    SLICE_X2Y96          FDPE                                         f  ACC_1/FSM_onehot_spistate_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.042    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDPE                                         r  ACC_1/FSM_onehot_spistate_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/FSM_onehot_spistate_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.182ns (11.837%)  route 1.353ns (88.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  RST_IBUF_inst/O
                         net (fo=53, routed)          1.353     1.535    ACC_1/RST_IBUF
    SLICE_X2Y96          FDCE                                         f  ACC_1/FSM_onehot_spistate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.042    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  ACC_1/FSM_onehot_spistate_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/FSM_onehot_spistate_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.182ns (11.837%)  route 1.353ns (88.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  RST_IBUF_inst/O
                         net (fo=53, routed)          1.353     1.535    ACC_1/RST_IBUF
    SLICE_X2Y96          FDCE                                         f  ACC_1/FSM_onehot_spistate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.042    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  ACC_1/FSM_onehot_spistate_reg[2]/C





