<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Cpu_specific_Peripheral_memory_map</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Cpu_specific_Peripheral_memory_map<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__cpu__specific__stm32f303xc.html">Cpu_specific_stm32f303xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f407xx.html">Cpu_specific_stm32f407xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f415xx.html">Cpu_specific_stm32f415xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32l1xx.html">Cpu_specific_stm32l1xx</a> &raquo; <a class="el" href="group__cpu__specific___peripheral__registers__structures.html">Cpu_specific_Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;0x22000000</td></tr>
<tr class="separator:gad3548b6e2f017f39d399358f3ac98454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea1f1810ebeac402164b42ab54bcdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabea1f1810ebeac402164b42ab54bcdf9">CCMDATARAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gabea1f1810ebeac402164b42ab54bcdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98d1f99ecd952ee59e80b345d835bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf98d1f99ecd952ee59e80b345d835bb0">CCMDATARAM_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x12000000)</td></tr>
<tr class="separator:gaf98d1f99ecd952ee59e80b345d835bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x22000000)</td></tr>
<tr class="separator:gad3548b6e2f017f39d399358f3ac98454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7efc100877000845c236ccdc9e144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x42000000)</td></tr>
<tr class="separator:gaed7efc100877000845c236ccdc9e144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000)</td></tr>
<tr class="separator:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811a9a4ca17f0a50354a9169541d56c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000)</td></tr>
<tr class="separator:ga811a9a4ca17f0a50354a9169541d56c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x08000000)</td></tr>
<tr class="separator:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27ad599cc2a027bb88877fec324bbf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000000)</td></tr>
<tr class="separator:gaa27ad599cc2a027bb88877fec324bbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00000000)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00000400)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e2d44b0002f316527b8913866a370d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00000800)</td></tr>
<tr class="separator:ga56e2d44b0002f316527b8913866a370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00001000)</td></tr>
<tr class="separator:ga8268ec947929f192559f28c6bf7d1eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00001400)</td></tr>
<tr class="separator:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00002800)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00002C00)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00003000)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f7b241ed5b756decd835300c9e7bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00003400)</td></tr>
<tr class="separator:gaa5f7b241ed5b756decd835300c9e7bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00003800)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae634fe8faa6922690e90fbec2fc86162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00003C00)</td></tr>
<tr class="separator:gae634fe8faa6922690e90fbec2fc86162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b61d6e6b09e94f3fccb7bef34e0263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00004000)</td></tr>
<tr class="separator:ga89b61d6e6b09e94f3fccb7bef34e0263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00004400)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0d6539ac0026d598274ee7f45b0251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00004800)</td></tr>
<tr class="separator:gabe0d6539ac0026d598274ee7f45b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00004C00)</td></tr>
<tr class="separator:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa155689c0e206e6994951dc3cf31052a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005000)</td></tr>
<tr class="separator:gaa155689c0e206e6994951dc3cf31052a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005400)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005800)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005C00)</td></tr>
<tr class="separator:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf992dfdd5707568c5cb5506e2347e808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808">USB_PMAADDR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00006000)</td></tr>
<tr class="separator:gaf992dfdd5707568c5cb5506e2347e808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe030cda8eb3031d55a759612a9042d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacbe030cda8eb3031d55a759612a9042d">CAN_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00006400)</td></tr>
<tr class="separator:gacbe030cda8eb3031d55a759612a9042d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00007000)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3383b83a296ce0a5386a0d94195e8a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3383b83a296ce0a5386a0d94195e8a99">DAC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00007400)</td></tr>
<tr class="separator:ga3383b83a296ce0a5386a0d94195e8a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga3383b83a296ce0a5386a0d94195e8a99">DAC1_BASE</a></td></tr>
<tr class="separator:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000000)</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21d535b541bcfb0c778a9584ebb132e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac21d535b541bcfb0c778a9584ebb132e">COMP1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000001C)</td></tr>
<tr class="separator:gac21d535b541bcfb0c778a9584ebb132e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8799f3d5301795f51e3b87d345cd50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacb8799f3d5301795f51e3b87d345cd50">COMP2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000020)</td></tr>
<tr class="separator:gacb8799f3d5301795f51e3b87d345cd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b3ff76025f6386ee209c1bdb340dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa6b3ff76025f6386ee209c1bdb340dc6">COMP3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000024)</td></tr>
<tr class="separator:gaa6b3ff76025f6386ee209c1bdb340dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae765c109890bab4e790212ac88e21614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae765c109890bab4e790212ac88e21614">COMP4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000028)</td></tr>
<tr class="separator:gae765c109890bab4e790212ac88e21614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73db04a7b961121e6e753a8d24fb38ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga73db04a7b961121e6e753a8d24fb38ec">COMP5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000002C)</td></tr>
<tr class="separator:ga73db04a7b961121e6e753a8d24fb38ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13db28c300cdbbec4837aed842666526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga13db28c300cdbbec4837aed842666526">COMP6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000030)</td></tr>
<tr class="separator:ga13db28c300cdbbec4837aed842666526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae764301a186ecdd8d2244819aeff11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaae764301a186ecdd8d2244819aeff11a">COMP7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000034)</td></tr>
<tr class="separator:gaae764301a186ecdd8d2244819aeff11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gac21d535b541bcfb0c778a9584ebb132e">COMP1_BASE</a></td></tr>
<tr class="separator:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb46aa20e371ed2e07b16a6b12c163d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga5eb46aa20e371ed2e07b16a6b12c163d">OPAMP1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000038)</td></tr>
<tr class="separator:ga5eb46aa20e371ed2e07b16a6b12c163d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0535307a717feba8341e57647d2385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabf0535307a717feba8341e57647d2385">OPAMP2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000003C)</td></tr>
<tr class="separator:gabf0535307a717feba8341e57647d2385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e696ac4313332e724ecc04d09faccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga77e696ac4313332e724ecc04d09faccd">OPAMP3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000040)</td></tr>
<tr class="separator:ga77e696ac4313332e724ecc04d09faccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84a568278e926cb8fab78b2c3cc1ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae84a568278e926cb8fab78b2c3cc1ba1">OPAMP4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000044)</td></tr>
<tr class="separator:gae84a568278e926cb8fab78b2c3cc1ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9722d15c7ed794f0eca9682f64c03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga5eb46aa20e371ed2e07b16a6b12c163d">OPAMP1_BASE</a></td></tr>
<tr class="separator:ga6e9722d15c7ed794f0eca9682f64c03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000400)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00002C00)</td></tr>
<tr class="separator:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00003000)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b72f698b7a048a6f9fcfe2efe5bc1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00003400)</td></tr>
<tr class="separator:ga5b72f698b7a048a6f9fcfe2efe5bc1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00003800)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab42ce1846930569d742d339b554078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7ab42ce1846930569d742d339b554078">TIM15_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00004000)</td></tr>
<tr class="separator:ga7ab42ce1846930569d742d339b554078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c97093a531d763b0794c3e6d09e1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">TIM16_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00004400)</td></tr>
<tr class="separator:ga16c97093a531d763b0794c3e6d09e1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbedbe30e8c4cffdea326d6c1800574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">TIM17_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00004800)</td></tr>
<tr class="separator:gaffbedbe30e8c4cffdea326d6c1800574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000000)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888dbc1608243badeb3554ffedc7364c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000008)</td></tr>
<tr class="separator:ga888dbc1608243badeb3554ffedc7364c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000001C)</td></tr>
<tr class="separator:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000030)</td></tr>
<tr class="separator:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc93cd0baf0897202c71110e045692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000044)</td></tr>
<tr class="separator:ga1adc93cd0baf0897202c71110e045692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041a71cd6c1973964f847a68aa14478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000058)</td></tr>
<tr class="separator:gac041a71cd6c1973964f847a68aa14478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000006C)</td></tr>
<tr class="separator:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee0d1f77d0db1db533016a09351166c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000080)</td></tr>
<tr class="separator:gaeee0d1f77d0db1db533016a09351166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000400)</td></tr>
<tr class="separator:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bd6c4201d12f5d474518c1b02f8e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000408)</td></tr>
<tr class="separator:gad3bd6c4201d12f5d474518c1b02f8e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f39f23c879c699b88e04a629f69d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000041C)</td></tr>
<tr class="separator:ga22f39f23c879c699b88e04a629f69d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2369b8bc155fb55a28891987605c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000430)</td></tr>
<tr class="separator:ga6f2369b8bc155fb55a28891987605c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b063266473f290a55047654fbbfbee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000444)</td></tr>
<tr class="separator:ga01b063266473f290a55047654fbbfbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eea983a5d68bf36f4d19fbb07955ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000458)</td></tr>
<tr class="separator:ga1eea983a5d68bf36f4d19fbb07955ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00001000)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00002000)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FFFF800)</td></tr>
<tr class="separator:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00003000)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bba7a31caeacaacd433abb71781e0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">TSC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00004000)</td></tr>
<tr class="separator:ga2bba7a31caeacaacd433abb71781e0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000000)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000400)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000800)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000C00)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00001000)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9a3f4223a1a784af464a114978d26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00001400)</td></tr>
<tr class="separator:ga7f9a3f4223a1a784af464a114978d26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000000)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6544abc57f9759f610eee09a02442ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000100)</td></tr>
<tr class="separator:ga6544abc57f9759f610eee09a02442ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a8c8331458825f7506fa4dddb6e5ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga82a8c8331458825f7506fa4dddb6e5ed">ADC1_2_COMMON_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000300)</td></tr>
<tr class="separator:ga82a8c8331458825f7506fa4dddb6e5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca766f86c8e0b00a8e2b0224dcbb4c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000400)</td></tr>
<tr class="separator:gaca766f86c8e0b00a8e2b0224dcbb4c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61de2ec7005fd7da840006e92996020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000500)</td></tr>
<tr class="separator:gac61de2ec7005fd7da840006e92996020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cc27f4f122c5cffe29a42d8835b2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cc27f4f122c5cffe29a42d8835b2f8">ADC3_4_COMMON_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000700)</td></tr>
<tr class="separator:ga50cc27f4f122c5cffe29a42d8835b2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;((uint32_t)0xE0042000)</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x22000000)</td></tr>
<tr class="separator:gad3548b6e2f017f39d399358f3ac98454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7efc100877000845c236ccdc9e144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x42000000)</td></tr>
<tr class="separator:gaed7efc100877000845c236ccdc9e144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf0e199dccba83272b20c9fb4d3aaed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a>&#160;&#160;&#160;((uint32_t)0xA0000000)</td></tr>
<tr class="separator:gaddf0e199dccba83272b20c9fb4d3aaed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000)</td></tr>
<tr class="separator:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x20000)</td></tr>
<tr class="separator:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0000)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0400)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e2d44b0002f316527b8913866a370d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0800)</td></tr>
<tr class="separator:ga56e2d44b0002f316527b8913866a370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1671477190d065ba7c944558336d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0C00)</td></tr>
<tr class="separator:ga3e1671477190d065ba7c944558336d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="separator:ga8268ec947929f192559f28c6bf7d1eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1400)</td></tr>
<tr class="separator:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017749aad23300240ef5ac4c3d5ca750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga017749aad23300240ef5ac4c3d5ca750">LCD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2400)</td></tr>
<tr class="separator:ga017749aad23300240ef5ac4c3d5ca750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2800)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2C00)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3000)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3800)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae634fe8faa6922690e90fbec2fc86162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3C00)</td></tr>
<tr class="separator:gae634fe8faa6922690e90fbec2fc86162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4400)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0d6539ac0026d598274ee7f45b0251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4800)</td></tr>
<tr class="separator:gabe0d6539ac0026d598274ee7f45b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4C00)</td></tr>
<tr class="separator:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa155689c0e206e6994951dc3cf31052a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5000)</td></tr>
<tr class="separator:gaa155689c0e206e6994951dc3cf31052a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5400)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5800)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7000)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7400)</td></tr>
<tr class="separator:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7C00)</td></tr>
<tr class="separator:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdc749e6f184b3cd9b01f179af62e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7C04)</td></tr>
<tr class="separator:ga8fdc749e6f184b3cd9b01f179af62e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9722d15c7ed794f0eca9682f64c03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7C5C)</td></tr>
<tr class="separator:ga6e9722d15c7ed794f0eca9682f64c03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000)</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0400)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ae902be7902560939223dd765ece08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0800)</td></tr>
<tr class="separator:ga92ae902be7902560939223dd765ece08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eff32f3801db31fb4b61d5618cad54a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0C00)</td></tr>
<tr class="separator:ga3eff32f3801db31fb4b61d5618cad54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4a06bb84c703084f0509e105ffaf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="separator:ga3a4a06bb84c703084f0509e105ffaf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2400)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2700)</td></tr>
<tr class="separator:gad06cb9e5985bd216a376f26f22303cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95dd0abbc6767893b4b02935fa846f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2C00)</td></tr>
<tr class="separator:ga95dd0abbc6767893b4b02935fa846f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3000)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3800)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0000)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0400)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0800)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0C00)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4716389f3a1c727495375b76645608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x1400)</td></tr>
<tr class="separator:gaee4716389f3a1c727495375b76645608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9a3f4223a1a784af464a114978d26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x1800)</td></tr>
<tr class="separator:ga7f9a3f4223a1a784af464a114978d26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x1C00)</td></tr>
<tr class="separator:ga5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x3000)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x3800)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x3C00)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FF80000)</td></tr>
<tr class="separator:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x6000)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888dbc1608243badeb3554ffedc7364c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0008)</td></tr>
<tr class="separator:ga888dbc1608243badeb3554ffedc7364c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x001C)</td></tr>
<tr class="separator:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0030)</td></tr>
<tr class="separator:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc93cd0baf0897202c71110e045692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0044)</td></tr>
<tr class="separator:ga1adc93cd0baf0897202c71110e045692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041a71cd6c1973964f847a68aa14478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0058)</td></tr>
<tr class="separator:gac041a71cd6c1973964f847a68aa14478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x006C)</td></tr>
<tr class="separator:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee0d1f77d0db1db533016a09351166c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0080)</td></tr>
<tr class="separator:gaeee0d1f77d0db1db533016a09351166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x6400)</td></tr>
<tr class="separator:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bd6c4201d12f5d474518c1b02f8e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0008)</td></tr>
<tr class="separator:gad3bd6c4201d12f5d474518c1b02f8e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f39f23c879c699b88e04a629f69d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x001C)</td></tr>
<tr class="separator:ga22f39f23c879c699b88e04a629f69d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2369b8bc155fb55a28891987605c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0030)</td></tr>
<tr class="separator:ga6f2369b8bc155fb55a28891987605c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b063266473f290a55047654fbbfbee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0044)</td></tr>
<tr class="separator:ga01b063266473f290a55047654fbbfbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eea983a5d68bf36f4d19fbb07955ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0058)</td></tr>
<tr class="separator:ga1eea983a5d68bf36f4d19fbb07955ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad099ae8679538f6c00294639d67528bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad099ae8679538f6c00294639d67528bf">AES_BASE</a>&#160;&#160;&#160;((uint32_t)0x50060000)</td></tr>
<tr class="separator:gad099ae8679538f6c00294639d67528bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad196fe6f5e4041b201d14f43508c06d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad196fe6f5e4041b201d14f43508c06d2">FSMC_Bank1_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0000)</td></tr>
<tr class="separator:gad196fe6f5e4041b201d14f43508c06d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea182589c84aee30b7f735474d8774e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaea182589c84aee30b7f735474d8774e2">FSMC_Bank1E_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0104)</td></tr>
<tr class="separator:gaea182589c84aee30b7f735474d8774e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;((uint32_t)0xE0042000)</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga82a8c8331458825f7506fa4dddb6e5ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82a8c8331458825f7506fa4dddb6e5ed">&#9670;&nbsp;</a></span>ADC1_2_COMMON_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_2_COMMON_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00803">803</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga695c9a2f892363a1c942405c8d351b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga695c9a2f892363a1c942405c8d351b91">&#9670;&nbsp;</a></span>ADC1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00801">801</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga695c9a2f892363a1c942405c8d351b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga695c9a2f892363a1c942405c8d351b91">&#9670;&nbsp;</a></span>ADC1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00953">953</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga6544abc57f9759f610eee09a02442ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6544abc57f9759f610eee09a02442ae6">&#9670;&nbsp;</a></span>ADC2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00802">802</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga50cc27f4f122c5cffe29a42d8835b2f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cc27f4f122c5cffe29a42d8835b2f8">&#9670;&nbsp;</a></span>ADC3_4_COMMON_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_4_COMMON_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000700)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00806">806</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaca766f86c8e0b00a8e2b0224dcbb4c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca766f86c8e0b00a8e2b0224dcbb4c82">&#9670;&nbsp;</a></span>ADC3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00804">804</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac61de2ec7005fd7da840006e92996020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac61de2ec7005fd7da840006e92996020">&#9670;&nbsp;</a></span>ADC4_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa27ad599cc2a027bb88877fec324bbf4">AHB3PERIPH_BASE</a> + 0x00000500)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00805">805</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad06cb9e5985bd216a376f26f22303cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad06cb9e5985bd216a376f26f22303cd6">&#9670;&nbsp;</a></span>ADC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2700)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00954">954</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gad099ae8679538f6c00294639d67528bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad099ae8679538f6c00294639d67528bf">&#9670;&nbsp;</a></span>AES_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_BASE&#160;&#160;&#160;((uint32_t)0x50060000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00990">990</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga811a9a4ca17f0a50354a9169541d56c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811a9a4ca17f0a50354a9169541d56c4">&#9670;&nbsp;</a></span>AHB1PERIPH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1PERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00717">717</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaeedaa71d22a1948492365e2cd26cfd46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeedaa71d22a1948492365e2cd26cfd46">&#9670;&nbsp;</a></span>AHB2PERIPH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB2PERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00718">718</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaa27ad599cc2a027bb88877fec324bbf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa27ad599cc2a027bb88877fec324bbf4">&#9670;&nbsp;</a></span>AHB3PERIPH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB3PERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APB1 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00719">719</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga92eb5d49730765d2abd0f5b09548f9f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92eb5d49730765d2abd0f5b09548f9f5">&#9670;&nbsp;</a></span>AHBPERIPH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHBPERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x20000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00922">922</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga45666d911f39addd4c8c0a0ac3388cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45666d911f39addd4c8c0a0ac3388cfb">&#9670;&nbsp;</a></span>APB1PERIPH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1PERIPH_BASE&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00715">715</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga45666d911f39addd4c8c0a0ac3388cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45666d911f39addd4c8c0a0ac3388cfb">&#9670;&nbsp;</a></span>APB1PERIPH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1PERIPH_BASE&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00920">920</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga25b99d6065f1c8f751e78f43ade652cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b99d6065f1c8f751e78f43ade652cb">&#9670;&nbsp;</a></span>APB2PERIPH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2PERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00716">716</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga25b99d6065f1c8f751e78f43ade652cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b99d6065f1c8f751e78f43ade652cb">&#9670;&nbsp;</a></span>APB2PERIPH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2PERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00921">921</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gacbe030cda8eb3031d55a759612a9042d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbe030cda8eb3031d55a759612a9042d">&#9670;&nbsp;</a></span>CAN_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00006400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00742">742</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gabea1f1810ebeac402164b42ab54bcdf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabea1f1810ebeac402164b42ab54bcdf9">&#9670;&nbsp;</a></span>CCMDATARAM_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCMDATARAM_BASE&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCM(core coupled memory) data RAM(8 KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00705">705</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaf98d1f99ecd952ee59e80b345d835bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf98d1f99ecd952ee59e80b345d835bb0">&#9670;&nbsp;</a></span>CCMDATARAM_BB_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCMDATARAM_BB_BASE&#160;&#160;&#160;((uint32_t)0x12000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCM(core coupled memory) data RAM(8 KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00709">709</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac21d535b541bcfb0c778a9584ebb132e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac21d535b541bcfb0c778a9584ebb132e">&#9670;&nbsp;</a></span>COMP1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00749">749</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gacb8799f3d5301795f51e3b87d345cd50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb8799f3d5301795f51e3b87d345cd50">&#9670;&nbsp;</a></span>COMP2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00750">750</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaa6b3ff76025f6386ee209c1bdb340dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6b3ff76025f6386ee209c1bdb340dc6">&#9670;&nbsp;</a></span>COMP3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00751">751</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gae765c109890bab4e790212ac88e21614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae765c109890bab4e790212ac88e21614">&#9670;&nbsp;</a></span>COMP4_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00752">752</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga73db04a7b961121e6e753a8d24fb38ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73db04a7b961121e6e753a8d24fb38ec">&#9670;&nbsp;</a></span>COMP5_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000002C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00753">753</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga13db28c300cdbbec4837aed842666526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13db28c300cdbbec4837aed842666526">&#9670;&nbsp;</a></span>COMP6_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00754">754</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaae764301a186ecdd8d2244819aeff11a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae764301a186ecdd8d2244819aeff11a">&#9670;&nbsp;</a></span>COMP7_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP7_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00755">755</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaa9f5d2999c6918e385d7a526c4f6b1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9f5d2999c6918e385d7a526c4f6b1d3">&#9670;&nbsp;</a></span>COMP_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_BASE&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gac21d535b541bcfb0c778a9584ebb132e">COMP1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00756">756</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaa9f5d2999c6918e385d7a526c4f6b1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9f5d2999c6918e385d7a526c4f6b1d3">&#9670;&nbsp;</a></span>COMP_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00944">944</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga656a447589e785594cbf2f45c835ad7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656a447589e785594cbf2f45c835ad7e">&#9670;&nbsp;</a></span>CRC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00789">789</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga656a447589e785594cbf2f45c835ad7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656a447589e785594cbf2f45c835ad7e">&#9670;&nbsp;</a></span>CRC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00967">967</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga3383b83a296ce0a5386a0d94195e8a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3383b83a296ce0a5386a0d94195e8a99">&#9670;&nbsp;</a></span>DAC1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00007400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00744">744</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad18d0b914c7f68cecbee1a2d23a67d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad18d0b914c7f68cecbee1a2d23a67d38">&#9670;&nbsp;</a></span>DAC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BASE&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga3383b83a296ce0a5386a0d94195e8a99">DAC1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APB2 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00745">745</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad18d0b914c7f68cecbee1a2d23a67d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad18d0b914c7f68cecbee1a2d23a67d38">&#9670;&nbsp;</a></span>DAC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00943">943</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga4adaf4fd82ccc3a538f1f27a70cdbbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adaf4fd82ccc3a538f1f27a70cdbbef">&#9670;&nbsp;</a></span>DBGMCU_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_BASE&#160;&#160;&#160;((uint32_t)0xE0042000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00808">808</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga4adaf4fd82ccc3a538f1f27a70cdbbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adaf4fd82ccc3a538f1f27a70cdbbef">&#9670;&nbsp;</a></span>DBGMCU_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_BASE&#160;&#160;&#160;((uint32_t)0xE0042000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug MCU registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00995">995</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gab2d8a917a0e4ea99a22ac6ebf279bc72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d8a917a0e4ea99a22ac6ebf279bc72">&#9670;&nbsp;</a></span>DMA1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00772">772</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gab2d8a917a0e4ea99a22ac6ebf279bc72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d8a917a0e4ea99a22ac6ebf279bc72">&#9670;&nbsp;</a></span>DMA1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x6000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00974">974</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga888dbc1608243badeb3554ffedc7364c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga888dbc1608243badeb3554ffedc7364c">&#9670;&nbsp;</a></span>DMA1_Channel1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel1_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00773">773</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga888dbc1608243badeb3554ffedc7364c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga888dbc1608243badeb3554ffedc7364c">&#9670;&nbsp;</a></span>DMA1_Channel1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00975">975</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga38a70090eef3687e83fa6ac0c6d22267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38a70090eef3687e83fa6ac0c6d22267">&#9670;&nbsp;</a></span>DMA1_Channel2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel2_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00774">774</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga38a70090eef3687e83fa6ac0c6d22267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38a70090eef3687e83fa6ac0c6d22267">&#9670;&nbsp;</a></span>DMA1_Channel2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00976">976</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga70b3d9f36ca9ce95b4e421c11154fe5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70b3d9f36ca9ce95b4e421c11154fe5d">&#9670;&nbsp;</a></span>DMA1_Channel3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel3_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00775">775</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga70b3d9f36ca9ce95b4e421c11154fe5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70b3d9f36ca9ce95b4e421c11154fe5d">&#9670;&nbsp;</a></span>DMA1_Channel3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00977">977</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga1adc93cd0baf0897202c71110e045692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1adc93cd0baf0897202c71110e045692">&#9670;&nbsp;</a></span>DMA1_Channel4_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel4_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00776">776</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga1adc93cd0baf0897202c71110e045692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1adc93cd0baf0897202c71110e045692">&#9670;&nbsp;</a></span>DMA1_Channel4_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0044)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00978">978</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gac041a71cd6c1973964f847a68aa14478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac041a71cd6c1973964f847a68aa14478">&#9670;&nbsp;</a></span>DMA1_Channel5_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel5_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000058)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00777">777</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac041a71cd6c1973964f847a68aa14478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac041a71cd6c1973964f847a68aa14478">&#9670;&nbsp;</a></span>DMA1_Channel5_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0058)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00979">979</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga896c2c7585dd8bc3969cf8561f689d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga896c2c7585dd8bc3969cf8561f689d2d">&#9670;&nbsp;</a></span>DMA1_Channel6_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel6_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000006C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00778">778</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga896c2c7585dd8bc3969cf8561f689d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga896c2c7585dd8bc3969cf8561f689d2d">&#9670;&nbsp;</a></span>DMA1_Channel6_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x006C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00980">980</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaeee0d1f77d0db1db533016a09351166c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeee0d1f77d0db1db533016a09351166c">&#9670;&nbsp;</a></span>DMA1_Channel7_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel7_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00779">779</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaeee0d1f77d0db1db533016a09351166c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeee0d1f77d0db1db533016a09351166c">&#9670;&nbsp;</a></span>DMA1_Channel7_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel7_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00981">981</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gab72a9ae145053ee13d1d491fb5c1df64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72a9ae145053ee13d1d491fb5c1df64">&#9670;&nbsp;</a></span>DMA2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00780">780</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gab72a9ae145053ee13d1d491fb5c1df64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72a9ae145053ee13d1d491fb5c1df64">&#9670;&nbsp;</a></span>DMA2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x6400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00983">983</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gad3bd6c4201d12f5d474518c1b02f8e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3bd6c4201d12f5d474518c1b02f8e3b">&#9670;&nbsp;</a></span>DMA2_Channel1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel1_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000408)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00781">781</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad3bd6c4201d12f5d474518c1b02f8e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3bd6c4201d12f5d474518c1b02f8e3b">&#9670;&nbsp;</a></span>DMA2_Channel1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00984">984</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga22f39f23c879c699b88e04a629f69d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22f39f23c879c699b88e04a629f69d1c">&#9670;&nbsp;</a></span>DMA2_Channel2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel2_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000041C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00782">782</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga22f39f23c879c699b88e04a629f69d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22f39f23c879c699b88e04a629f69d1c">&#9670;&nbsp;</a></span>DMA2_Channel2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00985">985</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga6f2369b8bc155fb55a28891987605c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f2369b8bc155fb55a28891987605c2c">&#9670;&nbsp;</a></span>DMA2_Channel3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel3_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000430)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00783">783</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga6f2369b8bc155fb55a28891987605c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f2369b8bc155fb55a28891987605c2c">&#9670;&nbsp;</a></span>DMA2_Channel3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00986">986</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga01b063266473f290a55047654fbbfbee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01b063266473f290a55047654fbbfbee">&#9670;&nbsp;</a></span>DMA2_Channel4_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel4_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000444)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00784">784</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga01b063266473f290a55047654fbbfbee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01b063266473f290a55047654fbbfbee">&#9670;&nbsp;</a></span>DMA2_Channel4_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0044)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00987">987</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga1eea983a5d68bf36f4d19fbb07955ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eea983a5d68bf36f4d19fbb07955ca1">&#9670;&nbsp;</a></span>DMA2_Channel5_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel5_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00000458)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00785">785</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga1eea983a5d68bf36f4d19fbb07955ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eea983a5d68bf36f4d19fbb07955ca1">&#9670;&nbsp;</a></span>DMA2_Channel5_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0058)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00988">988</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga87371508b3bcdcd98cd1ec629be29061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87371508b3bcdcd98cd1ec629be29061">&#9670;&nbsp;</a></span>EXTI_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00762">762</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga87371508b3bcdcd98cd1ec629be29061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87371508b3bcdcd98cd1ec629be29061">&#9670;&nbsp;</a></span>EXTI_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00949">949</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga23a9099a5f8fc9c6e253c0eecb2be8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">&#9670;&nbsp;</a></span>FLASH_BASE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH base address </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00130">130</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ga23a9099a5f8fc9c6e253c0eecb2be8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">&#9670;&nbsp;</a></span>FLASH_BASE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH(up to 256KB)</a> base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00704">704</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga23a9099a5f8fc9c6e253c0eecb2be8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">&#9670;&nbsp;</a></span>FLASH_BASE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00910">910</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga8e21f4845015730c5731763169ec0e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e21f4845015730c5731763169ec0e9b">&#9670;&nbsp;</a></span>FLASH_R_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_R_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00787">787</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga8e21f4845015730c5731763169ec0e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e21f4845015730c5731763169ec0e9b">&#9670;&nbsp;</a></span>FLASH_R_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_R_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x3C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00971">971</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gad196fe6f5e4041b201d14f43508c06d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad196fe6f5e4041b201d14f43508c06d2">&#9670;&nbsp;</a></span>FSMC_Bank1_R_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1_R_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSMC Bank1 registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00992">992</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaea182589c84aee30b7f735474d8774e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea182589c84aee30b7f735474d8774e2">&#9670;&nbsp;</a></span>FSMC_Bank1E_R_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1E_R_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0104)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSMC Bank1E registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00993">993</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaddf0e199dccba83272b20c9fb4d3aaed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddf0e199dccba83272b20c9fb4d3aaed">&#9670;&nbsp;</a></span>FSMC_R_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_R_BASE&#160;&#160;&#160;((uint32_t)0xA0000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSMC registers base address Peripheral memory map </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00917">917</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gad7723846cc5db8e43a44d78cf21f6efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7723846cc5db8e43a44d78cf21f6efa">&#9670;&nbsp;</a></span>GPIOA_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00793">793</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad7723846cc5db8e43a44d78cf21f6efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7723846cc5db8e43a44d78cf21f6efa">&#9670;&nbsp;</a></span>GPIOA_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00959">959</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gac944a89eb789000ece920c0f89cb6a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac944a89eb789000ece920c0f89cb6a68">&#9670;&nbsp;</a></span>GPIOB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00794">794</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac944a89eb789000ece920c0f89cb6a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac944a89eb789000ece920c0f89cb6a68">&#9670;&nbsp;</a></span>GPIOB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00960">960</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga26f267dc35338eef219544c51f1e6b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f267dc35338eef219544c51f1e6b3f">&#9670;&nbsp;</a></span>GPIOC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00795">795</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga26f267dc35338eef219544c51f1e6b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f267dc35338eef219544c51f1e6b3f">&#9670;&nbsp;</a></span>GPIOC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00961">961</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga1a93ab27129f04064089616910c296ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a93ab27129f04064089616910c296ec">&#9670;&nbsp;</a></span>GPIOD_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00796">796</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga1a93ab27129f04064089616910c296ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a93ab27129f04064089616910c296ec">&#9670;&nbsp;</a></span>GPIOD_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00962">962</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gab487b1983d936c4fee3e9e88b95aad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab487b1983d936c4fee3e9e88b95aad9d">&#9670;&nbsp;</a></span>GPIOE_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00797">797</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gab487b1983d936c4fee3e9e88b95aad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab487b1983d936c4fee3e9e88b95aad9d">&#9670;&nbsp;</a></span>GPIOE_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00963">963</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga7f9a3f4223a1a784af464a114978d26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f9a3f4223a1a784af464a114978d26e">&#9670;&nbsp;</a></span>GPIOF_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOF_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00001400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB3 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00798">798</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga7f9a3f4223a1a784af464a114978d26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f9a3f4223a1a784af464a114978d26e">&#9670;&nbsp;</a></span>GPIOF_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOF_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x1800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00965">965</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga5d8ca4020f2e8c00bde974e8e7c13cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d8ca4020f2e8c00bde974e8e7c13cfe">&#9670;&nbsp;</a></span>GPIOG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x1C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00966">966</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaee4716389f3a1c727495375b76645608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee4716389f3a1c727495375b76645608">&#9670;&nbsp;</a></span>GPIOH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x1400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00964">964</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gacd72dbffb1738ca87c838545c4eb85a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd72dbffb1738ca87c838545c4eb85a3">&#9670;&nbsp;</a></span>I2C1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00738">738</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gacd72dbffb1738ca87c838545c4eb85a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd72dbffb1738ca87c838545c4eb85a3">&#9670;&nbsp;</a></span>I2C1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00940">940</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga04bda70f25c795fb79f163b633ad4a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04bda70f25c795fb79f163b633ad4a5d">&#9670;&nbsp;</a></span>I2C2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00739">739</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga04bda70f25c795fb79f163b633ad4a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04bda70f25c795fb79f163b633ad4a5d">&#9670;&nbsp;</a></span>I2C2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00941">941</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaa5f7b241ed5b756decd835300c9e7bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5f7b241ed5b756decd835300c9e7bc9">&#9670;&nbsp;</a></span>I2S2ext_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2ext_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00003400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00730">730</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga89b61d6e6b09e94f3fccb7bef34e0263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b61d6e6b09e94f3fccb7bef34e0263">&#9670;&nbsp;</a></span>I2S3ext_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3ext_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00733">733</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga8543ee4997296af5536b007cd4748f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8543ee4997296af5536b007cd4748f55">&#9670;&nbsp;</a></span>IWDG_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00729">729</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga8543ee4997296af5536b007cd4748f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8543ee4997296af5536b007cd4748f55">&#9670;&nbsp;</a></span>IWDG_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00933">933</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga017749aad23300240ef5ac4c3d5ca750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga017749aad23300240ef5ac4c3d5ca750">&#9670;&nbsp;</a></span>LCD_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00930">930</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gab5b5fb155f9ee15dfb6d757da1adc926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b5fb155f9ee15dfb6d757da1adc926">&#9670;&nbsp;</a></span>OB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_BASE&#160;&#160;&#160;((uint32_t)0x1FFFF800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Option Bytes base address </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00788">788</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gab5b5fb155f9ee15dfb6d757da1adc926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b5fb155f9ee15dfb6d757da1adc926">&#9670;&nbsp;</a></span>OB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB_BASE&#160;&#160;&#160;((uint32_t)0x1FF80000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH Option Bytes base address </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00972">972</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga5eb46aa20e371ed2e07b16a6b12c163d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eb46aa20e371ed2e07b16a6b12c163d">&#9670;&nbsp;</a></span>OPAMP1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00757">757</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gabf0535307a717feba8341e57647d2385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf0535307a717feba8341e57647d2385">&#9670;&nbsp;</a></span>OPAMP2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000003C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00758">758</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga77e696ac4313332e724ecc04d09faccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77e696ac4313332e724ecc04d09faccd">&#9670;&nbsp;</a></span>OPAMP3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00759">759</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gae84a568278e926cb8fab78b2c3cc1ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae84a568278e926cb8fab78b2c3cc1ba1">&#9670;&nbsp;</a></span>OPAMP4_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00760">760</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga6e9722d15c7ed794f0eca9682f64c03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e9722d15c7ed794f0eca9682f64c03c">&#9670;&nbsp;</a></span>OPAMP_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_BASE&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga5eb46aa20e371ed2e07b16a6b12c163d">OPAMP1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00761">761</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga6e9722d15c7ed794f0eca9682f64c03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e9722d15c7ed794f0eca9682f64c03c">&#9670;&nbsp;</a></span>OPAMP_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7C5C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00946">946</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga9171f49478fa86d932f89e78e73b88b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9171f49478fa86d932f89e78e73b88b0">&#9670;&nbsp;</a></span>PERIPH_BASE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00132">132</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ga9171f49478fa86d932f89e78e73b88b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9171f49478fa86d932f89e78e73b88b0">&#9670;&nbsp;</a></span>PERIPH_BASE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00707">707</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga9171f49478fa86d932f89e78e73b88b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9171f49478fa86d932f89e78e73b88b0">&#9670;&nbsp;</a></span>PERIPH_BASE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00912">912</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaed7efc100877000845c236ccdc9e144a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed7efc100877000845c236ccdc9e144a">&#9670;&nbsp;</a></span>PERIPH_BB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BB_BASE&#160;&#160;&#160;((uint32_t)0x42000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address in the bit-band region Peripheral memory map </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00711">711</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaed7efc100877000845c236ccdc9e144a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed7efc100877000845c236ccdc9e144a">&#9670;&nbsp;</a></span>PERIPH_BB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BB_BASE&#160;&#160;&#160;((uint32_t)0x42000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00915">915</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gac691ec23dace8b7a649a25acb110217a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac691ec23dace8b7a649a25acb110217a">&#9670;&nbsp;</a></span>PWR_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00007000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00743">743</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac691ec23dace8b7a649a25acb110217a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac691ec23dace8b7a649a25acb110217a">&#9670;&nbsp;</a></span>PWR_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00942">942</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga0e681b03f364532055d88f63fec0d99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e681b03f364532055d88f63fec0d99d">&#9670;&nbsp;</a></span>RCC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00786">786</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga0e681b03f364532055d88f63fec0d99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e681b03f364532055d88f63fec0d99d">&#9670;&nbsp;</a></span>RCC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00968">968</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga8fdc749e6f184b3cd9b01f179af62e4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fdc749e6f184b3cd9b01f179af62e4c">&#9670;&nbsp;</a></span>RI_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7C04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00945">945</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga4265e665d56225412e57a61d87417022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4265e665d56225412e57a61d87417022">&#9670;&nbsp;</a></span>RTC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00002800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00727">727</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga4265e665d56225412e57a61d87417022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4265e665d56225412e57a61d87417022">&#9670;&nbsp;</a></span>RTC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00931">931</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga95dd0abbc6767893b4b02935fa846f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95dd0abbc6767893b4b02935fa846f52">&#9670;&nbsp;</a></span>SDIO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00955">955</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga50cd8b47929f18b05efbd0f41253bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cd8b47929f18b05efbd0f41253bf8d">&#9670;&nbsp;</a></span>SPI1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00764">764</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga50cd8b47929f18b05efbd0f41253bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cd8b47929f18b05efbd0f41253bf8d">&#9670;&nbsp;</a></span>SPI1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00956">956</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gac3e357b4c25106ed375fb1affab6bb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3e357b4c25106ed375fb1affab6bb86">&#9670;&nbsp;</a></span>SPI2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00003800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00731">731</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac3e357b4c25106ed375fb1affab6bb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3e357b4c25106ed375fb1affab6bb86">&#9670;&nbsp;</a></span>SPI2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00934">934</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gae634fe8faa6922690e90fbec2fc86162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae634fe8faa6922690e90fbec2fc86162">&#9670;&nbsp;</a></span>SPI3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00003C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00732">732</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gae634fe8faa6922690e90fbec2fc86162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae634fe8faa6922690e90fbec2fc86162">&#9670;&nbsp;</a></span>SPI3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00935">935</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga05e8f3d2e5868754a7cd88614955aecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e8f3d2e5868754a7cd88614955aecc">&#9670;&nbsp;</a></span>SRAM_BASE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_BASE&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM base address </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00131">131</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ga05e8f3d2e5868754a7cd88614955aecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e8f3d2e5868754a7cd88614955aecc">&#9670;&nbsp;</a></span>SRAM_BASE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_BASE&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM(up to 40KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00706">706</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga05e8f3d2e5868754a7cd88614955aecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e8f3d2e5868754a7cd88614955aecc">&#9670;&nbsp;</a></span>SRAM_BASE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_BASE&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00911">911</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gad3548b6e2f017f39d399358f3ac98454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3548b6e2f017f39d399358f3ac98454">&#9670;&nbsp;</a></span>SRAM_BB_BASE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_BB_BASE&#160;&#160;&#160;0x22000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00134">134</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="gad3548b6e2f017f39d399358f3ac98454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3548b6e2f017f39d399358f3ac98454">&#9670;&nbsp;</a></span>SRAM_BB_BASE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_BB_BASE&#160;&#160;&#160;((uint32_t)0x22000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM(up to 40KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00710">710</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad3548b6e2f017f39d399358f3ac98454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3548b6e2f017f39d399358f3ac98454">&#9670;&nbsp;</a></span>SRAM_BB_BASE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_BB_BASE&#160;&#160;&#160;((uint32_t)0x22000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00914">914</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga62246020bf3b34b6a4d8d0e84ec79d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62246020bf3b34b6a4d8d0e84ec79d3d">&#9670;&nbsp;</a></span>SYSCFG_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00748">748</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga62246020bf3b34b6a4d8d0e84ec79d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62246020bf3b34b6a4d8d0e84ec79d3d">&#9670;&nbsp;</a></span>SYSCFG_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00948">948</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga3eff32f3801db31fb4b61d5618cad54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eff32f3801db31fb4b61d5618cad54a">&#9670;&nbsp;</a></span>TIM10_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM10_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00951">951</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga3a4a06bb84c703084f0509e105ffaf1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4a06bb84c703084f0509e105ffaf1d">&#9670;&nbsp;</a></span>TIM11_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM11_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00952">952</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga7ab42ce1846930569d742d339b554078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ab42ce1846930569d742d339b554078">&#9670;&nbsp;</a></span>TIM15_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM15_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00767">767</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga16c97093a531d763b0794c3e6d09e1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16c97093a531d763b0794c3e6d09e1bf">&#9670;&nbsp;</a></span>TIM16_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM16_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00004400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00768">768</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaffbedbe30e8c4cffdea326d6c1800574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffbedbe30e8c4cffdea326d6c1800574">&#9670;&nbsp;</a></span>TIM17_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM17_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00004800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB1 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00769">769</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaf8aa324ca5011b8173ab16585ed7324a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8aa324ca5011b8173ab16585ed7324a">&#9670;&nbsp;</a></span>TIM1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00002C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00763">763</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga00d0fe6ad532ab32f0f81cafca8d3aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00d0fe6ad532ab32f0f81cafca8d3aa5">&#9670;&nbsp;</a></span>TIM2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00722">722</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga00d0fe6ad532ab32f0f81cafca8d3aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00d0fe6ad532ab32f0f81cafca8d3aa5">&#9670;&nbsp;</a></span>TIM2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00924">924</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaf0c34a518f87e1e505cd2332e989564a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c34a518f87e1e505cd2332e989564a">&#9670;&nbsp;</a></span>TIM3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00723">723</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaf0c34a518f87e1e505cd2332e989564a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c34a518f87e1e505cd2332e989564a">&#9670;&nbsp;</a></span>TIM3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00925">925</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga56e2d44b0002f316527b8913866a370d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56e2d44b0002f316527b8913866a370d">&#9670;&nbsp;</a></span>TIM4_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00724">724</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga56e2d44b0002f316527b8913866a370d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56e2d44b0002f316527b8913866a370d">&#9670;&nbsp;</a></span>TIM4_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00926">926</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga3e1671477190d065ba7c944558336d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e1671477190d065ba7c944558336d7e">&#9670;&nbsp;</a></span>TIM5_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00927">927</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga8268ec947929f192559f28c6bf7d1eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8268ec947929f192559f28c6bf7d1eac">&#9670;&nbsp;</a></span>TIM6_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00725">725</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga8268ec947929f192559f28c6bf7d1eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8268ec947929f192559f28c6bf7d1eac">&#9670;&nbsp;</a></span>TIM6_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00928">928</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga0ebf54364c6a2be6eb19ded6b18b6387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ebf54364c6a2be6eb19ded6b18b6387">&#9670;&nbsp;</a></span>TIM7_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM7_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00001400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00726">726</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga0ebf54364c6a2be6eb19ded6b18b6387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ebf54364c6a2be6eb19ded6b18b6387">&#9670;&nbsp;</a></span>TIM7_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM7_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00929">929</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga5b72f698b7a048a6f9fcfe2efe5bc1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b72f698b7a048a6f9fcfe2efe5bc1db">&#9670;&nbsp;</a></span>TIM8_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM8_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00003400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00765">765</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga92ae902be7902560939223dd765ece08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ae902be7902560939223dd765ece08">&#9670;&nbsp;</a></span>TIM9_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM9_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00950">950</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga2bba7a31caeacaacd433abb71781e0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bba7a31caeacaacd433abb71781e0af">&#9670;&nbsp;</a></span>TSC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00790">790</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga94d92270bf587ccdc3a37a5bb5d20467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d92270bf587ccdc3a37a5bb5d20467">&#9670;&nbsp;</a></span>UART4_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00004C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00736">736</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga94d92270bf587ccdc3a37a5bb5d20467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d92270bf587ccdc3a37a5bb5d20467">&#9670;&nbsp;</a></span>UART4_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00938">938</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaa155689c0e206e6994951dc3cf31052a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa155689c0e206e6994951dc3cf31052a">&#9670;&nbsp;</a></span>UART5_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00737">737</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaa155689c0e206e6994951dc3cf31052a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa155689c0e206e6994951dc3cf31052a">&#9670;&nbsp;</a></span>UART5_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00939">939</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga86162ab3f740db9026c1320d46938b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86162ab3f740db9026c1320d46938b4d">&#9670;&nbsp;</a></span>USART1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x00003800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00766">766</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga86162ab3f740db9026c1320d46938b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86162ab3f740db9026c1320d46938b4d">&#9670;&nbsp;</a></span>USART1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00957">957</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gade83162a04bca0b15b39018a8e8ec090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade83162a04bca0b15b39018a8e8ec090">&#9670;&nbsp;</a></span>USART2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00004400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00734">734</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gade83162a04bca0b15b39018a8e8ec090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade83162a04bca0b15b39018a8e8ec090">&#9670;&nbsp;</a></span>USART2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00936">936</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gabe0d6539ac0026d598274ee7f45b0251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe0d6539ac0026d598274ee7f45b0251">&#9670;&nbsp;</a></span>USART3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00004800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00735">735</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gabe0d6539ac0026d598274ee7f45b0251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe0d6539ac0026d598274ee7f45b0251">&#9670;&nbsp;</a></span>USART3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00937">937</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaa6c4cbed4ddbb3ecd77de93fab2a2e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">&#9670;&nbsp;</a></span>USB_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00005C00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB_IP Peripheral Registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00740">740</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaf992dfdd5707568c5cb5506e2347e808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf992dfdd5707568c5cb5506e2347e808">&#9670;&nbsp;</a></span>USB_PMAADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_PMAADDR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00006000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB_IP Packet Memory Area base address </p>

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00741">741</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga9a5bf4728ab93dea5b569f5b972cbe62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5bf4728ab93dea5b569f5b972cbe62">&#9670;&nbsp;</a></span>WWDG_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x00002C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00728">728</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga9a5bf4728ab93dea5b569f5b972cbe62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5bf4728ab93dea5b569f5b972cbe62">&#9670;&nbsp;</a></span>WWDG_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00932">932</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:50 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
