# Reading pref.tcl
# do Dec2_4En_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:46:42 on May 06,2022
# vcom -reportprogress 300 -93 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 08:46:42 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:59 on May 06,2022
# vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 08:47:59 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:05 on May 06,2022
# vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 08:48:05 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:48:17 on May 06,2022
# vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 08:48:17 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dec2_4en_tb(stimulus)
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 08:48:36 on May 06,2022
# Loading std.standard
# ** Error: (vsim-13) Recompile work.dec2_4en_tb(stimulus) because work.dec2_4en has changed.
# Error loading design
# End time: 08:48:36 on May 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.dec2_4en_tb(stimulus)
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 08:51:26 on May 06,2022
# Loading std.standard
# ** Error: (vsim-13) Recompile work.dec2_4en_tb(stimulus) because work.dec2_4en has changed.
# Error loading design
# End time: 08:51:26 on May 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.dec2_4en_tb(stimulus)
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 08:53:15 on May 06,2022
# Loading std.standard
# ** Error: (vsim-13) Recompile work.dec2_4en_tb(stimulus) because work.dec2_4en has changed.
# Error loading design
vsim work.dec2_4en_tb(stimulus)
# End time: 08:53:15 on May 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 08:53:15 on May 06,2022
# Loading std.standard
# ** Error: (vsim-13) Recompile work.dec2_4en_tb(stimulus) because work.dec2_4en has changed.
# Error loading design
# End time: 08:53:15 on May 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.dec2_4en_tb(stimulus)
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 08:53:48 on May 06,2022
# Loading std.standard
# ** Error: (vsim-13) Recompile work.dec2_4en_tb(stimulus) because work.dec2_4en has changed.
# Error loading design
# End time: 08:53:48 on May 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.dec2_4en_tb
# vsim work.dec2_4en_tb 
# Start time: 08:54:09 on May 06,2022
# Loading std.standard
# ** Error: (vsim-13) Recompile work.dec2_4en_tb(stimulus) because work.dec2_4en has changed.
# Error loading design
# End time: 08:54:10 on May 06,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.dec2_4en_tb(stimulus)
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 08:54:10 on May 06,2022
# Loading std.standard
# ** Error: (vsim-13) Recompile work.dec2_4en_tb(stimulus) because work.dec2_4en has changed.
# Error loading design
# End time: 08:54:10 on May 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:57:17 on May 06,2022
# vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 08:57:17 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:57:19 on May 06,2022
# vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 08:57:19 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dec2_4en_tb(stimulus)
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 08:57:45 on May 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
add wave -position end  sim:/dec2_4en_tb/s_enable
add wave -position end  sim:/dec2_4en_tb/s_inputs
add wave -position end  sim:/dec2_4en_tb/s_outputs
run
# End time: 09:01:34 on May 06,2022, Elapsed time: 0:03:49
# Errors: 0, Warnings: 0
