// Seed: 3726133892
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  reg id_3 = 1;
  reg id_4;
  always
    repeat (
    id_4++
    == 1)
      #1 begin : LABEL_0
        id_3 += id_3;
        id_3 <= id_4;
        id_4 <= 1;
      end
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1
);
  assign id_3[1'b0] = id_0;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_7
  );
  wire id_12, id_13;
endmodule
