Release 9.2.04i Map J.40
Xilinx Mapping Report File for Design 'ProcesseurAndCo'

Design Information
------------------
Command Line   : map -ise
/home/k4user/poly-imag/archi2/projet/ise/ProcesseurAndCo.ise -intstyle ise -p
xc3s1000-ft256-4 -timing -logic_opt off -ol high -t 1 -cm speed -pr b -k 4
-power off -o ProcesseurAndCo_map.ncd ProcesseurAndCo.ngd ProcesseurAndCo.pcf 
Target Device  : xc3s1000
Target Package : ft256
Target Speed   : -4
Mapper Version : spartan3 -- $Revision: 1.36 $
Mapped Date    : Fri Mar 12 12:27:52 2010

Design Summary
--------------
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         698 out of  15,360    4%
  Number of 4 input LUTs:           1,903 out of  15,360   12%
Logic Distribution:
  Number of occupied Slices:                        1,255 out of   7,680   16%
    Number of Slices containing only related logic:   1,255 out of   1,255  100%
    Number of Slices containing unrelated logic:          0 out of   1,255    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          1,961 out of  15,360   12%
  Number used as logic:              1,903
  Number used as a route-thru:          42
  Number used for Dual Port RAMs:       16
    (Two LUTs used per Dual Port RAM)
  Number of bonded IOBs:               44 out of     173   25%
    IOB Flip Flops:                    18
  Number of Block RAMs:               16 out of      24   66%
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  1,069,407
Additional JTAG gate count for IOBs:  2,112
Peak Memory Usage:  198 MB
Total REAL time to MAP completion:  1 mins 23 secs 
Total CPU time to MAP completion:   1 mins 16 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network cPS2/cFIFO/inst_Mram_mem/SPO has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 7
   more times for the following (max. 5 shown):
   cPS2/cFIFO/inst_Mram_mem1/SPO,
   cPS2/cFIFO/inst_Mram_mem2/SPO,
   cPS2/cFIFO/inst_Mram_mem3/SPO,
   cPS2/cFIFO/inst_Mram_mem4/SPO,
   cPS2/cFIFO/inst_Mram_mem7/SPO
   To see the details of these warning messages, please use the -detail switch.
WARNING:Pack:266 - The function generator
   cProcesseur/cDataPath/cUAL/cAdd/Mxor_P<12><12>_Result1 failed to merge with
   F5 multiplexer cProcesseur/cDataPath/sigRd<12>115_SW1.  There is a conflict
   for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:PhysDesignRules:372 - Gated clock. Clock net cTimer/sCLK<0> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net cTimer/sCLK<1> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net cTimer/sCLK<2> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:863 - The following Virtex BUFG(s) is/are being retargeted to
   Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
   BUFGP symbol "CLK_BUFGP" (output signal=CLK_BUFGP)
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs in the
   schematic.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| ANODE<0>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ANODE<1>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ANODE<2>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ANODE<3>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| B                                  | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| CLK                                | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| G                                  | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| HS                                 | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| LED<0>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| LED<1>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| LED<2>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| LED<3>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| LED<4>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| LED<5>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| LED<6>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| LED<7>                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| OSCILLATOR                         | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| PS2C                               | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| PS2D                               | IOB     | INPUT     | LVCMOS25    |          |      | INFF2    |          | IFD   |
| PUSHBUTTON<0>                      | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| PUSHBUTTON<1>                      | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| PUSHBUTTON<2>                      | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| R                                  | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| RESET                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| RXD                                | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| RXDA                               | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| SEGMENT<0>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| SEGMENT<1>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| SEGMENT<2>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| SEGMENT<3>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| SEGMENT<4>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| SEGMENT<5>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| SEGMENT<6>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| SLIDER<0>                          | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| SLIDER<1>                          | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| SLIDER<2>                          | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| SLIDER<3>                          | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| SLIDER<4>                          | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| SLIDER<5>                          | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| SLIDER<6>                          | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| SLIDER<7>                          | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| TXD                                | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| TXDA                               | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| VS                                 | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.


----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net CLK | SETUP   |         N/A|    14.935ns|     N/A|     1925911
  _BUFGP                                    | HOLD    |     0.901ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     4.931ns|     N/A|           0
  mer/TMR_CLK<6>                            | HOLD    |     0.986ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     4.931ns|     N/A|           0
  mer/TMR_CLK<4>                            | HOLD    |     0.999ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.324ns|     N/A|           0
  mer/TMR_CLK<5>                            | HOLD    |     0.999ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     4.931ns|     N/A|           0
  mer/TMR_CLK<2>                            | HOLD    |     0.999ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     4.931ns|     N/A|           0
  mer/TMR_CLK<3>                            | HOLD    |     0.999ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     4.939ns|     N/A|           0
  mer/TMR_CLK<0>                            | HOLD    |     0.999ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.790ns|     N/A|           0
  mer/TMR_CLK<1>                            | HOLD    |     0.999ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.836ns|     N/A|           0
  mer/sCLK<1>                               | HOLD    |     1.606ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     6.089ns|     N/A|           0
  mer/sCLK<2>                               | HOLD    |     1.792ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cPS | SETUP   |         N/A|     4.495ns|     N/A|           0
  2/PS2Csmooth                              | HOLD    |     1.053ns|            |       0|           0
------------------------------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.



Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
No control set information for this architecture.
