   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"FTM.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	NVIC_EnableIRQ:
  26              	.LFB108:
  27              		.file 1 "/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h"
   1:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**************************************************************************//**
   2:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  * @file     core_cm4.h
   3:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  * @version  V4.30
   5:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  * @date     20. October 2015
   6:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  ******************************************************************************/
   7:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
   9:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    All rights reserved.
  10:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****      to endorse or promote products derived from this software without
  19:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****      specific prior written permission.
  20:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    *
  21:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  34:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  35:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
  40:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  41:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  44:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #include <stdint.h>
  45:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  46:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #ifdef __cplusplus
  47:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  extern "C" {
  48:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
  49:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  50:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
  51:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  54:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  57:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  60:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
  63:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  64:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  65:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*******************************************************************************
  66:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  *                 CMSIS definitions
  67:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  ******************************************************************************/
  68:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
  69:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup Cortex_M4
  70:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
  71:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
  72:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  73:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  79:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  81:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  82:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #if   defined ( __CC_ARM )
  83:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  87:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  92:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
  93:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
  97:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 102:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 103:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 106:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 107:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 111:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 112:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __packed
 113:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 117:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #else
 118:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #error Unknown compiler
 119:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
 120:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 121:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** */
 124:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #if defined ( __CC_ARM )
 125:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 128:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #else
 129:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 131:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #endif
 132:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #else
 133:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 134:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 135:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 136:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 140:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #else
 141:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 143:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #endif
 144:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #else
 145:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 146:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 147:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 148:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
 149:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 152:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #else
 153:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 155:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #endif
 156:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #else
 157:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 158:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 159:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 160:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #if defined __ARMVFP__
 162:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 164:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #else
 165:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 167:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #endif
 168:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #else
 169:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 170:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 171:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 172:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 173:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 176:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #else
 177:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 179:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #endif
 180:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #else
 181:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 182:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 183:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 184:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 185:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #if defined __FPU_VFP__
 186:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 188:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #else
 189:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 191:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #endif
 192:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #else
 193:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 194:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 195:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 196:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 197:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 200:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #else
 201:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 203:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #endif
 204:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #else
 205:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 206:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 207:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 208:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
 209:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 210:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 214:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #ifdef __cplusplus
 215:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** }
 216:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
 217:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 218:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 220:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 222:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 225:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #ifdef __cplusplus
 226:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  extern "C" {
 227:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
 228:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 229:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* check device defines and use defaults */
 230:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #ifndef __CM4_REV
 232:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 235:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 236:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 240:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 241:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 245:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 246:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 250:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 251:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #endif
 255:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
 256:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 257:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 259:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 261:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** */
 265:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #ifdef __cplusplus
 266:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #else
 268:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
 270:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 273:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* following defines should be used for structure members */
 274:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 278:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 280:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 281:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 282:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*******************************************************************************
 283:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  *                 Register Abstraction
 284:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   Core Register contain:
 285:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   - Core Register
 286:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   - Core NVIC Register
 287:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   - Core SCB Register
 288:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   - Core SysTick Register
 289:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   - Core Debug Register
 290:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   - Core MPU Register
 291:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   - Core FPU Register
 292:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  ******************************************************************************/
 293:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 294:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** */
 297:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 298:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 299:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief      Core Register type definitions.
 302:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
 303:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 304:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 305:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 306:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 308:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef union
 309:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
 310:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   struct
 311:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   {
 312:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } APSR_Type;
 323:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 324:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* APSR Register Definitions */
 325:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 328:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 331:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 334:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 337:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 340:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 343:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 344:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 345:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 347:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef union
 348:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
 349:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   struct
 350:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   {
 351:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } IPSR_Type;
 356:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 357:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* IPSR Register Definitions */
 358:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 361:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 362:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 363:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 365:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef union
 366:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
 367:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   struct
 368:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   {
 369:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } xPSR_Type;
 383:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 384:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* xPSR Register Definitions */
 385:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 388:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 391:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 394:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 397:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 400:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 403:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 406:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 409:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 412:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 413:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 414:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 416:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef union
 417:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
 418:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   struct
 419:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   {
 420:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } CONTROL_Type;
 427:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 428:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* CONTROL Register Definitions */
 429:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 432:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 435:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 438:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 440:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 441:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 442:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
 446:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 447:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 448:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 449:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 451:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef struct
 452:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
 453:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** }  NVIC_Type;
 467:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 468:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 472:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 474:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 475:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 476:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
 480:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 481:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 482:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 483:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 485:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef struct
 486:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
 487:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } SCB_Type;
 509:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 510:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 514:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 517:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 520:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 523:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 526:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 530:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 533:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 536:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 539:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 542:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 545:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 548:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 551:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 554:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 557:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 561:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 565:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 568:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 571:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 574:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 577:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 580:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 583:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SCB System Control Register Definitions */
 584:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 587:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 590:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 593:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 597:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 600:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 603:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 606:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 609:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 612:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 616:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 619:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 622:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 625:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 628:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 631:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 634:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 637:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 640:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 643:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 646:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 649:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 652:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 655:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 659:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 662:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 665:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 669:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 672:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 675:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 679:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 682:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 685:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 688:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 691:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 693:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 694:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 695:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
 699:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 700:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 701:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 702:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 704:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef struct
 705:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
 706:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } SCnSCB_Type;
 710:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 711:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 715:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 719:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 722:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 725:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 728:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 731:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 733:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 734:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 735:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
 739:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 740:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 741:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 742:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 744:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef struct
 745:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
 746:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } SysTick_Type;
 751:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 752:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 756:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 759:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 762:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 765:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 769:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SysTick Current Register Definitions */
 770:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 773:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 777:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 780:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 783:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 785:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 786:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 787:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
 791:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 792:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 793:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 794:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 796:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef struct
 797:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
 798:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __OM  union
 799:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   {
 800:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } ITM_Type;
 831:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 832:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 836:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 840:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 843:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 846:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 849:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 852:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 855:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 858:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 861:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 864:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 868:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 872:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 876:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 880:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 883:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 886:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 888:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 889:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 890:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
 894:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 895:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 896:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
 897:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
 899:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef struct
 900:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
 901:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } DWT_Type;
 925:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 926:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* DWT Control Register Definitions */
 927:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 930:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 933:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 936:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 939:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 942:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 945:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 948:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 951:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 954:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 957:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 960:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 963:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 966:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 969:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 972:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 975:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 978:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 981:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 985:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 989:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 993:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
 997:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1001:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1005:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1009:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1012:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1015:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1018:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1021:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1024:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1027:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1030:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1033:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1035:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1036:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1037:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
1041:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1042:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1043:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1044:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1046:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef struct
1047:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
1048:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } TPI_Type;
1073:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1074:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1078:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1082:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1086:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1089:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1092:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1095:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1099:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1102:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1106:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1110:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1113:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1116:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1119:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1122:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1125:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1128:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1132:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1136:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1139:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1142:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1145:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1148:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1151:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1154:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1158:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1162:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1166:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1169:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1172:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1175:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1178:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1181:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1185:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1188:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1190:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1191:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1193:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
1197:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1198:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1199:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1200:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1202:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef struct
1203:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
1204:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } MPU_Type;
1216:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1217:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* MPU Type Register Definitions */
1218:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1221:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1224:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1227:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* MPU Control Register Definitions */
1228:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1231:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1234:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1237:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1241:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1245:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1248:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1251:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1255:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1258:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1261:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1264:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1267:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1270:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1273:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1276:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1279:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1282:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
1284:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1285:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1286:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1288:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
1292:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1293:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1294:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1295:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1297:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef struct
1298:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
1299:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } FPU_Type;
1306:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1307:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1311:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1314:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1317:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1320:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1323:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1326:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1329:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1332:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1335:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1339:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1343:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1346:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1349:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1352:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1356:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1359:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1362:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1365:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1368:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1371:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1374:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1377:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1381:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1384:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1387:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1390:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
1392:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1393:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1394:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1395:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
1399:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1400:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1401:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1402:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1404:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** typedef struct
1405:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
1406:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** } CoreDebug_Type;
1411:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1412:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1416:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1419:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1422:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1425:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1428:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1431:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1434:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1437:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1440:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1443:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1446:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1449:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1453:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1456:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1460:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1463:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1466:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1469:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1472:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1475:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1478:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1481:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1484:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1487:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1490:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1493:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1496:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1498:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1499:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1500:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
1504:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1505:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1506:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1507:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \return           Masked and shifted value.
1511:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** */
1512:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1514:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1515:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \param[in] value  Value of register.
1518:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** */
1520:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1522:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1524:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1525:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1526:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
1530:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1531:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1532:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1542:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1551:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
1555:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1556:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** #endif
1560:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1561:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*@} */
1562:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1563:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1564:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1565:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /*******************************************************************************
1566:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  *                Hardware Abstraction Layer
1567:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   Core Function Interface contains:
1568:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   - Core NVIC Functions
1569:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   - Core SysTick Functions
1570:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   - Core Debug Functions
1571:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   - Core Register Access Functions
1572:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  ******************************************************************************/
1573:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1574:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** */
1576:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1577:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1578:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1579:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1581:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   @{
1585:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1586:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1587:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1588:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief   Set Priority Grouping
1589:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****            Only values from 0..7 are used.
1592:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1596:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
1598:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   uint32_t reg_value;
1599:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1601:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** }
1608:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1609:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1610:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1611:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief   Get Priority Grouping
1612:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1615:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
1617:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** }
1619:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1620:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** 
1621:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** /**
1622:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \brief   Enable External Interrupt
1623:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****  */
1626:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** {
  28              		.loc 1 1627 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 FB71     		strb	r3, [r7, #7]
1628:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  42              		.loc 1 1628 97
  43 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  44 000c 03F01F02 		and	r2, r3, #31
  45              		.loc 1 1628 7
  46 0010 0749     		ldr	r1, .L2
  47              		.loc 1 1628 16
  48 0012 97F90730 		ldrsb	r3, [r7, #7]
  49              		.loc 1 1628 41
  50 0016 5B09     		lsrs	r3, r3, #5
  51              		.loc 1 1628 67
  52 0018 0120     		movs	r0, #1
  53 001a 00FA02F2 		lsl	r2, r0, r2
  54              		.loc 1 1628 50
  55 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/core_cm4.h **** }
  56              		.loc 1 1629 1
  57 0022 00BF     		nop
  58 0024 0C37     		adds	r7, r7, #12
  59              		.cfi_def_cfa_offset 4
  60 0026 BD46     		mov	sp, r7
  61              		.cfi_def_cfa_register 13
  62              		@ sp needed
  63 0028 5DF8047B 		ldr	r7, [sp], #4
  64              		.cfi_restore 7
  65              		.cfi_def_cfa_offset 0
  66 002c 7047     		bx	lr
  67              	.L3:
  68 002e 00BF     		.align	2
  69              	.L2:
  70 0030 00E100E0 		.word	-536813312
  71              		.cfi_endproc
  72              	.LFE108:
  74              		.global	PWM_modulus
  75              		.section	.data.PWM_modulus,"aw"
  76              		.align	1
  79              	PWM_modulus:
  80 0000 0F27     		.short	9999
  81              		.global	PWM_duty
  82              		.section	.data.PWM_duty,"aw"
  83              		.align	1
  86              	PWM_duty:
  87 0000 E803     		.short	1000
  88              		.section	.text.FTM0_IRQHandler,"ax",%progbits
  89              		.align	1
  90              		.global	FTM0_IRQHandler
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  94              		.fpu fpv4-sp-d16
  96              	FTM0_IRQHandler:
  97              	.LFB123:
  98              		.file 2 "../source/FTM.c"
   1:../source/FTM.c **** 
   2:../source/FTM.c **** #include "FTM.h"
   3:../source/FTM.c **** #include "PORT.h"
   4:../source/FTM.c **** #include "GPIO.h"
   5:../source/FTM.c **** #include "FTM.h"
   6:../source/FTM.c **** 
   7:../source/FTM.c **** 
   8:../source/FTM.c **** 
   9:../source/FTM.c **** void PWM_Init(void);
  10:../source/FTM.c **** void PWM_ISR(void);
  11:../source/FTM.c **** 
  12:../source/FTM.c **** uint16_t PWM_modulus = 10000-1;
  13:../source/FTM.c **** uint16_t PWM_duty    = 1000;//5000-1;
  14:../source/FTM.c **** 
  15:../source/FTM.c **** /* FTM0 fault, overflow and channels interrupt handler*/
  16:../source/FTM.c **** __ISR__ FTM0_IRQHandler(void)
  17:../source/FTM.c **** {
  99              		.loc 2 17 1
 100              		.cfi_startproc
 101              		@ Stack Align: May be called with mis-aligned SP.
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 1, uses_anonymous_args = 0
 104 0000 6846     		mov	r0, sp
 105              		.cfi_register 13, 0
 106 0002 20F00701 		bic	r1, r0, #7
 107 0006 8D46     		mov	sp, r1
 108 0008 89B5     		push	{r0, r3, r7, lr}
 109              		.cfi_def_cfa_offset 16
 110              		.cfi_offset 13, -16
 111              		.cfi_offset 3, -12
 112              		.cfi_offset 7, -8
 113              		.cfi_offset 14, -4
 114 000a 00AF     		add	r7, sp, #0
 115              		.cfi_def_cfa_register 7
  18:../source/FTM.c **** 	PWM_ISR();
 116              		.loc 2 18 2
 117 000c FFF7FEFF 		bl	PWM_ISR
  19:../source/FTM.c **** }
 118              		.loc 2 19 1
 119 0010 00BF     		nop
 120 0012 BD46     		mov	sp, r7
 121              		.cfi_def_cfa_register 13
 122              		@ sp needed
 123 0014 BDE88940 		pop	{r0, r3, r7, lr}
 124              		.cfi_restore 14
 125              		.cfi_restore 7
 126              		.cfi_restore 3
 127              		.cfi_restore 0
 128              		.cfi_def_cfa_offset 0
 129 0018 8546     		mov	sp, r0
 130 001a 7047     		bx	lr
 131              		.cfi_endproc
 132              	.LFE123:
 134              		.section	.text.PWM_ISR,"ax",%progbits
 135              		.align	1
 136              		.global	PWM_ISR
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu fpv4-sp-d16
 142              	PWM_ISR:
 143              	.LFB124:
  20:../source/FTM.c **** 
  21:../source/FTM.c **** void PWM_ISR (void)
  22:../source/FTM.c **** {
 144              		.loc 2 22 1
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 1, uses_anonymous_args = 0
 148 0000 80B5     		push	{r7, lr}
 149              		.cfi_def_cfa_offset 8
 150              		.cfi_offset 7, -8
 151              		.cfi_offset 14, -4
 152 0002 00AF     		add	r7, sp, #0
 153              		.cfi_def_cfa_register 7
  23:../source/FTM.c **** 	FTM_ClearOverflowFlag (FTM0);
 154              		.loc 2 23 2
 155 0004 1048     		ldr	r0, .L6
 156 0006 FFF7FEFF 		bl	FTM_ClearOverflowFlag
  24:../source/FTM.c **** 
  25:../source/FTM.c **** 	FTM_SetCounter(FTM0, 0, PWM_duty++);  //change DC
 157              		.loc 2 25 2
 158 000a 104B     		ldr	r3, .L6+4
 159 000c 1B88     		ldrh	r3, [r3]
 160 000e 5A1C     		adds	r2, r3, #1
 161 0010 91B2     		uxth	r1, r2
 162 0012 0E4A     		ldr	r2, .L6+4
 163 0014 1180     		strh	r1, [r2]	@ movhi
 164 0016 1A46     		mov	r2, r3
 165 0018 0021     		movs	r1, #0
 166 001a 0B48     		ldr	r0, .L6
 167 001c FFF7FEFF 		bl	FTM_SetCounter
  26:../source/FTM.c **** 	GPIO_Toggle(PTC, 1 << 8);			  //GPIO pin PTC8
 168              		.loc 2 26 2
 169 0020 4FF48071 		mov	r1, #256
 170 0024 0A48     		ldr	r0, .L6+8
 171 0026 FFF7FEFF 		bl	GPIO_Toggle
  27:../source/FTM.c **** 	PWM_duty %= PWM_modulus;
 172              		.loc 2 27 11
 173 002a 084B     		ldr	r3, .L6+4
 174 002c 1B88     		ldrh	r3, [r3]
 175 002e 094A     		ldr	r2, .L6+12
 176 0030 1288     		ldrh	r2, [r2]
 177 0032 B3FBF2F1 		udiv	r1, r3, r2
 178 0036 02FB01F2 		mul	r2, r2, r1
 179 003a 9B1A     		subs	r3, r3, r2
 180 003c 9AB2     		uxth	r2, r3
 181 003e 034B     		ldr	r3, .L6+4
 182 0040 1A80     		strh	r2, [r3]	@ movhi
  28:../source/FTM.c **** }
 183              		.loc 2 28 1
 184 0042 00BF     		nop
 185 0044 80BD     		pop	{r7, pc}
 186              	.L7:
 187 0046 00BF     		.align	2
 188              	.L6:
 189 0048 00800340 		.word	1073971200
 190 004c 00000000 		.word	PWM_duty
 191 0050 80F00F40 		.word	1074786432
 192 0054 00000000 		.word	PWM_modulus
 193              		.cfi_endproc
 194              	.LFE124:
 196              		.section	.text.FTM_Init,"ax",%progbits
 197              		.align	1
 198              		.global	FTM_Init
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 202              		.fpu fpv4-sp-d16
 204              	FTM_Init:
 205              	.LFB125:
  29:../source/FTM.c **** 
  30:../source/FTM.c **** 
  31:../source/FTM.c **** void FTM_Init (void)
  32:../source/FTM.c **** {
 206              		.loc 2 32 1
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 1, uses_anonymous_args = 0
 210 0000 80B5     		push	{r7, lr}
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 7, -8
 213              		.cfi_offset 14, -4
 214 0002 00AF     		add	r7, sp, #0
 215              		.cfi_def_cfa_register 7
  33:../source/FTM.c **** 	SIM->SCGC6 |= SIM_SCGC6_FTM0_MASK;
 216              		.loc 2 33 13
 217 0004 2F4B     		ldr	r3, .L9
 218 0006 03F58153 		add	r3, r3, #4128
 219 000a 1C33     		adds	r3, r3, #28
 220 000c 1B68     		ldr	r3, [r3]
 221 000e 2D49     		ldr	r1, .L9
 222 0010 43F08072 		orr	r2, r3, #16777216
 223 0014 01F58153 		add	r3, r1, #4128
 224 0018 1C33     		adds	r3, r3, #28
 225 001a 1A60     		str	r2, [r3]
  34:../source/FTM.c **** 	SIM->SCGC6 |= SIM_SCGC6_FTM1_MASK;
 226              		.loc 2 34 13
 227 001c 294B     		ldr	r3, .L9
 228 001e 03F58153 		add	r3, r3, #4128
 229 0022 1C33     		adds	r3, r3, #28
 230 0024 1B68     		ldr	r3, [r3]
 231 0026 2749     		ldr	r1, .L9
 232 0028 43F00072 		orr	r2, r3, #33554432
 233 002c 01F58153 		add	r3, r1, #4128
 234 0030 1C33     		adds	r3, r3, #28
 235 0032 1A60     		str	r2, [r3]
  35:../source/FTM.c **** 	SIM->SCGC6 |= SIM_SCGC6_FTM2_MASK;
 236              		.loc 2 35 13
 237 0034 234B     		ldr	r3, .L9
 238 0036 03F58153 		add	r3, r3, #4128
 239 003a 1C33     		adds	r3, r3, #28
 240 003c 1B68     		ldr	r3, [r3]
 241 003e 2149     		ldr	r1, .L9
 242 0040 43F08062 		orr	r2, r3, #67108864
 243 0044 01F58153 		add	r3, r1, #4128
 244 0048 1C33     		adds	r3, r3, #28
 245 004a 1A60     		str	r2, [r3]
  36:../source/FTM.c **** 	SIM->SCGC3 |= SIM_SCGC3_FTM2_MASK;
 246              		.loc 2 36 13
 247 004c 1D4B     		ldr	r3, .L9
 248 004e 03F58153 		add	r3, r3, #4128
 249 0052 1033     		adds	r3, r3, #16
 250 0054 1B68     		ldr	r3, [r3]
 251 0056 1B49     		ldr	r1, .L9
 252 0058 43F08072 		orr	r2, r3, #16777216
 253 005c 01F58153 		add	r3, r1, #4128
 254 0060 1033     		adds	r3, r3, #16
 255 0062 1A60     		str	r2, [r3]
  37:../source/FTM.c **** 	SIM->SCGC3 |= SIM_SCGC3_FTM3_MASK;
 256              		.loc 2 37 13
 257 0064 174B     		ldr	r3, .L9
 258 0066 03F58153 		add	r3, r3, #4128
 259 006a 1033     		adds	r3, r3, #16
 260 006c 1B68     		ldr	r3, [r3]
 261 006e 1549     		ldr	r1, .L9
 262 0070 43F00072 		orr	r2, r3, #33554432
 263 0074 01F58153 		add	r3, r1, #4128
 264 0078 1033     		adds	r3, r3, #16
 265 007a 1A60     		str	r2, [r3]
  38:../source/FTM.c **** 
  39:../source/FTM.c **** 	NVIC_EnableIRQ(FTM0_IRQn);
 266              		.loc 2 39 2
 267 007c 2A20     		movs	r0, #42
 268 007e FFF7FEFF 		bl	NVIC_EnableIRQ
  40:../source/FTM.c **** 	NVIC_EnableIRQ(FTM1_IRQn);
 269              		.loc 2 40 2
 270 0082 2B20     		movs	r0, #43
 271 0084 FFF7FEFF 		bl	NVIC_EnableIRQ
  41:../source/FTM.c **** 	NVIC_EnableIRQ(FTM2_IRQn);
 272              		.loc 2 41 2
 273 0088 2C20     		movs	r0, #44
 274 008a FFF7FEFF 		bl	NVIC_EnableIRQ
  42:../source/FTM.c **** 	NVIC_EnableIRQ(FTM3_IRQn);
 275              		.loc 2 42 2
 276 008e 4720     		movs	r0, #71
 277 0090 FFF7FEFF 		bl	NVIC_EnableIRQ
  43:../source/FTM.c **** 
  44:../source/FTM.c **** 	FTM0->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 278              		.loc 2 44 6
 279 0094 0C4B     		ldr	r3, .L9+4
 280              		.loc 2 44 16
 281 0096 40F20F22 		movw	r2, #527
 282 009a C3F89820 		str	r2, [r3, #152]
  45:../source/FTM.c **** 	FTM1->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 283              		.loc 2 45 6
 284 009e 0B4B     		ldr	r3, .L9+8
 285              		.loc 2 45 16
 286 00a0 40F20F22 		movw	r2, #527
 287 00a4 C3F89820 		str	r2, [r3, #152]
  46:../source/FTM.c **** 	FTM2->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 288              		.loc 2 46 6
 289 00a8 094B     		ldr	r3, .L9+12
 290              		.loc 2 46 16
 291 00aa 40F20F22 		movw	r2, #527
 292 00ae C3F89820 		str	r2, [r3, #152]
  47:../source/FTM.c **** 	FTM3->PWMLOAD = FTM_PWMLOAD_LDOK_MASK | 0x0F;
 293              		.loc 2 47 6
 294 00b2 084B     		ldr	r3, .L9+16
 295              		.loc 2 47 16
 296 00b4 40F20F22 		movw	r2, #527
 297 00b8 C3F89820 		str	r2, [r3, #152]
  48:../source/FTM.c **** 
  49:../source/FTM.c **** 	/*
  50:../source/FTM.c **** 	 * TO DO
  51:../source/FTM.c **** 	 */
  52:../source/FTM.c **** 
  53:../source/FTM.c **** 	PWM_Init();
 298              		.loc 2 53 2
 299 00bc FFF7FEFF 		bl	PWM_Init
  54:../source/FTM.c **** }
 300              		.loc 2 54 1
 301 00c0 00BF     		nop
 302 00c2 80BD     		pop	{r7, pc}
 303              	.L10:
 304              		.align	2
 305              	.L9:
 306 00c4 00700440 		.word	1074032640
 307 00c8 00800340 		.word	1073971200
 308 00cc 00900340 		.word	1073975296
 309 00d0 00A00340 		.word	1073979392
 310 00d4 00900B40 		.word	1074499584
 311              		.cfi_endproc
 312              	.LFE125:
 314              		.section	.text.PWM_Init,"ax",%progbits
 315              		.align	1
 316              		.global	PWM_Init
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 320              		.fpu fpv4-sp-d16
 322              	PWM_Init:
 323              	.LFB126:
  55:../source/FTM.c **** 
  56:../source/FTM.c **** /// FTM PWM Example
  57:../source/FTM.c **** 
  58:../source/FTM.c **** // To Test Connect PC9(IC)-PC8(GPIO)
  59:../source/FTM.c **** // or PC9(IC)-PC1(OC)
  60:../source/FTM.c **** 
  61:../source/FTM.c **** void PWM_Init (void)
  62:../source/FTM.c **** {
 324              		.loc 2 62 1
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 8
 327              		@ frame_needed = 1, uses_anonymous_args = 0
 328 0000 80B5     		push	{r7, lr}
 329              		.cfi_def_cfa_offset 8
 330              		.cfi_offset 7, -8
 331              		.cfi_offset 14, -4
 332 0002 82B0     		sub	sp, sp, #8
 333              		.cfi_def_cfa_offset 16
 334 0004 00AF     		add	r7, sp, #0
 335              		.cfi_def_cfa_register 7
  63:../source/FTM.c **** 
  64:../source/FTM.c **** 	// PTC 1 as PWM
  65:../source/FTM.c **** 		PCRstr UserPCR;
  66:../source/FTM.c **** 
  67:../source/FTM.c **** 		UserPCR.PCR=false;			// Default All false, Set only those needed
 336              		.loc 2 67 14
 337 0006 0023     		movs	r3, #0
 338 0008 7B60     		str	r3, [r7, #4]
  68:../source/FTM.c **** 
  69:../source/FTM.c **** 		UserPCR.FIELD.DSE=true;
 339              		.loc 2 69 20
 340 000a 3B79     		ldrb	r3, [r7, #4]
 341 000c 43F04003 		orr	r3, r3, #64
 342 0010 3B71     		strb	r3, [r7, #4]
  70:../source/FTM.c **** 		UserPCR.FIELD.MUX=PORT_mAlt4;
 343              		.loc 2 70 20
 344 0012 7B79     		ldrb	r3, [r7, #5]
 345 0014 0422     		movs	r2, #4
 346 0016 62F30203 		bfi	r3, r2, #0, #3
 347 001a 7B71     		strb	r3, [r7, #5]
  71:../source/FTM.c **** 		UserPCR.FIELD.IRQC=PORT_eDisabled;
 348              		.loc 2 71 21
 349 001c BB79     		ldrb	r3, [r7, #6]
 350 001e 6FF30303 		bfc	r3, #0, #4
 351 0022 BB71     		strb	r3, [r7, #6]
  72:../source/FTM.c **** 
  73:../source/FTM.c **** 		PORT_Configure2 (PORTC,1,UserPCR);
 352              		.loc 2 73 3
 353 0024 7A68     		ldr	r2, [r7, #4]
 354 0026 0121     		movs	r1, #1
 355 0028 2148     		ldr	r0, .L12
 356 002a FFF7FEFF 		bl	PORT_Configure2
  74:../source/FTM.c **** 
  75:../source/FTM.c **** 	// PTC 8 as GPIO
  76:../source/FTM.c **** 		UserPCR.PCR=false;			// Default All false, Set only those needed
 357              		.loc 2 76 14
 358 002e 0023     		movs	r3, #0
 359 0030 7B60     		str	r3, [r7, #4]
  77:../source/FTM.c **** 
  78:../source/FTM.c **** 		UserPCR.FIELD.DSE=true;
 360              		.loc 2 78 20
 361 0032 3B79     		ldrb	r3, [r7, #4]
 362 0034 43F04003 		orr	r3, r3, #64
 363 0038 3B71     		strb	r3, [r7, #4]
  79:../source/FTM.c **** 		UserPCR.FIELD.MUX=PORT_mGPIO;
 364              		.loc 2 79 20
 365 003a 7B79     		ldrb	r3, [r7, #5]
 366 003c 0122     		movs	r2, #1
 367 003e 62F30203 		bfi	r3, r2, #0, #3
 368 0042 7B71     		strb	r3, [r7, #5]
  80:../source/FTM.c **** 		UserPCR.FIELD.IRQC=PORT_eDisabled;
 369              		.loc 2 80 21
 370 0044 BB79     		ldrb	r3, [r7, #6]
 371 0046 6FF30303 		bfc	r3, #0, #4
 372 004a BB71     		strb	r3, [r7, #6]
  81:../source/FTM.c **** 
  82:../source/FTM.c **** 		PORT_Configure2 (PORTC,8,UserPCR);
 373              		.loc 2 82 3
 374 004c 7A68     		ldr	r2, [r7, #4]
 375 004e 0821     		movs	r1, #8
 376 0050 1748     		ldr	r0, .L12
 377 0052 FFF7FEFF 		bl	PORT_Configure2
  83:../source/FTM.c **** 
  84:../source/FTM.c **** 		GPIO_SetDirection(PTC, 8, GPIO__OUT);
 378              		.loc 2 84 3
 379 0056 4FF0FF32 		mov	r2, #-1
 380 005a 0821     		movs	r1, #8
 381 005c 1548     		ldr	r0, .L12+4
 382 005e FFF7FEFF 		bl	GPIO_SetDirection
  85:../source/FTM.c **** 
  86:../source/FTM.c **** 
  87:../source/FTM.c **** 
  88:../source/FTM.c **** 
  89:../source/FTM.c **** 
  90:../source/FTM.c **** 	FTM_SetPrescaler(FTM0, FTM_PSC_x32);
 383              		.loc 2 90 2
 384 0062 0521     		movs	r1, #5
 385 0064 1448     		ldr	r0, .L12+8
 386 0066 FFF7FEFF 		bl	FTM_SetPrescaler
  91:../source/FTM.c **** 	FTM_SetModulus(FTM0, PWM_modulus);
 387              		.loc 2 91 2
 388 006a 144B     		ldr	r3, .L12+12
 389 006c 1B88     		ldrh	r3, [r3]
 390 006e 1946     		mov	r1, r3
 391 0070 1148     		ldr	r0, .L12+8
 392 0072 FFF7FEFF 		bl	FTM_SetModulus
  92:../source/FTM.c **** 	FTM_SetOverflowMode(FTM0, true);
 393              		.loc 2 92 2
 394 0076 0121     		movs	r1, #1
 395 0078 0F48     		ldr	r0, .L12+8
 396 007a FFF7FEFF 		bl	FTM_SetOverflowMode
  93:../source/FTM.c **** 	FTM_SetWorkingMode(FTM0, 0, FTM_mPulseWidthModulation);			// MSA  / B
 397              		.loc 2 93 2
 398 007e 0222     		movs	r2, #2
 399 0080 0021     		movs	r1, #0
 400 0082 0D48     		ldr	r0, .L12+8
 401 0084 FFF7FEFF 		bl	FTM_SetWorkingMode
  94:../source/FTM.c **** 	FTM_SetPulseWidthModulationLogic(FTM0, 0, FTM_lAssertedHigh);   // ELSA / B
 402              		.loc 2 94 2
 403 0088 0222     		movs	r2, #2
 404 008a 0021     		movs	r1, #0
 405 008c 0A48     		ldr	r0, .L12+8
 406 008e FFF7FEFF 		bl	FTM_SetPulseWidthModulationLogic
  95:../source/FTM.c **** 	FTM_SetCounter(FTM0, 0, PWM_duty);
 407              		.loc 2 95 2
 408 0092 0B4B     		ldr	r3, .L12+16
 409 0094 1B88     		ldrh	r3, [r3]
 410 0096 1A46     		mov	r2, r3
 411 0098 0021     		movs	r1, #0
 412 009a 0748     		ldr	r0, .L12+8
 413 009c FFF7FEFF 		bl	FTM_SetCounter
  96:../source/FTM.c **** 	FTM_StartClock(FTM0);
 414              		.loc 2 96 2
 415 00a0 0548     		ldr	r0, .L12+8
 416 00a2 FFF7FEFF 		bl	FTM_StartClock
  97:../source/FTM.c **** }
 417              		.loc 2 97 1
 418 00a6 00BF     		nop
 419 00a8 0837     		adds	r7, r7, #8
 420              		.cfi_def_cfa_offset 8
 421 00aa BD46     		mov	sp, r7
 422              		.cfi_def_cfa_register 13
 423              		@ sp needed
 424 00ac 80BD     		pop	{r7, pc}
 425              	.L13:
 426 00ae 00BF     		.align	2
 427              	.L12:
 428 00b0 00B00440 		.word	1074049024
 429 00b4 80F00F40 		.word	1074786432
 430 00b8 00800340 		.word	1073971200
 431 00bc 00000000 		.word	PWM_modulus
 432 00c0 00000000 		.word	PWM_duty
 433              		.cfi_endproc
 434              	.LFE126:
 436              		.section	.text.FTM_SetPrescaler,"ax",%progbits
 437              		.align	1
 438              		.global	FTM_SetPrescaler
 439              		.syntax unified
 440              		.thumb
 441              		.thumb_func
 442              		.fpu fpv4-sp-d16
 444              	FTM_SetPrescaler:
 445              	.LFB127:
  98:../source/FTM.c **** 
  99:../source/FTM.c **** 
 100:../source/FTM.c **** 
 101:../source/FTM.c **** 
 102:../source/FTM.c **** // Setters
 103:../source/FTM.c **** 
 104:../source/FTM.c **** void FTM_SetPrescaler (FTM_t ftm, FTM_Prescal_t data)
 105:../source/FTM.c **** {
 446              		.loc 2 105 1
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 8
 449              		@ frame_needed = 1, uses_anonymous_args = 0
 450              		@ link register save eliminated.
 451 0000 80B4     		push	{r7}
 452              		.cfi_def_cfa_offset 4
 453              		.cfi_offset 7, -4
 454 0002 83B0     		sub	sp, sp, #12
 455              		.cfi_def_cfa_offset 16
 456 0004 00AF     		add	r7, sp, #0
 457              		.cfi_def_cfa_register 7
 458 0006 7860     		str	r0, [r7, #4]
 459 0008 0B46     		mov	r3, r1
 460 000a FB70     		strb	r3, [r7, #3]
 106:../source/FTM.c **** 	ftm->SC = (ftm->SC & ~FTM_SC_PS_MASK) | FTM_SC_PS(data);
 461              		.loc 2 106 16
 462 000c 7B68     		ldr	r3, [r7, #4]
 463 000e 1B68     		ldr	r3, [r3]
 464              		.loc 2 106 21
 465 0010 23F00702 		bic	r2, r3, #7
 466              		.loc 2 106 42
 467 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 468 0016 03F00703 		and	r3, r3, #7
 469              		.loc 2 106 40
 470 001a 1A43     		orrs	r2, r2, r3
 471              		.loc 2 106 10
 472 001c 7B68     		ldr	r3, [r7, #4]
 473 001e 1A60     		str	r2, [r3]
 107:../source/FTM.c **** }
 474              		.loc 2 107 1
 475 0020 00BF     		nop
 476 0022 0C37     		adds	r7, r7, #12
 477              		.cfi_def_cfa_offset 4
 478 0024 BD46     		mov	sp, r7
 479              		.cfi_def_cfa_register 13
 480              		@ sp needed
 481 0026 5DF8047B 		ldr	r7, [sp], #4
 482              		.cfi_restore 7
 483              		.cfi_def_cfa_offset 0
 484 002a 7047     		bx	lr
 485              		.cfi_endproc
 486              	.LFE127:
 488              		.section	.text.FTM_SetModulus,"ax",%progbits
 489              		.align	1
 490              		.global	FTM_SetModulus
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 494              		.fpu fpv4-sp-d16
 496              	FTM_SetModulus:
 497              	.LFB128:
 108:../source/FTM.c **** 
 109:../source/FTM.c **** void FTM_SetModulus (FTM_t ftm, FTMData_t data)
 110:../source/FTM.c **** {
 498              		.loc 2 110 1
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 8
 501              		@ frame_needed = 1, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 503 0000 80B4     		push	{r7}
 504              		.cfi_def_cfa_offset 4
 505              		.cfi_offset 7, -4
 506 0002 83B0     		sub	sp, sp, #12
 507              		.cfi_def_cfa_offset 16
 508 0004 00AF     		add	r7, sp, #0
 509              		.cfi_def_cfa_register 7
 510 0006 7860     		str	r0, [r7, #4]
 511 0008 0B46     		mov	r3, r1
 512 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 111:../source/FTM.c **** 	ftm->CNTIN = 0X00;
 513              		.loc 2 111 13
 514 000c 7B68     		ldr	r3, [r7, #4]
 515 000e 0022     		movs	r2, #0
 516 0010 DA64     		str	r2, [r3, #76]
 112:../source/FTM.c **** 	ftm->CNT = 0X00;
 517              		.loc 2 112 11
 518 0012 7B68     		ldr	r3, [r7, #4]
 519 0014 0022     		movs	r2, #0
 520 0016 5A60     		str	r2, [r3, #4]
 113:../source/FTM.c **** 	ftm->MOD = FTM_MOD_MOD(data);
 521              		.loc 2 113 13
 522 0018 7A88     		ldrh	r2, [r7, #2]
 523              		.loc 2 113 11
 524 001a 7B68     		ldr	r3, [r7, #4]
 525 001c 9A60     		str	r2, [r3, #8]
 114:../source/FTM.c **** }
 526              		.loc 2 114 1
 527 001e 00BF     		nop
 528 0020 0C37     		adds	r7, r7, #12
 529              		.cfi_def_cfa_offset 4
 530 0022 BD46     		mov	sp, r7
 531              		.cfi_def_cfa_register 13
 532              		@ sp needed
 533 0024 5DF8047B 		ldr	r7, [sp], #4
 534              		.cfi_restore 7
 535              		.cfi_def_cfa_offset 0
 536 0028 7047     		bx	lr
 537              		.cfi_endproc
 538              	.LFE128:
 540              		.section	.text.FTM_GetModulus,"ax",%progbits
 541              		.align	1
 542              		.global	FTM_GetModulus
 543              		.syntax unified
 544              		.thumb
 545              		.thumb_func
 546              		.fpu fpv4-sp-d16
 548              	FTM_GetModulus:
 549              	.LFB129:
 115:../source/FTM.c **** 
 116:../source/FTM.c **** FTMData_t FTM_GetModulus (FTM_t ftm)
 117:../source/FTM.c **** {
 550              		.loc 2 117 1
 551              		.cfi_startproc
 552              		@ args = 0, pretend = 0, frame = 8
 553              		@ frame_needed = 1, uses_anonymous_args = 0
 554              		@ link register save eliminated.
 555 0000 80B4     		push	{r7}
 556              		.cfi_def_cfa_offset 4
 557              		.cfi_offset 7, -4
 558 0002 83B0     		sub	sp, sp, #12
 559              		.cfi_def_cfa_offset 16
 560 0004 00AF     		add	r7, sp, #0
 561              		.cfi_def_cfa_register 7
 562 0006 7860     		str	r0, [r7, #4]
 118:../source/FTM.c **** 	return ftm->MOD & FTM_MOD_MOD_MASK;
 563              		.loc 2 118 12
 564 0008 7B68     		ldr	r3, [r7, #4]
 565 000a 9B68     		ldr	r3, [r3, #8]
 566              		.loc 2 118 18
 567 000c 9BB2     		uxth	r3, r3
 119:../source/FTM.c **** }
 568              		.loc 2 119 1
 569 000e 1846     		mov	r0, r3
 570 0010 0C37     		adds	r7, r7, #12
 571              		.cfi_def_cfa_offset 4
 572 0012 BD46     		mov	sp, r7
 573              		.cfi_def_cfa_register 13
 574              		@ sp needed
 575 0014 5DF8047B 		ldr	r7, [sp], #4
 576              		.cfi_restore 7
 577              		.cfi_def_cfa_offset 0
 578 0018 7047     		bx	lr
 579              		.cfi_endproc
 580              	.LFE129:
 582              		.section	.text.FTM_StartClock,"ax",%progbits
 583              		.align	1
 584              		.global	FTM_StartClock
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 588              		.fpu fpv4-sp-d16
 590              	FTM_StartClock:
 591              	.LFB130:
 120:../source/FTM.c **** 
 121:../source/FTM.c **** void FTM_StartClock (FTM_t ftm)
 122:../source/FTM.c **** {
 592              		.loc 2 122 1
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 8
 595              		@ frame_needed = 1, uses_anonymous_args = 0
 596              		@ link register save eliminated.
 597 0000 80B4     		push	{r7}
 598              		.cfi_def_cfa_offset 4
 599              		.cfi_offset 7, -4
 600 0002 83B0     		sub	sp, sp, #12
 601              		.cfi_def_cfa_offset 16
 602 0004 00AF     		add	r7, sp, #0
 603              		.cfi_def_cfa_register 7
 604 0006 7860     		str	r0, [r7, #4]
 123:../source/FTM.c **** 	ftm->SC |= FTM_SC_CLKS(0x01);
 605              		.loc 2 123 10
 606 0008 7B68     		ldr	r3, [r7, #4]
 607 000a 1B68     		ldr	r3, [r3]
 608 000c 43F00802 		orr	r2, r3, #8
 609 0010 7B68     		ldr	r3, [r7, #4]
 610 0012 1A60     		str	r2, [r3]
 124:../source/FTM.c **** }
 611              		.loc 2 124 1
 612 0014 00BF     		nop
 613 0016 0C37     		adds	r7, r7, #12
 614              		.cfi_def_cfa_offset 4
 615 0018 BD46     		mov	sp, r7
 616              		.cfi_def_cfa_register 13
 617              		@ sp needed
 618 001a 5DF8047B 		ldr	r7, [sp], #4
 619              		.cfi_restore 7
 620              		.cfi_def_cfa_offset 0
 621 001e 7047     		bx	lr
 622              		.cfi_endproc
 623              	.LFE130:
 625              		.section	.text.FTM_StopClock,"ax",%progbits
 626              		.align	1
 627              		.global	FTM_StopClock
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 631              		.fpu fpv4-sp-d16
 633              	FTM_StopClock:
 634              	.LFB131:
 125:../source/FTM.c **** 
 126:../source/FTM.c **** void FTM_StopClock (FTM_t ftm)
 127:../source/FTM.c **** {
 635              		.loc 2 127 1
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 8
 638              		@ frame_needed = 1, uses_anonymous_args = 0
 639              		@ link register save eliminated.
 640 0000 80B4     		push	{r7}
 641              		.cfi_def_cfa_offset 4
 642              		.cfi_offset 7, -4
 643 0002 83B0     		sub	sp, sp, #12
 644              		.cfi_def_cfa_offset 16
 645 0004 00AF     		add	r7, sp, #0
 646              		.cfi_def_cfa_register 7
 647 0006 7860     		str	r0, [r7, #4]
 128:../source/FTM.c **** 	ftm->SC &= ~FTM_SC_CLKS(0x01);
 648              		.loc 2 128 10
 649 0008 7B68     		ldr	r3, [r7, #4]
 650 000a 1B68     		ldr	r3, [r3]
 651 000c 23F00802 		bic	r2, r3, #8
 652 0010 7B68     		ldr	r3, [r7, #4]
 653 0012 1A60     		str	r2, [r3]
 129:../source/FTM.c **** }
 654              		.loc 2 129 1
 655 0014 00BF     		nop
 656 0016 0C37     		adds	r7, r7, #12
 657              		.cfi_def_cfa_offset 4
 658 0018 BD46     		mov	sp, r7
 659              		.cfi_def_cfa_register 13
 660              		@ sp needed
 661 001a 5DF8047B 		ldr	r7, [sp], #4
 662              		.cfi_restore 7
 663              		.cfi_def_cfa_offset 0
 664 001e 7047     		bx	lr
 665              		.cfi_endproc
 666              	.LFE131:
 668              		.section	.text.FTM_SetOverflowMode,"ax",%progbits
 669              		.align	1
 670              		.global	FTM_SetOverflowMode
 671              		.syntax unified
 672              		.thumb
 673              		.thumb_func
 674              		.fpu fpv4-sp-d16
 676              	FTM_SetOverflowMode:
 677              	.LFB132:
 130:../source/FTM.c **** 
 131:../source/FTM.c **** void FTM_SetOverflowMode (FTM_t ftm, bool mode)
 132:../source/FTM.c **** {
 678              		.loc 2 132 1
 679              		.cfi_startproc
 680              		@ args = 0, pretend = 0, frame = 8
 681              		@ frame_needed = 1, uses_anonymous_args = 0
 682              		@ link register save eliminated.
 683 0000 80B4     		push	{r7}
 684              		.cfi_def_cfa_offset 4
 685              		.cfi_offset 7, -4
 686 0002 83B0     		sub	sp, sp, #12
 687              		.cfi_def_cfa_offset 16
 688 0004 00AF     		add	r7, sp, #0
 689              		.cfi_def_cfa_register 7
 690 0006 7860     		str	r0, [r7, #4]
 691 0008 0B46     		mov	r3, r1
 692 000a FB70     		strb	r3, [r7, #3]
 133:../source/FTM.c **** 	ftm->SC = (ftm->SC & ~FTM_SC_TOIE_MASK) | FTM_SC_TOIE(mode);
 693              		.loc 2 133 16
 694 000c 7B68     		ldr	r3, [r7, #4]
 695 000e 1B68     		ldr	r3, [r3]
 696              		.loc 2 133 21
 697 0010 23F04002 		bic	r2, r3, #64
 698              		.loc 2 133 44
 699 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 700 0016 9B01     		lsls	r3, r3, #6
 701 0018 03F04003 		and	r3, r3, #64
 702              		.loc 2 133 42
 703 001c 1A43     		orrs	r2, r2, r3
 704              		.loc 2 133 10
 705 001e 7B68     		ldr	r3, [r7, #4]
 706 0020 1A60     		str	r2, [r3]
 134:../source/FTM.c **** }
 707              		.loc 2 134 1
 708 0022 00BF     		nop
 709 0024 0C37     		adds	r7, r7, #12
 710              		.cfi_def_cfa_offset 4
 711 0026 BD46     		mov	sp, r7
 712              		.cfi_def_cfa_register 13
 713              		@ sp needed
 714 0028 5DF8047B 		ldr	r7, [sp], #4
 715              		.cfi_restore 7
 716              		.cfi_def_cfa_offset 0
 717 002c 7047     		bx	lr
 718              		.cfi_endproc
 719              	.LFE132:
 721              		.section	.text.FTM_IsOverflowPending,"ax",%progbits
 722              		.align	1
 723              		.global	FTM_IsOverflowPending
 724              		.syntax unified
 725              		.thumb
 726              		.thumb_func
 727              		.fpu fpv4-sp-d16
 729              	FTM_IsOverflowPending:
 730              	.LFB133:
 135:../source/FTM.c **** 
 136:../source/FTM.c **** bool FTM_IsOverflowPending (FTM_t ftm)
 137:../source/FTM.c **** {
 731              		.loc 2 137 1
 732              		.cfi_startproc
 733              		@ args = 0, pretend = 0, frame = 8
 734              		@ frame_needed = 1, uses_anonymous_args = 0
 735              		@ link register save eliminated.
 736 0000 80B4     		push	{r7}
 737              		.cfi_def_cfa_offset 4
 738              		.cfi_offset 7, -4
 739 0002 83B0     		sub	sp, sp, #12
 740              		.cfi_def_cfa_offset 16
 741 0004 00AF     		add	r7, sp, #0
 742              		.cfi_def_cfa_register 7
 743 0006 7860     		str	r0, [r7, #4]
 138:../source/FTM.c **** 	return ftm->SC & FTM_SC_TOF_MASK;
 744              		.loc 2 138 12
 745 0008 7B68     		ldr	r3, [r7, #4]
 746 000a 1B68     		ldr	r3, [r3]
 747              		.loc 2 138 17
 748 000c 03F08003 		and	r3, r3, #128
 749 0010 002B     		cmp	r3, #0
 750 0012 14BF     		ite	ne
 751 0014 0123     		movne	r3, #1
 752 0016 0023     		moveq	r3, #0
 753 0018 DBB2     		uxtb	r3, r3
 139:../source/FTM.c **** }
 754              		.loc 2 139 1
 755 001a 1846     		mov	r0, r3
 756 001c 0C37     		adds	r7, r7, #12
 757              		.cfi_def_cfa_offset 4
 758 001e BD46     		mov	sp, r7
 759              		.cfi_def_cfa_register 13
 760              		@ sp needed
 761 0020 5DF8047B 		ldr	r7, [sp], #4
 762              		.cfi_restore 7
 763              		.cfi_def_cfa_offset 0
 764 0024 7047     		bx	lr
 765              		.cfi_endproc
 766              	.LFE133:
 768              		.section	.text.FTM_ClearOverflowFlag,"ax",%progbits
 769              		.align	1
 770              		.global	FTM_ClearOverflowFlag
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 774              		.fpu fpv4-sp-d16
 776              	FTM_ClearOverflowFlag:
 777              	.LFB134:
 140:../source/FTM.c **** 
 141:../source/FTM.c **** void FTM_ClearOverflowFlag (FTM_t ftm)
 142:../source/FTM.c **** {
 778              		.loc 2 142 1
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 8
 781              		@ frame_needed = 1, uses_anonymous_args = 0
 782              		@ link register save eliminated.
 783 0000 80B4     		push	{r7}
 784              		.cfi_def_cfa_offset 4
 785              		.cfi_offset 7, -4
 786 0002 83B0     		sub	sp, sp, #12
 787              		.cfi_def_cfa_offset 16
 788 0004 00AF     		add	r7, sp, #0
 789              		.cfi_def_cfa_register 7
 790 0006 7860     		str	r0, [r7, #4]
 143:../source/FTM.c **** 	ftm->SC &= ~FTM_SC_TOF_MASK;
 791              		.loc 2 143 10
 792 0008 7B68     		ldr	r3, [r7, #4]
 793 000a 1B68     		ldr	r3, [r3]
 794 000c 23F08002 		bic	r2, r3, #128
 795 0010 7B68     		ldr	r3, [r7, #4]
 796 0012 1A60     		str	r2, [r3]
 144:../source/FTM.c **** }
 797              		.loc 2 144 1
 798 0014 00BF     		nop
 799 0016 0C37     		adds	r7, r7, #12
 800              		.cfi_def_cfa_offset 4
 801 0018 BD46     		mov	sp, r7
 802              		.cfi_def_cfa_register 13
 803              		@ sp needed
 804 001a 5DF8047B 		ldr	r7, [sp], #4
 805              		.cfi_restore 7
 806              		.cfi_def_cfa_offset 0
 807 001e 7047     		bx	lr
 808              		.cfi_endproc
 809              	.LFE134:
 811              		.section	.text.FTM_SetWorkingMode,"ax",%progbits
 812              		.align	1
 813              		.global	FTM_SetWorkingMode
 814              		.syntax unified
 815              		.thumb
 816              		.thumb_func
 817              		.fpu fpv4-sp-d16
 819              	FTM_SetWorkingMode:
 820              	.LFB135:
 145:../source/FTM.c **** 
 146:../source/FTM.c **** void FTM_SetWorkingMode (FTM_t ftm, FTMChannel_t channel, FTMMode_t mode)
 147:../source/FTM.c **** {
 821              		.loc 2 147 1
 822              		.cfi_startproc
 823              		@ args = 0, pretend = 0, frame = 16
 824              		@ frame_needed = 1, uses_anonymous_args = 0
 825              		@ link register save eliminated.
 826 0000 80B4     		push	{r7}
 827              		.cfi_def_cfa_offset 4
 828              		.cfi_offset 7, -4
 829 0002 85B0     		sub	sp, sp, #20
 830              		.cfi_def_cfa_offset 24
 831 0004 00AF     		add	r7, sp, #0
 832              		.cfi_def_cfa_register 7
 833 0006 F860     		str	r0, [r7, #12]
 834 0008 B960     		str	r1, [r7, #8]
 835 000a 1346     		mov	r3, r2
 836 000c FB71     		strb	r3, [r7, #7]
 148:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MA
 837              		.loc 2 148 55
 838 000e FA68     		ldr	r2, [r7, #12]
 839 0010 BB68     		ldr	r3, [r7, #8]
 840 0012 0133     		adds	r3, r3, #1
 841 0014 DB00     		lsls	r3, r3, #3
 842 0016 1344     		add	r3, r3, r2
 843 0018 5B68     		ldr	r3, [r3, #4]
 844              		.loc 2 148 61
 845 001a 23F03002 		bic	r2, r3, #48
 149:../source/FTM.c **** 			                      (FTM_CnSC_MSB((mode >> 1) & 0X01) | FTM_CnSC_MSA((mode >> 0) & 0X01));
 846              		.loc 2 149 27
 847 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 848 0020 5B08     		lsrs	r3, r3, #1
 849 0022 DBB2     		uxtb	r3, r3
 850 0024 5B01     		lsls	r3, r3, #5
 851 0026 03F02001 		and	r1, r3, #32
 852              		.loc 2 149 62
 853 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 854 002c 1B01     		lsls	r3, r3, #4
 855 002e 03F01003 		and	r3, r3, #16
 856              		.loc 2 149 60
 857 0032 0B43     		orrs	r3, r3, r1
 148:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MA
 858              		.loc 2 148 105
 859 0034 1A43     		orrs	r2, r2, r3
 148:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MA
 860              		.loc 2 148 30
 861 0036 F968     		ldr	r1, [r7, #12]
 862 0038 BB68     		ldr	r3, [r7, #8]
 863 003a 0133     		adds	r3, r3, #1
 864 003c DB00     		lsls	r3, r3, #3
 865 003e 0B44     		add	r3, r3, r1
 866 0040 5A60     		str	r2, [r3, #4]
 150:../source/FTM.c **** }
 867              		.loc 2 150 1
 868 0042 00BF     		nop
 869 0044 1437     		adds	r7, r7, #20
 870              		.cfi_def_cfa_offset 4
 871 0046 BD46     		mov	sp, r7
 872              		.cfi_def_cfa_register 13
 873              		@ sp needed
 874 0048 5DF8047B 		ldr	r7, [sp], #4
 875              		.cfi_restore 7
 876              		.cfi_def_cfa_offset 0
 877 004c 7047     		bx	lr
 878              		.cfi_endproc
 879              	.LFE135:
 881              		.section	.text.FTM_GetWorkingMode,"ax",%progbits
 882              		.align	1
 883              		.global	FTM_GetWorkingMode
 884              		.syntax unified
 885              		.thumb
 886              		.thumb_func
 887              		.fpu fpv4-sp-d16
 889              	FTM_GetWorkingMode:
 890              	.LFB136:
 151:../source/FTM.c **** 
 152:../source/FTM.c **** FTMMode_t FTM_GetWorkingMode (FTM_t ftm, FTMChannel_t channel)
 153:../source/FTM.c **** {
 891              		.loc 2 153 1
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 8
 894              		@ frame_needed = 1, uses_anonymous_args = 0
 895              		@ link register save eliminated.
 896 0000 80B4     		push	{r7}
 897              		.cfi_def_cfa_offset 4
 898              		.cfi_offset 7, -4
 899 0002 83B0     		sub	sp, sp, #12
 900              		.cfi_def_cfa_offset 16
 901 0004 00AF     		add	r7, sp, #0
 902              		.cfi_def_cfa_register 7
 903 0006 7860     		str	r0, [r7, #4]
 904 0008 3960     		str	r1, [r7]
 154:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_MSB_MASK | FTM_CnSC_MSA_MASK)) >> FTM_CnSC_MSA_SHI
 905              		.loc 2 154 32
 906 000a 7A68     		ldr	r2, [r7, #4]
 907 000c 3B68     		ldr	r3, [r7]
 908 000e 0133     		adds	r3, r3, #1
 909 0010 DB00     		lsls	r3, r3, #3
 910 0012 1344     		add	r3, r3, r2
 911 0014 5B68     		ldr	r3, [r3, #4]
 912              		.loc 2 154 81
 913 0016 1B09     		lsrs	r3, r3, #4
 914 0018 DBB2     		uxtb	r3, r3
 915 001a 03F00303 		and	r3, r3, #3
 916 001e DBB2     		uxtb	r3, r3
 155:../source/FTM.c **** }
 917              		.loc 2 155 1
 918 0020 1846     		mov	r0, r3
 919 0022 0C37     		adds	r7, r7, #12
 920              		.cfi_def_cfa_offset 4
 921 0024 BD46     		mov	sp, r7
 922              		.cfi_def_cfa_register 13
 923              		@ sp needed
 924 0026 5DF8047B 		ldr	r7, [sp], #4
 925              		.cfi_restore 7
 926              		.cfi_def_cfa_offset 0
 927 002a 7047     		bx	lr
 928              		.cfi_endproc
 929              	.LFE136:
 931              		.section	.text.FTM_SetInputCaptureEdge,"ax",%progbits
 932              		.align	1
 933              		.global	FTM_SetInputCaptureEdge
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 937              		.fpu fpv4-sp-d16
 939              	FTM_SetInputCaptureEdge:
 940              	.LFB137:
 156:../source/FTM.c **** 
 157:../source/FTM.c **** void FTM_SetInputCaptureEdge (FTM_t ftm, FTMChannel_t channel, FTMEdge_t edge)
 158:../source/FTM.c **** {
 941              		.loc 2 158 1
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 16
 944              		@ frame_needed = 1, uses_anonymous_args = 0
 945              		@ link register save eliminated.
 946 0000 80B4     		push	{r7}
 947              		.cfi_def_cfa_offset 4
 948              		.cfi_offset 7, -4
 949 0002 85B0     		sub	sp, sp, #20
 950              		.cfi_def_cfa_offset 24
 951 0004 00AF     		add	r7, sp, #0
 952              		.cfi_def_cfa_register 7
 953 0006 F860     		str	r0, [r7, #12]
 954 0008 B960     		str	r1, [r7, #8]
 955 000a 1346     		mov	r3, r2
 956 000c FB71     		strb	r3, [r7, #7]
 159:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 957              		.loc 2 159 55
 958 000e FA68     		ldr	r2, [r7, #12]
 959 0010 BB68     		ldr	r3, [r7, #8]
 960 0012 0133     		adds	r3, r3, #1
 961 0014 DB00     		lsls	r3, r3, #3
 962 0016 1344     		add	r3, r3, r2
 963 0018 5B68     		ldr	r3, [r3, #4]
 964              		.loc 2 159 61
 965 001a 23F00C02 		bic	r2, r3, #12
 160:../source/FTM.c **** 				                  (FTM_CnSC_ELSB((edge >> 1) & 0X01) | FTM_CnSC_ELSA((edge >> 0) & 0X01));
 966              		.loc 2 160 24
 967 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 968 0020 5B08     		lsrs	r3, r3, #1
 969 0022 DBB2     		uxtb	r3, r3
 970 0024 DB00     		lsls	r3, r3, #3
 971 0026 03F00801 		and	r1, r3, #8
 972              		.loc 2 160 60
 973 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 974 002c 9B00     		lsls	r3, r3, #2
 975 002e 03F00403 		and	r3, r3, #4
 976              		.loc 2 160 58
 977 0032 0B43     		orrs	r3, r3, r1
 159:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 978              		.loc 2 159 107
 979 0034 1A43     		orrs	r2, r2, r3
 159:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 980              		.loc 2 159 30
 981 0036 F968     		ldr	r1, [r7, #12]
 982 0038 BB68     		ldr	r3, [r7, #8]
 983 003a 0133     		adds	r3, r3, #1
 984 003c DB00     		lsls	r3, r3, #3
 985 003e 0B44     		add	r3, r3, r1
 986 0040 5A60     		str	r2, [r3, #4]
 161:../source/FTM.c **** }
 987              		.loc 2 161 1
 988 0042 00BF     		nop
 989 0044 1437     		adds	r7, r7, #20
 990              		.cfi_def_cfa_offset 4
 991 0046 BD46     		mov	sp, r7
 992              		.cfi_def_cfa_register 13
 993              		@ sp needed
 994 0048 5DF8047B 		ldr	r7, [sp], #4
 995              		.cfi_restore 7
 996              		.cfi_def_cfa_offset 0
 997 004c 7047     		bx	lr
 998              		.cfi_endproc
 999              	.LFE137:
 1001              		.section	.text.FTM_GetInputCaptureEdge,"ax",%progbits
 1002              		.align	1
 1003              		.global	FTM_GetInputCaptureEdge
 1004              		.syntax unified
 1005              		.thumb
 1006              		.thumb_func
 1007              		.fpu fpv4-sp-d16
 1009              	FTM_GetInputCaptureEdge:
 1010              	.LFB138:
 162:../source/FTM.c **** 
 163:../source/FTM.c **** FTMEdge_t FTM_GetInputCaptureEdge (FTM_t ftm, FTMChannel_t channel)
 164:../source/FTM.c **** {
 1011              		.loc 2 164 1
 1012              		.cfi_startproc
 1013              		@ args = 0, pretend = 0, frame = 8
 1014              		@ frame_needed = 1, uses_anonymous_args = 0
 1015              		@ link register save eliminated.
 1016 0000 80B4     		push	{r7}
 1017              		.cfi_def_cfa_offset 4
 1018              		.cfi_offset 7, -4
 1019 0002 83B0     		sub	sp, sp, #12
 1020              		.cfi_def_cfa_offset 16
 1021 0004 00AF     		add	r7, sp, #0
 1022              		.cfi_def_cfa_register 7
 1023 0006 7860     		str	r0, [r7, #4]
 1024 0008 3960     		str	r1, [r7]
 165:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_MASK)) >> FTM_CnSC_ELSA_
 1025              		.loc 2 165 32
 1026 000a 7A68     		ldr	r2, [r7, #4]
 1027 000c 3B68     		ldr	r3, [r7]
 1028 000e 0133     		adds	r3, r3, #1
 1029 0010 DB00     		lsls	r3, r3, #3
 1030 0012 1344     		add	r3, r3, r2
 1031 0014 5B68     		ldr	r3, [r3, #4]
 1032              		.loc 2 165 83
 1033 0016 9B08     		lsrs	r3, r3, #2
 1034 0018 DBB2     		uxtb	r3, r3
 1035 001a 03F00303 		and	r3, r3, #3
 1036 001e DBB2     		uxtb	r3, r3
 166:../source/FTM.c **** }
 1037              		.loc 2 166 1
 1038 0020 1846     		mov	r0, r3
 1039 0022 0C37     		adds	r7, r7, #12
 1040              		.cfi_def_cfa_offset 4
 1041 0024 BD46     		mov	sp, r7
 1042              		.cfi_def_cfa_register 13
 1043              		@ sp needed
 1044 0026 5DF8047B 		ldr	r7, [sp], #4
 1045              		.cfi_restore 7
 1046              		.cfi_def_cfa_offset 0
 1047 002a 7047     		bx	lr
 1048              		.cfi_endproc
 1049              	.LFE138:
 1051              		.section	.text.FTM_SetOutputCompareEffect,"ax",%progbits
 1052              		.align	1
 1053              		.global	FTM_SetOutputCompareEffect
 1054              		.syntax unified
 1055              		.thumb
 1056              		.thumb_func
 1057              		.fpu fpv4-sp-d16
 1059              	FTM_SetOutputCompareEffect:
 1060              	.LFB139:
 167:../source/FTM.c **** 
 168:../source/FTM.c **** void FTM_SetOutputCompareEffect (FTM_t ftm, FTMChannel_t channel, FTMEffect_t effect)
 169:../source/FTM.c **** {
 1061              		.loc 2 169 1
 1062              		.cfi_startproc
 1063              		@ args = 0, pretend = 0, frame = 16
 1064              		@ frame_needed = 1, uses_anonymous_args = 0
 1065              		@ link register save eliminated.
 1066 0000 80B4     		push	{r7}
 1067              		.cfi_def_cfa_offset 4
 1068              		.cfi_offset 7, -4
 1069 0002 85B0     		sub	sp, sp, #20
 1070              		.cfi_def_cfa_offset 24
 1071 0004 00AF     		add	r7, sp, #0
 1072              		.cfi_def_cfa_register 7
 1073 0006 F860     		str	r0, [r7, #12]
 1074 0008 B960     		str	r1, [r7, #8]
 1075 000a 1346     		mov	r3, r2
 1076 000c FB71     		strb	r3, [r7, #7]
 170:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1077              		.loc 2 170 55
 1078 000e FA68     		ldr	r2, [r7, #12]
 1079 0010 BB68     		ldr	r3, [r7, #8]
 1080 0012 0133     		adds	r3, r3, #1
 1081 0014 DB00     		lsls	r3, r3, #3
 1082 0016 1344     		add	r3, r3, r2
 1083 0018 5B68     		ldr	r3, [r3, #4]
 1084              		.loc 2 170 61
 1085 001a 23F00C02 		bic	r2, r3, #12
 171:../source/FTM.c **** 				                  (FTM_CnSC_ELSB((effect >> 1) & 0X01) | FTM_CnSC_ELSA((effect >> 0) & 0X01));
 1086              		.loc 2 171 24
 1087 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1088 0020 5B08     		lsrs	r3, r3, #1
 1089 0022 DBB2     		uxtb	r3, r3
 1090 0024 DB00     		lsls	r3, r3, #3
 1091 0026 03F00801 		and	r1, r3, #8
 1092              		.loc 2 171 62
 1093 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1094 002c 9B00     		lsls	r3, r3, #2
 1095 002e 03F00403 		and	r3, r3, #4
 1096              		.loc 2 171 60
 1097 0032 0B43     		orrs	r3, r3, r1
 170:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1098              		.loc 2 170 107
 1099 0034 1A43     		orrs	r2, r2, r3
 170:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1100              		.loc 2 170 30
 1101 0036 F968     		ldr	r1, [r7, #12]
 1102 0038 BB68     		ldr	r3, [r7, #8]
 1103 003a 0133     		adds	r3, r3, #1
 1104 003c DB00     		lsls	r3, r3, #3
 1105 003e 0B44     		add	r3, r3, r1
 1106 0040 5A60     		str	r2, [r3, #4]
 172:../source/FTM.c **** }
 1107              		.loc 2 172 1
 1108 0042 00BF     		nop
 1109 0044 1437     		adds	r7, r7, #20
 1110              		.cfi_def_cfa_offset 4
 1111 0046 BD46     		mov	sp, r7
 1112              		.cfi_def_cfa_register 13
 1113              		@ sp needed
 1114 0048 5DF8047B 		ldr	r7, [sp], #4
 1115              		.cfi_restore 7
 1116              		.cfi_def_cfa_offset 0
 1117 004c 7047     		bx	lr
 1118              		.cfi_endproc
 1119              	.LFE139:
 1121              		.section	.text.FTM_GetOutputCompareEffect,"ax",%progbits
 1122              		.align	1
 1123              		.global	FTM_GetOutputCompareEffect
 1124              		.syntax unified
 1125              		.thumb
 1126              		.thumb_func
 1127              		.fpu fpv4-sp-d16
 1129              	FTM_GetOutputCompareEffect:
 1130              	.LFB140:
 173:../source/FTM.c **** 
 174:../source/FTM.c **** FTMEffect_t FTM_GetOutputCompareEffect (FTM_t ftm, FTMChannel_t channel)
 175:../source/FTM.c **** {
 1131              		.loc 2 175 1
 1132              		.cfi_startproc
 1133              		@ args = 0, pretend = 0, frame = 8
 1134              		@ frame_needed = 1, uses_anonymous_args = 0
 1135              		@ link register save eliminated.
 1136 0000 80B4     		push	{r7}
 1137              		.cfi_def_cfa_offset 4
 1138              		.cfi_offset 7, -4
 1139 0002 83B0     		sub	sp, sp, #12
 1140              		.cfi_def_cfa_offset 16
 1141 0004 00AF     		add	r7, sp, #0
 1142              		.cfi_def_cfa_register 7
 1143 0006 7860     		str	r0, [r7, #4]
 1144 0008 3960     		str	r1, [r7]
 176:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_MASK)) >> FTM_CnSC_ELSA_
 1145              		.loc 2 176 32
 1146 000a 7A68     		ldr	r2, [r7, #4]
 1147 000c 3B68     		ldr	r3, [r7]
 1148 000e 0133     		adds	r3, r3, #1
 1149 0010 DB00     		lsls	r3, r3, #3
 1150 0012 1344     		add	r3, r3, r2
 1151 0014 5B68     		ldr	r3, [r3, #4]
 1152              		.loc 2 176 83
 1153 0016 9B08     		lsrs	r3, r3, #2
 1154 0018 DBB2     		uxtb	r3, r3
 1155 001a 03F00303 		and	r3, r3, #3
 1156 001e DBB2     		uxtb	r3, r3
 177:../source/FTM.c **** }
 1157              		.loc 2 177 1
 1158 0020 1846     		mov	r0, r3
 1159 0022 0C37     		adds	r7, r7, #12
 1160              		.cfi_def_cfa_offset 4
 1161 0024 BD46     		mov	sp, r7
 1162              		.cfi_def_cfa_register 13
 1163              		@ sp needed
 1164 0026 5DF8047B 		ldr	r7, [sp], #4
 1165              		.cfi_restore 7
 1166              		.cfi_def_cfa_offset 0
 1167 002a 7047     		bx	lr
 1168              		.cfi_endproc
 1169              	.LFE140:
 1171              		.section	.text.FTM_SetPulseWidthModulationLogic,"ax",%progbits
 1172              		.align	1
 1173              		.global	FTM_SetPulseWidthModulationLogic
 1174              		.syntax unified
 1175              		.thumb
 1176              		.thumb_func
 1177              		.fpu fpv4-sp-d16
 1179              	FTM_SetPulseWidthModulationLogic:
 1180              	.LFB141:
 178:../source/FTM.c **** 
 179:../source/FTM.c **** void FTM_SetPulseWidthModulationLogic (FTM_t ftm, FTMChannel_t channel, FTMLogic_t logic)
 180:../source/FTM.c **** {
 1181              		.loc 2 180 1
 1182              		.cfi_startproc
 1183              		@ args = 0, pretend = 0, frame = 16
 1184              		@ frame_needed = 1, uses_anonymous_args = 0
 1185              		@ link register save eliminated.
 1186 0000 80B4     		push	{r7}
 1187              		.cfi_def_cfa_offset 4
 1188              		.cfi_offset 7, -4
 1189 0002 85B0     		sub	sp, sp, #20
 1190              		.cfi_def_cfa_offset 24
 1191 0004 00AF     		add	r7, sp, #0
 1192              		.cfi_def_cfa_register 7
 1193 0006 F860     		str	r0, [r7, #12]
 1194 0008 B960     		str	r1, [r7, #8]
 1195 000a 1346     		mov	r3, r2
 1196 000c FB71     		strb	r3, [r7, #7]
 181:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1197              		.loc 2 181 55
 1198 000e FA68     		ldr	r2, [r7, #12]
 1199 0010 BB68     		ldr	r3, [r7, #8]
 1200 0012 0133     		adds	r3, r3, #1
 1201 0014 DB00     		lsls	r3, r3, #3
 1202 0016 1344     		add	r3, r3, r2
 1203 0018 5B68     		ldr	r3, [r3, #4]
 1204              		.loc 2 181 61
 1205 001a 23F00C02 		bic	r2, r3, #12
 182:../source/FTM.c **** 				                  (FTM_CnSC_ELSB((logic >> 1) & 0X01) | FTM_CnSC_ELSA((logic >> 0) & 0X01));
 1206              		.loc 2 182 24
 1207 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1208 0020 5B08     		lsrs	r3, r3, #1
 1209 0022 DBB2     		uxtb	r3, r3
 1210 0024 DB00     		lsls	r3, r3, #3
 1211 0026 03F00801 		and	r1, r3, #8
 1212              		.loc 2 182 61
 1213 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1214 002c 9B00     		lsls	r3, r3, #2
 1215 002e 03F00403 		and	r3, r3, #4
 1216              		.loc 2 182 59
 1217 0032 0B43     		orrs	r3, r3, r1
 181:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1218              		.loc 2 181 107
 1219 0034 1A43     		orrs	r2, r2, r3
 181:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~(FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_
 1220              		.loc 2 181 30
 1221 0036 F968     		ldr	r1, [r7, #12]
 1222 0038 BB68     		ldr	r3, [r7, #8]
 1223 003a 0133     		adds	r3, r3, #1
 1224 003c DB00     		lsls	r3, r3, #3
 1225 003e 0B44     		add	r3, r3, r1
 1226 0040 5A60     		str	r2, [r3, #4]
 183:../source/FTM.c **** }
 1227              		.loc 2 183 1
 1228 0042 00BF     		nop
 1229 0044 1437     		adds	r7, r7, #20
 1230              		.cfi_def_cfa_offset 4
 1231 0046 BD46     		mov	sp, r7
 1232              		.cfi_def_cfa_register 13
 1233              		@ sp needed
 1234 0048 5DF8047B 		ldr	r7, [sp], #4
 1235              		.cfi_restore 7
 1236              		.cfi_def_cfa_offset 0
 1237 004c 7047     		bx	lr
 1238              		.cfi_endproc
 1239              	.LFE141:
 1241              		.section	.text.FTM_GetPulseWidthModulationLogic,"ax",%progbits
 1242              		.align	1
 1243              		.global	FTM_GetPulseWidthModulationLogic
 1244              		.syntax unified
 1245              		.thumb
 1246              		.thumb_func
 1247              		.fpu fpv4-sp-d16
 1249              	FTM_GetPulseWidthModulationLogic:
 1250              	.LFB142:
 184:../source/FTM.c **** 
 185:../source/FTM.c **** FTMLogic_t FTM_GetPulseWidthModulationLogic (FTM_t ftm, FTMChannel_t channel)
 186:../source/FTM.c **** {
 1251              		.loc 2 186 1
 1252              		.cfi_startproc
 1253              		@ args = 0, pretend = 0, frame = 8
 1254              		@ frame_needed = 1, uses_anonymous_args = 0
 1255              		@ link register save eliminated.
 1256 0000 80B4     		push	{r7}
 1257              		.cfi_def_cfa_offset 4
 1258              		.cfi_offset 7, -4
 1259 0002 83B0     		sub	sp, sp, #12
 1260              		.cfi_def_cfa_offset 16
 1261 0004 00AF     		add	r7, sp, #0
 1262              		.cfi_def_cfa_register 7
 1263 0006 7860     		str	r0, [r7, #4]
 1264 0008 3960     		str	r1, [r7]
 187:../source/FTM.c **** 	return (ftm->CONTROLS[channel].CnSC & (FTM_CnSC_ELSB_MASK | FTM_CnSC_ELSA_MASK)) >> FTM_CnSC_ELSA_
 1265              		.loc 2 187 32
 1266 000a 7A68     		ldr	r2, [r7, #4]
 1267 000c 3B68     		ldr	r3, [r7]
 1268 000e 0133     		adds	r3, r3, #1
 1269 0010 DB00     		lsls	r3, r3, #3
 1270 0012 1344     		add	r3, r3, r2
 1271 0014 5B68     		ldr	r3, [r3, #4]
 1272              		.loc 2 187 83
 1273 0016 9B08     		lsrs	r3, r3, #2
 1274 0018 DBB2     		uxtb	r3, r3
 1275 001a 03F00303 		and	r3, r3, #3
 1276 001e DBB2     		uxtb	r3, r3
 188:../source/FTM.c **** }
 1277              		.loc 2 188 1
 1278 0020 1846     		mov	r0, r3
 1279 0022 0C37     		adds	r7, r7, #12
 1280              		.cfi_def_cfa_offset 4
 1281 0024 BD46     		mov	sp, r7
 1282              		.cfi_def_cfa_register 13
 1283              		@ sp needed
 1284 0026 5DF8047B 		ldr	r7, [sp], #4
 1285              		.cfi_restore 7
 1286              		.cfi_def_cfa_offset 0
 1287 002a 7047     		bx	lr
 1288              		.cfi_endproc
 1289              	.LFE142:
 1291              		.section	.text.FTM_SetCounter,"ax",%progbits
 1292              		.align	1
 1293              		.global	FTM_SetCounter
 1294              		.syntax unified
 1295              		.thumb
 1296              		.thumb_func
 1297              		.fpu fpv4-sp-d16
 1299              	FTM_SetCounter:
 1300              	.LFB143:
 189:../source/FTM.c **** 
 190:../source/FTM.c **** void FTM_SetCounter (FTM_t ftm, FTMChannel_t channel, FTMData_t data)
 191:../source/FTM.c **** {
 1301              		.loc 2 191 1
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 16
 1304              		@ frame_needed = 1, uses_anonymous_args = 0
 1305              		@ link register save eliminated.
 1306 0000 80B4     		push	{r7}
 1307              		.cfi_def_cfa_offset 4
 1308              		.cfi_offset 7, -4
 1309 0002 85B0     		sub	sp, sp, #20
 1310              		.cfi_def_cfa_offset 24
 1311 0004 00AF     		add	r7, sp, #0
 1312              		.cfi_def_cfa_register 7
 1313 0006 F860     		str	r0, [r7, #12]
 1314 0008 B960     		str	r1, [r7, #8]
 1315 000a 1346     		mov	r3, r2
 1316 000c FB80     		strh	r3, [r7, #6]	@ movhi
 192:../source/FTM.c **** 	ftm->CONTROLS[channel].CnV = FTM_CnV_VAL(data);
 1317              		.loc 2 192 31
 1318 000e FA88     		ldrh	r2, [r7, #6]
 1319              		.loc 2 192 29
 1320 0010 F968     		ldr	r1, [r7, #12]
 1321 0012 BB68     		ldr	r3, [r7, #8]
 1322 0014 0133     		adds	r3, r3, #1
 1323 0016 DB00     		lsls	r3, r3, #3
 1324 0018 0B44     		add	r3, r3, r1
 1325 001a 9A60     		str	r2, [r3, #8]
 193:../source/FTM.c **** }
 1326              		.loc 2 193 1
 1327 001c 00BF     		nop
 1328 001e 1437     		adds	r7, r7, #20
 1329              		.cfi_def_cfa_offset 4
 1330 0020 BD46     		mov	sp, r7
 1331              		.cfi_def_cfa_register 13
 1332              		@ sp needed
 1333 0022 5DF8047B 		ldr	r7, [sp], #4
 1334              		.cfi_restore 7
 1335              		.cfi_def_cfa_offset 0
 1336 0026 7047     		bx	lr
 1337              		.cfi_endproc
 1338              	.LFE143:
 1340              		.section	.text.FTM_GetCounter,"ax",%progbits
 1341              		.align	1
 1342              		.global	FTM_GetCounter
 1343              		.syntax unified
 1344              		.thumb
 1345              		.thumb_func
 1346              		.fpu fpv4-sp-d16
 1348              	FTM_GetCounter:
 1349              	.LFB144:
 194:../source/FTM.c **** 
 195:../source/FTM.c **** FTMData_t FTM_GetCounter (FTM_t ftm, FTMChannel_t channel)
 196:../source/FTM.c **** {
 1350              		.loc 2 196 1
 1351              		.cfi_startproc
 1352              		@ args = 0, pretend = 0, frame = 8
 1353              		@ frame_needed = 1, uses_anonymous_args = 0
 1354              		@ link register save eliminated.
 1355 0000 80B4     		push	{r7}
 1356              		.cfi_def_cfa_offset 4
 1357              		.cfi_offset 7, -4
 1358 0002 83B0     		sub	sp, sp, #12
 1359              		.cfi_def_cfa_offset 16
 1360 0004 00AF     		add	r7, sp, #0
 1361              		.cfi_def_cfa_register 7
 1362 0006 7860     		str	r0, [r7, #4]
 1363 0008 3960     		str	r1, [r7]
 197:../source/FTM.c **** 	return ftm->CONTROLS[channel].CnV & FTM_CnV_VAL_MASK;
 1364              		.loc 2 197 31
 1365 000a 7A68     		ldr	r2, [r7, #4]
 1366 000c 3B68     		ldr	r3, [r7]
 1367 000e 0133     		adds	r3, r3, #1
 1368 0010 DB00     		lsls	r3, r3, #3
 1369 0012 1344     		add	r3, r3, r2
 1370 0014 9B68     		ldr	r3, [r3, #8]
 1371              		.loc 2 197 36
 1372 0016 9BB2     		uxth	r3, r3
 198:../source/FTM.c **** }
 1373              		.loc 2 198 1
 1374 0018 1846     		mov	r0, r3
 1375 001a 0C37     		adds	r7, r7, #12
 1376              		.cfi_def_cfa_offset 4
 1377 001c BD46     		mov	sp, r7
 1378              		.cfi_def_cfa_register 13
 1379              		@ sp needed
 1380 001e 5DF8047B 		ldr	r7, [sp], #4
 1381              		.cfi_restore 7
 1382              		.cfi_def_cfa_offset 0
 1383 0022 7047     		bx	lr
 1384              		.cfi_endproc
 1385              	.LFE144:
 1387              		.section	.text.FTM_SetInterruptMode,"ax",%progbits
 1388              		.align	1
 1389              		.global	FTM_SetInterruptMode
 1390              		.syntax unified
 1391              		.thumb
 1392              		.thumb_func
 1393              		.fpu fpv4-sp-d16
 1395              	FTM_SetInterruptMode:
 1396              	.LFB145:
 199:../source/FTM.c **** 
 200:../source/FTM.c **** void FTM_SetInterruptMode (FTM_t ftm, FTMChannel_t channel, bool mode)
 201:../source/FTM.c **** {
 1397              		.loc 2 201 1
 1398              		.cfi_startproc
 1399              		@ args = 0, pretend = 0, frame = 16
 1400              		@ frame_needed = 1, uses_anonymous_args = 0
 1401              		@ link register save eliminated.
 1402 0000 80B4     		push	{r7}
 1403              		.cfi_def_cfa_offset 4
 1404              		.cfi_offset 7, -4
 1405 0002 85B0     		sub	sp, sp, #20
 1406              		.cfi_def_cfa_offset 24
 1407 0004 00AF     		add	r7, sp, #0
 1408              		.cfi_def_cfa_register 7
 1409 0006 F860     		str	r0, [r7, #12]
 1410 0008 B960     		str	r1, [r7, #8]
 1411 000a 1346     		mov	r3, r2
 1412 000c FB71     		strb	r3, [r7, #7]
 202:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC = (ftm->CONTROLS[channel].CnSC & ~FTM_CnSC_CHIE_MASK) | FTM_CnSC_CHIE(
 1413              		.loc 2 202 55
 1414 000e FA68     		ldr	r2, [r7, #12]
 1415 0010 BB68     		ldr	r3, [r7, #8]
 1416 0012 0133     		adds	r3, r3, #1
 1417 0014 DB00     		lsls	r3, r3, #3
 1418 0016 1344     		add	r3, r3, r2
 1419 0018 5B68     		ldr	r3, [r3, #4]
 1420              		.loc 2 202 61
 1421 001a 23F04002 		bic	r2, r3, #64
 1422              		.loc 2 202 86
 1423 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1424 0020 9B01     		lsls	r3, r3, #6
 1425 0022 03F04003 		and	r3, r3, #64
 1426              		.loc 2 202 84
 1427 0026 1A43     		orrs	r2, r2, r3
 1428              		.loc 2 202 30
 1429 0028 F968     		ldr	r1, [r7, #12]
 1430 002a BB68     		ldr	r3, [r7, #8]
 1431 002c 0133     		adds	r3, r3, #1
 1432 002e DB00     		lsls	r3, r3, #3
 1433 0030 0B44     		add	r3, r3, r1
 1434 0032 5A60     		str	r2, [r3, #4]
 203:../source/FTM.c **** }
 1435              		.loc 2 203 1
 1436 0034 00BF     		nop
 1437 0036 1437     		adds	r7, r7, #20
 1438              		.cfi_def_cfa_offset 4
 1439 0038 BD46     		mov	sp, r7
 1440              		.cfi_def_cfa_register 13
 1441              		@ sp needed
 1442 003a 5DF8047B 		ldr	r7, [sp], #4
 1443              		.cfi_restore 7
 1444              		.cfi_def_cfa_offset 0
 1445 003e 7047     		bx	lr
 1446              		.cfi_endproc
 1447              	.LFE145:
 1449              		.section	.text.FTM_IsInterruptPending,"ax",%progbits
 1450              		.align	1
 1451              		.global	FTM_IsInterruptPending
 1452              		.syntax unified
 1453              		.thumb
 1454              		.thumb_func
 1455              		.fpu fpv4-sp-d16
 1457              	FTM_IsInterruptPending:
 1458              	.LFB146:
 204:../source/FTM.c **** 
 205:../source/FTM.c **** bool FTM_IsInterruptPending (FTM_t ftm, FTMChannel_t channel)
 206:../source/FTM.c **** {
 1459              		.loc 2 206 1
 1460              		.cfi_startproc
 1461              		@ args = 0, pretend = 0, frame = 8
 1462              		@ frame_needed = 1, uses_anonymous_args = 0
 1463              		@ link register save eliminated.
 1464 0000 80B4     		push	{r7}
 1465              		.cfi_def_cfa_offset 4
 1466              		.cfi_offset 7, -4
 1467 0002 83B0     		sub	sp, sp, #12
 1468              		.cfi_def_cfa_offset 16
 1469 0004 00AF     		add	r7, sp, #0
 1470              		.cfi_def_cfa_register 7
 1471 0006 7860     		str	r0, [r7, #4]
 1472 0008 3960     		str	r1, [r7]
 207:../source/FTM.c **** 	return ftm->CONTROLS[channel].CnSC & FTM_CnSC_CHF_MASK;
 1473              		.loc 2 207 31
 1474 000a 7A68     		ldr	r2, [r7, #4]
 1475 000c 3B68     		ldr	r3, [r7]
 1476 000e 0133     		adds	r3, r3, #1
 1477 0010 DB00     		lsls	r3, r3, #3
 1478 0012 1344     		add	r3, r3, r2
 1479 0014 5B68     		ldr	r3, [r3, #4]
 1480              		.loc 2 207 37
 1481 0016 03F08003 		and	r3, r3, #128
 1482 001a 002B     		cmp	r3, #0
 1483 001c 14BF     		ite	ne
 1484 001e 0123     		movne	r3, #1
 1485 0020 0023     		moveq	r3, #0
 1486 0022 DBB2     		uxtb	r3, r3
 208:../source/FTM.c **** }
 1487              		.loc 2 208 1
 1488 0024 1846     		mov	r0, r3
 1489 0026 0C37     		adds	r7, r7, #12
 1490              		.cfi_def_cfa_offset 4
 1491 0028 BD46     		mov	sp, r7
 1492              		.cfi_def_cfa_register 13
 1493              		@ sp needed
 1494 002a 5DF8047B 		ldr	r7, [sp], #4
 1495              		.cfi_restore 7
 1496              		.cfi_def_cfa_offset 0
 1497 002e 7047     		bx	lr
 1498              		.cfi_endproc
 1499              	.LFE146:
 1501              		.section	.text.FTM_ClearInterruptFlag,"ax",%progbits
 1502              		.align	1
 1503              		.global	FTM_ClearInterruptFlag
 1504              		.syntax unified
 1505              		.thumb
 1506              		.thumb_func
 1507              		.fpu fpv4-sp-d16
 1509              	FTM_ClearInterruptFlag:
 1510              	.LFB147:
 209:../source/FTM.c **** 
 210:../source/FTM.c **** void FTM_ClearInterruptFlag (FTM_t ftm, FTMChannel_t channel)
 211:../source/FTM.c **** {
 1511              		.loc 2 211 1
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 8
 1514              		@ frame_needed = 1, uses_anonymous_args = 0
 1515              		@ link register save eliminated.
 1516 0000 80B4     		push	{r7}
 1517              		.cfi_def_cfa_offset 4
 1518              		.cfi_offset 7, -4
 1519 0002 83B0     		sub	sp, sp, #12
 1520              		.cfi_def_cfa_offset 16
 1521 0004 00AF     		add	r7, sp, #0
 1522              		.cfi_def_cfa_register 7
 1523 0006 7860     		str	r0, [r7, #4]
 1524 0008 3960     		str	r1, [r7]
 212:../source/FTM.c **** 	ftm->CONTROLS[channel].CnSC &= ~FTM_CnSC_CHF_MASK;
 1525              		.loc 2 212 30
 1526 000a 7A68     		ldr	r2, [r7, #4]
 1527 000c 3B68     		ldr	r3, [r7]
 1528 000e 0133     		adds	r3, r3, #1
 1529 0010 DB00     		lsls	r3, r3, #3
 1530 0012 1344     		add	r3, r3, r2
 1531 0014 5B68     		ldr	r3, [r3, #4]
 1532 0016 23F08002 		bic	r2, r3, #128
 1533 001a 7968     		ldr	r1, [r7, #4]
 1534 001c 3B68     		ldr	r3, [r7]
 1535 001e 0133     		adds	r3, r3, #1
 1536 0020 DB00     		lsls	r3, r3, #3
 1537 0022 0B44     		add	r3, r3, r1
 1538 0024 5A60     		str	r2, [r3, #4]
 213:../source/FTM.c **** }
 1539              		.loc 2 213 1
 1540 0026 00BF     		nop
 1541 0028 0C37     		adds	r7, r7, #12
 1542              		.cfi_def_cfa_offset 4
 1543 002a BD46     		mov	sp, r7
 1544              		.cfi_def_cfa_register 13
 1545              		@ sp needed
 1546 002c 5DF8047B 		ldr	r7, [sp], #4
 1547              		.cfi_restore 7
 1548              		.cfi_def_cfa_offset 0
 1549 0030 7047     		bx	lr
 1550              		.cfi_endproc
 1551              	.LFE147:
 1553              		.text
 1554              	.Letext0:
 1555              		.file 3 "/usr/local/mcuxpressoide-11.0.0_2516/ide/plugins/com.nxp.mcuxpresso.tools.linux_11.0.0.20
 1556              		.file 4 "/usr/local/mcuxpressoide-11.0.0_2516/ide/plugins/com.nxp.mcuxpresso.tools.linux_11.0.0.20
 1557              		.file 5 "/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/MK64F12.h"
 1558              		.file 6 "/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/FTM_PWM/CMSIS/system_MK64F12.h"
 1559              		.file 7 "../source/FTM.h"
 1560              		.file 8 "../source/PORT.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 FTM.c
     /tmp/ccptCEa2.s:18     .text.NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccptCEa2.s:25     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
     /tmp/ccptCEa2.s:70     .text.NVIC_EnableIRQ:0000000000000030 $d
     /tmp/ccptCEa2.s:79     .data.PWM_modulus:0000000000000000 PWM_modulus
     /tmp/ccptCEa2.s:76     .data.PWM_modulus:0000000000000000 $d
     /tmp/ccptCEa2.s:86     .data.PWM_duty:0000000000000000 PWM_duty
     /tmp/ccptCEa2.s:83     .data.PWM_duty:0000000000000000 $d
     /tmp/ccptCEa2.s:89     .text.FTM0_IRQHandler:0000000000000000 $t
     /tmp/ccptCEa2.s:96     .text.FTM0_IRQHandler:0000000000000000 FTM0_IRQHandler
     /tmp/ccptCEa2.s:142    .text.PWM_ISR:0000000000000000 PWM_ISR
     /tmp/ccptCEa2.s:135    .text.PWM_ISR:0000000000000000 $t
     /tmp/ccptCEa2.s:776    .text.FTM_ClearOverflowFlag:0000000000000000 FTM_ClearOverflowFlag
     /tmp/ccptCEa2.s:1299   .text.FTM_SetCounter:0000000000000000 FTM_SetCounter
     /tmp/ccptCEa2.s:189    .text.PWM_ISR:0000000000000048 $d
     /tmp/ccptCEa2.s:197    .text.FTM_Init:0000000000000000 $t
     /tmp/ccptCEa2.s:204    .text.FTM_Init:0000000000000000 FTM_Init
     /tmp/ccptCEa2.s:322    .text.PWM_Init:0000000000000000 PWM_Init
     /tmp/ccptCEa2.s:306    .text.FTM_Init:00000000000000c4 $d
     /tmp/ccptCEa2.s:315    .text.PWM_Init:0000000000000000 $t
     /tmp/ccptCEa2.s:444    .text.FTM_SetPrescaler:0000000000000000 FTM_SetPrescaler
     /tmp/ccptCEa2.s:496    .text.FTM_SetModulus:0000000000000000 FTM_SetModulus
     /tmp/ccptCEa2.s:676    .text.FTM_SetOverflowMode:0000000000000000 FTM_SetOverflowMode
     /tmp/ccptCEa2.s:819    .text.FTM_SetWorkingMode:0000000000000000 FTM_SetWorkingMode
     /tmp/ccptCEa2.s:1179   .text.FTM_SetPulseWidthModulationLogic:0000000000000000 FTM_SetPulseWidthModulationLogic
     /tmp/ccptCEa2.s:590    .text.FTM_StartClock:0000000000000000 FTM_StartClock
     /tmp/ccptCEa2.s:428    .text.PWM_Init:00000000000000b0 $d
     /tmp/ccptCEa2.s:437    .text.FTM_SetPrescaler:0000000000000000 $t
     /tmp/ccptCEa2.s:489    .text.FTM_SetModulus:0000000000000000 $t
     /tmp/ccptCEa2.s:541    .text.FTM_GetModulus:0000000000000000 $t
     /tmp/ccptCEa2.s:548    .text.FTM_GetModulus:0000000000000000 FTM_GetModulus
     /tmp/ccptCEa2.s:583    .text.FTM_StartClock:0000000000000000 $t
     /tmp/ccptCEa2.s:626    .text.FTM_StopClock:0000000000000000 $t
     /tmp/ccptCEa2.s:633    .text.FTM_StopClock:0000000000000000 FTM_StopClock
     /tmp/ccptCEa2.s:669    .text.FTM_SetOverflowMode:0000000000000000 $t
     /tmp/ccptCEa2.s:722    .text.FTM_IsOverflowPending:0000000000000000 $t
     /tmp/ccptCEa2.s:729    .text.FTM_IsOverflowPending:0000000000000000 FTM_IsOverflowPending
     /tmp/ccptCEa2.s:769    .text.FTM_ClearOverflowFlag:0000000000000000 $t
     /tmp/ccptCEa2.s:812    .text.FTM_SetWorkingMode:0000000000000000 $t
     /tmp/ccptCEa2.s:882    .text.FTM_GetWorkingMode:0000000000000000 $t
     /tmp/ccptCEa2.s:889    .text.FTM_GetWorkingMode:0000000000000000 FTM_GetWorkingMode
     /tmp/ccptCEa2.s:932    .text.FTM_SetInputCaptureEdge:0000000000000000 $t
     /tmp/ccptCEa2.s:939    .text.FTM_SetInputCaptureEdge:0000000000000000 FTM_SetInputCaptureEdge
     /tmp/ccptCEa2.s:1002   .text.FTM_GetInputCaptureEdge:0000000000000000 $t
     /tmp/ccptCEa2.s:1009   .text.FTM_GetInputCaptureEdge:0000000000000000 FTM_GetInputCaptureEdge
     /tmp/ccptCEa2.s:1052   .text.FTM_SetOutputCompareEffect:0000000000000000 $t
     /tmp/ccptCEa2.s:1059   .text.FTM_SetOutputCompareEffect:0000000000000000 FTM_SetOutputCompareEffect
     /tmp/ccptCEa2.s:1122   .text.FTM_GetOutputCompareEffect:0000000000000000 $t
     /tmp/ccptCEa2.s:1129   .text.FTM_GetOutputCompareEffect:0000000000000000 FTM_GetOutputCompareEffect
     /tmp/ccptCEa2.s:1172   .text.FTM_SetPulseWidthModulationLogic:0000000000000000 $t
     /tmp/ccptCEa2.s:1242   .text.FTM_GetPulseWidthModulationLogic:0000000000000000 $t
     /tmp/ccptCEa2.s:1249   .text.FTM_GetPulseWidthModulationLogic:0000000000000000 FTM_GetPulseWidthModulationLogic
     /tmp/ccptCEa2.s:1292   .text.FTM_SetCounter:0000000000000000 $t
     /tmp/ccptCEa2.s:1341   .text.FTM_GetCounter:0000000000000000 $t
     /tmp/ccptCEa2.s:1348   .text.FTM_GetCounter:0000000000000000 FTM_GetCounter
     /tmp/ccptCEa2.s:1388   .text.FTM_SetInterruptMode:0000000000000000 $t
     /tmp/ccptCEa2.s:1395   .text.FTM_SetInterruptMode:0000000000000000 FTM_SetInterruptMode
     /tmp/ccptCEa2.s:1450   .text.FTM_IsInterruptPending:0000000000000000 $t
     /tmp/ccptCEa2.s:1457   .text.FTM_IsInterruptPending:0000000000000000 FTM_IsInterruptPending
     /tmp/ccptCEa2.s:1502   .text.FTM_ClearInterruptFlag:0000000000000000 $t
     /tmp/ccptCEa2.s:1509   .text.FTM_ClearInterruptFlag:0000000000000000 FTM_ClearInterruptFlag
                           .group:0000000000000000 wm4.0.e9a4c502d1288a7f4530c6554342258b
                           .group:0000000000000000 wm4.redlib_version.h.16.f905717e4b3a91dcbdbb631865150df4
                           .group:0000000000000000 wm4.libconfigarm.h.19.34723c94cbd19598192aa6b1e87fca41
                           .group:0000000000000000 wm4.stdint.h.31.58198de4ea930fb897655479091e17c7
                           .group:0000000000000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:0000000000000000 wm4.fsl_device_registers.h.32.f10b25a7fd7ad45b9a40904c33f28816
                           .group:0000000000000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:0000000000000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:0000000000000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:0000000000000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:0000000000000000 wm4.MK64F12.h.475.cafa8e1e521f96f0b72de286863a6df7
                           .group:0000000000000000 wm4.MK64F12_features.h.92.512cea46d882153168efeec0bc3a9da7
                           .group:0000000000000000 wm4.hardware.h.27.0531344360c1b4ef1fba1263e2a4c488
                           .group:0000000000000000 wm4.FTM.h.50.04eb788318ca2ef1fa89a1632cdd5465
                           .group:0000000000000000 wm4.GPIO.h.3.3ad5afaee119954e5c1de4410a35f962

UNDEFINED SYMBOLS
GPIO_Toggle
PORT_Configure2
GPIO_SetDirection
