#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14fcac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14bc320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14c4a10 .functor NOT 1, L_0x152d3c0, C4<0>, C4<0>, C4<0>;
L_0x152d1a0 .functor XOR 2, L_0x152d040, L_0x152d100, C4<00>, C4<00>;
L_0x152d2b0 .functor XOR 2, L_0x152d1a0, L_0x152d210, C4<00>, C4<00>;
v0x1525f30_0 .net *"_ivl_10", 1 0, L_0x152d210;  1 drivers
v0x1526030_0 .net *"_ivl_12", 1 0, L_0x152d2b0;  1 drivers
v0x1526110_0 .net *"_ivl_2", 1 0, L_0x1529200;  1 drivers
v0x15261d0_0 .net *"_ivl_4", 1 0, L_0x152d040;  1 drivers
v0x15262b0_0 .net *"_ivl_6", 1 0, L_0x152d100;  1 drivers
v0x15263e0_0 .net *"_ivl_8", 1 0, L_0x152d1a0;  1 drivers
v0x15264c0_0 .net "a", 0 0, v0x1521b20_0;  1 drivers
v0x1526560_0 .net "b", 0 0, v0x1521bc0_0;  1 drivers
v0x1526600_0 .net "c", 0 0, v0x1521c60_0;  1 drivers
v0x15266a0_0 .var "clk", 0 0;
v0x1526740_0 .net "d", 0 0, v0x1521da0_0;  1 drivers
v0x15267e0_0 .net "out_pos_dut", 0 0, L_0x152cec0;  1 drivers
v0x1526880_0 .net "out_pos_ref", 0 0, L_0x1527db0;  1 drivers
v0x1526920_0 .net "out_sop_dut", 0 0, L_0x1529570;  1 drivers
v0x15269c0_0 .net "out_sop_ref", 0 0, L_0x14fdfd0;  1 drivers
v0x1526a60_0 .var/2u "stats1", 223 0;
v0x1526b00_0 .var/2u "strobe", 0 0;
v0x1526ba0_0 .net "tb_match", 0 0, L_0x152d3c0;  1 drivers
v0x1526c70_0 .net "tb_mismatch", 0 0, L_0x14c4a10;  1 drivers
v0x1526d10_0 .net "wavedrom_enable", 0 0, v0x1522070_0;  1 drivers
v0x1526de0_0 .net "wavedrom_title", 511 0, v0x1522110_0;  1 drivers
L_0x1529200 .concat [ 1 1 0 0], L_0x1527db0, L_0x14fdfd0;
L_0x152d040 .concat [ 1 1 0 0], L_0x1527db0, L_0x14fdfd0;
L_0x152d100 .concat [ 1 1 0 0], L_0x152cec0, L_0x1529570;
L_0x152d210 .concat [ 1 1 0 0], L_0x1527db0, L_0x14fdfd0;
L_0x152d3c0 .cmp/eeq 2, L_0x1529200, L_0x152d2b0;
S_0x14c1740 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14bc320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14c4df0 .functor AND 1, v0x1521c60_0, v0x1521da0_0, C4<1>, C4<1>;
L_0x14c51d0 .functor NOT 1, v0x1521b20_0, C4<0>, C4<0>, C4<0>;
L_0x14c55b0 .functor NOT 1, v0x1521bc0_0, C4<0>, C4<0>, C4<0>;
L_0x14c5830 .functor AND 1, L_0x14c51d0, L_0x14c55b0, C4<1>, C4<1>;
L_0x14dfbd0 .functor AND 1, L_0x14c5830, v0x1521c60_0, C4<1>, C4<1>;
L_0x14fdfd0 .functor OR 1, L_0x14c4df0, L_0x14dfbd0, C4<0>, C4<0>;
L_0x1527230 .functor NOT 1, v0x1521bc0_0, C4<0>, C4<0>, C4<0>;
L_0x15272a0 .functor OR 1, L_0x1527230, v0x1521da0_0, C4<0>, C4<0>;
L_0x15273b0 .functor AND 1, v0x1521c60_0, L_0x15272a0, C4<1>, C4<1>;
L_0x1527470 .functor NOT 1, v0x1521b20_0, C4<0>, C4<0>, C4<0>;
L_0x1527540 .functor OR 1, L_0x1527470, v0x1521bc0_0, C4<0>, C4<0>;
L_0x15275b0 .functor AND 1, L_0x15273b0, L_0x1527540, C4<1>, C4<1>;
L_0x1527730 .functor NOT 1, v0x1521bc0_0, C4<0>, C4<0>, C4<0>;
L_0x15277a0 .functor OR 1, L_0x1527730, v0x1521da0_0, C4<0>, C4<0>;
L_0x15276c0 .functor AND 1, v0x1521c60_0, L_0x15277a0, C4<1>, C4<1>;
L_0x1527930 .functor NOT 1, v0x1521b20_0, C4<0>, C4<0>, C4<0>;
L_0x1527a30 .functor OR 1, L_0x1527930, v0x1521da0_0, C4<0>, C4<0>;
L_0x1527af0 .functor AND 1, L_0x15276c0, L_0x1527a30, C4<1>, C4<1>;
L_0x1527ca0 .functor XNOR 1, L_0x15275b0, L_0x1527af0, C4<0>, C4<0>;
v0x14c4340_0 .net *"_ivl_0", 0 0, L_0x14c4df0;  1 drivers
v0x14c4740_0 .net *"_ivl_12", 0 0, L_0x1527230;  1 drivers
v0x14c4b20_0 .net *"_ivl_14", 0 0, L_0x15272a0;  1 drivers
v0x14c4f00_0 .net *"_ivl_16", 0 0, L_0x15273b0;  1 drivers
v0x14c52e0_0 .net *"_ivl_18", 0 0, L_0x1527470;  1 drivers
v0x14c56c0_0 .net *"_ivl_2", 0 0, L_0x14c51d0;  1 drivers
v0x14c5940_0 .net *"_ivl_20", 0 0, L_0x1527540;  1 drivers
v0x1520090_0 .net *"_ivl_24", 0 0, L_0x1527730;  1 drivers
v0x1520170_0 .net *"_ivl_26", 0 0, L_0x15277a0;  1 drivers
v0x1520250_0 .net *"_ivl_28", 0 0, L_0x15276c0;  1 drivers
v0x1520330_0 .net *"_ivl_30", 0 0, L_0x1527930;  1 drivers
v0x1520410_0 .net *"_ivl_32", 0 0, L_0x1527a30;  1 drivers
v0x15204f0_0 .net *"_ivl_36", 0 0, L_0x1527ca0;  1 drivers
L_0x7f6ad0738018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15205b0_0 .net *"_ivl_38", 0 0, L_0x7f6ad0738018;  1 drivers
v0x1520690_0 .net *"_ivl_4", 0 0, L_0x14c55b0;  1 drivers
v0x1520770_0 .net *"_ivl_6", 0 0, L_0x14c5830;  1 drivers
v0x1520850_0 .net *"_ivl_8", 0 0, L_0x14dfbd0;  1 drivers
v0x1520930_0 .net "a", 0 0, v0x1521b20_0;  alias, 1 drivers
v0x15209f0_0 .net "b", 0 0, v0x1521bc0_0;  alias, 1 drivers
v0x1520ab0_0 .net "c", 0 0, v0x1521c60_0;  alias, 1 drivers
v0x1520b70_0 .net "d", 0 0, v0x1521da0_0;  alias, 1 drivers
v0x1520c30_0 .net "out_pos", 0 0, L_0x1527db0;  alias, 1 drivers
v0x1520cf0_0 .net "out_sop", 0 0, L_0x14fdfd0;  alias, 1 drivers
v0x1520db0_0 .net "pos0", 0 0, L_0x15275b0;  1 drivers
v0x1520e70_0 .net "pos1", 0 0, L_0x1527af0;  1 drivers
L_0x1527db0 .functor MUXZ 1, L_0x7f6ad0738018, L_0x15275b0, L_0x1527ca0, C4<>;
S_0x1520ff0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14bc320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1521b20_0 .var "a", 0 0;
v0x1521bc0_0 .var "b", 0 0;
v0x1521c60_0 .var "c", 0 0;
v0x1521d00_0 .net "clk", 0 0, v0x15266a0_0;  1 drivers
v0x1521da0_0 .var "d", 0 0;
v0x1521e90_0 .var/2u "fail", 0 0;
v0x1521f30_0 .var/2u "fail1", 0 0;
v0x1521fd0_0 .net "tb_match", 0 0, L_0x152d3c0;  alias, 1 drivers
v0x1522070_0 .var "wavedrom_enable", 0 0;
v0x1522110_0 .var "wavedrom_title", 511 0;
E_0x14d35a0/0 .event negedge, v0x1521d00_0;
E_0x14d35a0/1 .event posedge, v0x1521d00_0;
E_0x14d35a0 .event/or E_0x14d35a0/0, E_0x14d35a0/1;
S_0x1521320 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1520ff0;
 .timescale -12 -12;
v0x1521560_0 .var/2s "i", 31 0;
E_0x14d3440 .event posedge, v0x1521d00_0;
S_0x1521660 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1520ff0;
 .timescale -12 -12;
v0x1521860_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1521940 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1520ff0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x15222f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14bc320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1527f60 .functor AND 1, v0x1521b20_0, v0x1521b20_0, C4<1>, C4<1>;
L_0x1528100 .functor NOT 1, v0x1521bc0_0, C4<0>, C4<0>, C4<0>;
L_0x15282a0 .functor AND 1, L_0x1527f60, L_0x1528100, C4<1>, C4<1>;
L_0x15283b0 .functor NOT 1, v0x1521c60_0, C4<0>, C4<0>, C4<0>;
L_0x1528560 .functor AND 1, L_0x15282a0, L_0x15283b0, C4<1>, C4<1>;
L_0x1528670 .functor NOT 1, v0x1521da0_0, C4<0>, C4<0>, C4<0>;
L_0x1528830 .functor AND 1, L_0x1528560, L_0x1528670, C4<1>, C4<1>;
L_0x1528940 .functor NOT 1, v0x1521bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1528a00 .functor AND 1, v0x1521b20_0, L_0x1528940, C4<1>, C4<1>;
L_0x1528ac0 .functor NOT 1, v0x1521c60_0, C4<0>, C4<0>, C4<0>;
L_0x1528b90 .functor AND 1, L_0x1528a00, L_0x1528ac0, C4<1>, C4<1>;
L_0x1528c50 .functor NOT 1, v0x1521da0_0, C4<0>, C4<0>, C4<0>;
L_0x1528d30 .functor AND 1, L_0x1528b90, L_0x1528c50, C4<1>, C4<1>;
L_0x1528e40 .functor NOT 1, v0x1521bc0_0, C4<0>, C4<0>, C4<0>;
L_0x1528cc0 .functor AND 1, v0x1521b20_0, L_0x1528e40, C4<1>, C4<1>;
L_0x1528f80 .functor NOT 1, v0x1521c60_0, C4<0>, C4<0>, C4<0>;
L_0x1529080 .functor AND 1, L_0x1528cc0, L_0x1528f80, C4<1>, C4<1>;
L_0x1529190 .functor NOT 1, v0x1521da0_0, C4<0>, C4<0>, C4<0>;
L_0x15292a0 .functor AND 1, L_0x1529080, L_0x1529190, C4<1>, C4<1>;
L_0x15293b0 .functor OR 1, L_0x1528830, L_0x1528d30, C4<0>, C4<0>;
L_0x1529570 .functor OR 1, L_0x15293b0, L_0x15292a0, C4<0>, C4<0>;
L_0x15296d0 .functor OR 1, v0x1521b20_0, v0x1521b20_0, C4<0>, C4<0>;
L_0x1529800 .functor OR 1, L_0x15296d0, v0x1521bc0_0, C4<0>, C4<0>;
L_0x15298c0 .functor OR 1, L_0x1529800, v0x1521c60_0, C4<0>, C4<0>;
L_0x1529a50 .functor OR 1, L_0x15298c0, v0x1521da0_0, C4<0>, C4<0>;
L_0x1529b10 .functor OR 1, v0x1521b20_0, v0x1521bc0_0, C4<0>, C4<0>;
L_0x1529c60 .functor OR 1, L_0x1529b10, v0x1521c60_0, C4<0>, C4<0>;
L_0x1529d20 .functor OR 1, L_0x1529c60, v0x1521da0_0, C4<0>, C4<0>;
L_0x1529ed0 .functor OR 1, v0x1521b20_0, v0x1521bc0_0, C4<0>, C4<0>;
L_0x1529f40 .functor OR 1, L_0x1529ed0, v0x1521c60_0, C4<0>, C4<0>;
L_0x152a100 .functor OR 1, L_0x1529f40, v0x1521da0_0, C4<0>, C4<0>;
L_0x152a1c0 .functor OR 1, v0x1521b20_0, v0x1521bc0_0, C4<0>, C4<0>;
L_0x152a340 .functor OR 1, L_0x152a1c0, v0x1521c60_0, C4<0>, C4<0>;
L_0x152a400 .functor OR 1, L_0x152a340, v0x1521da0_0, C4<0>, C4<0>;
L_0x152a5e0 .functor OR 1, v0x1521b20_0, v0x1521bc0_0, C4<0>, C4<0>;
L_0x152a860 .functor OR 1, L_0x152a5e0, v0x1521c60_0, C4<0>, C4<0>;
L_0x152aa50 .functor OR 1, L_0x152a860, v0x1521da0_0, C4<0>, C4<0>;
L_0x152ab10 .functor OR 1, v0x1521b20_0, v0x1521bc0_0, C4<0>, C4<0>;
L_0x152a920 .functor OR 1, L_0x152ab10, v0x1521c60_0, C4<0>, C4<0>;
L_0x152a9e0 .functor OR 1, L_0x152a920, v0x1521da0_0, C4<0>, C4<0>;
L_0x152b490 .functor OR 1, v0x1521b20_0, v0x1521bc0_0, C4<0>, C4<0>;
L_0x152b500 .functor OR 1, L_0x152b490, v0x1521c60_0, C4<0>, C4<0>;
L_0x152b720 .functor OR 1, L_0x152b500, v0x1521da0_0, C4<0>, C4<0>;
L_0x152b7e0 .functor OR 1, v0x1521b20_0, v0x1521bc0_0, C4<0>, C4<0>;
L_0x152b9c0 .functor OR 1, L_0x152b7e0, v0x1521c60_0, C4<0>, C4<0>;
L_0x152ba80 .functor OR 1, L_0x152b9c0, v0x1521da0_0, C4<0>, C4<0>;
L_0x152bcc0 .functor OR 1, v0x1521b20_0, v0x1521bc0_0, C4<0>, C4<0>;
L_0x152bd30 .functor OR 1, L_0x152bcc0, v0x1521c60_0, C4<0>, C4<0>;
L_0x152bfb0 .functor OR 1, L_0x152bd30, v0x1521da0_0, C4<0>, C4<0>;
L_0x152c070 .functor AND 1, L_0x1529a50, L_0x1529d20, C4<1>, C4<1>;
L_0x152c320 .functor AND 1, L_0x152c070, L_0x152a100, C4<1>, C4<1>;
L_0x152c430 .functor AND 1, L_0x152c320, L_0x152a400, C4<1>, C4<1>;
L_0x152c6f0 .functor AND 1, L_0x152c430, L_0x152aa50, C4<1>, C4<1>;
L_0x152c800 .functor AND 1, L_0x152c6f0, L_0x152a9e0, C4<1>, C4<1>;
L_0x152cad0 .functor AND 1, L_0x152c800, L_0x152b720, C4<1>, C4<1>;
L_0x152cbe0 .functor AND 1, L_0x152cad0, L_0x152ba80, C4<1>, C4<1>;
L_0x152cec0 .functor AND 1, L_0x152cbe0, L_0x152bfb0, C4<1>, C4<1>;
v0x15224b0_0 .net *"_ivl_0", 0 0, L_0x1527f60;  1 drivers
v0x1522590_0 .net *"_ivl_10", 0 0, L_0x1528670;  1 drivers
v0x1522670_0 .net *"_ivl_100", 0 0, L_0x152c320;  1 drivers
v0x1522760_0 .net *"_ivl_102", 0 0, L_0x152c430;  1 drivers
v0x1522840_0 .net *"_ivl_104", 0 0, L_0x152c6f0;  1 drivers
v0x1522970_0 .net *"_ivl_106", 0 0, L_0x152c800;  1 drivers
v0x1522a50_0 .net *"_ivl_108", 0 0, L_0x152cad0;  1 drivers
v0x1522b30_0 .net *"_ivl_110", 0 0, L_0x152cbe0;  1 drivers
v0x1522c10_0 .net *"_ivl_14", 0 0, L_0x1528940;  1 drivers
v0x1522d80_0 .net *"_ivl_16", 0 0, L_0x1528a00;  1 drivers
v0x1522e60_0 .net *"_ivl_18", 0 0, L_0x1528ac0;  1 drivers
v0x1522f40_0 .net *"_ivl_2", 0 0, L_0x1528100;  1 drivers
v0x1523020_0 .net *"_ivl_20", 0 0, L_0x1528b90;  1 drivers
v0x1523100_0 .net *"_ivl_22", 0 0, L_0x1528c50;  1 drivers
v0x15231e0_0 .net *"_ivl_26", 0 0, L_0x1528e40;  1 drivers
v0x15232c0_0 .net *"_ivl_28", 0 0, L_0x1528cc0;  1 drivers
v0x15233a0_0 .net *"_ivl_30", 0 0, L_0x1528f80;  1 drivers
v0x1523590_0 .net *"_ivl_32", 0 0, L_0x1529080;  1 drivers
v0x1523670_0 .net *"_ivl_34", 0 0, L_0x1529190;  1 drivers
v0x1523750_0 .net *"_ivl_38", 0 0, L_0x15293b0;  1 drivers
v0x1523830_0 .net *"_ivl_4", 0 0, L_0x15282a0;  1 drivers
v0x1523910_0 .net *"_ivl_42", 0 0, L_0x15296d0;  1 drivers
v0x15239f0_0 .net *"_ivl_44", 0 0, L_0x1529800;  1 drivers
v0x1523ad0_0 .net *"_ivl_46", 0 0, L_0x15298c0;  1 drivers
v0x1523bb0_0 .net *"_ivl_50", 0 0, L_0x1529b10;  1 drivers
v0x1523c90_0 .net *"_ivl_52", 0 0, L_0x1529c60;  1 drivers
v0x1523d70_0 .net *"_ivl_56", 0 0, L_0x1529ed0;  1 drivers
v0x1523e50_0 .net *"_ivl_58", 0 0, L_0x1529f40;  1 drivers
v0x1523f30_0 .net *"_ivl_6", 0 0, L_0x15283b0;  1 drivers
v0x1524010_0 .net *"_ivl_62", 0 0, L_0x152a1c0;  1 drivers
v0x15240f0_0 .net *"_ivl_64", 0 0, L_0x152a340;  1 drivers
v0x15241d0_0 .net *"_ivl_68", 0 0, L_0x152a5e0;  1 drivers
v0x15242b0_0 .net *"_ivl_70", 0 0, L_0x152a860;  1 drivers
v0x15245a0_0 .net *"_ivl_74", 0 0, L_0x152ab10;  1 drivers
v0x1524680_0 .net *"_ivl_76", 0 0, L_0x152a920;  1 drivers
v0x1524760_0 .net *"_ivl_8", 0 0, L_0x1528560;  1 drivers
v0x1524840_0 .net *"_ivl_80", 0 0, L_0x152b490;  1 drivers
v0x1524920_0 .net *"_ivl_82", 0 0, L_0x152b500;  1 drivers
v0x1524a00_0 .net *"_ivl_86", 0 0, L_0x152b7e0;  1 drivers
v0x1524ae0_0 .net *"_ivl_88", 0 0, L_0x152b9c0;  1 drivers
v0x1524bc0_0 .net *"_ivl_92", 0 0, L_0x152bcc0;  1 drivers
v0x1524ca0_0 .net *"_ivl_94", 0 0, L_0x152bd30;  1 drivers
v0x1524d80_0 .net *"_ivl_98", 0 0, L_0x152c070;  1 drivers
v0x1524e60_0 .net "a", 0 0, v0x1521b20_0;  alias, 1 drivers
v0x1524f00_0 .net "b", 0 0, v0x1521bc0_0;  alias, 1 drivers
v0x1524ff0_0 .net "c", 0 0, v0x1521c60_0;  alias, 1 drivers
v0x15250e0_0 .net "d", 0 0, v0x1521da0_0;  alias, 1 drivers
v0x15251d0_0 .net "out_pos", 0 0, L_0x152cec0;  alias, 1 drivers
v0x1525290_0 .net "out_sop", 0 0, L_0x1529570;  alias, 1 drivers
v0x1525350_0 .net "sum1", 0 0, L_0x1529a50;  1 drivers
v0x1525410_0 .net "sum2", 0 0, L_0x1529d20;  1 drivers
v0x15254d0_0 .net "sum3", 0 0, L_0x152a100;  1 drivers
v0x1525590_0 .net "sum4", 0 0, L_0x152a400;  1 drivers
v0x1525650_0 .net "sum5", 0 0, L_0x152aa50;  1 drivers
v0x1525710_0 .net "sum6", 0 0, L_0x152a9e0;  1 drivers
v0x15257d0_0 .net "sum7", 0 0, L_0x152b720;  1 drivers
v0x1525890_0 .net "sum8", 0 0, L_0x152ba80;  1 drivers
v0x1525950_0 .net "sum9", 0 0, L_0x152bfb0;  1 drivers
v0x1525a10_0 .net "term1", 0 0, L_0x1528830;  1 drivers
v0x1525ad0_0 .net "term2", 0 0, L_0x1528d30;  1 drivers
v0x1525b90_0 .net "term3", 0 0, L_0x15292a0;  1 drivers
S_0x1525d10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14bc320;
 .timescale -12 -12;
E_0x14b89f0 .event anyedge, v0x1526b00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1526b00_0;
    %nor/r;
    %assign/vec4 v0x1526b00_0, 0;
    %wait E_0x14b89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1520ff0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1521e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1521f30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1520ff0;
T_4 ;
    %wait E_0x14d35a0;
    %load/vec4 v0x1521fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1521e90_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1520ff0;
T_5 ;
    %wait E_0x14d3440;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %wait E_0x14d3440;
    %load/vec4 v0x1521e90_0;
    %store/vec4 v0x1521f30_0, 0, 1;
    %fork t_1, S_0x1521320;
    %jmp t_0;
    .scope S_0x1521320;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1521560_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1521560_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14d3440;
    %load/vec4 v0x1521560_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1521560_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1521560_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1520ff0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14d35a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1521da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1521bc0_0, 0;
    %assign/vec4 v0x1521b20_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1521e90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1521f30_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14bc320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15266a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526b00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14bc320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x15266a0_0;
    %inv;
    %store/vec4 v0x15266a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14bc320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1521d00_0, v0x1526c70_0, v0x15264c0_0, v0x1526560_0, v0x1526600_0, v0x1526740_0, v0x15269c0_0, v0x1526920_0, v0x1526880_0, v0x15267e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14bc320;
T_9 ;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14bc320;
T_10 ;
    %wait E_0x14d35a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1526a60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1526a60_0, 4, 32;
    %load/vec4 v0x1526ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1526a60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1526a60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1526a60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x15269c0_0;
    %load/vec4 v0x15269c0_0;
    %load/vec4 v0x1526920_0;
    %xor;
    %load/vec4 v0x15269c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1526a60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1526a60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1526880_0;
    %load/vec4 v0x1526880_0;
    %load/vec4 v0x15267e0_0;
    %xor;
    %load/vec4 v0x1526880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1526a60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1526a60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1526a60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/ece241_2013_q2/iter0/response4/top_module.sv";
