
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003461                       # Number of seconds simulated
sim_ticks                                  3460502439                       # Number of ticks simulated
final_tick                               574963425558                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 278602                       # Simulator instruction rate (inst/s)
host_op_rate                                   358359                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 224325                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929824                       # Number of bytes of host memory used
host_seconds                                 15426.26                       # Real time elapsed on the host
sim_insts                                  4297795168                       # Number of instructions simulated
sim_ops                                    5528142454                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       214784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       297728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        99968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        73472                       # Number of bytes read from this memory
system.physmem.bytes_read::total               693504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       183680                       # Number of bytes written to this memory
system.physmem.bytes_written::total            183680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1678                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2326                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          781                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          574                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5418                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1435                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1435                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       591822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     62067288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       480855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     86036061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       517844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28888291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       591822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21231599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               200405580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       591822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       480855                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       517844                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       591822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2182342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53078997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53078997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53078997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       591822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     62067288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       480855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     86036061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       517844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28888291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       591822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21231599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              253484578                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8298568                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2874961                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2511413                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185869                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1419394                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374837                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          208146                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5840                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3388384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15990725                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2874961                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582983                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3293241                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         911215                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        439171                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1670471                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74310                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7845118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.349172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.168614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4551877     58.02%     58.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164075      2.09%     60.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298851      3.81%     63.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280782      3.58%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456464      5.82%     73.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476465      6.07%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114929      1.46%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85744      1.09%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415931     18.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7845118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.346441                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.926926                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3498420                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       425790                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3184434                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12870                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        723594                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313660                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17898510                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        723594                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3647505                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         174925                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        47046                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3047044                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204995                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17414973                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69697                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83833                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23134684                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79291908                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79291908                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8221634                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2042                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           547428                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2672338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10095                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       195511                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16463698                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13850051                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18693                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5034923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13812861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7845118                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765436                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839484                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2775335     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1451843     18.51%     53.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1258676     16.04%     69.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773753      9.86%     79.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806685     10.28%     90.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473121      6.03%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211156      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56076      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38473      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7845118                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54691     66.03%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17995     21.72%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10145     12.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10867050     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109618      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2376946     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495437      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13850051                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.668969                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82831                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005981                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35646743                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21500673                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13387016                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13932882                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34340                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       787384                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144481                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        723594                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         113166                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6161                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16465703                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19534                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2672338                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583422                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3082                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110467                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208701                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13584626                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281806                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265424                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2764874                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049446                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483068                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.636984                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13402669                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13387016                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8221441                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20109423                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.613172                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408835                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5093990                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186163                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7121524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.596818                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.304529                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3324345     46.68%     46.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494933     20.99%     67.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834528     11.72%     79.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283633      3.98%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272858      3.83%     87.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113300      1.59%     88.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297807      4.18%     92.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88844      1.25%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411276      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7121524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411276                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23176016                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33655744                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 453450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.829857                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.829857                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.205027                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.205027                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62813711                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17559039                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18417722                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8298568                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2799792                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2278694                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       192791                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1157126                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1086712                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          294030                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8265                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2807222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15535074                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2799792                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1380742                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3412700                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1032068                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        751547                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1373238                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80936                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7806470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.457415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.290807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4393770     56.28%     56.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          299893      3.84%     60.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242941      3.11%     63.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          586473      7.51%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          158043      2.02%     72.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          204601      2.62%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          149833      1.92%     77.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           82959      1.06%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1687957     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7806470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.337383                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.872019                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2937712                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       734976                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3280068                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22812                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        830897                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       475735                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4158                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18556701                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         8952                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        830897                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3153467                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         145812                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       270317                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3082001                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       323971                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17898108                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3248                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133913                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       100614                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          549                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25062902                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     83542467                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     83542467                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15298905                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9763993                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3722                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2141                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           889044                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1669447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       848911                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13494                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       327262                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16910005                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13408299                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27372                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5876015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17955942                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          647                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7806470                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.717588                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.878920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2827413     36.22%     36.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1632143     20.91%     57.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1101264     14.11%     71.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       794082     10.17%     81.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       674532      8.64%     90.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       354085      4.54%     94.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       301838      3.87%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57103      0.73%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        64010      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7806470                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          78414     71.36%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15923     14.49%     85.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15551     14.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11174919     83.34%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190345      1.42%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1482      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1332337      9.94%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       709216      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13408299                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.615736                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             109889                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008196                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34760329                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22789698                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13064730                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13518188                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50430                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       662542                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       219237                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        830897                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          64961                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7397                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16913617                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42284                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1669447                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       848911                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2129                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6601                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114221                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       223360                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13194855                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1249561                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       213444                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1941532                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1861178                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            691971                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.590016                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13073559                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13064730                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8511014                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24033967                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.574335                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354124                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8962434                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11006814                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5906868                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       192944                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6975572                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.577908                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.123339                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2830320     40.57%     40.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1879139     26.94%     67.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       762650     10.93%     78.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       430013      6.16%     84.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       352773      5.06%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       144673      2.07%     91.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172288      2.47%     94.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        85577      1.23%     95.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       318139      4.56%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6975572                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8962434                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11006814                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1636579                       # Number of memory references committed
system.switch_cpus1.commit.loads              1006905                       # Number of loads committed
system.switch_cpus1.commit.membars               1482                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1581471                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9917551                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       224083                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       318139                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23571115                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34658897                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 492098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8962434                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11006814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8962434                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.925928                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.925928                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.079998                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.079998                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59354282                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18063301                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17128990                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2964                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8298568                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2994702                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2442246                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201603                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1253416                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1164270                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          321420                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9011                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2993917                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16454170                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2994702                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1485690                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3648408                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1068426                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        554792                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1477089                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8061546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4413138     54.74%     54.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          240980      2.99%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          446621      5.54%     63.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          448677      5.57%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          278503      3.45%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          223611      2.77%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          138780      1.72%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          130637      1.62%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1740599     21.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8061546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360870                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.982772                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3123152                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       548935                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3503783                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21567                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        864108                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       506033                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19725798                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        864108                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3351120                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          98509                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       139551                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3293072                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       315182                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19015036                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        131349                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96503                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26721387                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88688318                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88688318                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16452726                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10268559                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3366                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1620                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           880995                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1756389                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       895333                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11747                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       356029                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17913670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14246310                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28307                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6092339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18635452                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8061546                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767193                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.892608                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2795866     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1728749     21.44%     56.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1175174     14.58%     70.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       750481      9.31%     80.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       789129      9.79%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381601      4.73%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       302068      3.75%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68983      0.86%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69495      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8061546                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          88608     72.68%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16757     13.74%     86.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16556     13.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11919175     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191284      1.34%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1619      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1378962      9.68%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       755270      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14246310                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.716719                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121921                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008558                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36704386                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24009285                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13917084                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14368231                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44959                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       683992                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       215991                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        864108                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          50324                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8674                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17916917                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        36095                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1756389                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       895333                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1620                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6815                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112594                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237660                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14055335                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1314723                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       190967                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2052922                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1992689                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            738199                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.693706                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13921618                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13917084                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8866144                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25440592                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.677046                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348504                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9581761                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11797642                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6119255                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203773                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7197438                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.639145                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.142643                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2767779     38.46%     38.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1999580     27.78%     66.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       829448     11.52%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       414202      5.75%     83.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       414608      5.76%     89.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       168556      2.34%     91.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       170347      2.37%     93.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        90078      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       342840      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7197438                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9581761                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11797642                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1751729                       # Number of memory references committed
system.switch_cpus2.commit.loads              1072391                       # Number of loads committed
system.switch_cpus2.commit.membars               1620                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1702722                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10628820                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       243286                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       342840                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24771495                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36698577                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 237022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9581761                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11797642                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9581761                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.866080                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.866080                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.154628                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.154628                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63131669                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19342498                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18125976                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8298568                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3079654                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2514426                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       206638                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1292745                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1210005                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          316597                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9116                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3183764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16719471                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3079654                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1526602                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3622578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1075555                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        598019                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1550142                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        80201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8271600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.498934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.328095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4649022     56.20%     56.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          295674      3.57%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          446740      5.40%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          307546      3.72%     68.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          216529      2.62%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          209907      2.54%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          126951      1.53%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          272817      3.30%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1746414     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8271600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.371107                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.014742                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3275498                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       620587                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3457790                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        50690                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        867022                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       516780                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20012875                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        867022                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3460491                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          47738                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       308011                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3319651                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       268676                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19409023                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        111473                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        91885                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27233334                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     90327172                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     90327172                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16716932                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10516402                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3477                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1665                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           805221                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1778576                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       906547                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10755                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       215739                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18080967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3325                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14429728                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28874                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6054018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18505999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8271600                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.744491                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.918960                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3052843     36.91%     36.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1645388     19.89%     56.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1143035     13.82%     70.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       776720      9.39%     80.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       797214      9.64%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       376992      4.56%     94.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       338067      4.09%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        64836      0.78%     99.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76505      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8271600                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          78350     70.65%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15513     13.99%     84.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17042     15.37%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12068216     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       182012      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1661      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1417927      9.83%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       759912      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14429728                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.738821                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             110905                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007686                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     37270835                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24138347                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14026791                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14540633                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        45298                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       692326                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          595                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       215708                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        867022                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24562                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4668                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18084294                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1778576                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       906547                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1665                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3947                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       124919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       113414                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       238333                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14162020                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1324938                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       267708                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2065723                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2013066                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            740785                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.706562                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14032972                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14026791                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9081817                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25798857                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.690266                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352024                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9719500                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11980721                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6103593                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       208101                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7404578                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.618015                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.167482                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2918517     39.42%     39.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2083143     28.13%     67.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       788153     10.64%     78.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       440942      5.95%     84.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       368216      4.97%     89.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       165183      2.23%     91.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       157499      2.13%     93.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       108727      1.47%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       374198      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7404578                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9719500                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11980721                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1777089                       # Number of memory references committed
system.switch_cpus3.commit.loads              1086250                       # Number of loads committed
system.switch_cpus3.commit.membars               1660                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1738230                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10785802                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       247814                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       374198                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25114694                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37036221                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  26968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9719500                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11980721                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9719500                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.853806                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.853806                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.171226                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.171226                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        63603534                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19511482                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18401718                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3320                       # number of misc regfile writes
system.l20.replacements                          1694                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          136061                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5790                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.499309                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                  69                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.517472                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   860.037502                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3151.445026                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003788                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.209970                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769396                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3370                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3370                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             846                       # number of Writeback hits
system.l20.Writeback_hits::total                  846                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3370                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3370                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3370                       # number of overall hits
system.l20.overall_hits::total                   3370                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1678                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1694                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1678                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1694                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1678                       # number of overall misses
system.l20.overall_misses::total                 1694                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3453831                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    269898405                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      273352236                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3453831                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    269898405                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       273352236                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3453831                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    269898405                       # number of overall miss cycles
system.l20.overall_miss_latency::total      273352236                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5048                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5064                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          846                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              846                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5048                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5064                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5048                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5064                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.332409                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.334518                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.332409                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.334518                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.332409                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.334518                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 215864.437500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160845.294994                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 161364.956316                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 215864.437500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160845.294994                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 161364.956316                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 215864.437500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160845.294994                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 161364.956316                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 276                       # number of writebacks
system.l20.writebacks::total                      276                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1678                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1694                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1678                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1694                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1678                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1694                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3272528                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    250740486                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    254013014                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3272528                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    250740486                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    254013014                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3272528                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    250740486                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    254013014                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.332409                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.334518                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.332409                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.334518                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.332409                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.334518                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       204533                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149428.179976                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149948.650531                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       204533                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149428.179976                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149948.650531                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       204533                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149428.179976                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149948.650531                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2339                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          297233                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6435                       # Sample count of references to valid blocks.
system.l21.avg_refs                         46.190054                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  38                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.421867                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   896.055217                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3150.522916                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009277                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002789                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.218763                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.769171                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4214                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4214                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1192                       # number of Writeback hits
system.l21.Writeback_hits::total                 1192                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4214                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4214                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4214                       # number of overall hits
system.l21.overall_hits::total                   4214                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2326                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2339                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2326                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2339                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2326                       # number of overall misses
system.l21.overall_misses::total                 2339                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2552935                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    416277938                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      418830873                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2552935                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    416277938                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       418830873                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2552935                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    416277938                       # number of overall miss cycles
system.l21.overall_miss_latency::total      418830873                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6540                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6553                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1192                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1192                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6540                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6553                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6540                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6553                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.355657                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.356936                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.355657                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.356936                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.355657                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.356936                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 178967.299226                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 179064.075673                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 178967.299226                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 179064.075673                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 178967.299226                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 179064.075673                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 378                       # number of writebacks
system.l21.writebacks::total                      378                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2326                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2339                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2326                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2339                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2326                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2339                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    389436047                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    391840749                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    389436047                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    391840749                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    389436047                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    391840749                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.355657                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.356936                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.355657                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.356936                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.355657                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.356936                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 167427.363285                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 167524.903378                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 167427.363285                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 167524.903378                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 167427.363285                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 167524.903378                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           796                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          276683                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4892                       # Sample count of references to valid blocks.
system.l22.avg_refs                         56.558258                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.215150                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.959308                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   387.553419                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3610.272123                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020560                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003408                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.094618                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.881414                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3021                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3021                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             949                       # number of Writeback hits
system.l22.Writeback_hits::total                  949                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3021                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3021                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3021                       # number of overall hits
system.l22.overall_hits::total                   3021                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          781                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  795                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          781                       # number of demand (read+write) misses
system.l22.demand_misses::total                   795                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          781                       # number of overall misses
system.l22.overall_misses::total                  795                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1878944                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    129153577                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      131032521                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1878944                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    129153577                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       131032521                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1878944                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    129153577                       # number of overall miss cycles
system.l22.overall_miss_latency::total      131032521                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3802                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3816                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          949                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              949                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3802                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3816                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3802                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3816                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.205418                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.208333                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.205418                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.208333                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.205418                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.208333                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165369.496799                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164820.781132                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165369.496799                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164820.781132                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165369.496799                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164820.781132                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 424                       # number of writebacks
system.l22.writebacks::total                      424                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          781                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             795                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          781                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              795                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          781                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             795                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    120224933                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    121944062                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    120224933                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    121944062                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    120224933                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    121944062                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.205418                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.205418                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.208333                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.205418                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.208333                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153937.174136                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153388.757233                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153937.174136                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153388.757233                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153937.174136                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153388.757233                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           590                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          260245                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4686                       # Sample count of references to valid blocks.
system.l23.avg_refs                         55.536705                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.584437                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   285.398595                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3683.016968                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003805                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.069677                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.899174                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         2648                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2648                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             890                       # number of Writeback hits
system.l23.Writeback_hits::total                  890                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         2648                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2648                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         2648                       # number of overall hits
system.l23.overall_hits::total                   2648                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          574                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  590                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          574                       # number of demand (read+write) misses
system.l23.demand_misses::total                   590                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          574                       # number of overall misses
system.l23.overall_misses::total                  590                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2256426                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     92768260                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       95024686                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2256426                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     92768260                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        95024686                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2256426                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     92768260                       # number of overall miss cycles
system.l23.overall_miss_latency::total       95024686                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3222                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3238                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          890                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              890                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3222                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3238                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3222                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3238                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.178150                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.182211                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.178150                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.182211                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.178150                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.182211                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 141026.625000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 161617.177700                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 161058.789831                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 141026.625000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 161617.177700                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 161058.789831                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 141026.625000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 161617.177700                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 161058.789831                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 357                       # number of writebacks
system.l23.writebacks::total                      357                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          574                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             590                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          574                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              590                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          574                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             590                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2074896                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     86221784                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     88296680                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2074896                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     86221784                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     88296680                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2074896                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     86221784                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     88296680                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.178150                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.182211                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.178150                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.182211                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.178150                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.182211                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       129681                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 150212.167247                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 149655.389831                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       129681                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 150212.167247                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 149655.389831                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       129681                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 150212.167247                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 149655.389831                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.855984                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001702563                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844756.101289                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.855984                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869962                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1670449                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1670449                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1670449                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1670449                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1670449                       # number of overall hits
system.cpu0.icache.overall_hits::total        1670449                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5187743                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5187743                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5187743                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5187743                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5187743                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5187743                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1670471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1670471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1670471                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1670471                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1670471                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1670471                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 235806.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 235806.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 235806.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 235806.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 235806.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 235806.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3470108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3470108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3470108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3470108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3470108                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3470108                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 216881.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 216881.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 216881.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 216881.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 216881.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 216881.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937372                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42220.469834                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.742530                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.257470                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.780244                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.219756                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2069014                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069014                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505954                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505954                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505954                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505954                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16521                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16521                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16521                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16521                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16521                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16521                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1676147515                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1676147515                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1676147515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1676147515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1676147515                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1676147515                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2085535                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2085535                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2522475                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2522475                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2522475                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2522475                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007922                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007922                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006550                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006550                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006550                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006550                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 101455.572605                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101455.572605                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 101455.572605                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101455.572605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 101455.572605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101455.572605                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          846                       # number of writebacks
system.cpu0.dcache.writebacks::total              846                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11473                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11473                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11473                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11473                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11473                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5048                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5048                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    294894559                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    294894559                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    294894559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    294894559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    294894559                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    294894559                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002420                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002420                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 58418.098059                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58418.098059                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 58418.098059                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58418.098059                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 58418.098059                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58418.098059                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.965826                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088346629                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194247.235887                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.965826                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020779                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794817                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1373215                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1373215                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1373215                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1373215                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1373215                       # number of overall hits
system.cpu1.icache.overall_hits::total        1373215                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3802348                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3802348                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1373238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1373238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1373238                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1373238                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1373238                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1373238                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6540                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177779840                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6796                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26159.482048                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.083615                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.916385                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867514                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132486                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       948939                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         948939                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       626710                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        626710                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2025                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2025                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1482                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1482                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1575649                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1575649                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1575649                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1575649                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14464                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14464                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14464                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14464                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14464                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14464                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1222757211                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1222757211                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1222757211                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1222757211                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1222757211                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1222757211                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       963403                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       963403                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       626710                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       626710                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1590113                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1590113                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1590113                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1590113                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015013                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015013                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009096                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009096                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009096                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009096                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84537.970893                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84537.970893                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84537.970893                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84537.970893                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84537.970893                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84537.970893                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1192                       # number of writebacks
system.cpu1.dcache.writebacks::total             1192                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7924                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7924                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7924                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7924                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7924                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7924                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6540                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6540                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6540                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6540                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6540                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6540                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    449723634                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    449723634                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    449723634                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    449723634                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    449723634                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    449723634                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006788                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006788                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004113                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004113                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004113                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004113                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 68765.081651                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68765.081651                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 68765.081651                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68765.081651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 68765.081651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68765.081651                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.959262                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086116757                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345824.529158                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.959262                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022371                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741922                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1477073                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1477073                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1477073                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1477073                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1477073                       # number of overall hits
system.cpu2.icache.overall_hits::total        1477073                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2290272                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2290272                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2290272                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2290272                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2290272                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2290272                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1477089                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1477089                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1477089                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1477089                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1477089                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1477089                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       143142                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       143142                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       143142                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       143142                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       143142                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       143142                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1892944                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1892944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1892944                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 135210.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3802                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166238624                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4058                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40965.654017                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.366040                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.633960                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856899                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143101                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1002793                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1002793                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       676149                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        676149                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1620                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1620                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1620                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1678942                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1678942                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1678942                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1678942                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9893                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9893                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9893                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9893                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9893                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9893                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    654831868                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    654831868                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    654831868                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    654831868                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    654831868                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    654831868                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1012686                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1012686                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       676149                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       676149                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1688835                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1688835                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1688835                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1688835                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009769                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009769                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005858                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005858                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005858                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005858                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 66191.435156                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 66191.435156                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 66191.435156                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 66191.435156                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 66191.435156                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 66191.435156                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu2.dcache.writebacks::total              949                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6091                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6091                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6091                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6091                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6091                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6091                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3802                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3802                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3802                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3802                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3802                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3802                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    149040666                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    149040666                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    149040666                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    149040666                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    149040666                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    149040666                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002251                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002251                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39200.596002                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39200.596002                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39200.596002                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39200.596002                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39200.596002                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39200.596002                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.584384                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089491410                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2358206.515152                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.584384                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024975                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.739719                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1550123                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1550123                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1550123                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1550123                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1550123                       # number of overall hits
system.cpu3.icache.overall_hits::total        1550123                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2900550                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2900550                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2900550                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2900550                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2900550                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2900550                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1550142                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1550142                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1550142                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1550142                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1550142                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1550142                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152660.526316                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152660.526316                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152660.526316                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152660.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152660.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152660.526316                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2272771                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2272771                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2272771                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2272771                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2272771                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2272771                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 142048.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 142048.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 142048.187500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 142048.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 142048.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 142048.187500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3222                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161285251                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3478                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              46372.987637                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   213.336501                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    42.663499                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.833346                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.166654                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1008740                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1008740                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       687518                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        687518                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1664                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1664                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1660                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1660                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1696258                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1696258                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1696258                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1696258                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6493                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6493                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6493                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6493                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6493                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6493                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    302230484                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    302230484                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    302230484                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    302230484                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    302230484                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    302230484                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1015233                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1015233                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       687518                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       687518                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1660                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1660                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1702751                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1702751                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1702751                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1702751                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006396                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006396                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003813                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003813                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003813                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003813                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 46547.125212                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46547.125212                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46547.125212                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46547.125212                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46547.125212                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46547.125212                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          890                       # number of writebacks
system.cpu3.dcache.writebacks::total              890                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3271                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3271                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3271                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3271                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3271                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3271                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3222                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3222                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3222                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3222                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    113609141                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    113609141                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    113609141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    113609141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    113609141                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    113609141                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001892                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001892                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 35260.441030                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35260.441030                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 35260.441030                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 35260.441030                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 35260.441030                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 35260.441030                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
