$date
	Tue Dec 16 10:39:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux1toN_tb $end
$var wire 8 ! Y [7:0] $end
$var parameter 32 " N $end
$var reg 1 # D $end
$var reg 3 $ S [2:0] $end
$scope module DUT $end
$var wire 1 # D $end
$var wire 3 % S [2:0] $end
$var parameter 32 & N $end
$var reg 8 ' Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 &
b1000 "
$end
#0
$dumpvars
b0 '
b0 %
b0 $
0#
b0 !
$end
#10
b1 $
b1 %
#20
b10 $
b10 %
#30
b11 $
b11 %
#40
b100 $
b100 %
#50
b101 $
b101 %
#60
b110 $
b110 %
#70
b111 $
b111 %
#80
b1 !
b1 '
b0 $
b0 %
1#
#90
b10 !
b10 '
b1 $
b1 %
#100
b100 !
b100 '
b10 $
b10 %
#110
b1000 !
b1000 '
b11 $
b11 %
#120
b10000 !
b10000 '
b100 $
b100 %
#130
b100000 !
b100000 '
b101 $
b101 %
#140
b1000000 !
b1000000 '
b110 $
b110 %
#150
b10000000 !
b10000000 '
b111 $
b111 %
#160
