14:55:26 **** Incremental Build of configuration Debug for project AES_VERILOG_FULL_INTR_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 65182 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/export/AES_ECB_INTR_FULL_wrapper/AES_ECB_INTR_FULL_wrapper.xpfm standalone_domain H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_VERILOG_FULL_INTR_system/Debug/system.bif
sdcard_gen --xpfm H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper/export/AES_ECB_INTR_FULL_wrapper/AES_ECB_INTR_FULL_wrapper.xpfm --sys_config AES_ECB_INTR_FULL_wrapper --bif H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_VERILOG_FULL_INTR_system/Debug/system.bif --bitstream H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_VERILOG_FULL_INTR/_ide/bitstream/AES_ECB_INTR_FULL_wrapper.bit --elf H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_VERILOG_FULL_INTR/Debug/AES_VERILOG_FULL_INTR.elf,ps7_cortexa9_0
creating BOOT.BIN using H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_VERILOG_FULL_INTR/_ide/bitstream/AES_ECB_INTR_FULL_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_VERILOG_FULL_INTR_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

14:55:33 Build Finished (took 7s.457ms)

