
#####  START OF RAM REPORT  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                       PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                    DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem[128:0]                                                                             RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_0                                                                            1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_1                                                                            1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_2                                                                            1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_3                                                                            1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_4                                                                            1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_5                                                                            1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_6                                                                            1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem[144:0]                                                                               RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_0                                                                              512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_1                                                                              512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_2                                                                              512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_3                                                                              512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem[47:0]                                                                               RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_0                                                                             1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_1                                                                             1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_2                                                                             1KX16_1KX16            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem[71:0]                                                                   RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem_mem_0_0                                                                 512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem_mem_0_1                                                                 512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem[78:0]                                                               RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem_mem_0_0                                                             512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                          PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem_mem_0_1                                                             512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.BYTE_CNT_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0         NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.BYTE_CNT_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0         512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.CONFIG_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0           NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.CONFIG_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0           512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.DEST_ADDR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0        NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.DEST_ADDR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0        512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.NEXT_DSCRPTR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.NEXT_DSCRPTR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0     512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.SRC_ADDR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0         NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.SRC_ADDR_RAM.LI_ram_wrapper_bd.ram_bd.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0         512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache0.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C0            NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache0.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C0            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache0.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C1            NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache0.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C1            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache1.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C0            NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache1.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C0            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache1.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C1            NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.UI_ram_wrapper_cache1.ram_cache.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C1            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                                                                         NA                 NA                 SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                                                                         512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
YES              SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1                                                                                                         NA                 NA                 SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1                                                                                                         512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                                     PRIMITIVE_TYPE     USER_ATTRIBUTE        MAPPED_INSTANCE                                                                                                                                                                                                  DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem[65:0]                                                                                        RAM                DEFAULT               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_0                                                                                      64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_1                                                                                      64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_2                                                                                      64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_3                                                                                      64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_4                                                                                      64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_5                                                                                      64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem[96:0]                                                                                                                               RAM                DEFAULT               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_0                                                                                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_1                                                                                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_2                                                                                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_3                                                                                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_4                                                                                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_5                                                                                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_6                                                                                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_7                                                                                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem[72:0]                                                            RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_0                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_1                                                          64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_2                                                          64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_3                                                          64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_4                                                          64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_5                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_6                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem[71:0]                                                            RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_0                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_1                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_2                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_3                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_4                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_5                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_rdFIFORAM.mem[63:0]                                                                                                                                            RAM                syn_ramstyle=URAM     AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_0                                                                                                                                          64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                           AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_1                                                                                                                                          64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                           AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_2                                                                                                                                          64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                           AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_3                                                                                                                                          64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                           AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_4                                                                                                                                          64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                           AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_5                                                                                                                                          64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_wrFIFORAM.mem[63:0]                                                                                                                                            RAM                syn_ramstyle=URAM     AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_0                                                                                                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_1                                                                                                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_2                                                                                                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_3                                                                                                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_4                                                                                                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_5                                                                                                                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[73:0]                                                                                                   RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_0                                                                                                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_1                                                                                                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_2                                                                                                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_3                                                                                                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_4                                                                                                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_5                                                                                                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_6                                                                                                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem[79:0]                                                                                          RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_0                                                                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_1                                                                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_2                                                                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_3                                                                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_4                                                                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_5                                                                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_6                                                                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrDataFif.genblk1\.DPRam.mem[36:0]                                                      RAM                DEFAULT               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_0                                                    64X12             0                  0       1(0/0/0)                     1(1/1/1)                     
                                                                                                                                                                                                                                                                           CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_1                                                    64X12             0                  0       1(0/0/0)                     1(1/1/1)                     
                                                                                                                                                                                                                                                                           CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_2                                                    64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem[37:0]                                                      RAM                DEFAULT               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_0                                                    64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[68:0]                                                                                                  RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0                                                                                                64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1                                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2                                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3                                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_4                                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[68:0]                                                                                                  RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0                                                                                                64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1                                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2                                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3                                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_4                                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo[65:0]                                                            RAM                DEFAULT               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo_gen_fifo_regs\[0\]\.nonresettable\.fifo_0_0                      64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo_gen_fifo_regs\[0\]\.nonresettable\.fifo_0_1                      64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem[13:0]                                                              RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_0                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                           AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_1                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdIdFif.genblk1\.DPRam.mem[11:0]                                                        RAM                DEFAULT               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_0                                                      64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrLenFif.genblk1\.DPRam.mem[11:0]                                                       RAM                DEFAULT               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrLenFif.genblk1\.DPRam.mem_mem_0_0                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                                                                         RAM                DEFAULT               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                                                                         RAM                DEFAULT               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                           PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem[9:0]                                                              RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem_mem_0_0                                                           64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]                                            RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]                                           RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]                                            RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]                                           RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]                                            RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]                                           RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[8:0]                                                                                                    RAM                DEFAULT               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem_mem_0_0                                                                                                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly[7:0]                                                                                                      RAM                DEFAULT               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly_indly_0_0                                                                                                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly[7:0]                                                                                                     RAM                DEFAULT               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly_outdly_0_0                                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.wrtq_b_size[8:0]                                                                                                                                               RAM                DEFAULT               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.wrtq_b_size_wrtq_b_size_0_0                                                                                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_0.ram_dscConCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C0     NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_0.ram_dscConCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C0     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_0.ram_dscConCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C1     NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_0.ram_dscConCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C1     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C0           NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C0           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C1           NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C1           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C2           NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C2           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C3           NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C3           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C4           NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C4           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C5           NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C5           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C0             NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C0             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C1             NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C1             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C2             NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C2             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C3             NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C3             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C4             NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C4             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C5             NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C5             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C6             NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C6             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C7             NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C7             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C0                        NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C0                        NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C1                        NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk1\.INT_0_FIFO.LI_ram_wrapper_fifo_0.ram_fifo_0.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C1                        NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C0                        NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C0                        NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C1                        NA                 NA                    CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_intController.genblk2\.INT_1_FIFO.LI_ram_wrapper_fifo_1.ram_fifo_1.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C1                        NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
===================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT  #####

