============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  03:23:07 pm
  Module:                 INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type          Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)              launch                                          0 R 
reg_line_in_reg[64][3]/CP                                         0             0 R 
reg_line_in_reg[64][3]/Q        HS65_LS_DFPRQX18        7 64.2  121  +223     223 F 
gen_filter[0].U_S0/e3[3] 
  g5337/A                                                              +0     223   
  g5337/Z                       HS65_LS_IVX35           5 35.3   56   +71     294 R 
  g5335/A                                                              +0     294   
  g5335/Z                       HS65_LS_IVX44           3 17.5   22   +33     327 F 
  g5272/A                                                              +0     327   
  g5272/Z                       HS65_LS_NAND2X14        1 12.4   32   +30     358 R 
  g5266/B                                                              +0     358   
  g5266/Z                       HS65_LS_NAND2X29        2 25.2   39   +41     399 F 
  g5185/C                                                              +0     399   
  g5185/Z                       HS65_LSS_XNOR3X12       1  7.8   52  +106     505 F 
  csa_tree_U_s23_add_18_10_groupi/in_0[3] 
    g1126/A0                                                           +0     506   
    g1126/S0                    HS65_LS_FA1X9           1  7.8   47  +191     697 R 
    g1113/A0                                                           +0     697   
    g1113/S0                    HS65_LS_FA1X9           1  4.1   35  +162     858 F 
    g3/P                                                               +0     858   
    g3/Z                        HS65_LS_PAO2X9          1  7.1   38   +94     952 F 
    g1147/A                                                            +0     952   
    g1147/Z                     HS65_LS_PAOI2X6         1  9.7   94   +78    1031 R 
    g287/B                                                             +0    1031   
    g287/Z                      HS65_LS_OAI12X18        1 15.6   48   +63    1094 F 
    g286/A0                                                            +0    1094   
    g286/CO                     HS65_LS_FA1X27          1 15.6   34  +108    1201 F 
    g285/A0                                                            +0    1201   
    g285/CO                     HS65_LS_FA1X27          1 15.6   34  +101    1303 F 
    g284/A0                                                            +0    1303   
    g284/CO                     HS65_LS_FA1X27          1 15.6   34  +101    1404 F 
    g283/A0                                                            +0    1404   
    g283/CO                     HS65_LS_FA1X27          1 15.6   34  +101    1506 F 
    g282/A0                                                            +0    1506   
    g282/CO                     HS65_LS_FA1X27          1 15.6   34  +101    1607 F 
    g281/A0                                                            +0    1607   
    g281/CO                     HS65_LS_FA1X27          1 15.6   34  +101    1709 F 
    g280/A0                                                            +0    1709   
    g280/CO                     HS65_LS_FA1X27          1 15.6   34  +101    1810 F 
    g279/A0                                                            +0    1810   
    g279/CO                     HS65_LS_FA1X27          1 15.6   34  +101    1912 F 
    g278/A0                                                            +0    1912   
    g278/CO                     HS65_LS_FA1X27          1  9.2   30   +95    2007 F 
    g1146/B                                                            +0    2007   
    g1146/Z                     HS65_LSS_XOR2X12        1  3.8   36   +80    2088 F 
  csa_tree_U_s23_add_18_10_groupi/out_0[15] 
gen_filter[0].U_S0/f3[9] 
reg_out_inter_reg[2][9]/D  <<<  HS65_LS_DFPRQX4                        +0    2088   
reg_out_inter_reg[2][9]/CP      setup                             0  +112    2200 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)              capture                                      2300 R 
                                adjustments                          -100    2200   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : reg_line_in_reg[64][3]/CP
End-point    : reg_out_inter_reg[2][9]/D
