<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="vitis_design_wrapper_behav.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_vitis_design_axi_register_slice_0_0_stub_sv_1424034433 " />
            <top_module name="\$unit_vitis_design_irq_const_tieoff_0_stub_sv_3925412120 " />
            <top_module name="\$unit_vitis_design_ps_e_0_stub_sv " />
            <top_module name="\$unit_vitis_design_xbar_0_stub_sv_1219063804 " />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="vitis_design_wrapper" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="8,518,484.589 ns"></ZoomStartTime>
      <ZoomEndTime time="8,518,602.583 ns"></ZoomEndTime>
      <Cursor1Time time="8,532,935.067 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="302"></NameColumnWidth>
      <ValueColumnWidth column_width="110"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="40" />
   <wave_markers>
      <marker label="" time="7666286666" />
      <marker label="" time="6650906666" />
      <marker label="" time="6625353462" />
      <marker label="" time="8518540000" />
      <marker label="" time="8467435067" />
   </wave_markers>
   <wvobject type="group" fp_name="HLS_Process_Summary_group">
      <obj_property name="label">HLS Process Summary</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="group" fp_name="device_group">
      <obj_property name="label">Device &quot;xilinx.com_xd_xilinx_zcu102_base_202220_1_202220_1-0&quot;</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="group" fp_name="bin_group">
         <obj_property name="label">Binary Container &quot;kernel&quot;</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="group" fp_name="kernel_group">
            <obj_property name="label">Kernel &quot;toplevel&quot; 1:1:1</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="group" fp_name="cu_group">
               <obj_property name="label">Compute Unit: toplevel_1</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <obj_property name="Description_Data">Activity for compute unit toplevel_1</obj_property>
               <obj_property name="EnumTransactionColorTable">1=blank</obj_property>
               <obj_property name="EnumTransactionValueTable">1=blank;0=Running</obj_property>
               <obj_property name="CustomSignalColor">#4DB34D</obj_property>
               <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
               <obj_property name="UseCustomSignalColor">true</obj_property>
               <obj_property name="Render_Data">/vitis_design_wrapper/vitis_design_i/toplevel_1//ap_idle</obj_property>
               <wvobject type="group" fp_name="trans_group">
                  <obj_property name="label">Data Transfers</obj_property>
                  <obj_property name="DisplayName">label</obj_property>
                  <obj_property name="isExpanded"></obj_property>
                  <wvobject type="protoinst" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/m00_axi">
                     <obj_property name="ElementShortName">m00_axi</obj_property>
                     <obj_property name="ObjectShortName">m00_axi</obj_property>
                     <obj_property name="children_use_element_short_name">true</obj_property>
                     <obj_property name="WaveformStyle">STYLE_ENUM_TRANSACTION</obj_property>
                     <obj_property name="EnumTransactionColorTable">0=blank 1=#D399FF 2=pink</obj_property>
                     <obj_property name="EnumTransactionValueTable">0=blank;1=Read;2=Write;3=Read/Write</obj_property>
                     <obj_property name="UseCustomSignalColor">true</obj_property>
                     <obj_property name="CustomSignalColor">turquoise</obj_property>
                     <obj_property name="Render_Data">/vitis_design_wrapper/vitis_design_i/toplevel_1/m00_axi.readWriteSummary</obj_property>
                     <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
                     <obj_property name="CellHeight">36</obj_property>
                     <obj_property name="isExpanded"></obj_property>
                  </wvobject>
               </wvobject>
            </wvobject>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/ap_clk">
      <obj_property name="ElementShortName">ap_clk</obj_property>
      <obj_property name="ObjectShortName">ap_clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/ap_rst_n">
      <obj_property name="ElementShortName">ap_rst_n</obj_property>
      <obj_property name="ObjectShortName">ap_rst_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/control_axi/int_ap_start_reg">
      <obj_property name="ElementShortName">int_ap_start_reg</obj_property>
      <obj_property name="ObjectShortName">int_ap_start_reg</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/control_axi/int_ap_idle_reg">
      <obj_property name="ElementShortName">int_ap_idle_reg</obj_property>
      <obj_property name="ObjectShortName">int_ap_idle_reg</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/control_axi/int_ap_done_reg">
      <obj_property name="ElementShortName">int_ap_done_reg</obj_property>
      <obj_property name="ObjectShortName">int_ap_done_reg</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/control_axi/ap_start">
      <obj_property name="ElementShortName">ap_start</obj_property>
      <obj_property name="ObjectShortName">ap_start</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/control_axi/ap_done">
      <obj_property name="ElementShortName">ap_done</obj_property>
      <obj_property name="ObjectShortName">ap_done</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/go">
      <obj_property name="ElementShortName">go</obj_property>
      <obj_property name="ObjectShortName">go</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/done">
      <obj_property name="ElementShortName">done</obj_property>
      <obj_property name="ObjectShortName">done</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/controller/state_reg">
      <obj_property name="ElementShortName">state_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">state_reg[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/controller/state_next">
      <obj_property name="ElementShortName">state_next[31:0]</obj_property>
      <obj_property name="ObjectShortName">state_next[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/while_0_arg0_reg_reg">
      <obj_property name="ElementShortName">while_0_arg0_reg_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">while_0_arg0_reg_reg[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/while_0_arg0_reg_in">
      <obj_property name="ElementShortName">while_0_arg0_reg_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">while_0_arg0_reg_in[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/while_0_arg0_reg_write_en">
      <obj_property name="ElementShortName">while_0_arg0_reg_write_en</obj_property>
      <obj_property name="ObjectShortName">while_0_arg0_reg_write_en</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/while_0_arg0_reg_done_reg">
      <obj_property name="ElementShortName">while_0_arg0_reg_done_reg</obj_property>
      <obj_property name="ObjectShortName">while_0_arg0_reg_done_reg</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/_GEN_0">
      <obj_property name="ElementShortName">_GEN_0[31:0]</obj_property>
      <obj_property name="ObjectShortName">_GEN_0[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/std_mult_pipe_0_left">
      <obj_property name="ElementShortName">std_mult_pipe_0_left[63:0]</obj_property>
      <obj_property name="ObjectShortName">std_mult_pipe_0_left[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/std_mult_pipe_0_right">
      <obj_property name="ElementShortName">std_mult_pipe_0_right[63:0]</obj_property>
      <obj_property name="ObjectShortName">std_mult_pipe_0_right[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/std_mult_pipe_0_out">
      <obj_property name="ElementShortName">std_mult_pipe_0_out[63:0]</obj_property>
      <obj_property name="ObjectShortName">std_mult_pipe_0_out[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/_GEN">
      <obj_property name="ElementShortName">_GEN[31:0]</obj_property>
      <obj_property name="ObjectShortName">_GEN[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/_controller_out1">
      <obj_property name="ElementShortName">_controller_out1</obj_property>
      <obj_property name="ObjectShortName">_controller_out1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/_controller_out2">
      <obj_property name="ElementShortName">_controller_out2</obj_property>
      <obj_property name="ObjectShortName">_controller_out2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/_controller_out3">
      <obj_property name="ElementShortName">_controller_out3</obj_property>
      <obj_property name="ObjectShortName">_controller_out3</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/_controller_out4">
      <obj_property name="ElementShortName">_controller_out4</obj_property>
      <obj_property name="ObjectShortName">_controller_out4</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/ext_mem0_write_data">
      <obj_property name="ElementShortName">ext_mem0_write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">ext_mem0_write_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/ext_mem0_addr0">
      <obj_property name="ElementShortName">ext_mem0_addr0[63:0]</obj_property>
      <obj_property name="ObjectShortName">ext_mem0_addr0[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/ext_mem0_write_en">
      <obj_property name="ElementShortName">ext_mem0_write_en</obj_property>
      <obj_property name="ObjectShortName">ext_mem0_write_en</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/calyx_ext_mem_to_axi_0/calyx_write_en">
      <obj_property name="ElementShortName">calyx_write_en</obj_property>
      <obj_property name="ObjectShortName">calyx_write_en</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/calyx_ext_mem_to_axi_0/calyx_done">
      <obj_property name="ElementShortName">calyx_done</obj_property>
      <obj_property name="ObjectShortName">calyx_done</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/kernel/ext_mem0_done">
      <obj_property name="ElementShortName">ext_mem0_done</obj_property>
      <obj_property name="ObjectShortName">ext_mem0_done</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/calyx_ext_mem_to_axi_0/m_axi_awready">
      <obj_property name="ElementShortName">m_axi_awready</obj_property>
      <obj_property name="ObjectShortName">m_axi_awready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/calyx_ext_mem_to_axi_0/m_axi_bvalid">
      <obj_property name="ElementShortName">m_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_bvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/calyx_ext_mem_to_axi_0/m_axi_awvalid">
      <obj_property name="ElementShortName">m_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_awvalid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/calyx_ext_mem_to_axi_0/m_axi_awlen">
      <obj_property name="ElementShortName">m_axi_awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_awlen[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/calyx_ext_mem_to_axi_0/m_axi_wvalid">
      <obj_property name="ElementShortName">m_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_wvalid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/calyx_ext_mem_to_axi_0/m_axi_wstrb">
      <obj_property name="ElementShortName">m_axi_wstrb[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_wstrb[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/calyx_ext_mem_to_axi_0/m_axi_wlast">
      <obj_property name="ElementShortName">m_axi_wlast</obj_property>
      <obj_property name="ObjectShortName">m_axi_wlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vitis_design_wrapper/vitis_design_i/toplevel_1/inst/calyx_ext_mem_to_axi_0/m_axi_bready">
      <obj_property name="ElementShortName">m_axi_bready</obj_property>
      <obj_property name="ObjectShortName">m_axi_bready</obj_property>
   </wvobject>
</wave_config>
