# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1370 6.4e-05 2048 80 1510 301056 23.1588 28.4681 918.766 858.31 1828.79 1828.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1370 6.4e-05 2048 80 1510 301104 23.2324 28.3807 1045.43 838.739 1935.87 1935.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1370 6.4e-05 2048 80 1510 301120 23.146 28.3975 1093.16 837.774 1982.56 1982.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1370 6.4e-05 2048 80 1510 301056 23.122 28.4588 1018.73 838.831 1909.23 1909.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1370 6.4e-05 2048 80 1510 301200 23.263 28.3935 1031.48 838.707 1921.92 1922.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1370 6.4e-05 2048 80 1510 301056 23.1465 28.4078 1058.63 838.523 1948.79 1948.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1370 6.4e-05 2048 80 1510 300960 23.2393 28.3855 1061.15 837.94 1950.81 1950.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1370 6.4e-05 2048 80 1510 301056 23.1526 28.395 1026.4 838.726 1916.77 1916.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1370 6.4e-05 2048 80 1510 300672 23.1469 28.3464 1031.83 837.893 1921.3 1921.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1370 6.4e-05 2048 80 1510 300800 23.1711 28.412 1098.57 837.393 1987.63 1987.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1370 6.4e-05 2048 80 1510 300544 23.1137 28.2927 1297.08 837.802 2186.38 2186.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1370 6.4e-05 2048 80 1515 301184 23.1037 28.3341 896.436 838.151 1786.11 1786.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1370 6.4e-05 2048 80 1515 301120 23.2653 28.3704 906.409 838.033 1796.16 1796.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1370 6.4e-05 2048 80 1515 301152 23.1547 28.4579 898.876 838.583 1789.16 1789.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1370 6.4e-05 2048 80 1515 301056 23.2191 28.3604 921.596 838.788 1812.05 1812.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1370 6.4e-05 2048 80 1515 301056 23.167 28.3152 944.982 837.864 1834.41 1834.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1370 6.4e-05 2048 80 1515 301104 23.2113 28.4145 1067.66 838.051 1957.42 1957.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1370 6.4e-05 2048 80 1515 300960 23.1587 28.3492 1044.34 838.423 1934.35 1934.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1370 6.4e-05 2048 80 1515 301056 23.0908 28.4077 1114.52 838.833 2004.93 2005.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1370 6.4e-05 2048 80 1515 301000 23.2349 28.3855 1104.45 838.993 1995.15 1995.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1370 6.4e-05 2048 80 1515 300832 23.142 28.3925 1112.83 838.629 2003.08 2003.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1370 6.4e-05 2048 80 1515 300960 23.1948 28.3955 1091.95 837.92 1981.54 1981.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1370 6.4e-05 2048 80 1515 301056 23.1104 28.379 1047.42 838.748 1937.74 1937.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1370 6.4e-05 2048 80 1515 300672 23.0994 28.3853 1224.41 838.564 2114.55 2114.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1370 6.4e-05 2048 80 1515 300400 23.1733 28.3988 1221.45 838.075 2111.19 2111.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1370 6.4e-05 2048 80 1515 300544 23.1058 28.4554 1121.27 836.995 2009.91 2009.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1370 6.4e-05 2048 80 1520 301184 23.1025 28.6024 849.656 838.278 1739.73 1739.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1370 6.4e-05 2048 80 1520 301120 23.2354 28.3535 955.201 838.003 1844.88 1844.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1370 6.4e-05 2048 80 1520 301056 23.1464 28.4778 891.159 837.995 1780.87 1780.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1370 6.4e-05 2048 80 1520 301056 23.208 28.3996 905.875 838.175 1795.74 1795.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1370 6.4e-05 2048 80 1520 301056 23.1272 28.3491 919.784 838.569 1809.91 1809.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1370 6.4e-05 2048 80 1520 300960 23.1956 28.3505 1126.52 837.933 2016.08 2016.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1370 6.4e-05 2048 80 1520 300672 23.1055 28.3388 783.796 838.544 1673.87 1673.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1370 6.4e-05 2048 80 1520 300960 23.147 28.416 1084.15 837.902 1973.7 1973.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1370 6.4e-05 2048 80 1520 300800 23.0725 28.3054 758.879 838.257 1648.6 1648.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1370 6.4e-05 2048 80 1520 301056 23.0652 28.3214 1013.64 838.001 1903.12 1903.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1370 6.4e-05 2048 80 1520 300672 23.102 28.3053 725.709 837.869 1615.07 1615.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1370 6.4e-05 2048 80 1520 301000 23.2406 28.3926 1062.56 838.968 1953.24 1953.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1370 6.4e-05 2048 80 1520 300400 23.1783 28.3784 748.691 837.345 1637.67 1637.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1370 6.4e-05 2048 80 1520 300832 23.1262 28.3504 1358.21 837.812 2247.58 2247.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1370 6.4e-05 2048 80 1520 300608 23.0714 28.3217 884.01 838.946 1774.43 1774.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1370 6.4e-05 2048 80 1520 300960 23.1903 28.5075 1297.63 838.774 2188.19 2188.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1370 6.4e-05 2048 80 1520 300480 23.0871 28.3663 879.56 838.273 1769.43 1769.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1370 6.4e-05 2048 80 1520 301056 23.0897 28.2993 1260.29 838.823 2150.58 2150.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1370 6.4e-05 2048 80 1520 300544 23.1197 28.35 846.614 838 1736.17 1736.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1370 6.4e-05 2048 80 1520 300672 23.11 28.3081 1100.57 838.666 1990.74 1990.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1370 6.4e-05 2048 80 1520 300288 23.0891 28.4184 773.042 837.947 1662.58 1662.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1370 6.4e-05 2048 80 1520 300400 23.1649 28.356 1136.52 837.381 2025.51 2025.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1370 6.4e-05 2048 80 1520 300000 23.1337 28.3853 800.078 837.896 1689.58 1689.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1370 6.4e-05 2048 80 1512 301056 23.1156 28.4089 837.175 838.825 1727.61 1727.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1370 6.4e-05 2048 80 1512 301040 23.2252 28.3576 887.419 838.617 1777.7 1777.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1370 6.4e-05 2048 80 1512 300960 23.1265 28.4301 877.654 838.689 1767.98 1768.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1370 6.4e-05 2048 80 1512 300864 23.0768 28.3565 563.972 838.043 1453.53 1453.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1370 6.4e-05 2048 80 1512 300944 23.1994 28.3531 1013.71 838.095 1903.44 1903.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1370 6.4e-05 2048 80 1512 300832 23.1281 28.3474 641.768 837.803 1531.13 1531.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1370 6.4e-05 2048 80 1512 300928 23.1175 28.3476 985.556 838.582 1875.69 1875.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1370 6.4e-05 2048 80 1512 300800 23.1117 28.3388 654.383 838.02 1543.94 1544.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1370 6.4e-05 2048 80 1512 300960 23.2082 28.4406 1076.64 837.926 1966.3 1966.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1370 6.4e-05 2048 80 1512 300672 23.1004 28.3317 753.224 838.319 1643.06 1643.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1370 6.4e-05 2048 80 1512 300960 23.1465 28.3278 1019.13 838.036 1908.73 1908.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1370 6.4e-05 2048 80 1512 300800 23.0663 28.3361 733.275 838.11 1622.87 1622.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1370 6.4e-05 2048 80 1512 300864 23.0605 28.3283 1314.75 838.062 2204.28 2204.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1370 6.4e-05 2048 80 1512 300672 23.104 28.4183 838.588 837.888 1728.08 1728.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1370 6.4e-05 2048 80 1512 301000 23.2404 28.3836 1290.44 838.979 2181.13 2181.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1370 6.4e-05 2048 80 1512 300400 23.1658 28.3546 874.49 837.256 1763.35 1763.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1370 6.4e-05 2048 80 1512 300832 23.1135 28.3792 1265.91 837.951 2155.44 2155.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1370 6.4e-05 2048 80 1512 300608 23.083 28.4324 837.464 838.259 1727.33 1727.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1370 6.4e-05 2048 80 1512 300720 23.1934 28.3791 1227.64 838.511 2117.81 2117.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1370 6.4e-05 2048 80 1512 300480 23.0912 28.39 792.941 838.253 1682.76 1682.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1370 6.4e-05 2048 80 1512 300800 23.106 28.3106 1175.64 838.141 2065.28 2065.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1370 6.4e-05 2048 80 1512 300032 23.1071 28.4288 788.631 837.796 1678.04 1678.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1370 6.4e-05 2048 80 1525 301120 23.0912 28.3367 952.471 838.809 1842.79 1842.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1370 6.4e-05 2048 80 1525 301120 23.2428 28.3523 857.095 838.004 1746.78 1746.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1370 6.4e-05 2048 80 1525 300960 23.1586 28.3253 555.417 838.612 1445.6 1445.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1370 6.4e-05 2048 80 1525 301056 23.1328 28.3876 912.04 837.926 1801.57 1801.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1370 6.4e-05 2048 80 1525 301056 23.0726 28.3563 588.183 837.883 1477.58 1477.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1370 6.4e-05 2048 80 1525 301056 23.1813 28.4164 983.234 837.973 1872.89 1872.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1370 6.4e-05 2048 80 1525 300832 23.1225 28.3458 619.82 838.51 1509.89 1509.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1370 6.4e-05 2048 80 1525 300928 23.1286 28.4467 1019.09 837.852 1908.6 1908.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1370 6.4e-05 2048 80 1525 300800 23.1035 28.4019 677.956 837.814 1567.36 1567.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1370 6.4e-05 2048 80 1525 300960 23.2027 28.377 1075.59 838.626 1965.88 1965.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1370 6.4e-05 2048 80 1525 300672 23.0936 28.343 772.114 837.733 1661.37 1661.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1370 6.4e-05 2048 80 1525 300960 23.1336 28.3361 1049.31 837.894 1938.76 1938.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1370 6.4e-05 2048 80 1525 300800 23.0698 28.3505 739.947 838.727 1630.18 1630.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1370 6.4e-05 2048 80 1525 301056 23.063 28.3367 1280.63 838.142 2170.26 2170.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1370 6.4e-05 2048 80 1525 300672 23.1092 28.3111 858.052 838.003 1747.56 1747.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1370 6.4e-05 2048 80 1525 301000 23.2322 28.4037 1280.98 838.878 2171.58 2171.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1370 6.4e-05 2048 80 1525 300400 23.1696 28.3546 860.304 838.155 1750.07 1750.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1370 6.4e-05 2048 80 1525 300832 23.1081 28.6082 1244.59 838.43 2134.82 2134.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1370 6.4e-05 2048 80 1525 300608 23.0728 28.3186 817.449 838.828 1707.75 1707.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1370 6.4e-05 2048 80 1525 300960 23.1738 28.3744 1207.34 838.583 2097.56 2097.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1370 6.4e-05 2048 80 1525 300480 23.0983 28.3382 796.577 838.244 1686.34 1686.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1370 6.4e-05 2048 80 1525 300800 23.0992 28.3136 1151.14 838.832 2041.48 2041.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1370 6.4e-05 2048 80 1525 300032 23.1158 28.3668 812.566 836.816 1700.94 1701.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1370 6.4e-05 2048 80 1504 301056 23.1035 28.344 829.621 838.911 1720.07 1720.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1370 6.4e-05 2048 80 1504 300928 23.1192 28.384 536.038 837.894 1425.52 1425.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1370 6.4e-05 2048 80 1504 300960 23.2028 28.3612 846.928 838.991 1737.57 1737.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1370 6.4e-05 2048 80 1504 300800 23.1325 28.3656 545.204 838.036 1434.82 1434.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1370 6.4e-05 2048 80 1504 300960 23.1281 28.4058 922.236 838.127 1811.98 1812.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1370 6.4e-05 2048 80 1504 300864 23.0779 28.451 591.71 838.928 1482.25 1482.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1370 6.4e-05 2048 80 1504 300944 23.1916 28.3796 908.042 837.989 1797.69 1797.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1370 6.4e-05 2048 80 1504 300832 23.1096 28.3752 578.381 837.833 1467.79 1467.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1370 6.4e-05 2048 80 1504 300720 23.1959 28.4796 475.908 837.51 1365.17 1365.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1370 6.4e-05 2048 80 1504 300928 23.1063 28.3047 919.435 837.997 1808.93 1809.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1370 6.4e-05 2048 80 1504 300800 23.1111 28.5141 622.024 838.677 1512.41 1512.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1370 6.4e-05 2048 80 1504 300672 23.1055 28.3715 516.609 838.662 1406.83 1406.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1370 6.4e-05 2048 80 1504 300816 23.1772 28.3833 1314.24 837.713 2203.6 2203.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1370 6.4e-05 2048 80 1504 300672 23.1068 28.3753 822.528 838.526 1712.62 1712.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1370 6.4e-05 2048 80 1504 300240 23.1743 28.3566 680.231 837.166 1569.01 1569.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1370 6.4e-05 2048 80 1504 300800 23.1178 28.3955 1221.2 838.623 2111.43 2111.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1370 6.4e-05 2048 80 1504 300800 23.0829 28.3075 825.609 838.93 1716.01 1716.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1370 6.4e-05 2048 80 1504 300480 23.102 28.376 688.061 838.097 1577.72 1577.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1370 6.4e-05 2048 80 1504 300864 23.0687 28.3418 1161.72 838.022 2051.24 2051.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1370 6.4e-05 2048 80 1504 300672 23.1117 28.2952 751.993 838.662 1642.15 1642.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1370 6.4e-05 2048 80 1504 300672 23.0661 28.3244 656.282 838.836 1546.59 1546.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1370 6.4e-05 2048 80 1504 301000 23.2407 28.406 1145.07 837.991 2034.8 2034.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1370 6.4e-05 2048 80 1504 300400 23.1668 28.3484 793.493 837.358 1682.45 1682.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1370 6.4e-05 2048 80 1504 300600 23.2127 28.4138 659.016 837.637 1548.36 1548.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1370 6.4e-05 2048 80 1504 300832 23.1149 28.4906 1110.06 837.824 1999.57 1999.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1370 6.4e-05 2048 80 1504 300608 23.0807 28.5425 772.732 838.234 1662.67 1662.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1370 6.4e-05 2048 80 1504 300384 23.1105 28.3259 637.177 837.844 1526.54 1526.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1370 6.4e-05 2048 80 1504 300720 23.204 28.5143 1087.74 837.598 1977.14 1977.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1370 6.4e-05 2048 80 1504 300480 23.1182 28.3644 781.052 838.272 1670.9 1670.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1370 6.4e-05 2048 80 1504 300240 23.1816 28.3625 643.897 837.955 1533.48 1533.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1370 6.4e-05 2048 80 1504 300800 23.0965 28.3628 1096.59 838.037 1986.18 1986.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1370 6.4e-05 2048 80 1504 300032 23.1102 28.4201 741.471 837.624 1630.71 1630.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1370 6.4e-05 2048 80 1504 300288 23.0953 28.4378 671.987 837.295 1560.9 1560.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1370 6.4e-05 2048 80 1520 300928 23.0805 28.3434 852.145 837.899 1741.55 1741.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1370 6.4e-05 2048 80 1520 300800 23.1178 28.3811 547.486 838.554 1437.63 1437.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1370 6.4e-05 2048 80 1520 300880 23.2123 28.4078 972.409 837.822 1861.94 1862.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1370 6.4e-05 2048 80 1520 300800 23.1221 28.4764 617.408 838.031 1507.12 1507.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1370 6.4e-05 2048 80 1520 300720 23.167 28.3791 506.235 838.117 1395.98 1396.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1370 6.4e-05 2048 80 1520 300864 23.1455 28.359 892.481 837.996 1782.06 1782.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1370 6.4e-05 2048 80 1520 300864 23.0753 28.3429 586.213 838.08 1475.79 1475.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1370 6.4e-05 2048 80 1520 300672 23.0931 28.3361 481.445 838.452 1371.41 1371.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1370 6.4e-05 2048 80 1520 300832 23.1846 28.3672 1285.53 838.83 2176 2176.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1370 6.4e-05 2048 80 1520 300608 23.1214 28.4231 808.589 838.711 1698.93 1699.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1370 6.4e-05 2048 80 1520 300384 23.1916 28.3986 657.161 838.289 1547.12 1547.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1370 6.4e-05 2048 80 1520 300800 23.1009 28.412 1198.61 837.856 2088.07 2088.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1370 6.4e-05 2048 80 1520 300800 23.1022 28.33 762.405 838.04 1651.96 1652.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1370 6.4e-05 2048 80 1520 300672 23.0912 28.4631 620.028 838.654 1510.32 1510.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1370 6.4e-05 2048 80 1520 300816 23.1848 28.3675 1224.89 838.641 2115.17 2115.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1370 6.4e-05 2048 80 1520 300672 23.0916 28.3385 797.477 838.516 1687.51 1687.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1370 6.4e-05 2048 80 1520 300240 23.1865 28.3888 700.814 837.78 1590.25 1590.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1370 6.4e-05 2048 80 1520 300672 23.083 28.3154 623.001 838.818 1513.3 1513.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1370 6.4e-05 2048 80 1520 300800 23.1383 28.3311 1149.98 838.022 2039.55 2039.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1370 6.4e-05 2048 80 1520 300800 23.0656 28.3119 780.279 838.831 1670.57 1670.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1370 6.4e-05 2048 80 1520 300480 23.0912 28.3413 654.361 838.259 1544.13 1544.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1370 6.4e-05 2048 80 1520 300160 23.1096 28.3724 640.533 836.82 1528.92 1528.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1370 6.4e-05 2048 80 1520 300864 23.0748 28.3549 1082.21 838.243 1971.96 1972.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1370 6.4e-05 2048 80 1520 300672 23.0976 28.3747 771.34 837.866 1660.76 1660.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1370 6.4e-05 2048 80 1520 300672 23.0766 28.5535 634.813 838.25 1524.77 1524.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1370 6.4e-05 2048 80 1520 300288 23.081 28.3812 596.912 838.125 1486.58 1486.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1370 6.4e-05 2048 80 1520 300800 23.231 28.4242 1124.05 838.78 2014.57 2014.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1370 6.4e-05 2048 80 1520 300400 23.1698 28.4265 765.296 838.077 1655.06 1655.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1370 6.4e-05 2048 80 1520 300000 23.2175 28.412 660.394 838.435 1550.54 1550.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1370 6.4e-05 2048 80 1520 300000 23.1224 28.3302 608.056 838.037 1497.63 1497.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1370 6.4e-05 2048 80 1536 300672 23.0851 28.3279 937.286 838.928 1827.71 1827.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1370 6.4e-05 2048 80 1536 300544 23.113 28.3196 600.665 837.892 1490.08 1490.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1370 6.4e-05 2048 80 1536 300480 23.0764 28.3229 498.675 838.815 1388.97 1389.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1370 6.4e-05 2048 80 1536 300640 23.2289 28.4938 902.951 838.791 1793.56 1793.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1370 6.4e-05 2048 80 1536 300480 23.1153 28.459 593.399 837.846 1482.9 1482.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1370 6.4e-05 2048 80 1536 300480 23.1793 28.3736 484.593 837.947 1374.17 1374.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1370 6.4e-05 2048 80 1536 300576 23.1164 28.3914 1266.34 838.595 2156.53 2156.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1370 6.4e-05 2048 80 1536 300480 23.0646 28.3332 795.953 838.125 1685.56 1685.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1370 6.4e-05 2048 80 1536 300384 23.1102 28.3443 641.364 838.333 1531.24 1531.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1370 6.4e-05 2048 80 1536 300288 23.0885 28.4612 543.215 837.859 1432.7 1432.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1370 6.4e-05 2048 80 1536 300608 23.177 28.3709 1170.06 838.564 2060.25 2060.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1370 6.4e-05 2048 80 1536 300384 23.1271 28.3538 739.517 838.535 1629.62 1629.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1370 6.4e-05 2048 80 1536 300384 23.1885 28.3791 607.764 837.693 1497.11 1497.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1370 6.4e-05 2048 80 1536 300160 23.0871 28.3164 546.649 838.908 1437.04 1437.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1370 6.4e-05 2048 80 1536 300544 23.1099 28.3967 1135.28 838.652 2025.52 2025.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1370 6.4e-05 2048 80 1536 300544 23.0936 28.3357 738.358 838.742 1628.61 1628.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1370 6.4e-05 2048 80 1536 300288 23.1056 28.3519 616.594 838.456 1506.59 1506.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1370 6.4e-05 2048 80 1536 300032 23.1149 28.3318 542.898 837.708 1432.14 1432.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1370 6.4e-05 2048 80 1536 300528 23.1854 28.3997 1106.35 838.082 1996.1 1996.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1370 6.4e-05 2048 80 1536 300384 23.1115 28.5976 771.317 838.337 1661.45 1661.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1370 6.4e-05 2048 80 1536 299808 23.1825 28.3975 651.437 837.873 1540.97 1541.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1370 6.4e-05 2048 80 1536 300096 23.0791 28.401 651.297 838.914 1541.79 1541.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1370 6.4e-05 2048 80 1536 300480 23.1254 28.3995 1097.83 838.025 1987.47 1987.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1370 6.4e-05 2048 80 1536 300480 23.0789 28.314 787.498 838.111 1677.1 1677.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1370 6.4e-05 2048 80 1536 300000 23.1076 28.355 648.225 837.581 1537.36 1537.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1370 6.4e-05 2048 80 1536 299520 23.1276 28.3156 605.35 837.6 1494.48 1494.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1370 6.4e-05 2048 80 1550 300992 23.0807 28.3933 977.676 838.136 1867.37 1867.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1370 6.4e-05 2048 80 1550 300800 23.0988 28.3141 621.067 838.663 1511.23 1511.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1370 6.4e-05 2048 80 1550 300864 23.0761 28.3095 510.571 838.128 1400.17 1400.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1370 6.4e-05 2048 80 1550 300960 23.2014 28.4141 907.778 838.715 1798.19 1798.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1370 6.4e-05 2048 80 1550 300800 23.1113 28.3687 584.078 838.47 1474.11 1474.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1370 6.4e-05 2048 80 1550 300720 23.169 28.3707 487.94 837.807 1377.37 1377.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1370 6.4e-05 2048 80 1550 300800 23.0748 28.5977 419.281 838.209 1309.24 1309.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1370 6.4e-05 2048 80 1550 300960 23.1197 28.3675 1243.58 837.79 2132.94 2133.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1370 6.4e-05 2048 80 1550 300864 23.0761 28.5514 774.562 838.81 1665.08 1665.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1370 6.4e-05 2048 80 1550 300672 23.1199 28.3377 631.514 838.548 1521.61 1521.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1370 6.4e-05 2048 80 1550 300672 23.1158 28.3525 537.748 837.861 1427.16 1427.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1370 6.4e-05 2048 80 1550 300944 23.1852 28.3566 1144.2 838.742 2034.57 2034.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1370 6.4e-05 2048 80 1550 300832 23.1249 28.3454 726.031 837.938 1615.52 1615.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1370 6.4e-05 2048 80 1550 300720 23.1963 28.373 595.075 837.444 1484.17 1484.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1370 6.4e-05 2048 80 1550 300608 23.0728 28.3499 536.155 838.821 1426.48 1426.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1370 6.4e-05 2048 80 1550 300800 23.1144 28.3209 1132.13 837.867 2021.51 2021.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1370 6.4e-05 2048 80 1550 300800 23.0953 28.3464 734.253 838.05 1623.83 1623.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1370 6.4e-05 2048 80 1550 300672 23.0968 28.3116 622.936 838.675 1513.1 1513.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1370 6.4e-05 2048 80 1550 300032 23.1219 28.2931 550.897 837.709 1440.1 1440.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1370 6.4e-05 2048 80 1550 300816 23.1956 28.3878 1158.06 838.093 2047.82 2047.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1370 6.4e-05 2048 80 1550 300672 23.111 28.3607 823.086 838.266 1712.92 1713.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1370 6.4e-05 2048 80 1550 300240 23.1895 28.4694 674.609 836.954 1563.3 1563.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1370 6.4e-05 2048 80 1550 300672 23.083 28.3151 645.191 838.249 1534.92 1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1370 6.4e-05 2048 80 1550 300240 23.1804 28.404 586.777 836.952 1475.4 1475.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1370 6.4e-05 2048 80 1550 300800 23.1181 28.3801 1122.72 838.473 2012.78 2012.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1370 6.4e-05 2048 80 1550 300800 23.0767 28.3112 773.467 838.045 1662.99 1663.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1370 6.4e-05 2048 80 1550 300480 23.1088 28.3488 655.006 838.174 1544.72 1544.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1370 6.4e-05 2048 80 1550 300160 23.126 28.3606 603.617 836.939 1492.13 1492.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1370 6.4e-05 2048 80 1550 300000 23.1053 28.5226 578.975 838.601 1469.29 1469.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1370 6.4e-05 2048 80 1560 300928 23.0707 28.3248 900.602 838.042 1790.12 1790.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1370 6.4e-05 2048 80 1560 300800 23.1076 28.3357 593.406 837.867 1482.8 1482.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1370 6.4e-05 2048 80 1560 300864 23.0753 28.3308 480.374 838.127 1369.99 1370.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1370 6.4e-05 2048 80 1560 300800 23.0953 28.3058 416.33 838.825 1306.64 1306.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1370 6.4e-05 2048 80 1560 300880 23.1813 28.4652 1252.97 838.803 2143.5 2143.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1370 6.4e-05 2048 80 1560 300800 23.1216 28.3853 779.237 837.853 1668.68 1668.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1370 6.4e-05 2048 80 1560 300720 23.1833 28.4612 634.964 837.773 1524.46 1524.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1370 6.4e-05 2048 80 1560 300800 23.0757 28.3059 538.632 838.821 1428.92 1429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1370 6.4e-05 2048 80 1560 300864 23.126 28.4233 1149.73 837.973 2039.33 2039.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1370 6.4e-05 2048 80 1560 300864 23.0666 28.6143 722.497 838.881 1613.14 1613.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1370 6.4e-05 2048 80 1560 300672 23.1137 28.3423 592.222 838.525 1482.29 1482.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1370 6.4e-05 2048 80 1560 300672 23.1123 28.3229 534.241 837.659 1423.42 1423.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1370 6.4e-05 2048 80 1560 300480 23.1175 28.318 463.707 838.103 1353.33 1353.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1370 6.4e-05 2048 80 1560 300832 23.1894 28.3758 1097.05 838.129 1986.83 1986.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1370 6.4e-05 2048 80 1560 300608 23.1163 28.4188 697.18 838.536 1587.34 1587.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1370 6.4e-05 2048 80 1560 300384 23.1789 28.3582 583.677 837.709 1473 1473.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1370 6.4e-05 2048 80 1560 300608 23.0749 28.3127 514.176 838.109 1403.75 1403.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1370 6.4e-05 2048 80 1560 300160 23.1711 28.3587 453.743 837.389 1342.74 1342.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1370 6.4e-05 2048 80 1560 300800 23.1109 28.3054 1045.82 838.458 1935.77 1935.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1370 6.4e-05 2048 80 1560 300800 23.0996 28.3115 710.791 838.739 1601.02 1601.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1370 6.4e-05 2048 80 1560 300672 23.1092 28.3208 591.096 838.563 1481.17 1481.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1370 6.4e-05 2048 80 1560 300032 23.1119 28.3057 547.109 836.998 1435.61 1435.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1370 6.4e-05 2048 80 1560 300160 23.1264 28.2962 499.342 837.002 1387.85 1387.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1370 6.4e-05 2048 80 1536 300864 23.081 28.322 882.035 838.109 1771.64 1771.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1370 6.4e-05 2048 80 1536 300672 23.0953 28.3085 567.655 838.658 1457.81 1457.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1370 6.4e-05 2048 80 1536 300672 23.073 28.3226 468.922 838.916 1359.32 1359.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1370 6.4e-05 2048 80 1536 300544 23.091 28.3112 404.886 838.02 1294.39 1294.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1370 6.4e-05 2048 80 1536 300800 23.2004 28.3772 1195.77 837.767 2085.2 2085.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1370 6.4e-05 2048 80 1536 300640 23.1119 28.3443 729.799 838.613 1619.96 1620.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1370 6.4e-05 2048 80 1536 300480 23.1813 28.4455 602.612 838.42 1492.74 1492.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1370 6.4e-05 2048 80 1536 300480 23.0795 28.3277 517.574 838.068 1407.13 1407.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1370 6.4e-05 2048 80 1536 300400 23.1608 28.4018 473.039 838.078 1362.76 1362.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1370 6.4e-05 2048 80 1536 300768 23.114 28.3587 1101.59 837.987 1991.13 1991.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1370 6.4e-05 2048 80 1536 300672 23.0769 28.4713 689.623 838.92 1580.18 1580.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1370 6.4e-05 2048 80 1536 300384 23.1141 28.3331 565.643 837.741 1454.92 1455.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1370 6.4e-05 2048 80 1536 300288 23.1074 28.3255 502.611 838.567 1392.69 1392.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1370 6.4e-05 2048 80 1536 300000 23.1165 28.3477 441.212 837.489 1330.25 1330.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1370 6.4e-05 2048 80 1536 300720 23.1837 28.4438 1036.06 838.55 1926.32 1926.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1370 6.4e-05 2048 80 1536 300608 23.1322 28.3795 656.245 845.871 1553.71 1553.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1370 6.4e-05 2048 80 1536 300384 23.1834 28.3676 556.341 838.482 1446.46 1446.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1370 6.4e-05 2048 80 1536 300608 23.0612 28.3138 488.939 839.017 1379.41 1379.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1370 6.4e-05 2048 80 1536 300160 23.1777 28.3957 432.984 837.975 1322.62 1322.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1370 6.4e-05 2048 80 1536 300672 23.1049 28.7609 1023.89 838.674 1914.51 1914.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1370 6.4e-05 2048 80 1536 300544 23.1104 28.3098 690.422 838.822 1580.75 1580.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1370 6.4e-05 2048 80 1536 300288 23.1019 28.328 571.804 837.887 1461.2 1461.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1370 6.4e-05 2048 80 1536 300032 23.104 28.4834 525.937 837.002 1414.61 1414.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1370 6.4e-05 2048 80 1536 299520 23.124 28.3207 484.192 837.61 1373.33 1373.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1370 6.4e-05 2048 80 1536 299520 23.0921 28.3238 457.981 838.042 1347.52 1347.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1370 6.4e-05 2048 80 1536 300224 23.2191 28.3861 1569.4 838.858 2459.96 2460.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1370 6.4e-05 2048 80 1536 300160 23.0845 28.3101 1004.97 838.894 1895.34 1895.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1370 6.4e-05 2048 80 1536 300032 23.1032 28.3546 651.898 837.99 1541.43 1541.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1370 6.4e-05 2048 80 1536 300096 23.0891 28.3382 529.747 838.91 1420.16 1420.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1370 6.4e-05 2048 80 1536 300032 23.0973 28.3355 474.268 838.152 1363.93 1364.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1370 6.4e-05 2048 80 1536 299840 23.0678 28.3466 435.082 838.894 1325.47 1325.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1370 6.4e-05 2048 80 1536 299904 23.1064 28.4395 401.934 837.893 1291.46 1291.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1370 6.4e-05 2048 80 1536 299712 23.0738 28.3136 378.189 838.001 1267.65 1267.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1370 6.4e-05 2048 80 1536 299520 23.0932 28.332 358.488 837.558 1247.55 1247.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1370 6.4e-05 2048 80 1560 300608 23.1635 28.3313 1538.87 838.237 2428.7 2428.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1370 6.4e-05 2048 80 1536 300608 23.1608 28.4201 1482.79 838.757 2373.21 2373.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1370 6.4e-05 2048 80 1550 300160 23.292 28.373 1582.32 838.172 2472.25 2472.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1370 6.4e-05 2048 80 1536 300160 23.298 28.352 1591.3 837.371 2480.41 2480.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1370 6.4e-05 2048 80 1504 300800 23.2468 28.3655 1493.5 838.169 2383.37 2383.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1370 6.4e-05 2048 80 1504 300480 23.0866 28.3709 2175.5 838.671 3065.72 3065.8
