//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	msm6_pixel
.extern .func _Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine
(
	.param .b64 _Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine_param_0,
	.param .b64 _Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine_param_1,
	.param .b64 _Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine_param_2
)
;
.extern .func _Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_
(
	.param .b64 _Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2__param_0,
	.param .b64 _Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2__param_1,
	.param .b64 _Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2__param_2
)
;
.global .align 16 .b8 __nv_static_51__38_tmpxft_00001df4_00000000_6_msm_cpp1_ii_caa854b9_BLS12_377_P[48] = {1, 0, 0, 0, 0, 192, 8, 133, 0, 0, 0, 48, 68, 93, 11, 23, 0, 72, 9, 186, 47, 98, 243, 30, 143, 19, 245, 0, 243, 217, 34, 26, 59, 73, 161, 108, 192, 5, 59, 198, 234, 16, 197, 23, 70, 58, 174, 1};
.global .align 16 .b8 __nv_static_51__38_tmpxft_00001df4_00000000_6_msm_cpp1_ii_caa854b9_BLS12_377_ONE[48] = {104, 255, 255, 255, 255, 255, 205, 2, 177, 255, 255, 127, 131, 159, 64, 81, 242, 63, 125, 138, 169, 179, 125, 159, 5, 99, 124, 110, 183, 151, 78, 123, 232, 132, 60, 128, 191, 149, 244, 76, 154, 244, 253, 226, 97, 102, 141, 0};
.global .align 16 .b8 __nv_static_51__38_tmpxft_00001df4_00000000_6_msm_cpp1_ii_caa854b9_BLS12_377_R2[48] = {34, 205, 0, 148, 108, 104, 134, 183, 177, 49, 4, 176, 170, 252, 41, 3, 109, 180, 214, 98, 17, 241, 165, 34, 172, 195, 125, 130, 3, 125, 223, 191, 249, 11, 121, 65, 240, 146, 126, 131, 136, 75, 145, 30, 203, 252, 109, 0};
.global .align 8 .u64 __nv_static_51__38_tmpxft_00001df4_00000000_6_msm_cpp1_ii_caa854b9_BLS12_377_p0 = -8860621160618917889;
.extern .global .align 8 .b8 BLS12_377_ZERO_PROJECTIVE[144];

.visible .entry msm6_pixel(
	.param .u64 msm6_pixel_param_0,
	.param .u64 msm6_pixel_param_1,
	.param .u64 msm6_pixel_param_2,
	.param .u64 msm6_pixel_param_3,
	.param .u32 msm6_pixel_param_4
)
{
	.local .align 16 .b8 	__local_depot0[4240];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<24>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<110>;
	.reg .b64 	%rd<138>;


	mov.u64 	%rd137, __local_depot0;
	cvta.local.u64 	%SP, %rd137;
	ld.param.u64 	%rd12, [msm6_pixel_param_0];
	ld.param.u64 	%rd13, [msm6_pixel_param_1];
	ld.param.u64 	%rd14, [msm6_pixel_param_2];
	ld.param.u64 	%rd16, [msm6_pixel_param_3];
	ld.param.u32 	%r41, [msm6_pixel_param_4];
	cvta.to.global.u64 	%rd1, %rd16;
	add.u64 	%rd17, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd17;
	add.u64 	%rd18, %SP, 4096;
	cvta.to.local.u64 	%rd3, %rd18;
	mov.u64 	%rd135, 0;
	mov.pred 	%p1, 0;
	@%p1 bra 	BB0_2;

BB0_1:
	mov.u64 	%rd19, BLS12_377_ZERO_PROJECTIVE;
	add.s64 	%rd20, %rd19, %rd135;
	ld.global.u8 	%rs1, [%rd20];
	add.s64 	%rd21, %rd3, %rd135;
	st.local.u8 	[%rd21], %rs1;
	add.s64 	%rd135, %rd135, 1;
	setp.lt.u64	%p2, %rd135, 144;
	@%p2 bra 	BB0_1;

BB0_2:
	mov.u32 	%r43, %ctaid.x;
	shl.b32 	%r97, %r43, 10;
	mul.wide.u32 	%rd22, %r43, 4;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.u32 	%r1, [%rd23];
	add.s32 	%r2, %r97, %r1;
	mov.u32 	%r100, 0;
	setp.ge.u32	%p3, %r97, %r2;
	@%p3 bra 	BB0_32;

	and.b32  	%r48, %r1, 3;
	mov.u32 	%r100, 0;
	setp.eq.s32	%p4, %r48, 0;
	@%p4 bra 	BB0_18;

	setp.eq.s32	%p5, %r48, 1;
	@%p5 bra 	BB0_5;
	bra.uni 	BB0_6;

BB0_5:
	mov.u32 	%r95, %r100;
	bra.uni 	BB0_14;

BB0_6:
	setp.eq.s32	%p6, %r48, 2;
	@%p6 bra 	BB0_10;

	shl.b32 	%r52, %r43, 10;
	mov.u32 	%r53, %tid.x;
	shr.u32 	%r54, %r53, 6;
	cvta.to.global.u64 	%rd24, %rd14;
	mul.wide.u32 	%rd25, %r52, 32;
	add.s64 	%rd26, %rd24, %rd25;
	mul.wide.u32 	%rd27, %r54, 8;
	add.s64 	%rd28, %rd26, %rd27;
	cvt.u64.u32	%rd29, %r53;
	mul.wide.u32 	%rd30, %r54, 64;
	sub.s64 	%rd31, %rd29, %rd30;
	cvt.u32.u64	%r55, %rd31;
	mov.u64 	%rd32, 1;
	shl.b64 	%rd33, %rd32, %r55;
	ld.global.u64 	%rd34, [%rd28];
	and.b64  	%rd35, %rd34, %rd33;
	setp.eq.s64	%p7, %rd35, 0;
	mov.u32 	%r100, 0;
	@%p7 bra 	BB0_9;

	st.local.u32 	[%rd2], %r52;
	mov.u32 	%r100, 1;

BB0_9:
	add.s32 	%r97, %r52, 1;

BB0_10:
	mov.u32 	%r61, %tid.x;
	shr.u32 	%r62, %r61, 6;
	cvta.to.global.u64 	%rd36, %rd14;
	mul.wide.u32 	%rd37, %r97, 32;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r62, 8;
	add.s64 	%rd40, %rd38, %rd39;
	cvt.u64.u32	%rd41, %r61;
	mul.wide.u32 	%rd42, %r62, 64;
	sub.s64 	%rd43, %rd41, %rd42;
	cvt.u32.u64	%r63, %rd43;
	mov.u64 	%rd44, 1;
	shl.b64 	%rd45, %rd44, %r63;
	ld.global.u64 	%rd46, [%rd40];
	and.b64  	%rd47, %rd46, %rd45;
	setp.eq.s64	%p8, %rd47, 0;
	@%p8 bra 	BB0_11;

	add.s32 	%r95, %r100, 1;
	mul.wide.u32 	%rd48, %r100, 4;
	add.s64 	%rd49, %rd2, %rd48;
	st.local.u32 	[%rd49], %r97;
	bra.uni 	BB0_13;

BB0_11:
	mov.u32 	%r95, %r100;

BB0_13:
	add.s32 	%r97, %r97, 1;

BB0_14:
	mov.u32 	%r64, %tid.x;
	shr.u32 	%r65, %r64, 6;
	cvta.to.global.u64 	%rd50, %rd14;
	mul.wide.u32 	%rd51, %r97, 32;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r65, 8;
	add.s64 	%rd54, %rd52, %rd53;
	cvt.u64.u32	%rd55, %r64;
	mul.wide.u32 	%rd56, %r65, 64;
	sub.s64 	%rd57, %rd55, %rd56;
	cvt.u32.u64	%r66, %rd57;
	mov.u64 	%rd58, 1;
	shl.b64 	%rd59, %rd58, %r66;
	ld.global.u64 	%rd60, [%rd54];
	and.b64  	%rd61, %rd60, %rd59;
	setp.eq.s64	%p9, %rd61, 0;
	@%p9 bra 	BB0_15;

	add.s32 	%r100, %r95, 1;
	mul.wide.u32 	%rd62, %r95, 4;
	add.s64 	%rd63, %rd2, %rd62;
	st.local.u32 	[%rd63], %r97;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r100, %r95;

BB0_17:
	add.s32 	%r97, %r97, 1;

BB0_18:
	mov.u32 	%r67, %tid.x;
	cvt.u64.u32	%rd64, %r67;
	shr.u32 	%r68, %r67, 6;
	cvt.u64.u32	%rd8, %r68;
	mul.wide.u32 	%rd65, %r68, 64;
	sub.s64 	%rd66, %rd64, %rd65;
	cvt.u32.u64	%r69, %rd66;
	mov.u64 	%rd67, 1;
	shl.b64 	%rd6, %rd67, %r69;
	cvta.to.global.u64 	%rd7, %rd14;
	setp.lt.u32	%p10, %r1, 4;
	@%p10 bra 	BB0_32;

BB0_19:
	mul.wide.u32 	%rd68, %r97, 32;
	add.s64 	%rd69, %rd7, %rd68;
	shl.b64 	%rd70, %rd8, 3;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.u64 	%rd72, [%rd71];
	and.b64  	%rd73, %rd72, %rd6;
	setp.eq.s64	%p11, %rd73, 0;
	@%p11 bra 	BB0_20;
	bra.uni 	BB0_21;

BB0_20:
	mov.u32 	%r101, %r100;
	bra.uni 	BB0_22;

BB0_21:
	add.s32 	%r101, %r100, 1;
	mul.wide.u32 	%rd74, %r100, 4;
	add.s64 	%rd75, %rd2, %rd74;
	st.local.u32 	[%rd75], %r97;

BB0_22:
	add.s32 	%r22, %r97, 1;
	mul.wide.u32 	%rd76, %r22, 32;
	add.s64 	%rd77, %rd7, %rd76;
	add.s64 	%rd79, %rd77, %rd70;
	ld.global.u64 	%rd80, [%rd79];
	and.b64  	%rd81, %rd80, %rd6;
	setp.eq.s64	%p12, %rd81, 0;
	@%p12 bra 	BB0_23;
	bra.uni 	BB0_24;

BB0_23:
	mov.u32 	%r102, %r101;
	bra.uni 	BB0_25;

BB0_24:
	add.s32 	%r102, %r101, 1;
	mul.wide.u32 	%rd82, %r101, 4;
	add.s64 	%rd83, %rd2, %rd82;
	add.s32 	%r87, %r97, 1;
	st.local.u32 	[%rd83], %r87;

BB0_25:
	add.s32 	%r25, %r97, 2;
	mul.wide.u32 	%rd84, %r25, 32;
	add.s64 	%rd85, %rd7, %rd84;
	add.s64 	%rd87, %rd85, %rd70;
	ld.global.u64 	%rd88, [%rd87];
	and.b64  	%rd89, %rd88, %rd6;
	setp.eq.s64	%p13, %rd89, 0;
	@%p13 bra 	BB0_26;
	bra.uni 	BB0_27;

BB0_26:
	mov.u32 	%r103, %r102;
	bra.uni 	BB0_28;

BB0_27:
	add.s32 	%r103, %r102, 1;
	mul.wide.u32 	%rd90, %r102, 4;
	add.s64 	%rd91, %rd2, %rd90;
	add.s32 	%r88, %r97, 2;
	st.local.u32 	[%rd91], %r88;

BB0_28:
	add.s32 	%r28, %r97, 3;
	mul.wide.u32 	%rd92, %r28, 32;
	add.s64 	%rd93, %rd7, %rd92;
	add.s64 	%rd95, %rd93, %rd70;
	ld.global.u64 	%rd96, [%rd95];
	and.b64  	%rd97, %rd96, %rd6;
	setp.eq.s64	%p14, %rd97, 0;
	@%p14 bra 	BB0_29;
	bra.uni 	BB0_30;

BB0_29:
	mov.u32 	%r100, %r103;
	bra.uni 	BB0_31;

BB0_30:
	add.s32 	%r100, %r103, 1;
	mul.wide.u32 	%rd98, %r103, 4;
	add.s64 	%rd99, %rd2, %rd98;
	add.s32 	%r89, %r97, 3;
	st.local.u32 	[%rd99], %r89;

BB0_31:
	add.s32 	%r97, %r97, 4;
	setp.lt.u32	%p15, %r97, %r2;
	@%p15 bra 	BB0_19;

BB0_32:
	setp.eq.s32	%p16, %r100, 0;
	@%p16 bra 	BB0_41;

	and.b32  	%r33, %r100, 3;
	setp.eq.s32	%p17, %r33, 0;
	mov.u32 	%r109, 0;
	@%p17 bra 	BB0_39;

	setp.eq.s32	%p18, %r33, 1;
	mov.u32 	%r107, 0;
	@%p18 bra 	BB0_38;

	setp.eq.s32	%p19, %r33, 2;
	mov.u32 	%r106, 0;
	@%p19 bra 	BB0_37;

	ld.local.u32 	%r74, [%rd2];
	mul.wide.u32 	%rd100, %r74, 96;
	add.s64 	%rd101, %rd13, %rd100;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd101;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 0
	mov.u32 	%r106, 1;

BB0_37:
	mul.wide.u32 	%rd103, %r106, 4;
	add.s64 	%rd104, %rd2, %rd103;
	ld.local.u32 	%r75, [%rd104];
	mul.wide.u32 	%rd105, %r75, 96;
	add.s64 	%rd106, %rd13, %rd105;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd106;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 1
	add.s32 	%r107, %r106, 1;

BB0_38:
	mul.wide.u32 	%rd108, %r107, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.local.u32 	%r76, [%rd109];
	mul.wide.u32 	%rd110, %r76, 96;
	add.s64 	%rd111, %rd13, %rd110;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd111;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 2
	add.s32 	%r109, %r107, 1;

BB0_39:
	setp.lt.u32	%p20, %r100, 4;
	@%p20 bra 	BB0_41;

BB0_40:
	mul.wide.u32 	%rd113, %r109, 4;
	add.s64 	%rd114, %rd2, %rd113;
	ld.local.u32 	%r77, [%rd114];
	mul.wide.u32 	%rd115, %r77, 96;
	add.s64 	%rd116, %rd13, %rd115;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd116;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 3
	add.s32 	%r78, %r109, 1;
	mul.wide.u32 	%rd118, %r78, 4;
	add.s64 	%rd119, %rd2, %rd118;
	ld.local.u32 	%r79, [%rd119];
	mul.wide.u32 	%rd120, %r79, 96;
	add.s64 	%rd121, %rd13, %rd120;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd121;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 4
	add.s32 	%r80, %r109, 2;
	mul.wide.u32 	%rd122, %r80, 4;
	add.s64 	%rd123, %rd2, %rd122;
	ld.local.u32 	%r81, [%rd123];
	mul.wide.u32 	%rd124, %r81, 96;
	add.s64 	%rd125, %rd13, %rd124;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd125;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 5
	add.s32 	%r82, %r109, 3;
	mul.wide.u32 	%rd126, %r82, 4;
	add.s64 	%rd127, %rd2, %rd126;
	ld.local.u32 	%r83, [%rd127];
	mul.wide.u32 	%rd128, %r83, 96;
	add.s64 	%rd129, %rd13, %rd128;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd129;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 6
	add.s32 	%r109, %r109, 4;
	setp.lt.u32	%p21, %r109, %r100;
	@%p21 bra 	BB0_40;

BB0_41:
	mov.u32 	%r84, %tid.x;
	mad.lo.s32 	%r86, %r84, %r41, %r43;
	cvta.to.global.u64 	%rd131, %rd12;
	mul.wide.u32 	%rd132, %r86, 144;
	add.s64 	%rd9, %rd131, %rd132;
	mov.u64 	%rd136, 0;
	@%p1 bra 	BB0_43;

BB0_42:
	add.s64 	%rd133, %rd3, %rd136;
	ld.local.u8 	%rs2, [%rd133];
	add.s64 	%rd134, %rd9, %rd136;
	st.global.u8 	[%rd134], %rs2;
	add.s64 	%rd136, %rd136, 1;
	setp.lt.u64	%p23, %rd136, 144;
	@%p23 bra 	BB0_42;

BB0_43:
	ret;
}

	// .globl	msm6_collapse_rows
.visible .entry msm6_collapse_rows(
	.param .u64 msm6_collapse_rows_param_0,
	.param .u64 msm6_collapse_rows_param_1,
	.param .u32 msm6_collapse_rows_param_2
)
{
	.local .align 8 .b8 	__local_depot1[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<42>;


	mov.u64 	%rd41, __local_depot1;
	cvta.local.u64 	%SP, %rd41;
	ld.param.u64 	%rd8, [msm6_collapse_rows_param_0];
	ld.param.u64 	%rd9, [msm6_collapse_rows_param_1];
	ld.param.u32 	%r14, [msm6_collapse_rows_param_2];
	cvta.to.global.u64 	%rd11, %rd9;
	mov.u32 	%r1, %tid.x;
	mul.lo.s32 	%r2, %r1, %r14;
	add.s32 	%r3, %r2, %r14;
	add.u64 	%rd12, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd12;
	mul.wide.u32 	%rd13, %r2, 144;
	add.s64 	%rd2, %rd11, %rd13;
	mov.u64 	%rd39, 0;
	mov.pred 	%p1, 0;
	@%p1 bra 	BB1_2;

BB1_1:
	add.s64 	%rd14, %rd2, %rd39;
	ld.global.u8 	%rs1, [%rd14];
	add.s64 	%rd15, %rd1, %rd39;
	st.local.u8 	[%rd15], %rs1;
	add.s64 	%rd39, %rd39, 1;
	setp.lt.u64	%p2, %rd39, 144;
	@%p2 bra 	BB1_1;

BB1_2:
	add.s32 	%r4, %r2, 1;
	setp.ge.u32	%p3, %r4, %r3;
	@%p3 bra 	BB1_11;

	add.s32 	%r5, %r14, -1;
	and.b32  	%r15, %r5, 3;
	setp.eq.s32	%p4, %r15, 0;
	@%p4 bra 	BB1_9;

	setp.eq.s32	%p5, %r15, 1;
	@%p5 bra 	BB1_8;

	setp.eq.s32	%p6, %r15, 2;
	@%p6 bra 	BB1_7;

	mul.wide.u32 	%rd16, %r4, 144;
	add.s64 	%rd17, %rd9, %rd16;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd17;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 7
	add.s32 	%r4, %r2, 2;

BB1_7:
	mul.wide.u32 	%rd19, %r4, 144;
	add.s64 	%rd20, %rd9, %rd19;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd20;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 8
	add.s32 	%r4, %r4, 1;

BB1_8:
	mul.wide.u32 	%rd22, %r4, 144;
	add.s64 	%rd23, %rd9, %rd22;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd23;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 9
	add.s32 	%r4, %r4, 1;

BB1_9:
	setp.lt.u32	%p7, %r5, 4;
	@%p7 bra 	BB1_11;

BB1_10:
	mul.wide.u32 	%rd25, %r4, 144;
	add.s64 	%rd26, %rd9, %rd25;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd26;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 10
	add.s32 	%r16, %r4, 1;
	mul.wide.u32 	%rd28, %r16, 144;
	add.s64 	%rd29, %rd9, %rd28;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd29;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 11
	add.s32 	%r17, %r4, 2;
	mul.wide.u32 	%rd30, %r17, 144;
	add.s64 	%rd31, %rd9, %rd30;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd31;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 12
	add.s32 	%r18, %r4, 3;
	mul.wide.u32 	%rd32, %r18, 144;
	add.s64 	%rd33, %rd9, %rd32;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd33;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 13
	add.s32 	%r4, %r4, 4;
	setp.lt.u32	%p8, %r4, %r3;
	@%p8 bra 	BB1_10;

BB1_11:
	cvta.to.global.u64 	%rd35, %rd8;
	mul.wide.u32 	%rd36, %r1, 144;
	add.s64 	%rd5, %rd35, %rd36;
	mov.u64 	%rd40, 0;
	@%p1 bra 	BB1_13;

BB1_12:
	add.s64 	%rd37, %rd1, %rd40;
	ld.local.u8 	%rs2, [%rd37];
	add.s64 	%rd38, %rd5, %rd40;
	st.global.u8 	[%rd38], %rs2;
	add.s64 	%rd40, %rd40, 1;
	setp.lt.u64	%p10, %rd40, 144;
	@%p10 bra 	BB1_12;

BB1_13:
	ret;
}


