#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr  4 17:18:52 2025
# Process ID: 9316
# Current directory: D:/Thesis/auto_scripts
# Command line: vivado.exe -mode batch -source D:\\Thesis\\auto_scripts\\vi.tcl
# Log file: D:/Thesis/auto_scripts/vivado.log
# Journal file: D:/Thesis/auto_scripts\vivado.jou
#-----------------------------------------------------------
source {D:\\Thesis\\auto_scripts\\vi.tcl}
# open_project "D:/Xilinx_Vivado/mrelbp_peta/mrelbp_peta.xpr"
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Xilinx_Vivado/mrelbp_peta'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:inverter:1.0'. The one found in IP location 'd:/Xilinx_Vivado/image_convert/image_convert.srcs/sources_1/new' will take precedence over the same IP in location d:/Xilinx_Vivado/image_convert/image_convert.srcs/sources_1
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 921.934 ; gain = 692.613
# launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx_Vivado/mrelbp_peta/mrelbp_peta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx_Vivado/mrelbp_peta/mrelbp_peta.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx_Vivado/mrelbp_peta/mrelbp_peta.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L zynq_ultra_ps_e_vip_v1_0_3 -L xilinx_vip -prj top_module_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
^CTerminate batch job (Y/N)? 
^Crun_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 921.934 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 921.934 ; gain = 0.000
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-206] Exiting Vivado at Fri Apr  4 17:19:52 2025...
