@techreport{PYNG_RM,
	file = {::},
	mendeley-groups = {FPGA{\_}EGR680{\_}F18},
	title = {{PYNQ-Z1 Board Reference Manual}},
	url = {www.pynq.io.},
	year = {2017}
}
@techreport{pynq_dr,
	file = {:C$\backslash$:/Users/schwa/AppData/Local/Mendeley Ltd./Mendeley Desktop/Downloaded/Unknown - 2018 - Python productivity for Zynq (Pynq) Documentation Release 2.2 Xilinx.pdf:pdf},
	mendeley-groups = {FPGA{\_}EGR680{\_}F18},
	title = {{Python productivity for Zynq (Pynq) Documentation Release 2.2 Xilinx}},
	url = {https://media.readthedocs.org/pdf/pynq-testing/image{\_}v2.2/pynq-testing.pdf},
	year = {2018}
}
@misc{XUP,
	mendeley-groups = {FPGA{\_}EGR680{\_}F18},
	title = {{XUP PYNQ}},
	url = {https://www.xilinx.com/support/university/boards-portfolio/xup-boards/XUPPYNQ.html},
	urldate = {2018-12-04}
}
@article{Parikh2018,
	author = {Parikh, Chirag},
	file = {:C$\backslash$:/FPGA{\_}EGR680/EGR680{\_}FinalProject{\_}PYNQ.pdf:pdf},
	mendeley-groups = {FPGA{\_}EGR680{\_}F18},
	pages = {6},
	title = {{EGR 680 Fall 2018 Final Project PYNQ Embedded Design using Jupyter Notebooks}},
	url = {http://www.egr.gvsu.edu/{~}parikhc/Chirag{\_}EGR680.html},
	year = {2018}
}


