

================================================================
== Vitis HLS Report for 'dft_Pipeline_FOR1NESTED'
================================================================
* Date:           Sat Oct 30 18:45:12 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1297|     1297|  12.970 us|  12.970 us|  1297|  1297|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FOR1NESTED  |     1295|     1295|        21|          5|          1|   256|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    106|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    269|    -|
|Register         |        -|    -|     577|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|     925|   1118|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   5|  348|  711|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                     Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |dft_Pipeline_FOR1NESTED_cos_coefficients_table  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_table_U  |dft_Pipeline_FOR1NESTED_sin_coefficients_table  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                |        2|  0|   0|    0|   512|   64|     2|        16384|
    +--------------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_217_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln22_fu_230_p2       |         +|   0|  0|  15|           8|           8|
    |icmp_ln21_fu_211_p2      |      icmp|   0|  0|  11|           9|          10|
    |select_ln25_1_fu_277_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln25_fu_270_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 106|          29|          85|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add274_fu_70                      |   9|          2|   32|         64|
    |add3_fu_66                        |   9|          2|   32|         64|
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_add274_load      |   9|          2|   32|         64|
    |ap_sig_allocacmp_add3_load        |   9|          2|   32|         64|
    |ap_sig_allocacmp_j_1              |   9|          2|    9|         18|
    |ap_sig_allocacmp_phi_mul_load     |   9|          2|    8|         16|
    |grp_fu_176_opcode                 |  14|          3|    2|          6|
    |grp_fu_176_p0                     |  25|          5|   32|        160|
    |grp_fu_176_p1                     |  25|          5|   32|        160|
    |grp_fu_180_p0                     |  25|          5|   32|        160|
    |grp_fu_180_p1                     |  14|          3|   32|         96|
    |j_fu_74                           |   9|          2|    9|         18|
    |phi_mul_fu_62                     |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 269|         57|  300|        926|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add1_reg_448                      |  32|   0|   32|          0|
    |add274_fu_70                      |  32|   0|   32|          0|
    |add3_fu_66                        |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |bitcast_ln25_1_reg_413            |  32|   0|   32|          0|
    |bitcast_ln25_reg_408              |  32|   0|   32|          0|
    |c_reg_388                         |  32|   0|   32|          0|
    |empty_9_reg_352                   |   1|   0|    1|          0|
    |icmp_ln21_reg_348                 |   1|   0|    1|          0|
    |j_fu_74                           |   9|   0|    9|          0|
    |mul1_reg_423                      |  32|   0|   32|          0|
    |mul2_reg_428                      |  32|   0|   32|          0|
    |mul3_reg_433                      |  32|   0|   32|          0|
    |mul_reg_418                       |  32|   0|   32|          0|
    |phi_mul_fu_62                     |   8|   0|    8|          0|
    |reg_184                           |  32|   0|   32|          0|
    |s_reg_393                         |  32|   0|   32|          0|
    |select_ln25_1_reg_403             |  32|   0|   32|          0|
    |select_ln25_reg_398               |  32|   0|   32|          0|
    |sub_reg_438                       |  32|   0|   32|          0|
    |icmp_ln21_reg_348                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 577|  32|  514|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  dft_Pipeline_FOR1NESTED|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  dft_Pipeline_FOR1NESTED|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  dft_Pipeline_FOR1NESTED|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  dft_Pipeline_FOR1NESTED|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  dft_Pipeline_FOR1NESTED|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  dft_Pipeline_FOR1NESTED|  return value|
|trunc_ln            |   in|    8|     ap_none|                 trunc_ln|        scalar|
|INPUT_R_0_address0  |  out|    7|   ap_memory|                INPUT_R_0|         array|
|INPUT_R_0_ce0       |  out|    1|   ap_memory|                INPUT_R_0|         array|
|INPUT_R_0_q0        |   in|   32|   ap_memory|                INPUT_R_0|         array|
|INPUT_I_0_address0  |  out|    7|   ap_memory|                INPUT_I_0|         array|
|INPUT_I_0_ce0       |  out|    1|   ap_memory|                INPUT_I_0|         array|
|INPUT_I_0_q0        |   in|   32|   ap_memory|                INPUT_I_0|         array|
|INPUT_R_1_address0  |  out|    7|   ap_memory|                INPUT_R_1|         array|
|INPUT_R_1_ce0       |  out|    1|   ap_memory|                INPUT_R_1|         array|
|INPUT_R_1_q0        |   in|   32|   ap_memory|                INPUT_R_1|         array|
|INPUT_I_1_address0  |  out|    7|   ap_memory|                INPUT_I_1|         array|
|INPUT_I_1_ce0       |  out|    1|   ap_memory|                INPUT_I_1|         array|
|INPUT_I_1_q0        |   in|   32|   ap_memory|                INPUT_I_1|         array|
|add274_out          |  out|   32|      ap_vld|               add274_out|       pointer|
|add274_out_ap_vld   |  out|    1|      ap_vld|               add274_out|       pointer|
|add3_out            |  out|   32|      ap_vld|                 add3_out|       pointer|
|add3_out_ap_vld     |  out|    1|      ap_vld|                 add3_out|       pointer|
+--------------------+-----+-----+------------+-------------------------+--------------+

