Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  9 20:51:42 2025
| Host         : Vasile-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Control_timing_summary_routed.rpt -pb Control_timing_summary_routed.pb -rpx Control_timing_summary_routed.rpx -warn_on_violation
| Design       : Control
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    6           
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1918)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4398)
5. checking no_input_delay (73)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1918)
---------------------------
 There are 1694 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sel_corrected_w[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sel_corrected_w[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: update_input (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: update_w (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4398)
---------------------------------------------------
 There are 4398 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (73)
-------------------------------
 There are 73 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4434          inf        0.000                      0                 4434           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4434 Endpoints
Min Delay          4434 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delta_rule_unit2/fpu_adder2/A_mantissa_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.860ns  (logic 1.867ns (15.742%)  route 9.993ns (84.258%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE                         0.000     0.000 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/Q
                         net (fo=8, routed)           1.019     1.475    delta_rule_unit2/fpu_adder2/B_exp[0]
    SLICE_X100Y69        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.599    delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0_n_1
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.207 f  delta_rule_unit2/fpu_adder2/A_mantissa5_carry/O[3]
                         net (fo=83, routed)          2.732     4.940    delta_rule_unit2/fpu_adder2/A_mantissa60[3]
    SLICE_X102Y76        LUT4 (Prop_lut4_I0_O)        0.307     5.247 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0/O
                         net (fo=3, routed)           0.309     5.556    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0_n_1
    SLICE_X102Y76        LUT6 (Prop_lut6_I1_O)        0.124     5.680 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2/O
                         net (fo=23, routed)          2.274     7.954    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2_n_1
    SLICE_X101Y70        LUT6 (Prop_lut6_I4_O)        0.124     8.078 f  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2/O
                         net (fo=5, routed)           1.064     9.142    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2_n_1
    SLICE_X97Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.266 r  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2/O
                         net (fo=25, routed)          2.593    11.860    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2_n_1
    SLICE_X98Y75         FDRE                                         r  delta_rule_unit2/fpu_adder2/A_mantissa_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delta_rule_unit2/fpu_adder2/A_mantissa_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.860ns  (logic 1.867ns (15.742%)  route 9.993ns (84.258%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE                         0.000     0.000 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/Q
                         net (fo=8, routed)           1.019     1.475    delta_rule_unit2/fpu_adder2/B_exp[0]
    SLICE_X100Y69        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.599    delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0_n_1
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.207 f  delta_rule_unit2/fpu_adder2/A_mantissa5_carry/O[3]
                         net (fo=83, routed)          2.732     4.940    delta_rule_unit2/fpu_adder2/A_mantissa60[3]
    SLICE_X102Y76        LUT4 (Prop_lut4_I0_O)        0.307     5.247 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0/O
                         net (fo=3, routed)           0.309     5.556    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0_n_1
    SLICE_X102Y76        LUT6 (Prop_lut6_I1_O)        0.124     5.680 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2/O
                         net (fo=23, routed)          2.274     7.954    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2_n_1
    SLICE_X101Y70        LUT6 (Prop_lut6_I4_O)        0.124     8.078 f  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2/O
                         net (fo=5, routed)           1.064     9.142    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2_n_1
    SLICE_X97Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.266 r  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2/O
                         net (fo=25, routed)          2.593    11.860    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2_n_1
    SLICE_X98Y75         FDRE                                         r  delta_rule_unit2/fpu_adder2/A_mantissa_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delta_rule_unit2/fpu_adder2/A_mantissa_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.745ns  (logic 1.867ns (15.896%)  route 9.878ns (84.104%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE                         0.000     0.000 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/Q
                         net (fo=8, routed)           1.019     1.475    delta_rule_unit2/fpu_adder2/B_exp[0]
    SLICE_X100Y69        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.599    delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0_n_1
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.207 f  delta_rule_unit2/fpu_adder2/A_mantissa5_carry/O[3]
                         net (fo=83, routed)          2.732     4.940    delta_rule_unit2/fpu_adder2/A_mantissa60[3]
    SLICE_X102Y76        LUT4 (Prop_lut4_I0_O)        0.307     5.247 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0/O
                         net (fo=3, routed)           0.309     5.556    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0_n_1
    SLICE_X102Y76        LUT6 (Prop_lut6_I1_O)        0.124     5.680 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2/O
                         net (fo=23, routed)          2.274     7.954    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2_n_1
    SLICE_X101Y70        LUT6 (Prop_lut6_I4_O)        0.124     8.078 f  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2/O
                         net (fo=5, routed)           1.064     9.142    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2_n_1
    SLICE_X97Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.266 r  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2/O
                         net (fo=25, routed)          2.478    11.745    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2_n_1
    SLICE_X97Y75         FDRE                                         r  delta_rule_unit2/fpu_adder2/A_mantissa_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delta_rule_unit2/fpu_adder2/A_mantissa_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.701ns  (logic 1.867ns (15.956%)  route 9.834ns (84.044%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE                         0.000     0.000 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/Q
                         net (fo=8, routed)           1.019     1.475    delta_rule_unit2/fpu_adder2/B_exp[0]
    SLICE_X100Y69        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.599    delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0_n_1
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.207 f  delta_rule_unit2/fpu_adder2/A_mantissa5_carry/O[3]
                         net (fo=83, routed)          2.732     4.940    delta_rule_unit2/fpu_adder2/A_mantissa60[3]
    SLICE_X102Y76        LUT4 (Prop_lut4_I0_O)        0.307     5.247 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0/O
                         net (fo=3, routed)           0.309     5.556    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0_n_1
    SLICE_X102Y76        LUT6 (Prop_lut6_I1_O)        0.124     5.680 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2/O
                         net (fo=23, routed)          2.274     7.954    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2_n_1
    SLICE_X101Y70        LUT6 (Prop_lut6_I4_O)        0.124     8.078 f  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2/O
                         net (fo=5, routed)           1.064     9.142    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2_n_1
    SLICE_X97Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.266 r  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2/O
                         net (fo=25, routed)          2.435    11.701    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2_n_1
    SLICE_X97Y74         FDRE                                         r  delta_rule_unit2/fpu_adder2/A_mantissa_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delta_rule_unit2/fpu_adder2/A_mantissa_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.556ns  (logic 1.867ns (16.157%)  route 9.689ns (83.843%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE                         0.000     0.000 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/Q
                         net (fo=8, routed)           1.019     1.475    delta_rule_unit2/fpu_adder2/B_exp[0]
    SLICE_X100Y69        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.599    delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0_n_1
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.207 f  delta_rule_unit2/fpu_adder2/A_mantissa5_carry/O[3]
                         net (fo=83, routed)          2.732     4.940    delta_rule_unit2/fpu_adder2/A_mantissa60[3]
    SLICE_X102Y76        LUT4 (Prop_lut4_I0_O)        0.307     5.247 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0/O
                         net (fo=3, routed)           0.309     5.556    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0_n_1
    SLICE_X102Y76        LUT6 (Prop_lut6_I1_O)        0.124     5.680 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2/O
                         net (fo=23, routed)          2.274     7.954    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2_n_1
    SLICE_X101Y70        LUT6 (Prop_lut6_I4_O)        0.124     8.078 f  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2/O
                         net (fo=5, routed)           1.064     9.142    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2_n_1
    SLICE_X97Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.266 r  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2/O
                         net (fo=25, routed)          2.289    11.556    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2_n_1
    SLICE_X96Y75         FDRE                                         r  delta_rule_unit2/fpu_adder2/A_mantissa_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delta_rule_unit2/fpu_adder2/A_mantissa_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.522ns  (logic 1.867ns (16.204%)  route 9.655ns (83.796%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE                         0.000     0.000 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/Q
                         net (fo=8, routed)           1.019     1.475    delta_rule_unit2/fpu_adder2/B_exp[0]
    SLICE_X100Y69        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.599    delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0_n_1
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.207 f  delta_rule_unit2/fpu_adder2/A_mantissa5_carry/O[3]
                         net (fo=83, routed)          2.732     4.940    delta_rule_unit2/fpu_adder2/A_mantissa60[3]
    SLICE_X102Y76        LUT4 (Prop_lut4_I0_O)        0.307     5.247 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0/O
                         net (fo=3, routed)           0.309     5.556    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0_n_1
    SLICE_X102Y76        LUT6 (Prop_lut6_I1_O)        0.124     5.680 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2/O
                         net (fo=23, routed)          2.274     7.954    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2_n_1
    SLICE_X101Y70        LUT6 (Prop_lut6_I4_O)        0.124     8.078 f  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2/O
                         net (fo=5, routed)           1.064     9.142    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2_n_1
    SLICE_X97Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.266 r  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2/O
                         net (fo=25, routed)          2.255    11.522    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2_n_1
    SLICE_X98Y73         FDRE                                         r  delta_rule_unit2/fpu_adder2/A_mantissa_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delta_rule_unit2/fpu_adder2/sum_mantissa_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.519ns  (logic 1.991ns (17.285%)  route 9.528ns (82.715%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE                         0.000     0.000 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/Q
                         net (fo=8, routed)           1.019     1.475    delta_rule_unit2/fpu_adder2/B_exp[0]
    SLICE_X100Y69        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.599    delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0_n_1
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.207 r  delta_rule_unit2/fpu_adder2/A_mantissa5_carry/O[3]
                         net (fo=83, routed)          2.732     4.940    delta_rule_unit2/fpu_adder2/A_mantissa60[3]
    SLICE_X102Y76        LUT4 (Prop_lut4_I0_O)        0.307     5.247 r  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0/O
                         net (fo=3, routed)           0.309     5.556    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0_n_1
    SLICE_X102Y76        LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2/O
                         net (fo=23, routed)          2.274     7.954    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2_n_1
    SLICE_X101Y70        LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2/O
                         net (fo=5, routed)           1.249     9.327    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2_n_1
    SLICE_X96Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.451 f  delta_rule_unit2/fpu_adder2/FSM_sequential_state[2]_i_4__1/O
                         net (fo=3, routed)           0.810    10.261    delta_rule_unit2/fpu_adder2/FSM_sequential_state[2]_i_4__1_n_1
    SLICE_X94Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.385 r  delta_rule_unit2/fpu_adder2/sum_mantissa[24]_i_1__2/O
                         net (fo=25, routed)          1.133    11.519    delta_rule_unit2/fpu_adder2/sum_mantissa0
    SLICE_X97Y63         FDRE                                         r  delta_rule_unit2/fpu_adder2/sum_mantissa_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delta_rule_unit2/fpu_adder2/sum_mantissa_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.519ns  (logic 1.991ns (17.285%)  route 9.528ns (82.715%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE                         0.000     0.000 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/Q
                         net (fo=8, routed)           1.019     1.475    delta_rule_unit2/fpu_adder2/B_exp[0]
    SLICE_X100Y69        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.599    delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0_n_1
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.207 r  delta_rule_unit2/fpu_adder2/A_mantissa5_carry/O[3]
                         net (fo=83, routed)          2.732     4.940    delta_rule_unit2/fpu_adder2/A_mantissa60[3]
    SLICE_X102Y76        LUT4 (Prop_lut4_I0_O)        0.307     5.247 r  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0/O
                         net (fo=3, routed)           0.309     5.556    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0_n_1
    SLICE_X102Y76        LUT6 (Prop_lut6_I1_O)        0.124     5.680 r  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2/O
                         net (fo=23, routed)          2.274     7.954    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2_n_1
    SLICE_X101Y70        LUT6 (Prop_lut6_I4_O)        0.124     8.078 r  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2/O
                         net (fo=5, routed)           1.249     9.327    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2_n_1
    SLICE_X96Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.451 f  delta_rule_unit2/fpu_adder2/FSM_sequential_state[2]_i_4__1/O
                         net (fo=3, routed)           0.810    10.261    delta_rule_unit2/fpu_adder2/FSM_sequential_state[2]_i_4__1_n_1
    SLICE_X94Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.385 r  delta_rule_unit2/fpu_adder2/sum_mantissa[24]_i_1__2/O
                         net (fo=25, routed)          1.133    11.519    delta_rule_unit2/fpu_adder2/sum_mantissa0
    SLICE_X97Y63         FDRE                                         r  delta_rule_unit2/fpu_adder2/sum_mantissa_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delta_rule_unit2/fpu_adder2/A_mantissa_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.458ns  (logic 1.991ns (17.377%)  route 9.467ns (82.623%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDRE                         0.000     0.000 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/C
    SLICE_X105Y69        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delta_rule_unit2/fpu_adder2/B_exp_reg[0]/Q
                         net (fo=8, routed)           1.019     1.475    delta_rule_unit2/fpu_adder2/B_exp[0]
    SLICE_X100Y69        LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.599    delta_rule_unit2/fpu_adder2/A_mantissa5_carry_i_4__0_n_1
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.207 f  delta_rule_unit2/fpu_adder2/A_mantissa5_carry/O[3]
                         net (fo=83, routed)          2.732     4.940    delta_rule_unit2/fpu_adder2/A_mantissa60[3]
    SLICE_X102Y76        LUT4 (Prop_lut4_I0_O)        0.307     5.247 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0/O
                         net (fo=3, routed)           0.309     5.556    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_5__0_n_1
    SLICE_X102Y76        LUT6 (Prop_lut6_I1_O)        0.124     5.680 f  delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2/O
                         net (fo=23, routed)          2.274     7.954    delta_rule_unit2/fpu_adder2/A_mantissa[0]_i_3__2_n_1
    SLICE_X101Y70        LUT6 (Prop_lut6_I4_O)        0.124     8.078 f  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2/O
                         net (fo=5, routed)           1.064     9.142    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_3__2_n_1
    SLICE_X97Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.266 r  delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2/O
                         net (fo=25, routed)          2.067    11.334    delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2_n_1
    SLICE_X98Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.458 r  delta_rule_unit2/fpu_adder2/A_mantissa[23]_i_1__2/O
                         net (fo=1, routed)           0.000    11.458    delta_rule_unit2/fpu_adder2/A_mantissa[23]_i_1__2_n_1
    SLICE_X98Y74         FDRE                                         r  delta_rule_unit2/fpu_adder2/A_mantissa_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit1/fpu_adder2/B_exp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delta_rule_unit1/fpu_adder2/B_mantissa_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.418ns  (logic 2.637ns (23.094%)  route 8.781ns (76.906%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDRE                         0.000     0.000 r  delta_rule_unit1/fpu_adder2/B_exp_reg[0]/C
    SLICE_X95Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delta_rule_unit1/fpu_adder2/B_exp_reg[0]/Q
                         net (fo=8, routed)           1.433     1.889    delta_rule_unit1/fpu_adder2/B_exp[0]
    SLICE_X92Y58         LUT2 (Prop_lut2_I1_O)        0.124     2.013 r  delta_rule_unit1/fpu_adder2/B_mantissa5_carry_i_4/O
                         net (fo=1, routed)           0.000     2.013    delta_rule_unit1/fpu_adder2/B_mantissa5_carry_i_4_n_1
    SLICE_X92Y58         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     2.557 f  delta_rule_unit1/fpu_adder2/B_mantissa5_carry/O[2]
                         net (fo=73, routed)          2.127     4.684    delta_rule_unit1/fpu_adder2/B_mantissa60[2]
    SLICE_X92Y51         LUT5 (Prop_lut5_I1_O)        0.329     5.013 f  delta_rule_unit1/fpu_adder2/B_mantissa[24]_i_15__1/O
                         net (fo=6, routed)           1.020     6.034    delta_rule_unit1/fpu_adder2/B_mantissa[24]_i_15__1_n_1
    SLICE_X91Y53         LUT5 (Prop_lut5_I1_O)        0.376     6.410 f  delta_rule_unit1/fpu_adder2/B_mantissa[24]_i_4__0/O
                         net (fo=26, routed)          1.788     8.198    delta_rule_unit1/fpu_adder2/B_mantissa[24]_i_4__0_n_1
    SLICE_X98Y49         LUT4 (Prop_lut4_I3_O)        0.356     8.554 r  delta_rule_unit1/fpu_adder2/B_mantissa[8]_i_5__0/O
                         net (fo=5, routed)           1.316     9.870    delta_rule_unit1/fpu_adder2/B_mantissa[8]_i_5__0_n_1
    SLICE_X99Y48         LUT5 (Prop_lut5_I0_O)        0.328    10.198 r  delta_rule_unit1/fpu_adder2/B_mantissa[6]_i_3__1/O
                         net (fo=1, routed)           1.097    11.294    delta_rule_unit1/fpu_adder2/B_mantissa[6]_i_3__1_n_1
    SLICE_X101Y50        LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  delta_rule_unit1/fpu_adder2/B_mantissa[6]_i_1__1/O
                         net (fo=1, routed)           0.000    11.418    delta_rule_unit1/fpu_adder2/B_mantissa[6]
    SLICE_X101Y50        FDRE                                         r  delta_rule_unit1/fpu_adder2/B_mantissa_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delta_rule_unit1/fpu_mul/multOp/ACOUT[0]
                            (internal pin)
  Destination:            delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[0]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1                      0.000     0.000 r  delta_rule_unit1/fpu_mul/multOp/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit1/fpu_mul/multOp_n_54
    DSP48_X3Y19          DSP48E1                                      r  delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit1/fpu_mul/multOp/ACOUT[10]
                            (internal pin)
  Destination:            delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[10]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1                      0.000     0.000 r  delta_rule_unit1/fpu_mul/multOp/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit1/fpu_mul/multOp_n_44
    DSP48_X3Y19          DSP48E1                                      r  delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit1/fpu_mul/multOp/ACOUT[11]
                            (internal pin)
  Destination:            delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[11]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1                      0.000     0.000 r  delta_rule_unit1/fpu_mul/multOp/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit1/fpu_mul/multOp_n_43
    DSP48_X3Y19          DSP48E1                                      r  delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit1/fpu_mul/multOp/ACOUT[12]
                            (internal pin)
  Destination:            delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[12]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1                      0.000     0.000 r  delta_rule_unit1/fpu_mul/multOp/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit1/fpu_mul/multOp_n_42
    DSP48_X3Y19          DSP48E1                                      r  delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit1/fpu_mul/multOp/ACOUT[13]
                            (internal pin)
  Destination:            delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[13]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1                      0.000     0.000 r  delta_rule_unit1/fpu_mul/multOp/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit1/fpu_mul/multOp_n_41
    DSP48_X3Y19          DSP48E1                                      r  delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit1/fpu_mul/multOp/ACOUT[14]
                            (internal pin)
  Destination:            delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[14]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1                      0.000     0.000 r  delta_rule_unit1/fpu_mul/multOp/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit1/fpu_mul/multOp_n_40
    DSP48_X3Y19          DSP48E1                                      r  delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit1/fpu_mul/multOp/ACOUT[15]
                            (internal pin)
  Destination:            delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[15]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1                      0.000     0.000 r  delta_rule_unit1/fpu_mul/multOp/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit1/fpu_mul/multOp_n_39
    DSP48_X3Y19          DSP48E1                                      r  delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit1/fpu_mul/multOp/ACOUT[16]
                            (internal pin)
  Destination:            delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[16]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1                      0.000     0.000 r  delta_rule_unit1/fpu_mul/multOp/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit1/fpu_mul/multOp_n_38
    DSP48_X3Y19          DSP48E1                                      r  delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit1/fpu_mul/multOp/ACOUT[17]
                            (internal pin)
  Destination:            delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[17]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1                      0.000     0.000 r  delta_rule_unit1/fpu_mul/multOp/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit1/fpu_mul/multOp_n_37
    DSP48_X3Y19          DSP48E1                                      r  delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delta_rule_unit1/fpu_mul/multOp/ACOUT[18]
                            (internal pin)
  Destination:            delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[18]
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1                      0.000     0.000 r  delta_rule_unit1/fpu_mul/multOp/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    delta_rule_unit1/fpu_mul/multOp_n_36
    DSP48_X3Y19          DSP48E1                                      r  delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------





