{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"fir"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"fir.B0.runOnce"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"fir.B1.start"
          , "children":
          [
            {
              "type":"inst"
              , "id":9
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                    , "line":9
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"24"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"fir.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"fir.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":11
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                    , "line":15
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                    , "line":16
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                    , "line":15
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"d_i_local"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                    , "line":16
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"idx_local"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                    , "line":13
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"22"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":22
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"35"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"35"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"fir.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":15
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                    , "line":25
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":24
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"fir.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":17
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                    , "line":22
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"idx_local"
                  , "Start Cycle":"3"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                    , "line":22
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"d_i_local"
                  , "Start Cycle":"3"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
                    , "line":21
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"26"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"14"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":29
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":30
              , "name":"d_i_local"
              , "debug":
              [
                [
                  {
                    "filename":"fir.cpp"
                    , "line":10
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"4000 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":34
              , "name":"idx_local"
              , "debug":
              [
                [
                  {
                    "filename":"fir.cpp"
                    , "line":11
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"4000 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"System Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":38
          , "name":"0"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
              , "Arguments from fir":"d_i, idx"
            }
          ]
        }
      ]
    }
    , {
      "type":"stream"
      , "id":10
      , "name":"call.fir"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
            , "line":9
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"0"
          , "Bits per symbol":"128 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":16
      , "name":"return.fir"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
            , "line":9
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"0"
          , "Bits per symbol":"32 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":27
      , "name":"d_i"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
            , "line":9
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"64"
          , "Address width":"64"
          , "Address Space":"0"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"0"
          , "Component":"fir"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":28
      , "name":"idx"
      , "debug":
      [
        [
          {
            "filename":"/home/dirren/IntelHLS/fir/fir.cpp"
            , "line":9
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"64"
          , "Address width":"64"
          , "Address Space":"0"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"0"
          , "Component":"fir"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":10
      , "to":9
    }
    , {
      "from":15
      , "to":16
    }
    , {
      "from":27
      , "to":9
    }
    , {
      "from":28
      , "to":9
    }
    , {
      "from":30
      , "to":18
    }
    , {
      "from":13
      , "to":30
    }
    , {
      "from":34
      , "to":17
    }
    , {
      "from":14
      , "to":34
    }
    , {
      "from":24
      , "to":19
    }
    , {
      "from":3
      , "to":19
    }
    , {
      "from":9
      , "to":20
    }
    , {
      "from":22
      , "to":5
    }
    , {
      "from":22
      , "to":21
    }
    , {
      "from":20
      , "to":21
    }
    , {
      "from":11
      , "to":22
    }
    , {
      "from":12
      , "to":22
    }
    , {
      "from":13
      , "to":22
    }
    , {
      "from":14
      , "to":22
    }
    , {
      "from":26
      , "to":23
    }
    , {
      "from":15
      , "to":24
    }
    , {
      "from":26
      , "to":25
    }
    , {
      "from":5
      , "to":25
    }
    , {
      "from":17
      , "to":26
    }
    , {
      "from":18
      , "to":26
    }
    , {
      "from":19
      , "to":9
    }
    , {
      "from":21
      , "to":11
    }
    , {
      "from":21
      , "to":12
    }
    , {
      "from":11
      , "to":13
    }
    , {
      "from":12
      , "to":14
    }
    , {
      "from":23
      , "to":15
    }
    , {
      "from":25
      , "to":17
    }
    , {
      "from":25
      , "to":18
    }
    , {
      "from":38
      , "to":11
    }
    , {
      "from":38
      , "to":12
    }
  ]
}
