module AudRecorder (
	input i_rst_n, 
	input i_clk,
	input i_lrc,
	input i_start,
	input i_data,// data from WM8731
	output [19:0] o_address,// addr to sram
	output [15:0] o_data,//data to sram
    output [5:0] o_run_time,
	// OUR CONTROLS
	output o_done,
    output [3:0] o_led,
    output o_SRAM_WE
);

// state declaration
parameter S_IDLE = 2'd0;
parameter S_WAIT = 2'd1;
parameter S_STORE = 2'd2;
parameter S_DONE = 2'd3;

// registers
logic [1:0] state_w, state_r;
logic [20:0] address_w, address_r;  // address we want to write on SRAM
logic [5:0] bits_number_w, bits_number_r; // position of data bit to be stored
logic prev_lrc_w, prev_lrc_r;
logic done_w, done_r;
logic signed [15:0] mic_data_w, mic_data_r;
logic signed [15:0] sram_data_w, sram_data_r; // data to be written to SRAM
logic data_ready_w, data_ready_r; // because sram addr is delayed for one cycle of lrclk
logic [5:0] run_time_r, run_time_w;
logic [3:0] led_r, led_w;


//output assignment
//assign o_data = sram_data_r;
assign o_data = mic_data_r;
assign o_address = address_r[19:0];
assign o_led = led_r;
assign o_done = done_r;
assign o_SRAM_WE = (state_r != S_STORE);
assign o_run_time = run_time_r;
// FSM
always_comb begin
    run_time_w = address_r >>15;
    state_w = state_r;
    case (state_r)
        S_IDLE: begin
            if(i_start) begin
                state_w = S_WAIT;
            end
        end 
        S_WAIT: begin
            // wait till the left channel come
            if(prev_lrc_r && (!i_lrc))begin // enter on negedge daclrck
                state_w = S_STORE;
            end
        end
        S_STORE: begin
            // implement I2S protocol
            if(address_r == 1048575) begin
                state_w = S_DONE;
            end
            if(bits_number_r == 15) begin
                state_w = S_WAIT;
            end
        end
        S_DONE: begin
            // should be some buffer time for sram to load final peice of data
            // if(prev_lrc_r && (!i_lrc))begin
            //     state_w = S_IDLE;
            // end
            state_w = state_r;
        end
    endcase
end
// combinational ckt
always_comb begin
    // store previous lrc
    prev_lrc_w = i_lrc;
    // hold output
    done_w = done_r;
    address_w = address_r;
    //hold data
    mic_data_w = mic_data_r;
    sram_data_w = sram_data_r;
    //hold controls
    bits_number_w = bits_number_r;
    data_ready_w = data_ready_r;
   
    // hold led
    led_w = led_r;
    case (state_r)
        S_IDLE: begin
           address_w = 0;
           data_ready_w = 0; 
           bits_number_w = 0;
           //done_w = 0;
           led_w = 4'b0001;
        end 
        S_WAIT: begin
            // wait till the left channel come
            if(prev_lrc_r && (!i_lrc))begin // enter on negedge daclrck
                // if(data_ready_r) begin
                //     address_w = address_r + 1;
                //     sram_data_w = mic_data_r;
                // end
                
                sram_data_w = mic_data_r;
            end
            //led_w = 4'b0011;
            if(address_r > 5) begin
                led_w = 4'b0011;
                
            end
        end
        S_STORE: begin
            // implement I2S protocol
            //led_w = 4'b0111;
            bits_number_w = bits_number_r + 1;
            mic_data_w[bits_number_r] = i_data;
            if(bits_number_r == 15) begin
                bits_number_w = 0;
                data_ready_w = 1;
                address_w = address_r + 1;
            end
            
            
        end
        S_DONE: begin
            led_w = 4'b1111;
            if(prev_lrc_r && (!i_lrc))begin
                done_w = 1;
            end
        end
    endcase
end
// sequencial ckt
always_ff @(posedge i_clk or negedge i_rst_n) begin
    if(!i_rst_n) begin
        state_r <= S_IDLE;
        // store previous lrc
        prev_lrc_r <= 0;
        // hold output
        done_r <= 0;
        address_r <= 0;
        //hold data
        mic_data_r <= 0;
        sram_data_r <= 0;
        //hold controls
        bits_number_r <= 0;
        data_ready_r <= 0;
        led_r <= 0;
        run_time_r <= 0;
    end else begin
        state_r <= state_w;
        // store previous lrc
        prev_lrc_r <= prev_lrc_w;
        // hold output
        done_r <= done_w;
        address_r <= address_w;
        run_time_r <= run_time_w;
        //hold data
        mic_data_r <= mic_data_w;
        sram_data_r <= sram_data_w;
        //hold controls
        bits_number_r <= bits_number_w;
        data_ready_r <= data_ready_w;
        led_r <= led_w;
    end
end
endmodule