 
****************************************
Report : qor
Design : fp_mac
Scenario(s): mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
Version: V-2023.12-SP5-3
Date   : Sun Aug 17 15:48:54 2025
****************************************


  Scenario 'mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C'
  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:             50.000
  Critical Path Length:         3.250
  Critical Path Slack:          6.428
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.144
  Total Hold Violation:        -9.797
  No. of Hold Violations:     153.000
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              1.000
  Critical Path Length:         0.099
  Critical Path Slack:          9.536
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.207
  Total Hold Violation:       -31.208
  No. of Hold Violations:     217.000
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              0.000
  Critical Path Length:         0.125
  Critical Path Slack:          9.525
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.038
  Total Hold Violation:        -0.317
  No. of Hold Violations:       9.000
  -----------------------------------


  Scenario 'mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C'
  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:             50.000
  Critical Path Length:         1.905
  Critical Path Slack:          7.783
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.165
  Total Hold Violation:       -20.340
  No. of Hold Violations:     186.000
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              1.000
  Critical Path Length:         0.066
  Critical Path Slack:          9.577
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.183
  Total Hold Violation:       -30.393
  No. of Hold Violations:     217.000
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              0.000
  Critical Path Length:         0.074
  Critical Path Slack:          9.576
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.084
  Total Hold Violation:        -0.740
  No. of Hold Violations:       9.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:         20
  Leaf Cell Count:               1031
  Buf/Inv Cell Count:             114
  Buf Cell Count:                  16
  Inv Cell Count:                  98
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       826
  Sequential Cell Count:          205
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         528.877
  Noncombinational Area:      465.120
  Buf/Inv Area:                32.966
  Total Buffer Area:           11.098
  Total Inverter Area:         21.869
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  Net XLength        :       3810.983
  Net YLength        :       3676.675
  -----------------------------------
  Cell Area:                  993.997
  Design Area:                993.997
  Net Length        :        7487.658


  Design Rules
  -----------------------------------
  Total Number of Nets:          1089
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mustang

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.672
  Logic Optimization:                 2.405
  Mapping Optimization:              10.294
  -----------------------------------------
  Overall Compile Time:              48.453
  Overall Compile Wall Clock Time:   40.819

  --------------------------------------------------------------------

  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C   WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C   WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0
  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C  (Hold)  WNS: 0.207  TNS: 41.322  Number of Violating Paths: 379
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C  (Hold)  WNS: 0.183  TNS: 51.473  Number of Violating Paths: 412
  Design (Hold)  WNS: 0.207  TNS: 52.310  Number of Violating Paths: 412

  --------------------------------------------------------------------


1
