
firmware1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061c8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08006288  08006288  00007288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063ac  080063ac  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080063ac  080063ac  0000806c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080063ac  080063ac  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063ac  080063ac  000073ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080063b0  080063b0  000073b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080063b4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  2000006c  08006420  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08006420  00008310  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d9e4  00000000  00000000  00008094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002714  00000000  00000000  00015a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e70  00000000  00000000  00018190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b04  00000000  00000000  00019000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000165dd  00000000  00000000  00019b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011db7  00000000  00000000  000300e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084508  00000000  00000000  00041e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c63a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003aac  00000000  00000000  000c63e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000c9e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006270 	.word	0x08006270

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08006270 	.word	0x08006270

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_lmul>:
 8000234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000236:	46ce      	mov	lr, r9
 8000238:	4699      	mov	r9, r3
 800023a:	0c03      	lsrs	r3, r0, #16
 800023c:	469c      	mov	ip, r3
 800023e:	0413      	lsls	r3, r2, #16
 8000240:	4647      	mov	r7, r8
 8000242:	0c1b      	lsrs	r3, r3, #16
 8000244:	001d      	movs	r5, r3
 8000246:	000e      	movs	r6, r1
 8000248:	4661      	mov	r1, ip
 800024a:	0404      	lsls	r4, r0, #16
 800024c:	0c24      	lsrs	r4, r4, #16
 800024e:	b580      	push	{r7, lr}
 8000250:	0007      	movs	r7, r0
 8000252:	0c10      	lsrs	r0, r2, #16
 8000254:	434b      	muls	r3, r1
 8000256:	4365      	muls	r5, r4
 8000258:	4341      	muls	r1, r0
 800025a:	4360      	muls	r0, r4
 800025c:	0c2c      	lsrs	r4, r5, #16
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	1824      	adds	r4, r4, r0
 8000262:	468c      	mov	ip, r1
 8000264:	42a3      	cmp	r3, r4
 8000266:	d903      	bls.n	8000270 <__aeabi_lmul+0x3c>
 8000268:	2380      	movs	r3, #128	@ 0x80
 800026a:	025b      	lsls	r3, r3, #9
 800026c:	4698      	mov	r8, r3
 800026e:	44c4      	add	ip, r8
 8000270:	4649      	mov	r1, r9
 8000272:	4379      	muls	r1, r7
 8000274:	4356      	muls	r6, r2
 8000276:	0c23      	lsrs	r3, r4, #16
 8000278:	042d      	lsls	r5, r5, #16
 800027a:	0c2d      	lsrs	r5, r5, #16
 800027c:	1989      	adds	r1, r1, r6
 800027e:	4463      	add	r3, ip
 8000280:	0424      	lsls	r4, r4, #16
 8000282:	1960      	adds	r0, r4, r5
 8000284:	18c9      	adds	r1, r1, r3
 8000286:	bcc0      	pop	{r6, r7}
 8000288:	46b9      	mov	r9, r7
 800028a:	46b0      	mov	r8, r6
 800028c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800028e:	46c0      	nop			@ (mov r8, r8)

08000290 <HAL_I2C_ListenCpltCallback>:
volatile uint32_t response_value     = 12345678; /* value returned to master on read */


/* Called when STOP or Listen sequence finished (end of a listen transaction) */
void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c2) return;
 8000298:	687a      	ldr	r2, [r7, #4]
 800029a:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <HAL_I2C_ListenCpltCallback+0x24>)
 800029c:	429a      	cmp	r2, r3
 800029e:	d104      	bne.n	80002aa <HAL_I2C_ListenCpltCallback+0x1a>

    /* Re-enter listen mode so we accept next master request */
    HAL_I2C_EnableListen_IT(hi2c);
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	0018      	movs	r0, r3
 80002a4:	f001 ff64 	bl	8002170 <HAL_I2C_EnableListen_IT>
 80002a8:	e000      	b.n	80002ac <HAL_I2C_ListenCpltCallback+0x1c>
    if (hi2c != &hi2c2) return;
 80002aa:	46c0      	nop			@ (mov r8, r8)
}
 80002ac:	46bd      	mov	sp, r7
 80002ae:	b002      	add	sp, #8
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	46c0      	nop			@ (mov r8, r8)
 80002b4:	20000100 	.word	0x20000100

080002b8 <HAL_I2C_AddrCallback>:

/* Called on address match (master started transfer to/from us) */
void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c,
                          uint8_t TransferDirection,
                          uint16_t AddrMatchCode)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b082      	sub	sp, #8
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
 80002c0:	0008      	movs	r0, r1
 80002c2:	0011      	movs	r1, r2
 80002c4:	1cfb      	adds	r3, r7, #3
 80002c6:	1c02      	adds	r2, r0, #0
 80002c8:	701a      	strb	r2, [r3, #0]
 80002ca:	003b      	movs	r3, r7
 80002cc:	1c0a      	adds	r2, r1, #0
 80002ce:	801a      	strh	r2, [r3, #0]
    if (hi2c != &hi2c2) return;
 80002d0:	687a      	ldr	r2, [r7, #4]
 80002d2:	4b18      	ldr	r3, [pc, #96]	@ (8000334 <HAL_I2C_AddrCallback+0x7c>)
 80002d4:	429a      	cmp	r2, r3
 80002d6:	d128      	bne.n	800032a <HAL_I2C_AddrCallback+0x72>

    if (TransferDirection == I2C_DIRECTION_TRANSMIT) {
 80002d8:	1cfb      	adds	r3, r7, #3
 80002da:	781b      	ldrb	r3, [r3, #0]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d106      	bne.n	80002ee <HAL_I2C_AddrCallback+0x36>
        /* Master will write to us: arm HAL to receive 4 bytes (interrupt mode) */
        HAL_I2C_Slave_Receive_IT(hi2c, i2c2_rx_buf, 4);
 80002e0:	4915      	ldr	r1, [pc, #84]	@ (8000338 <HAL_I2C_AddrCallback+0x80>)
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	2204      	movs	r2, #4
 80002e6:	0018      	movs	r0, r3
 80002e8:	f001 feec 	bl	80020c4 <HAL_I2C_Slave_Receive_IT>
 80002ec:	e01e      	b.n	800032c <HAL_I2C_AddrCallback+0x74>
    } else { /* master wants to read from us */
        /* Prepare tx buffer (big-endian MSB first) */
        i2c2_tx_buf[0] = (uint8_t)((response_value >> 24) & 0xFF);
 80002ee:	4b13      	ldr	r3, [pc, #76]	@ (800033c <HAL_I2C_AddrCallback+0x84>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	0e1b      	lsrs	r3, r3, #24
 80002f4:	b2da      	uxtb	r2, r3
 80002f6:	4b12      	ldr	r3, [pc, #72]	@ (8000340 <HAL_I2C_AddrCallback+0x88>)
 80002f8:	701a      	strb	r2, [r3, #0]
        i2c2_tx_buf[1] = (uint8_t)((response_value >> 16) & 0xFF);
 80002fa:	4b10      	ldr	r3, [pc, #64]	@ (800033c <HAL_I2C_AddrCallback+0x84>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	0c1b      	lsrs	r3, r3, #16
 8000300:	b2da      	uxtb	r2, r3
 8000302:	4b0f      	ldr	r3, [pc, #60]	@ (8000340 <HAL_I2C_AddrCallback+0x88>)
 8000304:	705a      	strb	r2, [r3, #1]
        i2c2_tx_buf[2] = (uint8_t)((response_value >>  8) & 0xFF);
 8000306:	4b0d      	ldr	r3, [pc, #52]	@ (800033c <HAL_I2C_AddrCallback+0x84>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	0a1b      	lsrs	r3, r3, #8
 800030c:	b2da      	uxtb	r2, r3
 800030e:	4b0c      	ldr	r3, [pc, #48]	@ (8000340 <HAL_I2C_AddrCallback+0x88>)
 8000310:	709a      	strb	r2, [r3, #2]
        i2c2_tx_buf[3] = (uint8_t)((response_value >>  0) & 0xFF);
 8000312:	4b0a      	ldr	r3, [pc, #40]	@ (800033c <HAL_I2C_AddrCallback+0x84>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	b2da      	uxtb	r2, r3
 8000318:	4b09      	ldr	r3, [pc, #36]	@ (8000340 <HAL_I2C_AddrCallback+0x88>)
 800031a:	70da      	strb	r2, [r3, #3]

        /* Start the interrupt-driven transmit of 4 bytes */
        HAL_I2C_Slave_Transmit_IT(hi2c, i2c2_tx_buf, 4);
 800031c:	4908      	ldr	r1, [pc, #32]	@ (8000340 <HAL_I2C_AddrCallback+0x88>)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	2204      	movs	r2, #4
 8000322:	0018      	movs	r0, r3
 8000324:	f001 fe5a 	bl	8001fdc <HAL_I2C_Slave_Transmit_IT>
 8000328:	e000      	b.n	800032c <HAL_I2C_AddrCallback+0x74>
    if (hi2c != &hi2c2) return;
 800032a:	46c0      	nop			@ (mov r8, r8)
    }
}
 800032c:	46bd      	mov	sp, r7
 800032e:	b002      	add	sp, #8
 8000330:	bd80      	pop	{r7, pc}
 8000332:	46c0      	nop			@ (mov r8, r8)
 8000334:	20000100 	.word	0x20000100
 8000338:	20000088 	.word	0x20000088
 800033c:	20000000 	.word	0x20000000
 8000340:	2000008c 	.word	0x2000008c

08000344 <HAL_I2C_SlaveRxCpltCallback>:

/* Called when the HAL completed receiving the configured RX length (4 bytes here) */
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b084      	sub	sp, #16
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c2) return;
 800034c:	687a      	ldr	r2, [r7, #4]
 800034e:	4b0e      	ldr	r3, [pc, #56]	@ (8000388 <HAL_I2C_SlaveRxCpltCallback+0x44>)
 8000350:	429a      	cmp	r2, r3
 8000352:	d115      	bne.n	8000380 <HAL_I2C_SlaveRxCpltCallback+0x3c>

    /* Assemble received 4 bytes into 32-bit (big-endian ordering) */
    uint32_t val =  ((uint32_t)i2c2_rx_buf[0] << 24) |
 8000354:	4b0d      	ldr	r3, [pc, #52]	@ (800038c <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	061a      	lsls	r2, r3, #24
                    ((uint32_t)i2c2_rx_buf[1] << 16) |
 800035a:	4b0c      	ldr	r3, [pc, #48]	@ (800038c <HAL_I2C_SlaveRxCpltCallback+0x48>)
 800035c:	785b      	ldrb	r3, [r3, #1]
 800035e:	041b      	lsls	r3, r3, #16
    uint32_t val =  ((uint32_t)i2c2_rx_buf[0] << 24) |
 8000360:	431a      	orrs	r2, r3
                    ((uint32_t)i2c2_rx_buf[2] <<  8) |
 8000362:	4b0a      	ldr	r3, [pc, #40]	@ (800038c <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8000364:	789b      	ldrb	r3, [r3, #2]
 8000366:	021b      	lsls	r3, r3, #8
                    ((uint32_t)i2c2_rx_buf[1] << 16) |
 8000368:	4313      	orrs	r3, r2
                    ((uint32_t)i2c2_rx_buf[3] <<  0);
 800036a:	4a08      	ldr	r2, [pc, #32]	@ (800038c <HAL_I2C_SlaveRxCpltCallback+0x48>)
 800036c:	78d2      	ldrb	r2, [r2, #3]
    uint32_t val =  ((uint32_t)i2c2_rx_buf[0] << 24) |
 800036e:	4313      	orrs	r3, r2
 8000370:	60fb      	str	r3, [r7, #12]

    /* Publish atomically to shared volatile variable (32-bit write is atomic on Cortex-M) */
    received_cmd_value = val;
 8000372:	4b07      	ldr	r3, [pc, #28]	@ (8000390 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8000374:	68fa      	ldr	r2, [r7, #12]
 8000376:	601a      	str	r2, [r3, #0]

    /* Signal main loop to process value (do NOT do heavy work here) */
    i2c2_rx_complete = true;
 8000378:	4b06      	ldr	r3, [pc, #24]	@ (8000394 <HAL_I2C_SlaveRxCpltCallback+0x50>)
 800037a:	2201      	movs	r2, #1
 800037c:	701a      	strb	r2, [r3, #0]
 800037e:	e000      	b.n	8000382 <HAL_I2C_SlaveRxCpltCallback+0x3e>
    if (hi2c != &hi2c2) return;
 8000380:	46c0      	nop			@ (mov r8, r8)
    /* Note:
       - We do NOT immediately re-arm another HAL_I2C_Slave_Receive_IT here.
       - AddrCallback will arm receive on next write from master.
       - Listen mode (EnableListen_IT) handles address matching and STOP/RESTART semantics.
    */
}
 8000382:	46bd      	mov	sp, r7
 8000384:	b004      	add	sp, #16
 8000386:	bd80      	pop	{r7, pc}
 8000388:	20000100 	.word	0x20000100
 800038c:	20000088 	.word	0x20000088
 8000390:	20000094 	.word	0x20000094
 8000394:	20000090 	.word	0x20000090

08000398 <HAL_I2C_SlaveTxCpltCallback>:

/* Called when a slave transmit completes */
void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c2) return;
    /* Nothing else required here. Keep short. */
}
 80003a0:	46bd      	mov	sp, r7
 80003a2:	b002      	add	sp, #8
 80003a4:	bd80      	pop	{r7, pc}
	...

080003a8 <HAL_I2C_ErrorCallback>:

/* Correct error callback name to override HAL weak function */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b084      	sub	sp, #16
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c2) return;
 80003b0:	687a      	ldr	r2, [r7, #4]
 80003b2:	4b0c      	ldr	r3, [pc, #48]	@ (80003e4 <HAL_I2C_ErrorCallback+0x3c>)
 80003b4:	429a      	cmp	r2, r3
 80003b6:	d111      	bne.n	80003dc <HAL_I2C_ErrorCallback+0x34>

    uint32_t err = HAL_I2C_GetError(hi2c);
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	0018      	movs	r0, r3
 80003bc:	f001 ff9e 	bl	80022fc <HAL_I2C_GetError>
 80003c0:	0003      	movs	r3, r0
 80003c2:	60fb      	str	r3, [r7, #12]

    /* If ACK failure (master NACK) or other end-of-transfer semantics occur,
       choose whether to treat it as "end of transfer" for partial processing.
       Here: treat AF as end-of-transfer and signal main to process partial data.
    */
    if (err & HAL_I2C_ERROR_AF) {
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	2204      	movs	r2, #4
 80003c8:	4013      	ands	r3, r2
 80003ca:	d002      	beq.n	80003d2 <HAL_I2C_ErrorCallback+0x2a>
        /* The master NACKed â€” consider that transfer finished; process partial data if needed */
        i2c2_rx_complete = true;
 80003cc:	4b06      	ldr	r3, [pc, #24]	@ (80003e8 <HAL_I2C_ErrorCallback+0x40>)
 80003ce:	2201      	movs	r2, #1
 80003d0:	701a      	strb	r2, [r3, #0]
    }

    /* Re-enter listen mode for future transactions */
    HAL_I2C_EnableListen_IT(hi2c);
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	0018      	movs	r0, r3
 80003d6:	f001 fecb 	bl	8002170 <HAL_I2C_EnableListen_IT>
 80003da:	e000      	b.n	80003de <HAL_I2C_ErrorCallback+0x36>
    if (hi2c != &hi2c2) return;
 80003dc:	46c0      	nop			@ (mov r8, r8)
}
 80003de:	46bd      	mov	sp, r7
 80003e0:	b004      	add	sp, #16
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	20000100 	.word	0x20000100
 80003e8:	20000090 	.word	0x20000090

080003ec <process_received_command_from_main>:

void process_received_command_from_main(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
    // Example: update response based on received command
    response_value = received_cmd_value + 1;
 80003f0:	4b03      	ldr	r3, [pc, #12]	@ (8000400 <process_received_command_from_main+0x14>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	1c5a      	adds	r2, r3, #1
 80003f6:	4b03      	ldr	r3, [pc, #12]	@ (8000404 <process_received_command_from_main+0x18>)
 80003f8:	601a      	str	r2, [r3, #0]
}
 80003fa:	46c0      	nop			@ (mov r8, r8)
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	20000094 	.word	0x20000094
 8000404:	20000000 	.word	0x20000000

08000408 <sensor_init_once>:
const int osr_d2 = 512;       // temperature conversion OSR
const uint16_t delay_d1 = 2;  // milliseconds for OSR 512 (conservative)
const uint16_t delay_d2 = 2;

static void sensor_init_once(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
    ms5837_hal_handle_init(&ref);
 800040c:	4b0c      	ldr	r3, [pc, #48]	@ (8000440 <sensor_init_once+0x38>)
 800040e:	0018      	movs	r0, r3
 8000410:	f000 fd3c 	bl	8000e8c <ms5837_hal_handle_init>

    if (ms5837_reset(&ref) != E_MS58370BA01_SUCCESS) {
 8000414:	4b0a      	ldr	r3, [pc, #40]	@ (8000440 <sensor_init_once+0x38>)
 8000416:	0018      	movs	r0, r3
 8000418:	f000 fa5e 	bl	80008d8 <ms5837_reset>
 800041c:	1e03      	subs	r3, r0, #0
 800041e:	d001      	beq.n	8000424 <sensor_init_once+0x1c>
        Error_Handler();
 8000420:	f000 fa54 	bl	80008cc <Error_Handler>
    }

    if (ms5837_read_prom(&ref, calibration) != E_MS58370BA01_SUCCESS) {
 8000424:	4a07      	ldr	r2, [pc, #28]	@ (8000444 <sensor_init_once+0x3c>)
 8000426:	4b06      	ldr	r3, [pc, #24]	@ (8000440 <sensor_init_once+0x38>)
 8000428:	0011      	movs	r1, r2
 800042a:	0018      	movs	r0, r3
 800042c:	f000 fa70 	bl	8000910 <ms5837_read_prom>
 8000430:	1e03      	subs	r3, r0, #0
 8000432:	d001      	beq.n	8000438 <sensor_init_once+0x30>
        Error_Handler();
 8000434:	f000 fa4a 	bl	80008cc <Error_Handler>
    }
}
 8000438:	46c0      	nop			@ (mov r8, r8)
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	46c0      	nop			@ (mov r8, r8)
 8000440:	20000194 	.word	0x20000194
 8000444:	200001a0 	.word	0x200001a0

08000448 <sensor_do_blocking_read>:

static void sensor_do_blocking_read(void)
{
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	46c6      	mov	lr, r8
 800044c:	b500      	push	{lr}
 800044e:	b084      	sub	sp, #16
 8000450:	af04      	add	r7, sp, #16
    pressure_read_in_progress = true;
 8000452:	4b13      	ldr	r3, [pc, #76]	@ (80004a0 <sensor_do_blocking_read+0x58>)
 8000454:	2201      	movs	r2, #1
 8000456:	701a      	strb	r2, [r3, #0]
    if (ms5837_read_temperature_and_pressure(&ref, calibration,
 8000458:	2380      	movs	r3, #128	@ 0x80
 800045a:	009b      	lsls	r3, r3, #2
 800045c:	4698      	mov	r8, r3
 800045e:	2280      	movs	r2, #128	@ 0x80
 8000460:	0092      	lsls	r2, r2, #2
 8000462:	2602      	movs	r6, #2
 8000464:	2102      	movs	r1, #2
 8000466:	468c      	mov	ip, r1
 8000468:	4d0e      	ldr	r5, [pc, #56]	@ (80004a4 <sensor_do_blocking_read+0x5c>)
 800046a:	4c0f      	ldr	r4, [pc, #60]	@ (80004a8 <sensor_do_blocking_read+0x60>)
 800046c:	490f      	ldr	r1, [pc, #60]	@ (80004ac <sensor_do_blocking_read+0x64>)
 800046e:	4810      	ldr	r0, [pc, #64]	@ (80004b0 <sensor_do_blocking_read+0x68>)
 8000470:	4663      	mov	r3, ip
 8000472:	9303      	str	r3, [sp, #12]
 8000474:	9602      	str	r6, [sp, #8]
 8000476:	9201      	str	r2, [sp, #4]
 8000478:	4643      	mov	r3, r8
 800047a:	9300      	str	r3, [sp, #0]
 800047c:	002b      	movs	r3, r5
 800047e:	0022      	movs	r2, r4
 8000480:	f000 fb0c 	bl	8000a9c <ms5837_read_temperature_and_pressure>
 8000484:	1e03      	subs	r3, r0, #0
 8000486:	d102      	bne.n	800048e <sensor_do_blocking_read+0x46>
                                       &pressure, &temperature, osr_d1, osr_d2,
									   delay_d1, delay_d2) == E_MS58370BA01_SUCCESS) {
        // Sample ready in 'pressure' and 'temperature'
        pressure_new_sample_ready = true;
 8000488:	4b0a      	ldr	r3, [pc, #40]	@ (80004b4 <sensor_do_blocking_read+0x6c>)
 800048a:	2201      	movs	r2, #1
 800048c:	701a      	strb	r2, [r3, #0]
    }
    //else {  optional: set an error flag, retry, log, or call Error_Handler() }
    pressure_read_in_progress = false;
 800048e:	4b04      	ldr	r3, [pc, #16]	@ (80004a0 <sensor_do_blocking_read+0x58>)
 8000490:	2200      	movs	r2, #0
 8000492:	701a      	strb	r2, [r3, #0]
}
 8000494:	46c0      	nop			@ (mov r8, r8)
 8000496:	46bd      	mov	sp, r7
 8000498:	bc80      	pop	{r7}
 800049a:	46b8      	mov	r8, r7
 800049c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)
 80004a0:	200001b9 	.word	0x200001b9
 80004a4:	200001b4 	.word	0x200001b4
 80004a8:	200001b0 	.word	0x200001b0
 80004ac:	200001a0 	.word	0x200001a0
 80004b0:	20000194 	.word	0x20000194
 80004b4:	200001ba 	.word	0x200001ba

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004be:	f000 ff01 	bl	80012c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c2:	f000 f857 	bl	8000574 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  sensor_init_once();
 80004c6:	f7ff ff9f 	bl	8000408 <sensor_init_once>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ca:	f000 f9d1 	bl	8000870 <MX_GPIO_Init>
  MX_DAC_Init();
 80004ce:	f000 f8c3 	bl	8000658 <MX_DAC_Init>
  MX_I2C1_Init();
 80004d2:	f000 f8f9 	bl	80006c8 <MX_I2C1_Init>
  MX_I2C2_Init();
 80004d6:	f000 f937 	bl	8000748 <MX_I2C2_Init>
  MX_TIM2_Init();
 80004da:	f000 f975 	bl	80007c8 <MX_TIM2_Init>

  // start TIM2 with interrupt
  HAL_TIM_Base_Start_IT(&htim2);
 80004de:	4b1d      	ldr	r3, [pc, #116]	@ (8000554 <main+0x9c>)
 80004e0:	0018      	movs	r0, r3
 80004e2:	f004 fc83 	bl	8004dec <HAL_TIM_Base_Start_IT>

  /* USER CODE BEGIN 2 */
  if (HAL_I2C_EnableListen_IT(&hi2c2) != HAL_OK) {
 80004e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000558 <main+0xa0>)
 80004e8:	0018      	movs	r0, r3
 80004ea:	f001 fe41 	bl	8002170 <HAL_I2C_EnableListen_IT>
 80004ee:	1e03      	subs	r3, r0, #0
 80004f0:	d001      	beq.n	80004f6 <main+0x3e>
      Error_Handler();
 80004f2:	f000 f9eb 	bl	80008cc <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (pressure_sample_requested && !pressure_read_in_progress) {
 80004f6:	4b19      	ldr	r3, [pc, #100]	@ (800055c <main+0xa4>)
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d00c      	beq.n	800051a <main+0x62>
 8000500:	4b17      	ldr	r3, [pc, #92]	@ (8000560 <main+0xa8>)
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	b2db      	uxtb	r3, r3
 8000506:	2201      	movs	r2, #1
 8000508:	4053      	eors	r3, r2
 800050a:	b2db      	uxtb	r3, r3
 800050c:	2b00      	cmp	r3, #0
 800050e:	d004      	beq.n	800051a <main+0x62>
		  pressure_sample_requested = false; // consume request
 8000510:	4b12      	ldr	r3, [pc, #72]	@ (800055c <main+0xa4>)
 8000512:	2200      	movs	r2, #0
 8000514:	701a      	strb	r2, [r3, #0]
		  sensor_do_blocking_read();         // blocking call in main context
 8000516:	f7ff ff97 	bl	8000448 <sensor_do_blocking_read>
		  // After this returns, 'pressure_new_sample_ready' will be true on success
	  }

	  /* Process new sample (non-blocking) */
	  if (pressure_new_sample_ready) {
 800051a:	4b12      	ldr	r3, [pc, #72]	@ (8000564 <main+0xac>)
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	b2db      	uxtb	r3, r3
 8000520:	2b00      	cmp	r3, #0
 8000522:	d002      	beq.n	800052a <main+0x72>
		  pressure_new_sample_ready = false;
 8000524:	4b0f      	ldr	r3, [pc, #60]	@ (8000564 <main+0xac>)
 8000526:	2200      	movs	r2, #0
 8000528:	701a      	strb	r2, [r3, #0]
		  // Example: update DAC (convert pressure->volts first)
		  // dac_set_voltage_ch1(pressure_to_volts(pressure));
	  }


	  if (i2c2_rx_complete) {
 800052a:	4b0f      	ldr	r3, [pc, #60]	@ (8000568 <main+0xb0>)
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	b2db      	uxtb	r3, r3
 8000530:	2b00      	cmp	r3, #0
 8000532:	d0e0      	beq.n	80004f6 <main+0x3e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000534:	b672      	cpsid	i
}
 8000536:	46c0      	nop			@ (mov r8, r8)
		  /* take snapshot of received value and clear flag atomically */
		  __disable_irq();
		  uint32_t cmd = received_cmd_value;
 8000538:	4b0c      	ldr	r3, [pc, #48]	@ (800056c <main+0xb4>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	607b      	str	r3, [r7, #4]
		  i2c2_rx_complete = false;
 800053e:	4b0a      	ldr	r3, [pc, #40]	@ (8000568 <main+0xb0>)
 8000540:	2200      	movs	r2, #0
 8000542:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000544:	b662      	cpsie	i
}
 8000546:	46c0      	nop			@ (mov r8, r8)
		  __enable_irq();

		  /* Process in main context (blocking or heavier tasks allowed) */
		  response_value = cmd;               /* simple example: make response echo the command */
 8000548:	4b09      	ldr	r3, [pc, #36]	@ (8000570 <main+0xb8>)
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	601a      	str	r2, [r3, #0]
		  process_received_command_from_main();/* perform actual processing */
 800054e:	f7ff ff4d 	bl	80003ec <process_received_command_from_main>
	  if (pressure_sample_requested && !pressure_read_in_progress) {
 8000552:	e7d0      	b.n	80004f6 <main+0x3e>
 8000554:	20000154 	.word	0x20000154
 8000558:	20000100 	.word	0x20000100
 800055c:	200001b8 	.word	0x200001b8
 8000560:	200001b9 	.word	0x200001b9
 8000564:	200001ba 	.word	0x200001ba
 8000568:	20000090 	.word	0x20000090
 800056c:	20000094 	.word	0x20000094
 8000570:	20000000 	.word	0x20000000

08000574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000574:	b590      	push	{r4, r7, lr}
 8000576:	b09d      	sub	sp, #116	@ 0x74
 8000578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800057a:	2438      	movs	r4, #56	@ 0x38
 800057c:	193b      	adds	r3, r7, r4
 800057e:	0018      	movs	r0, r3
 8000580:	2338      	movs	r3, #56	@ 0x38
 8000582:	001a      	movs	r2, r3
 8000584:	2100      	movs	r1, #0
 8000586:	f005 f8d3 	bl	8005730 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800058a:	2324      	movs	r3, #36	@ 0x24
 800058c:	18fb      	adds	r3, r7, r3
 800058e:	0018      	movs	r0, r3
 8000590:	2314      	movs	r3, #20
 8000592:	001a      	movs	r2, r3
 8000594:	2100      	movs	r1, #0
 8000596:	f005 f8cb 	bl	8005730 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800059a:	003b      	movs	r3, r7
 800059c:	0018      	movs	r0, r3
 800059e:	2324      	movs	r3, #36	@ 0x24
 80005a0:	001a      	movs	r2, r3
 80005a2:	2100      	movs	r1, #0
 80005a4:	f005 f8c4 	bl	8005730 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005a8:	4b29      	ldr	r3, [pc, #164]	@ (8000650 <SystemClock_Config+0xdc>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a29      	ldr	r2, [pc, #164]	@ (8000654 <SystemClock_Config+0xe0>)
 80005ae:	401a      	ands	r2, r3
 80005b0:	4b27      	ldr	r3, [pc, #156]	@ (8000650 <SystemClock_Config+0xdc>)
 80005b2:	2180      	movs	r1, #128	@ 0x80
 80005b4:	0109      	lsls	r1, r1, #4
 80005b6:	430a      	orrs	r2, r1
 80005b8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80005ba:	0021      	movs	r1, r4
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	2212      	movs	r2, #18
 80005c0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c2:	187b      	adds	r3, r7, r1
 80005c4:	2201      	movs	r2, #1
 80005c6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	2210      	movs	r2, #16
 80005cc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2201      	movs	r2, #1
 80005d2:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	2200      	movs	r2, #0
 80005d8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	22a0      	movs	r2, #160	@ 0xa0
 80005de:	0212      	lsls	r2, r2, #8
 80005e0:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005e2:	187b      	adds	r3, r7, r1
 80005e4:	2200      	movs	r2, #0
 80005e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	0018      	movs	r0, r3
 80005ec:	f003 fcc0 	bl	8003f70 <HAL_RCC_OscConfig>
 80005f0:	1e03      	subs	r3, r0, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005f4:	f000 f96a 	bl	80008cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f8:	2124      	movs	r1, #36	@ 0x24
 80005fa:	187b      	adds	r3, r7, r1
 80005fc:	220f      	movs	r2, #15
 80005fe:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000600:	187b      	adds	r3, r7, r1
 8000602:	2200      	movs	r2, #0
 8000604:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000606:	187b      	adds	r3, r7, r1
 8000608:	2200      	movs	r2, #0
 800060a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800060c:	187b      	adds	r3, r7, r1
 800060e:	2200      	movs	r2, #0
 8000610:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000612:	187b      	adds	r3, r7, r1
 8000614:	2200      	movs	r2, #0
 8000616:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000618:	187b      	adds	r3, r7, r1
 800061a:	2100      	movs	r1, #0
 800061c:	0018      	movs	r0, r3
 800061e:	f004 f87b 	bl	8004718 <HAL_RCC_ClockConfig>
 8000622:	1e03      	subs	r3, r0, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000626:	f000 f951 	bl	80008cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800062a:	003b      	movs	r3, r7
 800062c:	2208      	movs	r2, #8
 800062e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000630:	003b      	movs	r3, r7
 8000632:	2280      	movs	r2, #128	@ 0x80
 8000634:	0192      	lsls	r2, r2, #6
 8000636:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000638:	003b      	movs	r3, r7
 800063a:	0018      	movs	r0, r3
 800063c:	f004 fa3a 	bl	8004ab4 <HAL_RCCEx_PeriphCLKConfig>
 8000640:	1e03      	subs	r3, r0, #0
 8000642:	d001      	beq.n	8000648 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000644:	f000 f942 	bl	80008cc <Error_Handler>
  }
}
 8000648:	46c0      	nop			@ (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	b01d      	add	sp, #116	@ 0x74
 800064e:	bd90      	pop	{r4, r7, pc}
 8000650:	40007000 	.word	0x40007000
 8000654:	ffffe7ff 	.word	0xffffe7ff

08000658 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800065e:	003b      	movs	r3, r7
 8000660:	0018      	movs	r0, r3
 8000662:	2308      	movs	r3, #8
 8000664:	001a      	movs	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	f005 f862 	bl	8005730 <memset>

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800066c:	4b14      	ldr	r3, [pc, #80]	@ (80006c0 <MX_DAC_Init+0x68>)
 800066e:	4a15      	ldr	r2, [pc, #84]	@ (80006c4 <MX_DAC_Init+0x6c>)
 8000670:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000672:	4b13      	ldr	r3, [pc, #76]	@ (80006c0 <MX_DAC_Init+0x68>)
 8000674:	0018      	movs	r0, r3
 8000676:	f000 ff97 	bl	80015a8 <HAL_DAC_Init>
 800067a:	1e03      	subs	r3, r0, #0
 800067c:	d001      	beq.n	8000682 <MX_DAC_Init+0x2a>
  {
    Error_Handler();
 800067e:	f000 f925 	bl	80008cc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000682:	003b      	movs	r3, r7
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000688:	003b      	movs	r3, r7
 800068a:	2200      	movs	r2, #0
 800068c:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800068e:	0039      	movs	r1, r7
 8000690:	4b0b      	ldr	r3, [pc, #44]	@ (80006c0 <MX_DAC_Init+0x68>)
 8000692:	2200      	movs	r2, #0
 8000694:	0018      	movs	r0, r3
 8000696:	f000 ffab 	bl	80015f0 <HAL_DAC_ConfigChannel>
 800069a:	1e03      	subs	r3, r0, #0
 800069c:	d001      	beq.n	80006a2 <MX_DAC_Init+0x4a>
  {
    Error_Handler();
 800069e:	f000 f915 	bl	80008cc <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80006a2:	0039      	movs	r1, r7
 80006a4:	4b06      	ldr	r3, [pc, #24]	@ (80006c0 <MX_DAC_Init+0x68>)
 80006a6:	2210      	movs	r2, #16
 80006a8:	0018      	movs	r0, r3
 80006aa:	f000 ffa1 	bl	80015f0 <HAL_DAC_ConfigChannel>
 80006ae:	1e03      	subs	r3, r0, #0
 80006b0:	d001      	beq.n	80006b6 <MX_DAC_Init+0x5e>
  {
    Error_Handler();
 80006b2:	f000 f90b 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	46bd      	mov	sp, r7
 80006ba:	b002      	add	sp, #8
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	46c0      	nop			@ (mov r8, r8)
 80006c0:	20000098 	.word	0x20000098
 80006c4:	40007400 	.word	0x40007400

080006c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006cc:	4b1b      	ldr	r3, [pc, #108]	@ (800073c <MX_I2C1_Init+0x74>)
 80006ce:	4a1c      	ldr	r2, [pc, #112]	@ (8000740 <MX_I2C1_Init+0x78>)
 80006d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80006d2:	4b1a      	ldr	r3, [pc, #104]	@ (800073c <MX_I2C1_Init+0x74>)
 80006d4:	4a1b      	ldr	r2, [pc, #108]	@ (8000744 <MX_I2C1_Init+0x7c>)
 80006d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006d8:	4b18      	ldr	r3, [pc, #96]	@ (800073c <MX_I2C1_Init+0x74>)
 80006da:	2200      	movs	r2, #0
 80006dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006de:	4b17      	ldr	r3, [pc, #92]	@ (800073c <MX_I2C1_Init+0x74>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006e4:	4b15      	ldr	r3, [pc, #84]	@ (800073c <MX_I2C1_Init+0x74>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006ea:	4b14      	ldr	r3, [pc, #80]	@ (800073c <MX_I2C1_Init+0x74>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006f0:	4b12      	ldr	r3, [pc, #72]	@ (800073c <MX_I2C1_Init+0x74>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006f6:	4b11      	ldr	r3, [pc, #68]	@ (800073c <MX_I2C1_Init+0x74>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006fc:	4b0f      	ldr	r3, [pc, #60]	@ (800073c <MX_I2C1_Init+0x74>)
 80006fe:	2200      	movs	r2, #0
 8000700:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000702:	4b0e      	ldr	r3, [pc, #56]	@ (800073c <MX_I2C1_Init+0x74>)
 8000704:	0018      	movs	r0, r3
 8000706:	f001 f991 	bl	8001a2c <HAL_I2C_Init>
 800070a:	1e03      	subs	r3, r0, #0
 800070c:	d001      	beq.n	8000712 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800070e:	f000 f8dd 	bl	80008cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000712:	4b0a      	ldr	r3, [pc, #40]	@ (800073c <MX_I2C1_Init+0x74>)
 8000714:	2100      	movs	r1, #0
 8000716:	0018      	movs	r0, r3
 8000718:	f003 fb92 	bl	8003e40 <HAL_I2CEx_ConfigAnalogFilter>
 800071c:	1e03      	subs	r3, r0, #0
 800071e:	d001      	beq.n	8000724 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000720:	f000 f8d4 	bl	80008cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000724:	4b05      	ldr	r3, [pc, #20]	@ (800073c <MX_I2C1_Init+0x74>)
 8000726:	2100      	movs	r1, #0
 8000728:	0018      	movs	r0, r3
 800072a:	f003 fbd5 	bl	8003ed8 <HAL_I2CEx_ConfigDigitalFilter>
 800072e:	1e03      	subs	r3, r0, #0
 8000730:	d001      	beq.n	8000736 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000732:	f000 f8cb 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000736:	46c0      	nop			@ (mov r8, r8)
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	200000ac 	.word	0x200000ac
 8000740:	40005400 	.word	0x40005400
 8000744:	00300617 	.word	0x00300617

08000748 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800074c:	4b1c      	ldr	r3, [pc, #112]	@ (80007c0 <MX_I2C2_Init+0x78>)
 800074e:	4a1d      	ldr	r2, [pc, #116]	@ (80007c4 <MX_I2C2_Init+0x7c>)
 8000750:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000608;
 8000752:	4b1b      	ldr	r3, [pc, #108]	@ (80007c0 <MX_I2C2_Init+0x78>)
 8000754:	22c1      	movs	r2, #193	@ 0xc1
 8000756:	00d2      	lsls	r2, r2, #3
 8000758:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0x42;
 800075a:	4b19      	ldr	r3, [pc, #100]	@ (80007c0 <MX_I2C2_Init+0x78>)
 800075c:	2242      	movs	r2, #66	@ 0x42
 800075e:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000760:	4b17      	ldr	r3, [pc, #92]	@ (80007c0 <MX_I2C2_Init+0x78>)
 8000762:	2201      	movs	r2, #1
 8000764:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000766:	4b16      	ldr	r3, [pc, #88]	@ (80007c0 <MX_I2C2_Init+0x78>)
 8000768:	2200      	movs	r2, #0
 800076a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800076c:	4b14      	ldr	r3, [pc, #80]	@ (80007c0 <MX_I2C2_Init+0x78>)
 800076e:	2200      	movs	r2, #0
 8000770:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000772:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <MX_I2C2_Init+0x78>)
 8000774:	2200      	movs	r2, #0
 8000776:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <MX_I2C2_Init+0x78>)
 800077a:	2200      	movs	r2, #0
 800077c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800077e:	4b10      	ldr	r3, [pc, #64]	@ (80007c0 <MX_I2C2_Init+0x78>)
 8000780:	2200      	movs	r2, #0
 8000782:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000784:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <MX_I2C2_Init+0x78>)
 8000786:	0018      	movs	r0, r3
 8000788:	f001 f950 	bl	8001a2c <HAL_I2C_Init>
 800078c:	1e03      	subs	r3, r0, #0
 800078e:	d001      	beq.n	8000794 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000790:	f000 f89c 	bl	80008cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000794:	4b0a      	ldr	r3, [pc, #40]	@ (80007c0 <MX_I2C2_Init+0x78>)
 8000796:	2100      	movs	r1, #0
 8000798:	0018      	movs	r0, r3
 800079a:	f003 fb51 	bl	8003e40 <HAL_I2CEx_ConfigAnalogFilter>
 800079e:	1e03      	subs	r3, r0, #0
 80007a0:	d001      	beq.n	80007a6 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80007a2:	f000 f893 	bl	80008cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80007a6:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <MX_I2C2_Init+0x78>)
 80007a8:	2100      	movs	r1, #0
 80007aa:	0018      	movs	r0, r3
 80007ac:	f003 fb94 	bl	8003ed8 <HAL_I2CEx_ConfigDigitalFilter>
 80007b0:	1e03      	subs	r3, r0, #0
 80007b2:	d001      	beq.n	80007b8 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80007b4:	f000 f88a 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80007b8:	46c0      	nop			@ (mov r8, r8)
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	20000100 	.word	0x20000100
 80007c4:	40005800 	.word	0x40005800

080007c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007ce:	2308      	movs	r3, #8
 80007d0:	18fb      	adds	r3, r7, r3
 80007d2:	0018      	movs	r0, r3
 80007d4:	2310      	movs	r3, #16
 80007d6:	001a      	movs	r2, r3
 80007d8:	2100      	movs	r1, #0
 80007da:	f004 ffa9 	bl	8005730 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007de:	003b      	movs	r3, r7
 80007e0:	0018      	movs	r0, r3
 80007e2:	2308      	movs	r3, #8
 80007e4:	001a      	movs	r2, r3
 80007e6:	2100      	movs	r1, #0
 80007e8:	f004 ffa2 	bl	8005730 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007ec:	4b1e      	ldr	r3, [pc, #120]	@ (8000868 <MX_TIM2_Init+0xa0>)
 80007ee:	2280      	movs	r2, #128	@ 0x80
 80007f0:	05d2      	lsls	r2, r2, #23
 80007f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 80007f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000868 <MX_TIM2_Init+0xa0>)
 80007f6:	220f      	movs	r2, #15
 80007f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000868 <MX_TIM2_Init+0xa0>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 8000800:	4b19      	ldr	r3, [pc, #100]	@ (8000868 <MX_TIM2_Init+0xa0>)
 8000802:	4a1a      	ldr	r2, [pc, #104]	@ (800086c <MX_TIM2_Init+0xa4>)
 8000804:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000806:	4b18      	ldr	r3, [pc, #96]	@ (8000868 <MX_TIM2_Init+0xa0>)
 8000808:	2200      	movs	r2, #0
 800080a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800080c:	4b16      	ldr	r3, [pc, #88]	@ (8000868 <MX_TIM2_Init+0xa0>)
 800080e:	2280      	movs	r2, #128	@ 0x80
 8000810:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000812:	4b15      	ldr	r3, [pc, #84]	@ (8000868 <MX_TIM2_Init+0xa0>)
 8000814:	0018      	movs	r0, r3
 8000816:	f004 faa9 	bl	8004d6c <HAL_TIM_Base_Init>
 800081a:	1e03      	subs	r3, r0, #0
 800081c:	d001      	beq.n	8000822 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800081e:	f000 f855 	bl	80008cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000822:	2108      	movs	r1, #8
 8000824:	187b      	adds	r3, r7, r1
 8000826:	2280      	movs	r2, #128	@ 0x80
 8000828:	0152      	lsls	r2, r2, #5
 800082a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800082c:	187a      	adds	r2, r7, r1
 800082e:	4b0e      	ldr	r3, [pc, #56]	@ (8000868 <MX_TIM2_Init+0xa0>)
 8000830:	0011      	movs	r1, r2
 8000832:	0018      	movs	r0, r3
 8000834:	f004 fb2c 	bl	8004e90 <HAL_TIM_ConfigClockSource>
 8000838:	1e03      	subs	r3, r0, #0
 800083a:	d001      	beq.n	8000840 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800083c:	f000 f846 	bl	80008cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000840:	003b      	movs	r3, r7
 8000842:	2200      	movs	r2, #0
 8000844:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000846:	003b      	movs	r3, r7
 8000848:	2200      	movs	r2, #0
 800084a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800084c:	003a      	movs	r2, r7
 800084e:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <MX_TIM2_Init+0xa0>)
 8000850:	0011      	movs	r1, r2
 8000852:	0018      	movs	r0, r3
 8000854:	f004 fcee 	bl	8005234 <HAL_TIMEx_MasterConfigSynchronization>
 8000858:	1e03      	subs	r3, r0, #0
 800085a:	d001      	beq.n	8000860 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800085c:	f000 f836 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000860:	46c0      	nop			@ (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	b006      	add	sp, #24
 8000866:	bd80      	pop	{r7, pc}
 8000868:	20000154 	.word	0x20000154
 800086c:	000007cf 	.word	0x000007cf

08000870 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000876:	4b14      	ldr	r3, [pc, #80]	@ (80008c8 <MX_GPIO_Init+0x58>)
 8000878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800087a:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <MX_GPIO_Init+0x58>)
 800087c:	2180      	movs	r1, #128	@ 0x80
 800087e:	430a      	orrs	r2, r1
 8000880:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000882:	4b11      	ldr	r3, [pc, #68]	@ (80008c8 <MX_GPIO_Init+0x58>)
 8000884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000886:	2280      	movs	r2, #128	@ 0x80
 8000888:	4013      	ands	r3, r2
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	4b0e      	ldr	r3, [pc, #56]	@ (80008c8 <MX_GPIO_Init+0x58>)
 8000890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000892:	4b0d      	ldr	r3, [pc, #52]	@ (80008c8 <MX_GPIO_Init+0x58>)
 8000894:	2101      	movs	r1, #1
 8000896:	430a      	orrs	r2, r1
 8000898:	62da      	str	r2, [r3, #44]	@ 0x2c
 800089a:	4b0b      	ldr	r3, [pc, #44]	@ (80008c8 <MX_GPIO_Init+0x58>)
 800089c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800089e:	2201      	movs	r2, #1
 80008a0:	4013      	ands	r3, r2
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a6:	4b08      	ldr	r3, [pc, #32]	@ (80008c8 <MX_GPIO_Init+0x58>)
 80008a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008aa:	4b07      	ldr	r3, [pc, #28]	@ (80008c8 <MX_GPIO_Init+0x58>)
 80008ac:	2102      	movs	r1, #2
 80008ae:	430a      	orrs	r2, r1
 80008b0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008b2:	4b05      	ldr	r3, [pc, #20]	@ (80008c8 <MX_GPIO_Init+0x58>)
 80008b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008b6:	2202      	movs	r2, #2
 80008b8:	4013      	ands	r3, r2
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008be:	46c0      	nop			@ (mov r8, r8)
 80008c0:	46bd      	mov	sp, r7
 80008c2:	b004      	add	sp, #16
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	46c0      	nop			@ (mov r8, r8)
 80008c8:	40021000 	.word	0x40021000

080008cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80008d0:	b672      	cpsid	i
}
 80008d2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d4:	46c0      	nop			@ (mov r8, r8)
 80008d6:	e7fd      	b.n	80008d4 <Error_Handler+0x8>

080008d8 <ms5837_reset>:
#ifndef printk
#define printk(...)  printf(__VA_ARGS__)
#endif

// Reset the sensor
ms583730ba01_err_t ms5837_reset(const ms583730ba01_h *h) {
 80008d8:	b5b0      	push	{r4, r5, r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
    ms583730ba01_err_t result = h->write_cmd(MS5837_RESET);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	250f      	movs	r5, #15
 80008e6:	197c      	adds	r4, r7, r5
 80008e8:	201e      	movs	r0, #30
 80008ea:	4798      	blx	r3
 80008ec:	0003      	movs	r3, r0
 80008ee:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 80008f0:	197b      	adds	r3, r7, r5
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d002      	beq.n	80008fe <ms5837_reset+0x26>
        return result;  // Return if write failed
 80008f8:	197b      	adds	r3, r7, r5
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	e004      	b.n	8000908 <ms5837_reset+0x30>
    }
      h->delay(3);// Wait for sensor to reset (minimum 2.8ms per datasheet)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	689b      	ldr	r3, [r3, #8]
 8000902:	2003      	movs	r0, #3
 8000904:	4798      	blx	r3
    return E_MS58370BA01_SUCCESS;
 8000906:	2300      	movs	r3, #0
}
 8000908:	0018      	movs	r0, r3
 800090a:	46bd      	mov	sp, r7
 800090c:	b004      	add	sp, #16
 800090e:	bdb0      	pop	{r4, r5, r7, pc}

08000910 <ms5837_read_prom>:
//CRC-4 calculation function (based on the datasheet)



// Read calibration data from PROM with CRC check
ms583730ba01_err_t ms5837_read_prom(const ms583730ba01_h *h, uint16_t *calibration_data) {
 8000910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000912:	b085      	sub	sp, #20
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	6039      	str	r1, [r7, #0]
    uint8_t cmd;
    uint8_t data[2];
    ms583730ba01_err_t result;

    for (int i = 0; i < 7; i++) {
 800091a:	2300      	movs	r3, #0
 800091c:	60fb      	str	r3, [r7, #12]
 800091e:	e05d      	b.n	80009dc <ms5837_read_prom+0xcc>
        cmd = MS5837_PROM_READ_BASE + (i * 2);
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	3350      	adds	r3, #80	@ 0x50
 8000924:	b2db      	uxtb	r3, r3
 8000926:	260b      	movs	r6, #11
 8000928:	19ba      	adds	r2, r7, r6
 800092a:	18db      	adds	r3, r3, r3
 800092c:	7013      	strb	r3, [r2, #0]
        printk("Sending command 0x%X for coefficient %d\n", cmd, i);
 800092e:	19bb      	adds	r3, r7, r6
 8000930:	7819      	ldrb	r1, [r3, #0]
 8000932:	68fa      	ldr	r2, [r7, #12]
 8000934:	4b2f      	ldr	r3, [pc, #188]	@ (80009f4 <ms5837_read_prom+0xe4>)
 8000936:	0018      	movs	r0, r3
 8000938:	f004 fd9e 	bl	8005478 <iprintf>

        result = h->write_cmd(cmd);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	250a      	movs	r5, #10
 8000942:	197c      	adds	r4, r7, r5
 8000944:	19ba      	adds	r2, r7, r6
 8000946:	7812      	ldrb	r2, [r2, #0]
 8000948:	0010      	movs	r0, r2
 800094a:	4798      	blx	r3
 800094c:	0003      	movs	r3, r0
 800094e:	7023      	strb	r3, [r4, #0]
        if (result != E_MS58370BA01_SUCCESS) {
 8000950:	197b      	adds	r3, r7, r5
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d009      	beq.n	800096c <ms5837_read_prom+0x5c>
            printk("Failed to send PROM read command for coefficient %d, error: %d\n", i, result);
 8000958:	197b      	adds	r3, r7, r5
 800095a:	781a      	ldrb	r2, [r3, #0]
 800095c:	68f9      	ldr	r1, [r7, #12]
 800095e:	4b26      	ldr	r3, [pc, #152]	@ (80009f8 <ms5837_read_prom+0xe8>)
 8000960:	0018      	movs	r0, r3
 8000962:	f004 fd89 	bl	8005478 <iprintf>
            return result;
 8000966:	197b      	adds	r3, r7, r5
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	e03f      	b.n	80009ec <ms5837_read_prom+0xdc>
        }

        result = h->read_data(data, 2);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	250a      	movs	r5, #10
 8000972:	197c      	adds	r4, r7, r5
 8000974:	2208      	movs	r2, #8
 8000976:	18ba      	adds	r2, r7, r2
 8000978:	2102      	movs	r1, #2
 800097a:	0010      	movs	r0, r2
 800097c:	4798      	blx	r3
 800097e:	0003      	movs	r3, r0
 8000980:	7023      	strb	r3, [r4, #0]
        if (result != E_MS58370BA01_SUCCESS) {
 8000982:	197b      	adds	r3, r7, r5
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d009      	beq.n	800099e <ms5837_read_prom+0x8e>
            printk("Failed to read PROM data for coefficient %d, error: %d\n", i, result);
 800098a:	197b      	adds	r3, r7, r5
 800098c:	781a      	ldrb	r2, [r3, #0]
 800098e:	68f9      	ldr	r1, [r7, #12]
 8000990:	4b1a      	ldr	r3, [pc, #104]	@ (80009fc <ms5837_read_prom+0xec>)
 8000992:	0018      	movs	r0, r3
 8000994:	f004 fd70 	bl	8005478 <iprintf>
            return result;
 8000998:	197b      	adds	r3, r7, r5
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	e026      	b.n	80009ec <ms5837_read_prom+0xdc>
        }

        calibration_data[i] = (data[0] << 8) | data[1];
 800099e:	2108      	movs	r1, #8
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	b21b      	sxth	r3, r3
 80009a6:	021b      	lsls	r3, r3, #8
 80009a8:	b21a      	sxth	r2, r3
 80009aa:	187b      	adds	r3, r7, r1
 80009ac:	785b      	ldrb	r3, [r3, #1]
 80009ae:	b21b      	sxth	r3, r3
 80009b0:	4313      	orrs	r3, r2
 80009b2:	b219      	sxth	r1, r3
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	683a      	ldr	r2, [r7, #0]
 80009ba:	18d3      	adds	r3, r2, r3
 80009bc:	b28a      	uxth	r2, r1
 80009be:	801a      	strh	r2, [r3, #0]
        printk("Coefficient C%d: %u\n", i, calibration_data[i]);
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	683a      	ldr	r2, [r7, #0]
 80009c6:	18d3      	adds	r3, r2, r3
 80009c8:	881b      	ldrh	r3, [r3, #0]
 80009ca:	001a      	movs	r2, r3
 80009cc:	68f9      	ldr	r1, [r7, #12]
 80009ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000a00 <ms5837_read_prom+0xf0>)
 80009d0:	0018      	movs	r0, r3
 80009d2:	f004 fd51 	bl	8005478 <iprintf>
    for (int i = 0; i < 7; i++) {
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	3301      	adds	r3, #1
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	2b06      	cmp	r3, #6
 80009e0:	dd9e      	ble.n	8000920 <ms5837_read_prom+0x10>
    }

    printk("PROM data read successfully\n");
 80009e2:	4b08      	ldr	r3, [pc, #32]	@ (8000a04 <ms5837_read_prom+0xf4>)
 80009e4:	0018      	movs	r0, r3
 80009e6:	f004 fdad 	bl	8005544 <puts>
    return E_MS58370BA01_SUCCESS;
 80009ea:	2300      	movs	r3, #0
}
 80009ec:	0018      	movs	r0, r3
 80009ee:	46bd      	mov	sp, r7
 80009f0:	b005      	add	sp, #20
 80009f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009f4:	08006288 	.word	0x08006288
 80009f8:	080062b4 	.word	0x080062b4
 80009fc:	080062f4 	.word	0x080062f4
 8000a00:	0800632c 	.word	0x0800632c
 8000a04:	08006344 	.word	0x08006344

08000a08 <ms5837_read_adc>:




// ADC read function
ms583730ba01_err_t ms5837_read_adc(const ms583730ba01_h *h, uint32_t *data) {
 8000a08:	b5b0      	push	{r4, r5, r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	6039      	str	r1, [r7, #0]
    uint8_t adc_data[3];
    ms583730ba01_err_t result;

    // Send ADC read command
    result = h->write_cmd(MS5837_ADC_READ);
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	250f      	movs	r5, #15
 8000a18:	197c      	adds	r4, r7, r5
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	4798      	blx	r3
 8000a1e:	0003      	movs	r3, r0
 8000a20:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8000a22:	197b      	adds	r3, r7, r5
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d002      	beq.n	8000a30 <ms5837_read_adc+0x28>
        return result;  // Return if write failed
 8000a2a:	197b      	adds	r3, r7, r5
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	e01f      	b.n	8000a70 <ms5837_read_adc+0x68>
    }

    // Read 3 bytes of ADC data
    result = h->read_data(adc_data, 3);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	685b      	ldr	r3, [r3, #4]
 8000a34:	250f      	movs	r5, #15
 8000a36:	197c      	adds	r4, r7, r5
 8000a38:	220c      	movs	r2, #12
 8000a3a:	18ba      	adds	r2, r7, r2
 8000a3c:	2103      	movs	r1, #3
 8000a3e:	0010      	movs	r0, r2
 8000a40:	4798      	blx	r3
 8000a42:	0003      	movs	r3, r0
 8000a44:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8000a46:	197b      	adds	r3, r7, r5
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d002      	beq.n	8000a54 <ms5837_read_adc+0x4c>
        return result;  // Return if read failed
 8000a4e:	197b      	adds	r3, r7, r5
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	e00d      	b.n	8000a70 <ms5837_read_adc+0x68>
    }

    *data = ((uint32_t)adc_data[0] << 16) | ((uint32_t)adc_data[1] << 8) | adc_data[2];
 8000a54:	210c      	movs	r1, #12
 8000a56:	187b      	adds	r3, r7, r1
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	041a      	lsls	r2, r3, #16
 8000a5c:	187b      	adds	r3, r7, r1
 8000a5e:	785b      	ldrb	r3, [r3, #1]
 8000a60:	021b      	lsls	r3, r3, #8
 8000a62:	4313      	orrs	r3, r2
 8000a64:	187a      	adds	r2, r7, r1
 8000a66:	7892      	ldrb	r2, [r2, #2]
 8000a68:	431a      	orrs	r2, r3
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	601a      	str	r2, [r3, #0]
    return E_MS58370BA01_SUCCESS;
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	0018      	movs	r0, r3
 8000a72:	46bd      	mov	sp, r7
 8000a74:	b004      	add	sp, #16
 8000a76:	bdb0      	pop	{r4, r5, r7, pc}

08000a78 <ms5837_start_conversion>:

// Start conversion (pressure or temperature)
ms583730ba01_err_t ms5837_start_conversion(const ms583730ba01_h *h, uint8_t cmd) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	000a      	movs	r2, r1
 8000a82:	1cfb      	adds	r3, r7, #3
 8000a84:	701a      	strb	r2, [r3, #0]
    return h->write_cmd(cmd);  // Send conversion command
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	1cfa      	adds	r2, r7, #3
 8000a8c:	7812      	ldrb	r2, [r2, #0]
 8000a8e:	0010      	movs	r0, r2
 8000a90:	4798      	blx	r3
 8000a92:	0003      	movs	r3, r0
}
 8000a94:	0018      	movs	r0, r3
 8000a96:	46bd      	mov	sp, r7
 8000a98:	b002      	add	sp, #8
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <ms5837_read_temperature_and_pressure>:

ms583730ba01_err_t ms5837_read_temperature_and_pressure(
    const ms583730ba01_h *h, uint16_t *calibration_data, int32_t *pressure, int32_t *temperature,
    int osr_d1, int osr_d2, uint16_t delay_d1, uint16_t delay_d2
) {
 8000a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a9e:	b0ad      	sub	sp, #180	@ 0xb4
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	2484      	movs	r4, #132	@ 0x84
 8000aa4:	193c      	adds	r4, r7, r4
 8000aa6:	6020      	str	r0, [r4, #0]
 8000aa8:	2080      	movs	r0, #128	@ 0x80
 8000aaa:	1838      	adds	r0, r7, r0
 8000aac:	6001      	str	r1, [r0, #0]
 8000aae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000ab0:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint32_t D1 = 0, D2 = 0;  // Raw ADC values
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	228c      	movs	r2, #140	@ 0x8c
 8000ab6:	18ba      	adds	r2, r7, r2
 8000ab8:	6013      	str	r3, [r2, #0]
 8000aba:	2300      	movs	r3, #0
 8000abc:	2288      	movs	r2, #136	@ 0x88
 8000abe:	18ba      	adds	r2, r7, r2
 8000ac0:	6013      	str	r3, [r2, #0]
    int32_t dT;               // Temperature difference
    int64_t OFF, SENS, P;     // Intermediate calculations
    ms583730ba01_err_t result;

    // 1) Start pressure conversion (D1) with the specified oversampling ratio
    result = ms5837_start_conversion(h, osr_d1);
 8000ac2:	22c8      	movs	r2, #200	@ 0xc8
 8000ac4:	18ba      	adds	r2, r7, r2
 8000ac6:	6813      	ldr	r3, [r2, #0]
 8000ac8:	b2da      	uxtb	r2, r3
 8000aca:	2337      	movs	r3, #55	@ 0x37
 8000acc:	2478      	movs	r4, #120	@ 0x78
 8000ace:	1918      	adds	r0, r3, r4
 8000ad0:	19c4      	adds	r4, r0, r7
 8000ad2:	2384      	movs	r3, #132	@ 0x84
 8000ad4:	18f8      	adds	r0, r7, r3
 8000ad6:	6803      	ldr	r3, [r0, #0]
 8000ad8:	0011      	movs	r1, r2
 8000ada:	0018      	movs	r0, r3
 8000adc:	f7ff ffcc 	bl	8000a78 <ms5837_start_conversion>
 8000ae0:	0003      	movs	r3, r0
 8000ae2:	7023      	strb	r3, [r4, #0]
    h->delay(delay_d1); 
 8000ae4:	2384      	movs	r3, #132	@ 0x84
 8000ae6:	18fb      	adds	r3, r7, r3
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	689a      	ldr	r2, [r3, #8]
 8000aec:	2158      	movs	r1, #88	@ 0x58
 8000aee:	2478      	movs	r4, #120	@ 0x78
 8000af0:	190b      	adds	r3, r1, r4
 8000af2:	19db      	adds	r3, r3, r7
 8000af4:	881b      	ldrh	r3, [r3, #0]
 8000af6:	0018      	movs	r0, r3
 8000af8:	4790      	blx	r2
    if (result != E_MS58370BA01_SUCCESS) {
 8000afa:	2237      	movs	r2, #55	@ 0x37
 8000afc:	0021      	movs	r1, r4
 8000afe:	1853      	adds	r3, r2, r1
 8000b00:	19db      	adds	r3, r3, r7
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d003      	beq.n	8000b10 <ms5837_read_temperature_and_pressure+0x74>
        return result;
 8000b08:	1853      	adds	r3, r2, r1
 8000b0a:	19db      	adds	r3, r3, r7
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	e162      	b.n	8000dd6 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 2) Read ADC result for D1
    result = ms5837_read_adc(h, &D1);
 8000b10:	2237      	movs	r2, #55	@ 0x37
 8000b12:	2178      	movs	r1, #120	@ 0x78
 8000b14:	1853      	adds	r3, r2, r1
 8000b16:	19dc      	adds	r4, r3, r7
 8000b18:	2314      	movs	r3, #20
 8000b1a:	185b      	adds	r3, r3, r1
 8000b1c:	19da      	adds	r2, r3, r7
 8000b1e:	2384      	movs	r3, #132	@ 0x84
 8000b20:	18fb      	adds	r3, r7, r3
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	0011      	movs	r1, r2
 8000b26:	0018      	movs	r0, r3
 8000b28:	f7ff ff6e 	bl	8000a08 <ms5837_read_adc>
 8000b2c:	0003      	movs	r3, r0
 8000b2e:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8000b30:	2237      	movs	r2, #55	@ 0x37
 8000b32:	2178      	movs	r1, #120	@ 0x78
 8000b34:	1853      	adds	r3, r2, r1
 8000b36:	19db      	adds	r3, r3, r7
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d003      	beq.n	8000b46 <ms5837_read_temperature_and_pressure+0xaa>
        return result;
 8000b3e:	1853      	adds	r3, r2, r1
 8000b40:	19db      	adds	r3, r3, r7
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	e147      	b.n	8000dd6 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 3) Start temperature conversion (D2) with the specified oversampling ratio
    result = ms5837_start_conversion(h, osr_d2);
 8000b46:	23cc      	movs	r3, #204	@ 0xcc
 8000b48:	18fb      	adds	r3, r7, r3
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	b2da      	uxtb	r2, r3
 8000b4e:	2337      	movs	r3, #55	@ 0x37
 8000b50:	2478      	movs	r4, #120	@ 0x78
 8000b52:	191b      	adds	r3, r3, r4
 8000b54:	19dc      	adds	r4, r3, r7
 8000b56:	2384      	movs	r3, #132	@ 0x84
 8000b58:	18f8      	adds	r0, r7, r3
 8000b5a:	6803      	ldr	r3, [r0, #0]
 8000b5c:	0011      	movs	r1, r2
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f7ff ff8a 	bl	8000a78 <ms5837_start_conversion>
 8000b64:	0003      	movs	r3, r0
 8000b66:	7023      	strb	r3, [r4, #0]
    h->delay(delay_d2);
 8000b68:	2384      	movs	r3, #132	@ 0x84
 8000b6a:	18fb      	adds	r3, r7, r3
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	689a      	ldr	r2, [r3, #8]
 8000b70:	215c      	movs	r1, #92	@ 0x5c
 8000b72:	2478      	movs	r4, #120	@ 0x78
 8000b74:	190b      	adds	r3, r1, r4
 8000b76:	19db      	adds	r3, r3, r7
 8000b78:	881b      	ldrh	r3, [r3, #0]
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	4790      	blx	r2
    if (result != E_MS58370BA01_SUCCESS) {
 8000b7e:	2237      	movs	r2, #55	@ 0x37
 8000b80:	0021      	movs	r1, r4
 8000b82:	1853      	adds	r3, r2, r1
 8000b84:	19db      	adds	r3, r3, r7
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d003      	beq.n	8000b94 <ms5837_read_temperature_and_pressure+0xf8>
        return result;
 8000b8c:	1853      	adds	r3, r2, r1
 8000b8e:	19db      	adds	r3, r3, r7
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	e120      	b.n	8000dd6 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 4) Read ADC result for D2
    result = ms5837_read_adc(h, &D2);
 8000b94:	2237      	movs	r2, #55	@ 0x37
 8000b96:	2178      	movs	r1, #120	@ 0x78
 8000b98:	1853      	adds	r3, r2, r1
 8000b9a:	19dc      	adds	r4, r3, r7
 8000b9c:	2310      	movs	r3, #16
 8000b9e:	185b      	adds	r3, r3, r1
 8000ba0:	19da      	adds	r2, r3, r7
 8000ba2:	2384      	movs	r3, #132	@ 0x84
 8000ba4:	18fb      	adds	r3, r7, r3
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	0011      	movs	r1, r2
 8000baa:	0018      	movs	r0, r3
 8000bac:	f7ff ff2c 	bl	8000a08 <ms5837_read_adc>
 8000bb0:	0003      	movs	r3, r0
 8000bb2:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8000bb4:	2237      	movs	r2, #55	@ 0x37
 8000bb6:	2178      	movs	r1, #120	@ 0x78
 8000bb8:	1853      	adds	r3, r2, r1
 8000bba:	19db      	adds	r3, r3, r7
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d003      	beq.n	8000bca <ms5837_read_temperature_and_pressure+0x12e>
        return result;
 8000bc2:	1853      	adds	r3, r2, r1
 8000bc4:	19db      	adds	r3, r3, r7
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	e105      	b.n	8000dd6 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 5) Calculate dT (difference between actual and reference temperature)
    dT = (int32_t)D2 - ((int32_t)calibration_data[5] * 256);  // C5 * 2^8
 8000bca:	2388      	movs	r3, #136	@ 0x88
 8000bcc:	18fb      	adds	r3, r7, r3
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	001a      	movs	r2, r3
 8000bd2:	2180      	movs	r1, #128	@ 0x80
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	330a      	adds	r3, #10
 8000bda:	881b      	ldrh	r3, [r3, #0]
 8000bdc:	021b      	lsls	r3, r3, #8
 8000bde:	1ad3      	subs	r3, r2, r3
 8000be0:	22a8      	movs	r2, #168	@ 0xa8
 8000be2:	18b8      	adds	r0, r7, r2
 8000be4:	6003      	str	r3, [r0, #0]

    // 6) Calculate temperature (TEMP)
    *temperature = 2000 + ((int64_t)dT * calibration_data[6]) / 8388608;  // C6 / 2^23
 8000be6:	18bb      	adds	r3, r7, r2
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	643b      	str	r3, [r7, #64]	@ 0x40
 8000bec:	17db      	asrs	r3, r3, #31
 8000bee:	647b      	str	r3, [r7, #68]	@ 0x44
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	330c      	adds	r3, #12
 8000bf6:	881b      	ldrh	r3, [r3, #0]
 8000bf8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000bfe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000c00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c02:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8000c04:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000c06:	f7ff fb15 	bl	8000234 <__aeabi_lmul>
 8000c0a:	0002      	movs	r2, r0
 8000c0c:	000b      	movs	r3, r1
 8000c0e:	0010      	movs	r0, r2
 8000c10:	0019      	movs	r1, r3
 8000c12:	2900      	cmp	r1, #0
 8000c14:	da05      	bge.n	8000c22 <ms5837_read_temperature_and_pressure+0x186>
 8000c16:	4a72      	ldr	r2, [pc, #456]	@ (8000de0 <ms5837_read_temperature_and_pressure+0x344>)
 8000c18:	2300      	movs	r3, #0
 8000c1a:	1812      	adds	r2, r2, r0
 8000c1c:	414b      	adcs	r3, r1
 8000c1e:	0010      	movs	r0, r2
 8000c20:	0019      	movs	r1, r3
 8000c22:	024b      	lsls	r3, r1, #9
 8000c24:	0dc5      	lsrs	r5, r0, #23
 8000c26:	431d      	orrs	r5, r3
 8000c28:	15ce      	asrs	r6, r1, #23
 8000c2a:	002a      	movs	r2, r5
 8000c2c:	0033      	movs	r3, r6
 8000c2e:	0013      	movs	r3, r2
 8000c30:	22fa      	movs	r2, #250	@ 0xfa
 8000c32:	00d2      	lsls	r2, r2, #3
 8000c34:	4694      	mov	ip, r2
 8000c36:	4463      	add	r3, ip
 8000c38:	001a      	movs	r2, r3
 8000c3a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000c3c:	601a      	str	r2, [r3, #0]

    // 7) Calculate OFF (Offset at actual temperature)
    OFF = ((int64_t)calibration_data[2] * 131072)  // C2 * 2^17
 8000c3e:	2480      	movs	r4, #128	@ 0x80
 8000c40:	193b      	adds	r3, r7, r4
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	3304      	adds	r3, #4
 8000c46:	881b      	ldrh	r3, [r3, #0]
 8000c48:	633b      	str	r3, [r7, #48]	@ 0x30
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8000c4e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000c50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000c52:	000b      	movs	r3, r1
 8000c54:	0bdb      	lsrs	r3, r3, #15
 8000c56:	0010      	movs	r0, r2
 8000c58:	0440      	lsls	r0, r0, #17
 8000c5a:	6778      	str	r0, [r7, #116]	@ 0x74
 8000c5c:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000c5e:	4318      	orrs	r0, r3
 8000c60:	6778      	str	r0, [r7, #116]	@ 0x74
 8000c62:	000b      	movs	r3, r1
 8000c64:	045b      	lsls	r3, r3, #17
 8000c66:	673b      	str	r3, [r7, #112]	@ 0x70
        + (((int64_t)calibration_data[4] * dT) / 64);  // C4 * dT / 2^6
 8000c68:	193b      	adds	r3, r7, r4
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	3308      	adds	r3, #8
 8000c6e:	881b      	ldrh	r3, [r3, #0]
 8000c70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c72:	2300      	movs	r3, #0
 8000c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c76:	23a8      	movs	r3, #168	@ 0xa8
 8000c78:	18fb      	adds	r3, r7, r3
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	623b      	str	r3, [r7, #32]
 8000c7e:	17db      	asrs	r3, r3, #31
 8000c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c82:	6a3a      	ldr	r2, [r7, #32]
 8000c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000c88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000c8a:	f7ff fad3 	bl	8000234 <__aeabi_lmul>
 8000c8e:	0002      	movs	r2, r0
 8000c90:	000b      	movs	r3, r1
 8000c92:	0010      	movs	r0, r2
 8000c94:	0019      	movs	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	da05      	bge.n	8000ca6 <ms5837_read_temperature_and_pressure+0x20a>
 8000c9a:	223f      	movs	r2, #63	@ 0x3f
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	1812      	adds	r2, r2, r0
 8000ca0:	414b      	adcs	r3, r1
 8000ca2:	0010      	movs	r0, r2
 8000ca4:	0019      	movs	r1, r3
 8000ca6:	068b      	lsls	r3, r1, #26
 8000ca8:	0982      	lsrs	r2, r0, #6
 8000caa:	663a      	str	r2, [r7, #96]	@ 0x60
 8000cac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000cae:	431a      	orrs	r2, r3
 8000cb0:	663a      	str	r2, [r7, #96]	@ 0x60
 8000cb2:	118b      	asrs	r3, r1, #6
 8000cb4:	667b      	str	r3, [r7, #100]	@ 0x64
 8000cb6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000cb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
    OFF = ((int64_t)calibration_data[2] * 131072)  // C2 * 2^17
 8000cba:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8000cbc:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8000cbe:	1880      	adds	r0, r0, r2
 8000cc0:	4159      	adcs	r1, r3
 8000cc2:	0002      	movs	r2, r0
 8000cc4:	000b      	movs	r3, r1
 8000cc6:	21a0      	movs	r1, #160	@ 0xa0
 8000cc8:	1879      	adds	r1, r7, r1
 8000cca:	600a      	str	r2, [r1, #0]
 8000ccc:	604b      	str	r3, [r1, #4]

    // 8) Calculate SENS (Sensitivity at actual temperature)
    SENS = ((int64_t)calibration_data[1] * 65536)  // C1 * 2^16
 8000cce:	2480      	movs	r4, #128	@ 0x80
 8000cd0:	193b      	adds	r3, r7, r4
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	3302      	adds	r3, #2
 8000cd6:	881b      	ldrh	r3, [r3, #0]
 8000cd8:	61bb      	str	r3, [r7, #24]
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61fb      	str	r3, [r7, #28]
 8000cde:	69b9      	ldr	r1, [r7, #24]
 8000ce0:	69fa      	ldr	r2, [r7, #28]
 8000ce2:	000b      	movs	r3, r1
 8000ce4:	0c1b      	lsrs	r3, r3, #16
 8000ce6:	0010      	movs	r0, r2
 8000ce8:	0400      	lsls	r0, r0, #16
 8000cea:	66f8      	str	r0, [r7, #108]	@ 0x6c
 8000cec:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000cee:	4318      	orrs	r0, r3
 8000cf0:	66f8      	str	r0, [r7, #108]	@ 0x6c
 8000cf2:	000b      	movs	r3, r1
 8000cf4:	041b      	lsls	r3, r3, #16
 8000cf6:	66bb      	str	r3, [r7, #104]	@ 0x68
         + (((int64_t)calibration_data[3] * dT) / 128);  // C3 * dT / 2^7
 8000cf8:	193b      	adds	r3, r7, r4
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	3306      	adds	r3, #6
 8000cfe:	881b      	ldrh	r3, [r3, #0]
 8000d00:	613b      	str	r3, [r7, #16]
 8000d02:	2300      	movs	r3, #0
 8000d04:	617b      	str	r3, [r7, #20]
 8000d06:	23a8      	movs	r3, #168	@ 0xa8
 8000d08:	18fb      	adds	r3, r7, r3
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	60bb      	str	r3, [r7, #8]
 8000d0e:	17db      	asrs	r3, r3, #31
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	68ba      	ldr	r2, [r7, #8]
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	6938      	ldr	r0, [r7, #16]
 8000d18:	6979      	ldr	r1, [r7, #20]
 8000d1a:	f7ff fa8b 	bl	8000234 <__aeabi_lmul>
 8000d1e:	0002      	movs	r2, r0
 8000d20:	000b      	movs	r3, r1
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	da03      	bge.n	8000d2e <ms5837_read_temperature_and_pressure+0x292>
 8000d26:	207f      	movs	r0, #127	@ 0x7f
 8000d28:	2100      	movs	r1, #0
 8000d2a:	1812      	adds	r2, r2, r0
 8000d2c:	414b      	adcs	r3, r1
 8000d2e:	0659      	lsls	r1, r3, #25
 8000d30:	09d0      	lsrs	r0, r2, #7
 8000d32:	65b8      	str	r0, [r7, #88]	@ 0x58
 8000d34:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8000d36:	4308      	orrs	r0, r1
 8000d38:	65b8      	str	r0, [r7, #88]	@ 0x58
 8000d3a:	11db      	asrs	r3, r3, #7
 8000d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000d3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000d40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    SENS = ((int64_t)calibration_data[1] * 65536)  // C1 * 2^16
 8000d42:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000d44:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000d46:	1880      	adds	r0, r0, r2
 8000d48:	4159      	adcs	r1, r3
 8000d4a:	0002      	movs	r2, r0
 8000d4c:	000b      	movs	r3, r1
 8000d4e:	2198      	movs	r1, #152	@ 0x98
 8000d50:	1878      	adds	r0, r7, r1
 8000d52:	6002      	str	r2, [r0, #0]
 8000d54:	6043      	str	r3, [r0, #4]

    // 9) Calculate pressure (P)
    P = ((((int64_t)D1 * SENS) / 2097152) - OFF) / 32768;  // (D1 * SENS / 2^21 - OFF) / 2^15
 8000d56:	238c      	movs	r3, #140	@ 0x8c
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	603b      	str	r3, [r7, #0]
 8000d5e:	2300      	movs	r3, #0
 8000d60:	607b      	str	r3, [r7, #4]
 8000d62:	187b      	adds	r3, r7, r1
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	6838      	ldr	r0, [r7, #0]
 8000d6a:	6879      	ldr	r1, [r7, #4]
 8000d6c:	f7ff fa62 	bl	8000234 <__aeabi_lmul>
 8000d70:	0002      	movs	r2, r0
 8000d72:	000b      	movs	r3, r1
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	da03      	bge.n	8000d80 <ms5837_read_temperature_and_pressure+0x2e4>
 8000d78:	481a      	ldr	r0, [pc, #104]	@ (8000de4 <ms5837_read_temperature_and_pressure+0x348>)
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	1812      	adds	r2, r2, r0
 8000d7e:	414b      	adcs	r3, r1
 8000d80:	02d9      	lsls	r1, r3, #11
 8000d82:	0d50      	lsrs	r0, r2, #21
 8000d84:	6538      	str	r0, [r7, #80]	@ 0x50
 8000d86:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000d88:	4308      	orrs	r0, r1
 8000d8a:	6538      	str	r0, [r7, #80]	@ 0x50
 8000d8c:	155b      	asrs	r3, r3, #21
 8000d8e:	657b      	str	r3, [r7, #84]	@ 0x54
 8000d90:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000d92:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8000d94:	23a0      	movs	r3, #160	@ 0xa0
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	1a80      	subs	r0, r0, r2
 8000d9e:	4199      	sbcs	r1, r3
 8000da0:	0002      	movs	r2, r0
 8000da2:	000b      	movs	r3, r1
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	da03      	bge.n	8000db0 <ms5837_read_temperature_and_pressure+0x314>
 8000da8:	480f      	ldr	r0, [pc, #60]	@ (8000de8 <ms5837_read_temperature_and_pressure+0x34c>)
 8000daa:	2100      	movs	r1, #0
 8000dac:	1812      	adds	r2, r2, r0
 8000dae:	414b      	adcs	r3, r1
 8000db0:	0459      	lsls	r1, r3, #17
 8000db2:	0bd0      	lsrs	r0, r2, #15
 8000db4:	64b8      	str	r0, [r7, #72]	@ 0x48
 8000db6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000db8:	4308      	orrs	r0, r1
 8000dba:	64b8      	str	r0, [r7, #72]	@ 0x48
 8000dbc:	13db      	asrs	r3, r3, #15
 8000dbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000dc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc2:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 8000dc4:	2290      	movs	r2, #144	@ 0x90
 8000dc6:	18b9      	adds	r1, r7, r2
 8000dc8:	600b      	str	r3, [r1, #0]
 8000dca:	604c      	str	r4, [r1, #4]
    *pressure = (int32_t)P;  // Convert to mbar (pressure in 0.01 mbar resolution)
 8000dcc:	18bb      	adds	r3, r7, r2
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000dd2:	601a      	str	r2, [r3, #0]

    return E_MS58370BA01_SUCCESS;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	b02d      	add	sp, #180	@ 0xb4
 8000ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	007fffff 	.word	0x007fffff
 8000de4:	001fffff 	.word	0x001fffff
 8000de8:	00007fff 	.word	0x00007fff

08000dec <hal_write_cmd>:
#include <stdio.h>

#define MS5837_8BIT_ADDR (MS5837_ADDR << 1) // HAL expects addr<<1 for TX/RX
extern I2C_HandleTypeDef hi2c1;

static ms583730ba01_err_t hal_write_cmd(uint8_t cmd) {
 8000dec:	b5b0      	push	{r4, r5, r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af02      	add	r7, sp, #8
 8000df2:	0002      	movs	r2, r0
 8000df4:	1dfb      	adds	r3, r7, #7
 8000df6:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef st = HAL_I2C_Master_Transmit(&hi2c1, MS5837_8BIT_ADDR, &cmd, 1, 50);
 8000df8:	250f      	movs	r5, #15
 8000dfa:	197c      	adds	r4, r7, r5
 8000dfc:	1dfa      	adds	r2, r7, #7
 8000dfe:	480a      	ldr	r0, [pc, #40]	@ (8000e28 <hal_write_cmd+0x3c>)
 8000e00:	2332      	movs	r3, #50	@ 0x32
 8000e02:	9300      	str	r3, [sp, #0]
 8000e04:	2301      	movs	r3, #1
 8000e06:	21ec      	movs	r1, #236	@ 0xec
 8000e08:	f000 feb6 	bl	8001b78 <HAL_I2C_Master_Transmit>
 8000e0c:	0003      	movs	r3, r0
 8000e0e:	7023      	strb	r3, [r4, #0]
    return (st == HAL_OK) ? E_MS58370BA01_SUCCESS : E_MS58370BA01_COM_ERR;
 8000e10:	197b      	adds	r3, r7, r5
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d101      	bne.n	8000e1c <hal_write_cmd+0x30>
 8000e18:	2300      	movs	r3, #0
 8000e1a:	e000      	b.n	8000e1e <hal_write_cmd+0x32>
 8000e1c:	2302      	movs	r3, #2
}
 8000e1e:	0018      	movs	r0, r3
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b004      	add	sp, #16
 8000e24:	bdb0      	pop	{r4, r5, r7, pc}
 8000e26:	46c0      	nop			@ (mov r8, r8)
 8000e28:	200000ac 	.word	0x200000ac

08000e2c <hal_read_data>:

static ms583730ba01_err_t hal_read_data(uint8_t *buf, uint32_t n) {
 8000e2c:	b5b0      	push	{r4, r5, r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af02      	add	r7, sp, #8
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef st = HAL_I2C_Master_Receive(&hi2c1, MS5837_8BIT_ADDR, buf, n, 100);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	250f      	movs	r5, #15
 8000e3c:	197c      	adds	r4, r7, r5
 8000e3e:	687a      	ldr	r2, [r7, #4]
 8000e40:	4809      	ldr	r0, [pc, #36]	@ (8000e68 <hal_read_data+0x3c>)
 8000e42:	2164      	movs	r1, #100	@ 0x64
 8000e44:	9100      	str	r1, [sp, #0]
 8000e46:	21ec      	movs	r1, #236	@ 0xec
 8000e48:	f000 ffc0 	bl	8001dcc <HAL_I2C_Master_Receive>
 8000e4c:	0003      	movs	r3, r0
 8000e4e:	7023      	strb	r3, [r4, #0]
    return (st == HAL_OK) ? E_MS58370BA01_SUCCESS : E_MS58370BA01_COM_ERR;
 8000e50:	197b      	adds	r3, r7, r5
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d101      	bne.n	8000e5c <hal_read_data+0x30>
 8000e58:	2300      	movs	r3, #0
 8000e5a:	e000      	b.n	8000e5e <hal_read_data+0x32>
 8000e5c:	2302      	movs	r3, #2
}
 8000e5e:	0018      	movs	r0, r3
 8000e60:	46bd      	mov	sp, r7
 8000e62:	b004      	add	sp, #16
 8000e64:	bdb0      	pop	{r4, r5, r7, pc}
 8000e66:	46c0      	nop			@ (mov r8, r8)
 8000e68:	200000ac 	.word	0x200000ac

08000e6c <hal_delay>:

static void hal_delay(uint16_t ms) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	0002      	movs	r2, r0
 8000e74:	1dbb      	adds	r3, r7, #6
 8000e76:	801a      	strh	r2, [r3, #0]
    HAL_Delay(ms);
 8000e78:	1dbb      	adds	r3, r7, #6
 8000e7a:	881b      	ldrh	r3, [r3, #0]
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	f000 fa91 	bl	80013a4 <HAL_Delay>
}
 8000e82:	46c0      	nop			@ (mov r8, r8)
 8000e84:	46bd      	mov	sp, r7
 8000e86:	b002      	add	sp, #8
 8000e88:	bd80      	pop	{r7, pc}
	...

08000e8c <ms5837_hal_handle_init>:

/* This function builds the handle struct you pass to ms5837 functions */
void ms5837_hal_handle_init(ms583730ba01_h *h) {
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
    h->write_cmd = hal_write_cmd;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	4a06      	ldr	r2, [pc, #24]	@ (8000eb0 <ms5837_hal_handle_init+0x24>)
 8000e98:	601a      	str	r2, [r3, #0]
    h->read_data = hal_read_data;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4a05      	ldr	r2, [pc, #20]	@ (8000eb4 <ms5837_hal_handle_init+0x28>)
 8000e9e:	605a      	str	r2, [r3, #4]
    h->delay = hal_delay;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4a05      	ldr	r2, [pc, #20]	@ (8000eb8 <ms5837_hal_handle_init+0x2c>)
 8000ea4:	609a      	str	r2, [r3, #8]
}
 8000ea6:	46c0      	nop			@ (mov r8, r8)
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	b002      	add	sp, #8
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	46c0      	nop			@ (mov r8, r8)
 8000eb0:	08000ded 	.word	0x08000ded
 8000eb4:	08000e2d 	.word	0x08000e2d
 8000eb8:	08000e6d 	.word	0x08000e6d

08000ebc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ec0:	4b07      	ldr	r3, [pc, #28]	@ (8000ee0 <HAL_MspInit+0x24>)
 8000ec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ec4:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <HAL_MspInit+0x24>)
 8000ec6:	2101      	movs	r1, #1
 8000ec8:	430a      	orrs	r2, r1
 8000eca:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ecc:	4b04      	ldr	r3, [pc, #16]	@ (8000ee0 <HAL_MspInit+0x24>)
 8000ece:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ed0:	4b03      	ldr	r3, [pc, #12]	@ (8000ee0 <HAL_MspInit+0x24>)
 8000ed2:	2180      	movs	r1, #128	@ 0x80
 8000ed4:	0549      	lsls	r1, r1, #21
 8000ed6:	430a      	orrs	r2, r1
 8000ed8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eda:	46c0      	nop			@ (mov r8, r8)
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40021000 	.word	0x40021000

08000ee4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000ee4:	b590      	push	{r4, r7, lr}
 8000ee6:	b089      	sub	sp, #36	@ 0x24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	240c      	movs	r4, #12
 8000eee:	193b      	adds	r3, r7, r4
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	2314      	movs	r3, #20
 8000ef4:	001a      	movs	r2, r3
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	f004 fc1a 	bl	8005730 <memset>
  if(hdac->Instance==DAC)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a14      	ldr	r2, [pc, #80]	@ (8000f54 <HAL_DAC_MspInit+0x70>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d122      	bne.n	8000f4c <HAL_DAC_MspInit+0x68>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000f06:	4b14      	ldr	r3, [pc, #80]	@ (8000f58 <HAL_DAC_MspInit+0x74>)
 8000f08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f0a:	4b13      	ldr	r3, [pc, #76]	@ (8000f58 <HAL_DAC_MspInit+0x74>)
 8000f0c:	2180      	movs	r1, #128	@ 0x80
 8000f0e:	0589      	lsls	r1, r1, #22
 8000f10:	430a      	orrs	r2, r1
 8000f12:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f14:	4b10      	ldr	r3, [pc, #64]	@ (8000f58 <HAL_DAC_MspInit+0x74>)
 8000f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f18:	4b0f      	ldr	r3, [pc, #60]	@ (8000f58 <HAL_DAC_MspInit+0x74>)
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f20:	4b0d      	ldr	r3, [pc, #52]	@ (8000f58 <HAL_DAC_MspInit+0x74>)
 8000f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f24:	2201      	movs	r2, #1
 8000f26:	4013      	ands	r3, r2
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = DAC1_Pin|DAC2_Pin;
 8000f2c:	193b      	adds	r3, r7, r4
 8000f2e:	2230      	movs	r2, #48	@ 0x30
 8000f30:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f32:	193b      	adds	r3, r7, r4
 8000f34:	2203      	movs	r2, #3
 8000f36:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	193b      	adds	r3, r7, r4
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3e:	193a      	adds	r2, r7, r4
 8000f40:	23a0      	movs	r3, #160	@ 0xa0
 8000f42:	05db      	lsls	r3, r3, #23
 8000f44:	0011      	movs	r1, r2
 8000f46:	0018      	movs	r0, r3
 8000f48:	f000 fbf2 	bl	8001730 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8000f4c:	46c0      	nop			@ (mov r8, r8)
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b009      	add	sp, #36	@ 0x24
 8000f52:	bd90      	pop	{r4, r7, pc}
 8000f54:	40007400 	.word	0x40007400
 8000f58:	40021000 	.word	0x40021000

08000f5c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f5c:	b590      	push	{r4, r7, lr}
 8000f5e:	b08b      	sub	sp, #44	@ 0x2c
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f64:	2414      	movs	r4, #20
 8000f66:	193b      	adds	r3, r7, r4
 8000f68:	0018      	movs	r0, r3
 8000f6a:	2314      	movs	r3, #20
 8000f6c:	001a      	movs	r2, r3
 8000f6e:	2100      	movs	r1, #0
 8000f70:	f004 fbde 	bl	8005730 <memset>
  if(hi2c->Instance==I2C1)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a38      	ldr	r2, [pc, #224]	@ (800105c <HAL_I2C_MspInit+0x100>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d133      	bne.n	8000fe6 <HAL_I2C_MspInit+0x8a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7e:	4b38      	ldr	r3, [pc, #224]	@ (8001060 <HAL_I2C_MspInit+0x104>)
 8000f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f82:	4b37      	ldr	r3, [pc, #220]	@ (8001060 <HAL_I2C_MspInit+0x104>)
 8000f84:	2101      	movs	r1, #1
 8000f86:	430a      	orrs	r2, r1
 8000f88:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f8a:	4b35      	ldr	r3, [pc, #212]	@ (8001060 <HAL_I2C_MspInit+0x104>)
 8000f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4013      	ands	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TWI0_SCL_Pin|TWI0_SDA_Pin;
 8000f96:	193b      	adds	r3, r7, r4
 8000f98:	22c0      	movs	r2, #192	@ 0xc0
 8000f9a:	00d2      	lsls	r2, r2, #3
 8000f9c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f9e:	0021      	movs	r1, r4
 8000fa0:	187b      	adds	r3, r7, r1
 8000fa2:	2212      	movs	r2, #18
 8000fa4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	187b      	adds	r3, r7, r1
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fac:	187b      	adds	r3, r7, r1
 8000fae:	2203      	movs	r2, #3
 8000fb0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000fb2:	187b      	adds	r3, r7, r1
 8000fb4:	2206      	movs	r2, #6
 8000fb6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb8:	187a      	adds	r2, r7, r1
 8000fba:	23a0      	movs	r3, #160	@ 0xa0
 8000fbc:	05db      	lsls	r3, r3, #23
 8000fbe:	0011      	movs	r1, r2
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f000 fbb5 	bl	8001730 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fc6:	4b26      	ldr	r3, [pc, #152]	@ (8001060 <HAL_I2C_MspInit+0x104>)
 8000fc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000fca:	4b25      	ldr	r3, [pc, #148]	@ (8001060 <HAL_I2C_MspInit+0x104>)
 8000fcc:	2180      	movs	r1, #128	@ 0x80
 8000fce:	0389      	lsls	r1, r1, #14
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	639a      	str	r2, [r3, #56]	@ 0x38
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	2017      	movs	r0, #23
 8000fda:	f000 fab3 	bl	8001544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000fde:	2017      	movs	r0, #23
 8000fe0:	f000 fac5 	bl	800156e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000fe4:	e036      	b.n	8001054 <HAL_I2C_MspInit+0xf8>
  else if(hi2c->Instance==I2C2)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a1e      	ldr	r2, [pc, #120]	@ (8001064 <HAL_I2C_MspInit+0x108>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d131      	bne.n	8001054 <HAL_I2C_MspInit+0xf8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8001060 <HAL_I2C_MspInit+0x104>)
 8000ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ff4:	4b1a      	ldr	r3, [pc, #104]	@ (8001060 <HAL_I2C_MspInit+0x104>)
 8000ff6:	2102      	movs	r1, #2
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ffc:	4b18      	ldr	r3, [pc, #96]	@ (8001060 <HAL_I2C_MspInit+0x104>)
 8000ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001000:	2202      	movs	r2, #2
 8001002:	4013      	ands	r3, r2
 8001004:	60fb      	str	r3, [r7, #12]
 8001006:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TWI1_SCL_Pin|TWI1_SDA_Pin;
 8001008:	2114      	movs	r1, #20
 800100a:	187b      	adds	r3, r7, r1
 800100c:	22c0      	movs	r2, #192	@ 0xc0
 800100e:	0112      	lsls	r2, r2, #4
 8001010:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001012:	187b      	adds	r3, r7, r1
 8001014:	2212      	movs	r2, #18
 8001016:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	187b      	adds	r3, r7, r1
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800101e:	187b      	adds	r3, r7, r1
 8001020:	2203      	movs	r2, #3
 8001022:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8001024:	187b      	adds	r3, r7, r1
 8001026:	2206      	movs	r2, #6
 8001028:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102a:	187b      	adds	r3, r7, r1
 800102c:	4a0e      	ldr	r2, [pc, #56]	@ (8001068 <HAL_I2C_MspInit+0x10c>)
 800102e:	0019      	movs	r1, r3
 8001030:	0010      	movs	r0, r2
 8001032:	f000 fb7d 	bl	8001730 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001036:	4b0a      	ldr	r3, [pc, #40]	@ (8001060 <HAL_I2C_MspInit+0x104>)
 8001038:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800103a:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <HAL_I2C_MspInit+0x104>)
 800103c:	2180      	movs	r1, #128	@ 0x80
 800103e:	03c9      	lsls	r1, r1, #15
 8001040:	430a      	orrs	r2, r1
 8001042:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_IRQn, 0, 0);
 8001044:	2200      	movs	r2, #0
 8001046:	2100      	movs	r1, #0
 8001048:	2018      	movs	r0, #24
 800104a:	f000 fa7b 	bl	8001544 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_IRQn);
 800104e:	2018      	movs	r0, #24
 8001050:	f000 fa8d 	bl	800156e <HAL_NVIC_EnableIRQ>
}
 8001054:	46c0      	nop			@ (mov r8, r8)
 8001056:	46bd      	mov	sp, r7
 8001058:	b00b      	add	sp, #44	@ 0x2c
 800105a:	bd90      	pop	{r4, r7, pc}
 800105c:	40005400 	.word	0x40005400
 8001060:	40021000 	.word	0x40021000
 8001064:	40005800 	.word	0x40005800
 8001068:	50000400 	.word	0x50000400

0800106c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	2380      	movs	r3, #128	@ 0x80
 800107a:	05db      	lsls	r3, r3, #23
 800107c:	429a      	cmp	r2, r3
 800107e:	d105      	bne.n	800108c <HAL_TIM_Base_MspInit+0x20>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001080:	4b04      	ldr	r3, [pc, #16]	@ (8001094 <HAL_TIM_Base_MspInit+0x28>)
 8001082:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001084:	4b03      	ldr	r3, [pc, #12]	@ (8001094 <HAL_TIM_Base_MspInit+0x28>)
 8001086:	2101      	movs	r1, #1
 8001088:	430a      	orrs	r2, r1
 800108a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800108c:	46c0      	nop			@ (mov r8, r8)
 800108e:	46bd      	mov	sp, r7
 8001090:	b002      	add	sp, #8
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40021000 	.word	0x40021000

08001098 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800109c:	46c0      	nop			@ (mov r8, r8)
 800109e:	e7fd      	b.n	800109c <NMI_Handler+0x4>

080010a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a4:	46c0      	nop			@ (mov r8, r8)
 80010a6:	e7fd      	b.n	80010a4 <HardFault_Handler+0x4>

080010a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010ac:	46c0      	nop			@ (mov r8, r8)
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010b6:	46c0      	nop			@ (mov r8, r8)
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010c0:	f000 f954 	bl	800136c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010c4:	46c0      	nop			@ (mov r8, r8)
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 80010d0:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <I2C1_IRQHandler+0x2c>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	699a      	ldr	r2, [r3, #24]
 80010d6:	23e0      	movs	r3, #224	@ 0xe0
 80010d8:	00db      	lsls	r3, r3, #3
 80010da:	4013      	ands	r3, r2
 80010dc:	d004      	beq.n	80010e8 <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80010de:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <I2C1_IRQHandler+0x2c>)
 80010e0:	0018      	movs	r0, r3
 80010e2:	f001 f881 	bl	80021e8 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80010e6:	e003      	b.n	80010f0 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80010e8:	4b03      	ldr	r3, [pc, #12]	@ (80010f8 <I2C1_IRQHandler+0x2c>)
 80010ea:	0018      	movs	r0, r3
 80010ec:	f001 f862 	bl	80021b4 <HAL_I2C_EV_IRQHandler>
}
 80010f0:	46c0      	nop			@ (mov r8, r8)
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	46c0      	nop			@ (mov r8, r8)
 80010f8:	200000ac 	.word	0x200000ac

080010fc <I2C2_IRQHandler>:

/**
  * @brief This function handles I2C2 global interrupt.
  */
void I2C2_IRQHandler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_IRQn 0 */

  /* USER CODE END I2C2_IRQn 0 */
  if (hi2c2.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8001100:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <I2C2_IRQHandler+0x2c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	699a      	ldr	r2, [r3, #24]
 8001106:	23e0      	movs	r3, #224	@ 0xe0
 8001108:	00db      	lsls	r3, r3, #3
 800110a:	4013      	ands	r3, r2
 800110c:	d004      	beq.n	8001118 <I2C2_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c2);
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <I2C2_IRQHandler+0x2c>)
 8001110:	0018      	movs	r0, r3
 8001112:	f001 f869 	bl	80021e8 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c2);
  }
  /* USER CODE BEGIN I2C2_IRQn 1 */

  /* USER CODE END I2C2_IRQn 1 */
}
 8001116:	e003      	b.n	8001120 <I2C2_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c2);
 8001118:	4b03      	ldr	r3, [pc, #12]	@ (8001128 <I2C2_IRQHandler+0x2c>)
 800111a:	0018      	movs	r0, r3
 800111c:	f001 f84a 	bl	80021b4 <HAL_I2C_EV_IRQHandler>
}
 8001120:	46c0      	nop			@ (mov r8, r8)
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	46c0      	nop			@ (mov r8, r8)
 8001128:	20000100 	.word	0x20000100

0800112c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
 800113c:	e00a      	b.n	8001154 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800113e:	e000      	b.n	8001142 <_read+0x16>
 8001140:	bf00      	nop
 8001142:	0001      	movs	r1, r0
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	1c5a      	adds	r2, r3, #1
 8001148:	60ba      	str	r2, [r7, #8]
 800114a:	b2ca      	uxtb	r2, r1
 800114c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	3301      	adds	r3, #1
 8001152:	617b      	str	r3, [r7, #20]
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	429a      	cmp	r2, r3
 800115a:	dbf0      	blt.n	800113e <_read+0x12>
  }

  return len;
 800115c:	687b      	ldr	r3, [r7, #4]
}
 800115e:	0018      	movs	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	b006      	add	sp, #24
 8001164:	bd80      	pop	{r7, pc}

08001166 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b086      	sub	sp, #24
 800116a:	af00      	add	r7, sp, #0
 800116c:	60f8      	str	r0, [r7, #12]
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	e009      	b.n	800118c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	1c5a      	adds	r2, r3, #1
 800117c:	60ba      	str	r2, [r7, #8]
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	0018      	movs	r0, r3
 8001182:	e000      	b.n	8001186 <_write+0x20>
 8001184:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	3301      	adds	r3, #1
 800118a:	617b      	str	r3, [r7, #20]
 800118c:	697a      	ldr	r2, [r7, #20]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	429a      	cmp	r2, r3
 8001192:	dbf1      	blt.n	8001178 <_write+0x12>
  }
  return len;
 8001194:	687b      	ldr	r3, [r7, #4]
}
 8001196:	0018      	movs	r0, r3
 8001198:	46bd      	mov	sp, r7
 800119a:	b006      	add	sp, #24
 800119c:	bd80      	pop	{r7, pc}

0800119e <_close>:

int _close(int file)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011a6:	2301      	movs	r3, #1
 80011a8:	425b      	negs	r3, r3
}
 80011aa:	0018      	movs	r0, r3
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b002      	add	sp, #8
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
 80011ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	2280      	movs	r2, #128	@ 0x80
 80011c0:	0192      	lsls	r2, r2, #6
 80011c2:	605a      	str	r2, [r3, #4]
  return 0;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	0018      	movs	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b002      	add	sp, #8
 80011cc:	bd80      	pop	{r7, pc}

080011ce <_isatty>:

int _isatty(int file)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011d6:	2301      	movs	r3, #1
}
 80011d8:	0018      	movs	r0, r3
 80011da:	46bd      	mov	sp, r7
 80011dc:	b002      	add	sp, #8
 80011de:	bd80      	pop	{r7, pc}

080011e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	0018      	movs	r0, r3
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b004      	add	sp, #16
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001200:	4a14      	ldr	r2, [pc, #80]	@ (8001254 <_sbrk+0x5c>)
 8001202:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <_sbrk+0x60>)
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800120c:	4b13      	ldr	r3, [pc, #76]	@ (800125c <_sbrk+0x64>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d102      	bne.n	800121a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001214:	4b11      	ldr	r3, [pc, #68]	@ (800125c <_sbrk+0x64>)
 8001216:	4a12      	ldr	r2, [pc, #72]	@ (8001260 <_sbrk+0x68>)
 8001218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800121a:	4b10      	ldr	r3, [pc, #64]	@ (800125c <_sbrk+0x64>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	18d3      	adds	r3, r2, r3
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	429a      	cmp	r2, r3
 8001226:	d207      	bcs.n	8001238 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001228:	f004 fad8 	bl	80057dc <__errno>
 800122c:	0003      	movs	r3, r0
 800122e:	220c      	movs	r2, #12
 8001230:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001232:	2301      	movs	r3, #1
 8001234:	425b      	negs	r3, r3
 8001236:	e009      	b.n	800124c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001238:	4b08      	ldr	r3, [pc, #32]	@ (800125c <_sbrk+0x64>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800123e:	4b07      	ldr	r3, [pc, #28]	@ (800125c <_sbrk+0x64>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	18d2      	adds	r2, r2, r3
 8001246:	4b05      	ldr	r3, [pc, #20]	@ (800125c <_sbrk+0x64>)
 8001248:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800124a:	68fb      	ldr	r3, [r7, #12]
}
 800124c:	0018      	movs	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	b006      	add	sp, #24
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20005000 	.word	0x20005000
 8001258:	00000400 	.word	0x00000400
 800125c:	200001bc 	.word	0x200001bc
 8001260:	20000310 	.word	0x20000310

08001264 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001268:	46c0      	nop			@ (mov r8, r8)
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001270:	480d      	ldr	r0, [pc, #52]	@ (80012a8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001272:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001274:	f7ff fff6 	bl	8001264 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001278:	480c      	ldr	r0, [pc, #48]	@ (80012ac <LoopForever+0x6>)
  ldr r1, =_edata
 800127a:	490d      	ldr	r1, [pc, #52]	@ (80012b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800127c:	4a0d      	ldr	r2, [pc, #52]	@ (80012b4 <LoopForever+0xe>)
  movs r3, #0
 800127e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001280:	e002      	b.n	8001288 <LoopCopyDataInit>

08001282 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001282:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001284:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001286:	3304      	adds	r3, #4

08001288 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001288:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800128c:	d3f9      	bcc.n	8001282 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800128e:	4a0a      	ldr	r2, [pc, #40]	@ (80012b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001290:	4c0a      	ldr	r4, [pc, #40]	@ (80012bc <LoopForever+0x16>)
  movs r3, #0
 8001292:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001294:	e001      	b.n	800129a <LoopFillZerobss>

08001296 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001296:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001298:	3204      	adds	r2, #4

0800129a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800129c:	d3fb      	bcc.n	8001296 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800129e:	f004 faa3 	bl	80057e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012a2:	f7ff f909 	bl	80004b8 <main>

080012a6 <LoopForever>:

LoopForever:
    b LoopForever
 80012a6:	e7fe      	b.n	80012a6 <LoopForever>
   ldr   r0, =_estack
 80012a8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80012ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012b0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80012b4:	080063b4 	.word	0x080063b4
  ldr r2, =_sbss
 80012b8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80012bc:	20000310 	.word	0x20000310

080012c0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012c0:	e7fe      	b.n	80012c0 <ADC1_COMP_IRQHandler>
	...

080012c4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012ca:	1dfb      	adds	r3, r7, #7
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80012d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <HAL_Init+0x3c>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <HAL_Init+0x3c>)
 80012d6:	2140      	movs	r1, #64	@ 0x40
 80012d8:	430a      	orrs	r2, r1
 80012da:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012dc:	2003      	movs	r0, #3
 80012de:	f000 f811 	bl	8001304 <HAL_InitTick>
 80012e2:	1e03      	subs	r3, r0, #0
 80012e4:	d003      	beq.n	80012ee <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80012e6:	1dfb      	adds	r3, r7, #7
 80012e8:	2201      	movs	r2, #1
 80012ea:	701a      	strb	r2, [r3, #0]
 80012ec:	e001      	b.n	80012f2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012ee:	f7ff fde5 	bl	8000ebc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012f2:	1dfb      	adds	r3, r7, #7
 80012f4:	781b      	ldrb	r3, [r3, #0]
}
 80012f6:	0018      	movs	r0, r3
 80012f8:	46bd      	mov	sp, r7
 80012fa:	b002      	add	sp, #8
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	46c0      	nop			@ (mov r8, r8)
 8001300:	40022000 	.word	0x40022000

08001304 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001304:	b590      	push	{r4, r7, lr}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800130c:	4b14      	ldr	r3, [pc, #80]	@ (8001360 <HAL_InitTick+0x5c>)
 800130e:	681c      	ldr	r4, [r3, #0]
 8001310:	4b14      	ldr	r3, [pc, #80]	@ (8001364 <HAL_InitTick+0x60>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	0019      	movs	r1, r3
 8001316:	23fa      	movs	r3, #250	@ 0xfa
 8001318:	0098      	lsls	r0, r3, #2
 800131a:	f7fe feff 	bl	800011c <__udivsi3>
 800131e:	0003      	movs	r3, r0
 8001320:	0019      	movs	r1, r3
 8001322:	0020      	movs	r0, r4
 8001324:	f7fe fefa 	bl	800011c <__udivsi3>
 8001328:	0003      	movs	r3, r0
 800132a:	0018      	movs	r0, r3
 800132c:	f000 f92f 	bl	800158e <HAL_SYSTICK_Config>
 8001330:	1e03      	subs	r3, r0, #0
 8001332:	d001      	beq.n	8001338 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e00f      	b.n	8001358 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2b03      	cmp	r3, #3
 800133c:	d80b      	bhi.n	8001356 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800133e:	6879      	ldr	r1, [r7, #4]
 8001340:	2301      	movs	r3, #1
 8001342:	425b      	negs	r3, r3
 8001344:	2200      	movs	r2, #0
 8001346:	0018      	movs	r0, r3
 8001348:	f000 f8fc 	bl	8001544 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800134c:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <HAL_InitTick+0x64>)
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001352:	2300      	movs	r3, #0
 8001354:	e000      	b.n	8001358 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
}
 8001358:	0018      	movs	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	b003      	add	sp, #12
 800135e:	bd90      	pop	{r4, r7, pc}
 8001360:	20000004 	.word	0x20000004
 8001364:	2000000c 	.word	0x2000000c
 8001368:	20000008 	.word	0x20000008

0800136c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001370:	4b05      	ldr	r3, [pc, #20]	@ (8001388 <HAL_IncTick+0x1c>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	001a      	movs	r2, r3
 8001376:	4b05      	ldr	r3, [pc, #20]	@ (800138c <HAL_IncTick+0x20>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	18d2      	adds	r2, r2, r3
 800137c:	4b03      	ldr	r3, [pc, #12]	@ (800138c <HAL_IncTick+0x20>)
 800137e:	601a      	str	r2, [r3, #0]
}
 8001380:	46c0      	nop			@ (mov r8, r8)
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	46c0      	nop			@ (mov r8, r8)
 8001388:	2000000c 	.word	0x2000000c
 800138c:	200001c0 	.word	0x200001c0

08001390 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  return uwTick;
 8001394:	4b02      	ldr	r3, [pc, #8]	@ (80013a0 <HAL_GetTick+0x10>)
 8001396:	681b      	ldr	r3, [r3, #0]
}
 8001398:	0018      	movs	r0, r3
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	46c0      	nop			@ (mov r8, r8)
 80013a0:	200001c0 	.word	0x200001c0

080013a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013ac:	f7ff fff0 	bl	8001390 <HAL_GetTick>
 80013b0:	0003      	movs	r3, r0
 80013b2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	3301      	adds	r3, #1
 80013bc:	d005      	beq.n	80013ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013be:	4b0a      	ldr	r3, [pc, #40]	@ (80013e8 <HAL_Delay+0x44>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	001a      	movs	r2, r3
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	189b      	adds	r3, r3, r2
 80013c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013ca:	46c0      	nop			@ (mov r8, r8)
 80013cc:	f7ff ffe0 	bl	8001390 <HAL_GetTick>
 80013d0:	0002      	movs	r2, r0
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	429a      	cmp	r2, r3
 80013da:	d8f7      	bhi.n	80013cc <HAL_Delay+0x28>
  {
  }
}
 80013dc:	46c0      	nop			@ (mov r8, r8)
 80013de:	46c0      	nop			@ (mov r8, r8)
 80013e0:	46bd      	mov	sp, r7
 80013e2:	b004      	add	sp, #16
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	46c0      	nop			@ (mov r8, r8)
 80013e8:	2000000c 	.word	0x2000000c

080013ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	0002      	movs	r2, r0
 80013f4:	1dfb      	adds	r3, r7, #7
 80013f6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013f8:	1dfb      	adds	r3, r7, #7
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80013fe:	d809      	bhi.n	8001414 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001400:	1dfb      	adds	r3, r7, #7
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	001a      	movs	r2, r3
 8001406:	231f      	movs	r3, #31
 8001408:	401a      	ands	r2, r3
 800140a:	4b04      	ldr	r3, [pc, #16]	@ (800141c <__NVIC_EnableIRQ+0x30>)
 800140c:	2101      	movs	r1, #1
 800140e:	4091      	lsls	r1, r2
 8001410:	000a      	movs	r2, r1
 8001412:	601a      	str	r2, [r3, #0]
  }
}
 8001414:	46c0      	nop			@ (mov r8, r8)
 8001416:	46bd      	mov	sp, r7
 8001418:	b002      	add	sp, #8
 800141a:	bd80      	pop	{r7, pc}
 800141c:	e000e100 	.word	0xe000e100

08001420 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001420:	b590      	push	{r4, r7, lr}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	0002      	movs	r2, r0
 8001428:	6039      	str	r1, [r7, #0]
 800142a:	1dfb      	adds	r3, r7, #7
 800142c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800142e:	1dfb      	adds	r3, r7, #7
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b7f      	cmp	r3, #127	@ 0x7f
 8001434:	d828      	bhi.n	8001488 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001436:	4a2f      	ldr	r2, [pc, #188]	@ (80014f4 <__NVIC_SetPriority+0xd4>)
 8001438:	1dfb      	adds	r3, r7, #7
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	b25b      	sxtb	r3, r3
 800143e:	089b      	lsrs	r3, r3, #2
 8001440:	33c0      	adds	r3, #192	@ 0xc0
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	589b      	ldr	r3, [r3, r2]
 8001446:	1dfa      	adds	r2, r7, #7
 8001448:	7812      	ldrb	r2, [r2, #0]
 800144a:	0011      	movs	r1, r2
 800144c:	2203      	movs	r2, #3
 800144e:	400a      	ands	r2, r1
 8001450:	00d2      	lsls	r2, r2, #3
 8001452:	21ff      	movs	r1, #255	@ 0xff
 8001454:	4091      	lsls	r1, r2
 8001456:	000a      	movs	r2, r1
 8001458:	43d2      	mvns	r2, r2
 800145a:	401a      	ands	r2, r3
 800145c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	019b      	lsls	r3, r3, #6
 8001462:	22ff      	movs	r2, #255	@ 0xff
 8001464:	401a      	ands	r2, r3
 8001466:	1dfb      	adds	r3, r7, #7
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	0018      	movs	r0, r3
 800146c:	2303      	movs	r3, #3
 800146e:	4003      	ands	r3, r0
 8001470:	00db      	lsls	r3, r3, #3
 8001472:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001474:	481f      	ldr	r0, [pc, #124]	@ (80014f4 <__NVIC_SetPriority+0xd4>)
 8001476:	1dfb      	adds	r3, r7, #7
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	b25b      	sxtb	r3, r3
 800147c:	089b      	lsrs	r3, r3, #2
 800147e:	430a      	orrs	r2, r1
 8001480:	33c0      	adds	r3, #192	@ 0xc0
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001486:	e031      	b.n	80014ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001488:	4a1b      	ldr	r2, [pc, #108]	@ (80014f8 <__NVIC_SetPriority+0xd8>)
 800148a:	1dfb      	adds	r3, r7, #7
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	0019      	movs	r1, r3
 8001490:	230f      	movs	r3, #15
 8001492:	400b      	ands	r3, r1
 8001494:	3b08      	subs	r3, #8
 8001496:	089b      	lsrs	r3, r3, #2
 8001498:	3306      	adds	r3, #6
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	18d3      	adds	r3, r2, r3
 800149e:	3304      	adds	r3, #4
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	1dfa      	adds	r2, r7, #7
 80014a4:	7812      	ldrb	r2, [r2, #0]
 80014a6:	0011      	movs	r1, r2
 80014a8:	2203      	movs	r2, #3
 80014aa:	400a      	ands	r2, r1
 80014ac:	00d2      	lsls	r2, r2, #3
 80014ae:	21ff      	movs	r1, #255	@ 0xff
 80014b0:	4091      	lsls	r1, r2
 80014b2:	000a      	movs	r2, r1
 80014b4:	43d2      	mvns	r2, r2
 80014b6:	401a      	ands	r2, r3
 80014b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	019b      	lsls	r3, r3, #6
 80014be:	22ff      	movs	r2, #255	@ 0xff
 80014c0:	401a      	ands	r2, r3
 80014c2:	1dfb      	adds	r3, r7, #7
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	0018      	movs	r0, r3
 80014c8:	2303      	movs	r3, #3
 80014ca:	4003      	ands	r3, r0
 80014cc:	00db      	lsls	r3, r3, #3
 80014ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014d0:	4809      	ldr	r0, [pc, #36]	@ (80014f8 <__NVIC_SetPriority+0xd8>)
 80014d2:	1dfb      	adds	r3, r7, #7
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	001c      	movs	r4, r3
 80014d8:	230f      	movs	r3, #15
 80014da:	4023      	ands	r3, r4
 80014dc:	3b08      	subs	r3, #8
 80014de:	089b      	lsrs	r3, r3, #2
 80014e0:	430a      	orrs	r2, r1
 80014e2:	3306      	adds	r3, #6
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	18c3      	adds	r3, r0, r3
 80014e8:	3304      	adds	r3, #4
 80014ea:	601a      	str	r2, [r3, #0]
}
 80014ec:	46c0      	nop			@ (mov r8, r8)
 80014ee:	46bd      	mov	sp, r7
 80014f0:	b003      	add	sp, #12
 80014f2:	bd90      	pop	{r4, r7, pc}
 80014f4:	e000e100 	.word	0xe000e100
 80014f8:	e000ed00 	.word	0xe000ed00

080014fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	1e5a      	subs	r2, r3, #1
 8001508:	2380      	movs	r3, #128	@ 0x80
 800150a:	045b      	lsls	r3, r3, #17
 800150c:	429a      	cmp	r2, r3
 800150e:	d301      	bcc.n	8001514 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001510:	2301      	movs	r3, #1
 8001512:	e010      	b.n	8001536 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001514:	4b0a      	ldr	r3, [pc, #40]	@ (8001540 <SysTick_Config+0x44>)
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	3a01      	subs	r2, #1
 800151a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800151c:	2301      	movs	r3, #1
 800151e:	425b      	negs	r3, r3
 8001520:	2103      	movs	r1, #3
 8001522:	0018      	movs	r0, r3
 8001524:	f7ff ff7c 	bl	8001420 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001528:	4b05      	ldr	r3, [pc, #20]	@ (8001540 <SysTick_Config+0x44>)
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800152e:	4b04      	ldr	r3, [pc, #16]	@ (8001540 <SysTick_Config+0x44>)
 8001530:	2207      	movs	r2, #7
 8001532:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001534:	2300      	movs	r3, #0
}
 8001536:	0018      	movs	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	b002      	add	sp, #8
 800153c:	bd80      	pop	{r7, pc}
 800153e:	46c0      	nop			@ (mov r8, r8)
 8001540:	e000e010 	.word	0xe000e010

08001544 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	60b9      	str	r1, [r7, #8]
 800154c:	607a      	str	r2, [r7, #4]
 800154e:	210f      	movs	r1, #15
 8001550:	187b      	adds	r3, r7, r1
 8001552:	1c02      	adds	r2, r0, #0
 8001554:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001556:	68ba      	ldr	r2, [r7, #8]
 8001558:	187b      	adds	r3, r7, r1
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	b25b      	sxtb	r3, r3
 800155e:	0011      	movs	r1, r2
 8001560:	0018      	movs	r0, r3
 8001562:	f7ff ff5d 	bl	8001420 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8001566:	46c0      	nop			@ (mov r8, r8)
 8001568:	46bd      	mov	sp, r7
 800156a:	b004      	add	sp, #16
 800156c:	bd80      	pop	{r7, pc}

0800156e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b082      	sub	sp, #8
 8001572:	af00      	add	r7, sp, #0
 8001574:	0002      	movs	r2, r0
 8001576:	1dfb      	adds	r3, r7, #7
 8001578:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800157a:	1dfb      	adds	r3, r7, #7
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	b25b      	sxtb	r3, r3
 8001580:	0018      	movs	r0, r3
 8001582:	f7ff ff33 	bl	80013ec <__NVIC_EnableIRQ>
}
 8001586:	46c0      	nop			@ (mov r8, r8)
 8001588:	46bd      	mov	sp, r7
 800158a:	b002      	add	sp, #8
 800158c:	bd80      	pop	{r7, pc}

0800158e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b082      	sub	sp, #8
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	0018      	movs	r0, r3
 800159a:	f7ff ffaf 	bl	80014fc <SysTick_Config>
 800159e:	0003      	movs	r3, r0
}
 80015a0:	0018      	movs	r0, r3
 80015a2:	46bd      	mov	sp, r7
 80015a4:	b002      	add	sp, #8
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e015      	b.n	80015e6 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	791b      	ldrb	r3, [r3, #4]
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d106      	bne.n	80015d2 <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	0018      	movs	r0, r3
 80015ce:	f7ff fc89 	bl	8000ee4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2202      	movs	r2, #2
 80015d6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2201      	movs	r2, #1
 80015e2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	0018      	movs	r0, r3
 80015e8:	46bd      	mov	sp, r7
 80015ea:	b002      	add	sp, #8
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (STM32L07x/STM32L08x only)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	2300      	movs	r3, #0
 8001602:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	795b      	ldrb	r3, [r3, #5]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d101      	bne.n	8001610 <HAL_DAC_ConfigChannel+0x20>
 800160c:	2302      	movs	r3, #2
 800160e:	e035      	b.n	800167c <HAL_DAC_ConfigChannel+0x8c>
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2201      	movs	r2, #1
 8001614:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	2202      	movs	r2, #2
 800161a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8001624:	4a17      	ldr	r2, [pc, #92]	@ (8001684 <HAL_DAC_ConfigChannel+0x94>)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	409a      	lsls	r2, r3
 800162a:	0013      	movs	r3, r2
 800162c:	43da      	mvns	r2, r3
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	4013      	ands	r3, r2
 8001632:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	4313      	orrs	r3, r2
 800163e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	409a      	lsls	r2, r3
 8001646:	0013      	movs	r3, r2
 8001648:	697a      	ldr	r2, [r7, #20]
 800164a:	4313      	orrs	r3, r2
 800164c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	697a      	ldr	r2, [r7, #20]
 8001654:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	21c0      	movs	r1, #192	@ 0xc0
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4099      	lsls	r1, r3
 8001662:	000b      	movs	r3, r1
 8001664:	43d9      	mvns	r1, r3
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	400a      	ands	r2, r1
 800166c:	601a      	str	r2, [r3, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2201      	movs	r2, #1
 8001672:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2200      	movs	r2, #0
 8001678:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800167a:	2300      	movs	r3, #0
}
 800167c:	0018      	movs	r0, r3
 800167e:	46bd      	mov	sp, r7
 8001680:	b006      	add	sp, #24
 8001682:	bd80      	pop	{r7, pc}
 8001684:	00000ffe 	.word	0x00000ffe

08001688 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001690:	210f      	movs	r1, #15
 8001692:	187b      	adds	r3, r7, r1
 8001694:	2200      	movs	r2, #0
 8001696:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2225      	movs	r2, #37	@ 0x25
 800169c:	5c9b      	ldrb	r3, [r3, r2]
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d006      	beq.n	80016b2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2204      	movs	r2, #4
 80016a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80016aa:	187b      	adds	r3, r7, r1
 80016ac:	2201      	movs	r2, #1
 80016ae:	701a      	strb	r2, [r3, #0]
 80016b0:	e02a      	b.n	8001708 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	210e      	movs	r1, #14
 80016be:	438a      	bics	r2, r1
 80016c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2101      	movs	r1, #1
 80016ce:	438a      	bics	r2, r1
 80016d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d6:	221c      	movs	r2, #28
 80016d8:	401a      	ands	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	2101      	movs	r1, #1
 80016e0:	4091      	lsls	r1, r2
 80016e2:	000a      	movs	r2, r1
 80016e4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2225      	movs	r2, #37	@ 0x25
 80016ea:	2101      	movs	r1, #1
 80016ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2224      	movs	r2, #36	@ 0x24
 80016f2:	2100      	movs	r1, #0
 80016f4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d004      	beq.n	8001708 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	0010      	movs	r0, r2
 8001706:	4798      	blx	r3
    }
  }
  return status;
 8001708:	230f      	movs	r3, #15
 800170a:	18fb      	adds	r3, r7, r3
 800170c:	781b      	ldrb	r3, [r3, #0]
}
 800170e:	0018      	movs	r0, r3
 8001710:	46bd      	mov	sp, r7
 8001712:	b004      	add	sp, #16
 8001714:	bd80      	pop	{r7, pc}

08001716 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b082      	sub	sp, #8
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2225      	movs	r2, #37	@ 0x25
 8001722:	5c9b      	ldrb	r3, [r3, r2]
 8001724:	b2db      	uxtb	r3, r3
}
 8001726:	0018      	movs	r0, r3
 8001728:	46bd      	mov	sp, r7
 800172a:	b002      	add	sp, #8
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800173a:	2300      	movs	r3, #0
 800173c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001746:	e155      	b.n	80019f4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2101      	movs	r1, #1
 800174e:	697a      	ldr	r2, [r7, #20]
 8001750:	4091      	lsls	r1, r2
 8001752:	000a      	movs	r2, r1
 8001754:	4013      	ands	r3, r2
 8001756:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d100      	bne.n	8001760 <HAL_GPIO_Init+0x30>
 800175e:	e146      	b.n	80019ee <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	2203      	movs	r2, #3
 8001766:	4013      	ands	r3, r2
 8001768:	2b01      	cmp	r3, #1
 800176a:	d005      	beq.n	8001778 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	2203      	movs	r2, #3
 8001772:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001774:	2b02      	cmp	r3, #2
 8001776:	d130      	bne.n	80017da <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	2203      	movs	r2, #3
 8001784:	409a      	lsls	r2, r3
 8001786:	0013      	movs	r3, r2
 8001788:	43da      	mvns	r2, r3
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	4013      	ands	r3, r2
 800178e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	68da      	ldr	r2, [r3, #12]
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	409a      	lsls	r2, r3
 800179a:	0013      	movs	r3, r2
 800179c:	693a      	ldr	r2, [r7, #16]
 800179e:	4313      	orrs	r3, r2
 80017a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017ae:	2201      	movs	r2, #1
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	409a      	lsls	r2, r3
 80017b4:	0013      	movs	r3, r2
 80017b6:	43da      	mvns	r2, r3
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	4013      	ands	r3, r2
 80017bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	091b      	lsrs	r3, r3, #4
 80017c4:	2201      	movs	r2, #1
 80017c6:	401a      	ands	r2, r3
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	409a      	lsls	r2, r3
 80017cc:	0013      	movs	r3, r2
 80017ce:	693a      	ldr	r2, [r7, #16]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2203      	movs	r2, #3
 80017e0:	4013      	ands	r3, r2
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d017      	beq.n	8001816 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	2203      	movs	r2, #3
 80017f2:	409a      	lsls	r2, r3
 80017f4:	0013      	movs	r3, r2
 80017f6:	43da      	mvns	r2, r3
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	4013      	ands	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	689a      	ldr	r2, [r3, #8]
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	409a      	lsls	r2, r3
 8001808:	0013      	movs	r3, r2
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	4313      	orrs	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2203      	movs	r2, #3
 800181c:	4013      	ands	r3, r2
 800181e:	2b02      	cmp	r3, #2
 8001820:	d123      	bne.n	800186a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	08da      	lsrs	r2, r3, #3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	3208      	adds	r2, #8
 800182a:	0092      	lsls	r2, r2, #2
 800182c:	58d3      	ldr	r3, [r2, r3]
 800182e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	2207      	movs	r2, #7
 8001834:	4013      	ands	r3, r2
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	220f      	movs	r2, #15
 800183a:	409a      	lsls	r2, r3
 800183c:	0013      	movs	r3, r2
 800183e:	43da      	mvns	r2, r3
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	4013      	ands	r3, r2
 8001844:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	691a      	ldr	r2, [r3, #16]
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	2107      	movs	r1, #7
 800184e:	400b      	ands	r3, r1
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	409a      	lsls	r2, r3
 8001854:	0013      	movs	r3, r2
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	4313      	orrs	r3, r2
 800185a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	08da      	lsrs	r2, r3, #3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3208      	adds	r2, #8
 8001864:	0092      	lsls	r2, r2, #2
 8001866:	6939      	ldr	r1, [r7, #16]
 8001868:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	2203      	movs	r2, #3
 8001876:	409a      	lsls	r2, r3
 8001878:	0013      	movs	r3, r2
 800187a:	43da      	mvns	r2, r3
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	4013      	ands	r3, r2
 8001880:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	2203      	movs	r2, #3
 8001888:	401a      	ands	r2, r3
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	409a      	lsls	r2, r3
 8001890:	0013      	movs	r3, r2
 8001892:	693a      	ldr	r2, [r7, #16]
 8001894:	4313      	orrs	r3, r2
 8001896:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685a      	ldr	r2, [r3, #4]
 80018a2:	23c0      	movs	r3, #192	@ 0xc0
 80018a4:	029b      	lsls	r3, r3, #10
 80018a6:	4013      	ands	r3, r2
 80018a8:	d100      	bne.n	80018ac <HAL_GPIO_Init+0x17c>
 80018aa:	e0a0      	b.n	80019ee <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ac:	4b57      	ldr	r3, [pc, #348]	@ (8001a0c <HAL_GPIO_Init+0x2dc>)
 80018ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018b0:	4b56      	ldr	r3, [pc, #344]	@ (8001a0c <HAL_GPIO_Init+0x2dc>)
 80018b2:	2101      	movs	r1, #1
 80018b4:	430a      	orrs	r2, r1
 80018b6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80018b8:	4a55      	ldr	r2, [pc, #340]	@ (8001a10 <HAL_GPIO_Init+0x2e0>)
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	089b      	lsrs	r3, r3, #2
 80018be:	3302      	adds	r3, #2
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	589b      	ldr	r3, [r3, r2]
 80018c4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	2203      	movs	r2, #3
 80018ca:	4013      	ands	r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	220f      	movs	r2, #15
 80018d0:	409a      	lsls	r2, r3
 80018d2:	0013      	movs	r3, r2
 80018d4:	43da      	mvns	r2, r3
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	4013      	ands	r3, r2
 80018da:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	23a0      	movs	r3, #160	@ 0xa0
 80018e0:	05db      	lsls	r3, r3, #23
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d01f      	beq.n	8001926 <HAL_GPIO_Init+0x1f6>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a4a      	ldr	r2, [pc, #296]	@ (8001a14 <HAL_GPIO_Init+0x2e4>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d019      	beq.n	8001922 <HAL_GPIO_Init+0x1f2>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a49      	ldr	r2, [pc, #292]	@ (8001a18 <HAL_GPIO_Init+0x2e8>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d013      	beq.n	800191e <HAL_GPIO_Init+0x1ee>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a48      	ldr	r2, [pc, #288]	@ (8001a1c <HAL_GPIO_Init+0x2ec>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d00d      	beq.n	800191a <HAL_GPIO_Init+0x1ea>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a47      	ldr	r2, [pc, #284]	@ (8001a20 <HAL_GPIO_Init+0x2f0>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d007      	beq.n	8001916 <HAL_GPIO_Init+0x1e6>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a46      	ldr	r2, [pc, #280]	@ (8001a24 <HAL_GPIO_Init+0x2f4>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d101      	bne.n	8001912 <HAL_GPIO_Init+0x1e2>
 800190e:	2305      	movs	r3, #5
 8001910:	e00a      	b.n	8001928 <HAL_GPIO_Init+0x1f8>
 8001912:	2306      	movs	r3, #6
 8001914:	e008      	b.n	8001928 <HAL_GPIO_Init+0x1f8>
 8001916:	2304      	movs	r3, #4
 8001918:	e006      	b.n	8001928 <HAL_GPIO_Init+0x1f8>
 800191a:	2303      	movs	r3, #3
 800191c:	e004      	b.n	8001928 <HAL_GPIO_Init+0x1f8>
 800191e:	2302      	movs	r3, #2
 8001920:	e002      	b.n	8001928 <HAL_GPIO_Init+0x1f8>
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <HAL_GPIO_Init+0x1f8>
 8001926:	2300      	movs	r3, #0
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	2103      	movs	r1, #3
 800192c:	400a      	ands	r2, r1
 800192e:	0092      	lsls	r2, r2, #2
 8001930:	4093      	lsls	r3, r2
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	4313      	orrs	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001938:	4935      	ldr	r1, [pc, #212]	@ (8001a10 <HAL_GPIO_Init+0x2e0>)
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	089b      	lsrs	r3, r3, #2
 800193e:	3302      	adds	r3, #2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001946:	4b38      	ldr	r3, [pc, #224]	@ (8001a28 <HAL_GPIO_Init+0x2f8>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	43da      	mvns	r2, r3
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	4013      	ands	r3, r2
 8001954:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	685a      	ldr	r2, [r3, #4]
 800195a:	2380      	movs	r3, #128	@ 0x80
 800195c:	035b      	lsls	r3, r3, #13
 800195e:	4013      	ands	r3, r2
 8001960:	d003      	beq.n	800196a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	4313      	orrs	r3, r2
 8001968:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800196a:	4b2f      	ldr	r3, [pc, #188]	@ (8001a28 <HAL_GPIO_Init+0x2f8>)
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001970:	4b2d      	ldr	r3, [pc, #180]	@ (8001a28 <HAL_GPIO_Init+0x2f8>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	43da      	mvns	r2, r3
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	4013      	ands	r3, r2
 800197e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685a      	ldr	r2, [r3, #4]
 8001984:	2380      	movs	r3, #128	@ 0x80
 8001986:	039b      	lsls	r3, r3, #14
 8001988:	4013      	ands	r3, r2
 800198a:	d003      	beq.n	8001994 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	4313      	orrs	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001994:	4b24      	ldr	r3, [pc, #144]	@ (8001a28 <HAL_GPIO_Init+0x2f8>)
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800199a:	4b23      	ldr	r3, [pc, #140]	@ (8001a28 <HAL_GPIO_Init+0x2f8>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	43da      	mvns	r2, r3
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	4013      	ands	r3, r2
 80019a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685a      	ldr	r2, [r3, #4]
 80019ae:	2380      	movs	r3, #128	@ 0x80
 80019b0:	029b      	lsls	r3, r3, #10
 80019b2:	4013      	ands	r3, r2
 80019b4:	d003      	beq.n	80019be <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80019be:	4b1a      	ldr	r3, [pc, #104]	@ (8001a28 <HAL_GPIO_Init+0x2f8>)
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019c4:	4b18      	ldr	r3, [pc, #96]	@ (8001a28 <HAL_GPIO_Init+0x2f8>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	43da      	mvns	r2, r3
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	4013      	ands	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685a      	ldr	r2, [r3, #4]
 80019d8:	2380      	movs	r3, #128	@ 0x80
 80019da:	025b      	lsls	r3, r3, #9
 80019dc:	4013      	ands	r3, r2
 80019de:	d003      	beq.n	80019e8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80019e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a28 <HAL_GPIO_Init+0x2f8>)
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	3301      	adds	r3, #1
 80019f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	40da      	lsrs	r2, r3
 80019fc:	1e13      	subs	r3, r2, #0
 80019fe:	d000      	beq.n	8001a02 <HAL_GPIO_Init+0x2d2>
 8001a00:	e6a2      	b.n	8001748 <HAL_GPIO_Init+0x18>
  }
}
 8001a02:	46c0      	nop			@ (mov r8, r8)
 8001a04:	46c0      	nop			@ (mov r8, r8)
 8001a06:	46bd      	mov	sp, r7
 8001a08:	b006      	add	sp, #24
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	40010000 	.word	0x40010000
 8001a14:	50000400 	.word	0x50000400
 8001a18:	50000800 	.word	0x50000800
 8001a1c:	50000c00 	.word	0x50000c00
 8001a20:	50001000 	.word	0x50001000
 8001a24:	50001c00 	.word	0x50001c00
 8001a28:	40010400 	.word	0x40010400

08001a2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d101      	bne.n	8001a3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e08f      	b.n	8001b5e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2241      	movs	r2, #65	@ 0x41
 8001a42:	5c9b      	ldrb	r3, [r3, r2]
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d107      	bne.n	8001a5a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2240      	movs	r2, #64	@ 0x40
 8001a4e:	2100      	movs	r1, #0
 8001a50:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	0018      	movs	r0, r3
 8001a56:	f7ff fa81 	bl	8000f5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2241      	movs	r2, #65	@ 0x41
 8001a5e:	2124      	movs	r1, #36	@ 0x24
 8001a60:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	438a      	bics	r2, r1
 8001a70:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685a      	ldr	r2, [r3, #4]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	493b      	ldr	r1, [pc, #236]	@ (8001b68 <HAL_I2C_Init+0x13c>)
 8001a7c:	400a      	ands	r2, r1
 8001a7e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	689a      	ldr	r2, [r3, #8]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4938      	ldr	r1, [pc, #224]	@ (8001b6c <HAL_I2C_Init+0x140>)
 8001a8c:	400a      	ands	r2, r1
 8001a8e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d108      	bne.n	8001aaa <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2180      	movs	r1, #128	@ 0x80
 8001aa2:	0209      	lsls	r1, r1, #8
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	e007      	b.n	8001aba <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	689a      	ldr	r2, [r3, #8]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2184      	movs	r1, #132	@ 0x84
 8001ab4:	0209      	lsls	r1, r1, #8
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d109      	bne.n	8001ad6 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	685a      	ldr	r2, [r3, #4]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2180      	movs	r1, #128	@ 0x80
 8001ace:	0109      	lsls	r1, r1, #4
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	e007      	b.n	8001ae6 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	685a      	ldr	r2, [r3, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4923      	ldr	r1, [pc, #140]	@ (8001b70 <HAL_I2C_Init+0x144>)
 8001ae2:	400a      	ands	r2, r1
 8001ae4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	685a      	ldr	r2, [r3, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4920      	ldr	r1, [pc, #128]	@ (8001b74 <HAL_I2C_Init+0x148>)
 8001af2:	430a      	orrs	r2, r1
 8001af4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	68da      	ldr	r2, [r3, #12]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	491a      	ldr	r1, [pc, #104]	@ (8001b6c <HAL_I2C_Init+0x140>)
 8001b02:	400a      	ands	r2, r1
 8001b04:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	691a      	ldr	r2, [r3, #16]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	695b      	ldr	r3, [r3, #20]
 8001b0e:	431a      	orrs	r2, r3
 8001b10:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	699b      	ldr	r3, [r3, #24]
 8001b16:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	69d9      	ldr	r1, [r3, #28]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a1a      	ldr	r2, [r3, #32]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	430a      	orrs	r2, r1
 8001b2e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	430a      	orrs	r2, r1
 8001b3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2241      	movs	r2, #65	@ 0x41
 8001b4a:	2120      	movs	r1, #32
 8001b4c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2242      	movs	r2, #66	@ 0x42
 8001b58:	2100      	movs	r1, #0
 8001b5a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	0018      	movs	r0, r3
 8001b60:	46bd      	mov	sp, r7
 8001b62:	b002      	add	sp, #8
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	46c0      	nop			@ (mov r8, r8)
 8001b68:	f0ffffff 	.word	0xf0ffffff
 8001b6c:	ffff7fff 	.word	0xffff7fff
 8001b70:	fffff7ff 	.word	0xfffff7ff
 8001b74:	02008000 	.word	0x02008000

08001b78 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001b78:	b590      	push	{r4, r7, lr}
 8001b7a:	b089      	sub	sp, #36	@ 0x24
 8001b7c:	af02      	add	r7, sp, #8
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	0008      	movs	r0, r1
 8001b82:	607a      	str	r2, [r7, #4]
 8001b84:	0019      	movs	r1, r3
 8001b86:	230a      	movs	r3, #10
 8001b88:	18fb      	adds	r3, r7, r3
 8001b8a:	1c02      	adds	r2, r0, #0
 8001b8c:	801a      	strh	r2, [r3, #0]
 8001b8e:	2308      	movs	r3, #8
 8001b90:	18fb      	adds	r3, r7, r3
 8001b92:	1c0a      	adds	r2, r1, #0
 8001b94:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2241      	movs	r2, #65	@ 0x41
 8001b9a:	5c9b      	ldrb	r3, [r3, r2]
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b20      	cmp	r3, #32
 8001ba0:	d000      	beq.n	8001ba4 <HAL_I2C_Master_Transmit+0x2c>
 8001ba2:	e10a      	b.n	8001dba <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2240      	movs	r2, #64	@ 0x40
 8001ba8:	5c9b      	ldrb	r3, [r3, r2]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d101      	bne.n	8001bb2 <HAL_I2C_Master_Transmit+0x3a>
 8001bae:	2302      	movs	r3, #2
 8001bb0:	e104      	b.n	8001dbc <HAL_I2C_Master_Transmit+0x244>
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2240      	movs	r2, #64	@ 0x40
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001bba:	f7ff fbe9 	bl	8001390 <HAL_GetTick>
 8001bbe:	0003      	movs	r3, r0
 8001bc0:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001bc2:	2380      	movs	r3, #128	@ 0x80
 8001bc4:	0219      	lsls	r1, r3, #8
 8001bc6:	68f8      	ldr	r0, [r7, #12]
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	2319      	movs	r3, #25
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f001 fd96 	bl	8003700 <I2C_WaitOnFlagUntilTimeout>
 8001bd4:	1e03      	subs	r3, r0, #0
 8001bd6:	d001      	beq.n	8001bdc <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e0ef      	b.n	8001dbc <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2241      	movs	r2, #65	@ 0x41
 8001be0:	2121      	movs	r1, #33	@ 0x21
 8001be2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2242      	movs	r2, #66	@ 0x42
 8001be8:	2110      	movs	r1, #16
 8001bea:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2208      	movs	r2, #8
 8001bfc:	18ba      	adds	r2, r7, r2
 8001bfe:	8812      	ldrh	r2, [r2, #0]
 8001c00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2200      	movs	r2, #0
 8001c06:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	2bff      	cmp	r3, #255	@ 0xff
 8001c10:	d906      	bls.n	8001c20 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	22ff      	movs	r2, #255	@ 0xff
 8001c16:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001c18:	2380      	movs	r3, #128	@ 0x80
 8001c1a:	045b      	lsls	r3, r3, #17
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	e007      	b.n	8001c30 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001c2a:	2380      	movs	r3, #128	@ 0x80
 8001c2c:	049b      	lsls	r3, r3, #18
 8001c2e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d027      	beq.n	8001c88 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3c:	781a      	ldrb	r2, [r3, #0]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	3b01      	subs	r3, #1
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c60:	3b01      	subs	r3, #1
 8001c62:	b29a      	uxth	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	3301      	adds	r3, #1
 8001c70:	b2da      	uxtb	r2, r3
 8001c72:	697c      	ldr	r4, [r7, #20]
 8001c74:	230a      	movs	r3, #10
 8001c76:	18fb      	adds	r3, r7, r3
 8001c78:	8819      	ldrh	r1, [r3, #0]
 8001c7a:	68f8      	ldr	r0, [r7, #12]
 8001c7c:	4b51      	ldr	r3, [pc, #324]	@ (8001dc4 <HAL_I2C_Master_Transmit+0x24c>)
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	0023      	movs	r3, r4
 8001c82:	f001 ffb5 	bl	8003bf0 <I2C_TransferConfig>
 8001c86:	e06f      	b.n	8001d68 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	697c      	ldr	r4, [r7, #20]
 8001c90:	230a      	movs	r3, #10
 8001c92:	18fb      	adds	r3, r7, r3
 8001c94:	8819      	ldrh	r1, [r3, #0]
 8001c96:	68f8      	ldr	r0, [r7, #12]
 8001c98:	4b4a      	ldr	r3, [pc, #296]	@ (8001dc4 <HAL_I2C_Master_Transmit+0x24c>)
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	0023      	movs	r3, r4
 8001c9e:	f001 ffa7 	bl	8003bf0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001ca2:	e061      	b.n	8001d68 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ca4:	693a      	ldr	r2, [r7, #16]
 8001ca6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	0018      	movs	r0, r3
 8001cac:	f001 fd80 	bl	80037b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001cb0:	1e03      	subs	r3, r0, #0
 8001cb2:	d001      	beq.n	8001cb8 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e081      	b.n	8001dbc <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cbc:	781a      	ldrb	r2, [r3, #0]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc8:	1c5a      	adds	r2, r3, #1
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	b29a      	uxth	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d03a      	beq.n	8001d68 <HAL_I2C_Master_Transmit+0x1f0>
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d136      	bne.n	8001d68 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001cfa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001cfc:	68f8      	ldr	r0, [r7, #12]
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	0013      	movs	r3, r2
 8001d04:	2200      	movs	r2, #0
 8001d06:	2180      	movs	r1, #128	@ 0x80
 8001d08:	f001 fcfa 	bl	8003700 <I2C_WaitOnFlagUntilTimeout>
 8001d0c:	1e03      	subs	r3, r0, #0
 8001d0e:	d001      	beq.n	8001d14 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e053      	b.n	8001dbc <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	2bff      	cmp	r3, #255	@ 0xff
 8001d1c:	d911      	bls.n	8001d42 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	22ff      	movs	r2, #255	@ 0xff
 8001d22:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	2380      	movs	r3, #128	@ 0x80
 8001d2c:	045c      	lsls	r4, r3, #17
 8001d2e:	230a      	movs	r3, #10
 8001d30:	18fb      	adds	r3, r7, r3
 8001d32:	8819      	ldrh	r1, [r3, #0]
 8001d34:	68f8      	ldr	r0, [r7, #12]
 8001d36:	2300      	movs	r3, #0
 8001d38:	9300      	str	r3, [sp, #0]
 8001d3a:	0023      	movs	r3, r4
 8001d3c:	f001 ff58 	bl	8003bf0 <I2C_TransferConfig>
 8001d40:	e012      	b.n	8001d68 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d46:	b29a      	uxth	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	2380      	movs	r3, #128	@ 0x80
 8001d54:	049c      	lsls	r4, r3, #18
 8001d56:	230a      	movs	r3, #10
 8001d58:	18fb      	adds	r3, r7, r3
 8001d5a:	8819      	ldrh	r1, [r3, #0]
 8001d5c:	68f8      	ldr	r0, [r7, #12]
 8001d5e:	2300      	movs	r3, #0
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	0023      	movs	r3, r4
 8001d64:	f001 ff44 	bl	8003bf0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d198      	bne.n	8001ca4 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	0018      	movs	r0, r3
 8001d7a:	f001 fd5f 	bl	800383c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001d7e:	1e03      	subs	r3, r0, #0
 8001d80:	d001      	beq.n	8001d86 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e01a      	b.n	8001dbc <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2220      	movs	r2, #32
 8001d8c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	685a      	ldr	r2, [r3, #4]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	490b      	ldr	r1, [pc, #44]	@ (8001dc8 <HAL_I2C_Master_Transmit+0x250>)
 8001d9a:	400a      	ands	r2, r1
 8001d9c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2241      	movs	r2, #65	@ 0x41
 8001da2:	2120      	movs	r1, #32
 8001da4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2242      	movs	r2, #66	@ 0x42
 8001daa:	2100      	movs	r1, #0
 8001dac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2240      	movs	r2, #64	@ 0x40
 8001db2:	2100      	movs	r1, #0
 8001db4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001db6:	2300      	movs	r3, #0
 8001db8:	e000      	b.n	8001dbc <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8001dba:	2302      	movs	r3, #2
  }
}
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	b007      	add	sp, #28
 8001dc2:	bd90      	pop	{r4, r7, pc}
 8001dc4:	80002000 	.word	0x80002000
 8001dc8:	fe00e800 	.word	0xfe00e800

08001dcc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001dcc:	b590      	push	{r4, r7, lr}
 8001dce:	b089      	sub	sp, #36	@ 0x24
 8001dd0:	af02      	add	r7, sp, #8
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	0008      	movs	r0, r1
 8001dd6:	607a      	str	r2, [r7, #4]
 8001dd8:	0019      	movs	r1, r3
 8001dda:	230a      	movs	r3, #10
 8001ddc:	18fb      	adds	r3, r7, r3
 8001dde:	1c02      	adds	r2, r0, #0
 8001de0:	801a      	strh	r2, [r3, #0]
 8001de2:	2308      	movs	r3, #8
 8001de4:	18fb      	adds	r3, r7, r3
 8001de6:	1c0a      	adds	r2, r1, #0
 8001de8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2241      	movs	r2, #65	@ 0x41
 8001dee:	5c9b      	ldrb	r3, [r3, r2]
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2b20      	cmp	r3, #32
 8001df4:	d000      	beq.n	8001df8 <HAL_I2C_Master_Receive+0x2c>
 8001df6:	e0e8      	b.n	8001fca <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2240      	movs	r2, #64	@ 0x40
 8001dfc:	5c9b      	ldrb	r3, [r3, r2]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d101      	bne.n	8001e06 <HAL_I2C_Master_Receive+0x3a>
 8001e02:	2302      	movs	r3, #2
 8001e04:	e0e2      	b.n	8001fcc <HAL_I2C_Master_Receive+0x200>
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2240      	movs	r2, #64	@ 0x40
 8001e0a:	2101      	movs	r1, #1
 8001e0c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001e0e:	f7ff fabf 	bl	8001390 <HAL_GetTick>
 8001e12:	0003      	movs	r3, r0
 8001e14:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e16:	2380      	movs	r3, #128	@ 0x80
 8001e18:	0219      	lsls	r1, r3, #8
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	2319      	movs	r3, #25
 8001e22:	2201      	movs	r2, #1
 8001e24:	f001 fc6c 	bl	8003700 <I2C_WaitOnFlagUntilTimeout>
 8001e28:	1e03      	subs	r3, r0, #0
 8001e2a:	d001      	beq.n	8001e30 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e0cd      	b.n	8001fcc <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2241      	movs	r2, #65	@ 0x41
 8001e34:	2122      	movs	r1, #34	@ 0x22
 8001e36:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2242      	movs	r2, #66	@ 0x42
 8001e3c:	2110      	movs	r1, #16
 8001e3e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2200      	movs	r2, #0
 8001e44:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2208      	movs	r2, #8
 8001e50:	18ba      	adds	r2, r7, r2
 8001e52:	8812      	ldrh	r2, [r2, #0]
 8001e54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	2bff      	cmp	r3, #255	@ 0xff
 8001e64:	d911      	bls.n	8001e8a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e70:	b2da      	uxtb	r2, r3
 8001e72:	2380      	movs	r3, #128	@ 0x80
 8001e74:	045c      	lsls	r4, r3, #17
 8001e76:	230a      	movs	r3, #10
 8001e78:	18fb      	adds	r3, r7, r3
 8001e7a:	8819      	ldrh	r1, [r3, #0]
 8001e7c:	68f8      	ldr	r0, [r7, #12]
 8001e7e:	4b55      	ldr	r3, [pc, #340]	@ (8001fd4 <HAL_I2C_Master_Receive+0x208>)
 8001e80:	9300      	str	r3, [sp, #0]
 8001e82:	0023      	movs	r3, r4
 8001e84:	f001 feb4 	bl	8003bf0 <I2C_TransferConfig>
 8001e88:	e076      	b.n	8001f78 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e98:	b2da      	uxtb	r2, r3
 8001e9a:	2380      	movs	r3, #128	@ 0x80
 8001e9c:	049c      	lsls	r4, r3, #18
 8001e9e:	230a      	movs	r3, #10
 8001ea0:	18fb      	adds	r3, r7, r3
 8001ea2:	8819      	ldrh	r1, [r3, #0]
 8001ea4:	68f8      	ldr	r0, [r7, #12]
 8001ea6:	4b4b      	ldr	r3, [pc, #300]	@ (8001fd4 <HAL_I2C_Master_Receive+0x208>)
 8001ea8:	9300      	str	r3, [sp, #0]
 8001eaa:	0023      	movs	r3, r4
 8001eac:	f001 fea0 	bl	8003bf0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001eb0:	e062      	b.n	8001f78 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001eb2:	697a      	ldr	r2, [r7, #20]
 8001eb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	0018      	movs	r0, r3
 8001eba:	f001 fd03 	bl	80038c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ebe:	1e03      	subs	r3, r0, #0
 8001ec0:	d001      	beq.n	8001ec6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e082      	b.n	8001fcc <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed0:	b2d2      	uxtb	r2, r2
 8001ed2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed8:	1c5a      	adds	r2, r3, #1
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	3b01      	subs	r3, #1
 8001ef2:	b29a      	uxth	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d03a      	beq.n	8001f78 <HAL_I2C_Master_Receive+0x1ac>
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d136      	bne.n	8001f78 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f0c:	68f8      	ldr	r0, [r7, #12]
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	0013      	movs	r3, r2
 8001f14:	2200      	movs	r2, #0
 8001f16:	2180      	movs	r1, #128	@ 0x80
 8001f18:	f001 fbf2 	bl	8003700 <I2C_WaitOnFlagUntilTimeout>
 8001f1c:	1e03      	subs	r3, r0, #0
 8001f1e:	d001      	beq.n	8001f24 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e053      	b.n	8001fcc <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	2bff      	cmp	r3, #255	@ 0xff
 8001f2c:	d911      	bls.n	8001f52 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	22ff      	movs	r2, #255	@ 0xff
 8001f32:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	2380      	movs	r3, #128	@ 0x80
 8001f3c:	045c      	lsls	r4, r3, #17
 8001f3e:	230a      	movs	r3, #10
 8001f40:	18fb      	adds	r3, r7, r3
 8001f42:	8819      	ldrh	r1, [r3, #0]
 8001f44:	68f8      	ldr	r0, [r7, #12]
 8001f46:	2300      	movs	r3, #0
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	0023      	movs	r3, r4
 8001f4c:	f001 fe50 	bl	8003bf0 <I2C_TransferConfig>
 8001f50:	e012      	b.n	8001f78 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f56:	b29a      	uxth	r2, r3
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f60:	b2da      	uxtb	r2, r3
 8001f62:	2380      	movs	r3, #128	@ 0x80
 8001f64:	049c      	lsls	r4, r3, #18
 8001f66:	230a      	movs	r3, #10
 8001f68:	18fb      	adds	r3, r7, r3
 8001f6a:	8819      	ldrh	r1, [r3, #0]
 8001f6c:	68f8      	ldr	r0, [r7, #12]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	0023      	movs	r3, r4
 8001f74:	f001 fe3c 	bl	8003bf0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d197      	bne.n	8001eb2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f82:	697a      	ldr	r2, [r7, #20]
 8001f84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	0018      	movs	r0, r3
 8001f8a:	f001 fc57 	bl	800383c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f8e:	1e03      	subs	r3, r0, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e01a      	b.n	8001fcc <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2220      	movs	r2, #32
 8001f9c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	685a      	ldr	r2, [r3, #4]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	490b      	ldr	r1, [pc, #44]	@ (8001fd8 <HAL_I2C_Master_Receive+0x20c>)
 8001faa:	400a      	ands	r2, r1
 8001fac:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2241      	movs	r2, #65	@ 0x41
 8001fb2:	2120      	movs	r1, #32
 8001fb4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2242      	movs	r2, #66	@ 0x42
 8001fba:	2100      	movs	r1, #0
 8001fbc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2240      	movs	r2, #64	@ 0x40
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	e000      	b.n	8001fcc <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8001fca:	2302      	movs	r3, #2
  }
}
 8001fcc:	0018      	movs	r0, r3
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	b007      	add	sp, #28
 8001fd2:	bd90      	pop	{r4, r7, pc}
 8001fd4:	80002400 	.word	0x80002400
 8001fd8:	fe00e800 	.word	0xfe00e800

08001fdc <HAL_I2C_Slave_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	1dbb      	adds	r3, r7, #6
 8001fe8:	801a      	strh	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2241      	movs	r2, #65	@ 0x41
 8001fee:	5c9b      	ldrb	r3, [r3, r2]
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b20      	cmp	r3, #32
 8001ff4:	d159      	bne.n	80020aa <HAL_I2C_Slave_Transmit_IT+0xce>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2240      	movs	r2, #64	@ 0x40
 8001ffa:	5c9b      	ldrb	r3, [r3, r2]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d101      	bne.n	8002004 <HAL_I2C_Slave_Transmit_IT+0x28>
 8002000:	2302      	movs	r3, #2
 8002002:	e053      	b.n	80020ac <HAL_I2C_Slave_Transmit_IT+0xd0>
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2240      	movs	r2, #64	@ 0x40
 8002008:	2101      	movs	r1, #1
 800200a:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2241      	movs	r2, #65	@ 0x41
 8002010:	2121      	movs	r1, #33	@ 0x21
 8002012:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2242      	movs	r2, #66	@ 0x42
 8002018:	2120      	movs	r1, #32
 800201a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2200      	movs	r2, #0
 8002020:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4921      	ldr	r1, [pc, #132]	@ (80020b4 <HAL_I2C_Slave_Transmit_IT+0xd8>)
 800202e:	400a      	ands	r2, r1
 8002030:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	68ba      	ldr	r2, [r7, #8]
 8002036:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	1dba      	adds	r2, r7, #6
 800203c:	8812      	ldrh	r2, [r2, #0]
 800203e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002044:	b29a      	uxth	r2, r3
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	4a1a      	ldr	r2, [pc, #104]	@ (80020b8 <HAL_I2C_Slave_Transmit_IT+0xdc>)
 800204e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	4a1a      	ldr	r2, [pc, #104]	@ (80020bc <HAL_I2C_Slave_Transmit_IT+0xe0>)
 8002054:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Preload TX data if no stretch enable */
    if (hi2c->Init.NoStretchMode == I2C_NOSTRETCH_ENABLE)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6a1a      	ldr	r2, [r3, #32]
 800205a:	2380      	movs	r3, #128	@ 0x80
 800205c:	029b      	lsls	r3, r3, #10
 800205e:	429a      	cmp	r2, r3
 8002060:	d117      	bne.n	8002092 <HAL_I2C_Slave_Transmit_IT+0xb6>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002066:	781a      	ldrb	r2, [r3, #0]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002072:	1c5a      	adds	r2, r3, #1
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800207c:	b29b      	uxth	r3, r3
 800207e:	3b01      	subs	r3, #1
 8002080:	b29a      	uxth	r2, r3
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800208a:	3b01      	subs	r3, #1
 800208c:	b29a      	uxth	r2, r3
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2240      	movs	r2, #64	@ 0x40
 8002096:	2100      	movs	r1, #0
 8002098:	5499      	strb	r1, [r3, r2]

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 800209a:	4a09      	ldr	r2, [pc, #36]	@ (80020c0 <HAL_I2C_Slave_Transmit_IT+0xe4>)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	0011      	movs	r1, r2
 80020a0:	0018      	movs	r0, r3
 80020a2:	f001 fddf 	bl	8003c64 <I2C_Enable_IRQ>

    return HAL_OK;
 80020a6:	2300      	movs	r3, #0
 80020a8:	e000      	b.n	80020ac <HAL_I2C_Slave_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 80020aa:	2302      	movs	r3, #2
  }
}
 80020ac:	0018      	movs	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	b004      	add	sp, #16
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	ffff7fff 	.word	0xffff7fff
 80020b8:	ffff0000 	.word	0xffff0000
 80020bc:	08002311 	.word	0x08002311
 80020c0:	00008001 	.word	0x00008001

080020c4 <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	1dbb      	adds	r3, r7, #6
 80020d0:	801a      	strh	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2241      	movs	r2, #65	@ 0x41
 80020d6:	5c9b      	ldrb	r3, [r3, r2]
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b20      	cmp	r3, #32
 80020dc:	d13b      	bne.n	8002156 <HAL_I2C_Slave_Receive_IT+0x92>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2240      	movs	r2, #64	@ 0x40
 80020e2:	5c9b      	ldrb	r3, [r3, r2]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_I2C_Slave_Receive_IT+0x28>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e035      	b.n	8002158 <HAL_I2C_Slave_Receive_IT+0x94>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2240      	movs	r2, #64	@ 0x40
 80020f0:	2101      	movs	r1, #1
 80020f2:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2241      	movs	r2, #65	@ 0x41
 80020f8:	2122      	movs	r1, #34	@ 0x22
 80020fa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2242      	movs	r2, #66	@ 0x42
 8002100:	2120      	movs	r1, #32
 8002102:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2200      	movs	r2, #0
 8002108:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4912      	ldr	r1, [pc, #72]	@ (8002160 <HAL_I2C_Slave_Receive_IT+0x9c>)
 8002116:	400a      	ands	r2, r1
 8002118:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	68ba      	ldr	r2, [r7, #8]
 800211e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	1dba      	adds	r2, r7, #6
 8002124:	8812      	ldrh	r2, [r2, #0]
 8002126:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800212c:	b29a      	uxth	r2, r3
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	4a0b      	ldr	r2, [pc, #44]	@ (8002164 <HAL_I2C_Slave_Receive_IT+0xa0>)
 8002136:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	4a0b      	ldr	r2, [pc, #44]	@ (8002168 <HAL_I2C_Slave_Receive_IT+0xa4>)
 800213c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2240      	movs	r2, #64	@ 0x40
 8002142:	2100      	movs	r1, #0
 8002144:	5499      	strb	r1, [r3, r2]

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8002146:	4a09      	ldr	r2, [pc, #36]	@ (800216c <HAL_I2C_Slave_Receive_IT+0xa8>)
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	0011      	movs	r1, r2
 800214c:	0018      	movs	r0, r3
 800214e:	f001 fd89 	bl	8003c64 <I2C_Enable_IRQ>

    return HAL_OK;
 8002152:	2300      	movs	r3, #0
 8002154:	e000      	b.n	8002158 <HAL_I2C_Slave_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002156:	2302      	movs	r3, #2
  }
}
 8002158:	0018      	movs	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	b004      	add	sp, #16
 800215e:	bd80      	pop	{r7, pc}
 8002160:	ffff7fff 	.word	0xffff7fff
 8002164:	ffff0000 	.word	0xffff0000
 8002168:	08002311 	.word	0x08002311
 800216c:	00008002 	.word	0x00008002

08002170 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2241      	movs	r2, #65	@ 0x41
 800217c:	5c9b      	ldrb	r3, [r3, r2]
 800217e:	b2db      	uxtb	r3, r3
 8002180:	2b20      	cmp	r3, #32
 8002182:	d10f      	bne.n	80021a4 <HAL_I2C_EnableListen_IT+0x34>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2241      	movs	r2, #65	@ 0x41
 8002188:	2128      	movs	r1, #40	@ 0x28
 800218a:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR = I2C_Slave_ISR_IT;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4a08      	ldr	r2, [pc, #32]	@ (80021b0 <HAL_I2C_EnableListen_IT+0x40>)
 8002190:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002192:	2380      	movs	r3, #128	@ 0x80
 8002194:	021a      	lsls	r2, r3, #8
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	0011      	movs	r1, r2
 800219a:	0018      	movs	r0, r3
 800219c:	f001 fd62 	bl	8003c64 <I2C_Enable_IRQ>

    return HAL_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	e000      	b.n	80021a6 <HAL_I2C_EnableListen_IT+0x36>
  }
  else
  {
    return HAL_BUSY;
 80021a4:	2302      	movs	r3, #2
  }
}
 80021a6:	0018      	movs	r0, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b002      	add	sp, #8
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	46c0      	nop			@ (mov r8, r8)
 80021b0:	08002311 	.word	0x08002311

080021b4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d005      	beq.n	80021e0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021d8:	68ba      	ldr	r2, [r7, #8]
 80021da:	68f9      	ldr	r1, [r7, #12]
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	4798      	blx	r3
  }
}
 80021e0:	46c0      	nop			@ (mov r8, r8)
 80021e2:	46bd      	mov	sp, r7
 80021e4:	b004      	add	sp, #16
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	0a1b      	lsrs	r3, r3, #8
 8002204:	001a      	movs	r2, r3
 8002206:	2301      	movs	r3, #1
 8002208:	4013      	ands	r3, r2
 800220a:	d010      	beq.n	800222e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	09db      	lsrs	r3, r3, #7
 8002210:	001a      	movs	r2, r3
 8002212:	2301      	movs	r3, #1
 8002214:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002216:	d00a      	beq.n	800222e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221c:	2201      	movs	r2, #1
 800221e:	431a      	orrs	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2280      	movs	r2, #128	@ 0x80
 800222a:	0052      	lsls	r2, r2, #1
 800222c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	0a9b      	lsrs	r3, r3, #10
 8002232:	001a      	movs	r2, r3
 8002234:	2301      	movs	r3, #1
 8002236:	4013      	ands	r3, r2
 8002238:	d010      	beq.n	800225c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	09db      	lsrs	r3, r3, #7
 800223e:	001a      	movs	r2, r3
 8002240:	2301      	movs	r3, #1
 8002242:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002244:	d00a      	beq.n	800225c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224a:	2208      	movs	r2, #8
 800224c:	431a      	orrs	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2280      	movs	r2, #128	@ 0x80
 8002258:	00d2      	lsls	r2, r2, #3
 800225a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	0a5b      	lsrs	r3, r3, #9
 8002260:	001a      	movs	r2, r3
 8002262:	2301      	movs	r3, #1
 8002264:	4013      	ands	r3, r2
 8002266:	d010      	beq.n	800228a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	09db      	lsrs	r3, r3, #7
 800226c:	001a      	movs	r2, r3
 800226e:	2301      	movs	r3, #1
 8002270:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002272:	d00a      	beq.n	800228a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002278:	2202      	movs	r2, #2
 800227a:	431a      	orrs	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2280      	movs	r2, #128	@ 0x80
 8002286:	0092      	lsls	r2, r2, #2
 8002288:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	220b      	movs	r2, #11
 8002294:	4013      	ands	r3, r2
 8002296:	d005      	beq.n	80022a4 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8002298:	68fa      	ldr	r2, [r7, #12]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	0011      	movs	r1, r2
 800229e:	0018      	movs	r0, r3
 80022a0:	f001 f8c2 	bl	8003428 <I2C_ITError>
  }
}
 80022a4:	46c0      	nop			@ (mov r8, r8)
 80022a6:	46bd      	mov	sp, r7
 80022a8:	b006      	add	sp, #24
 80022aa:	bd80      	pop	{r7, pc}

080022ac <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80022b4:	46c0      	nop			@ (mov r8, r8)
 80022b6:	46bd      	mov	sp, r7
 80022b8:	b002      	add	sp, #8
 80022ba:	bd80      	pop	{r7, pc}

080022bc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80022c4:	46c0      	nop			@ (mov r8, r8)
 80022c6:	46bd      	mov	sp, r7
 80022c8:	b002      	add	sp, #8
 80022ca:	bd80      	pop	{r7, pc}

080022cc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80022d4:	46c0      	nop			@ (mov r8, r8)
 80022d6:	46bd      	mov	sp, r7
 80022d8:	b002      	add	sp, #8
 80022da:	bd80      	pop	{r7, pc}

080022dc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80022e4:	46c0      	nop			@ (mov r8, r8)
 80022e6:	46bd      	mov	sp, r7
 80022e8:	b002      	add	sp, #8
 80022ea:	bd80      	pop	{r7, pc}

080022ec <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80022f4:	46c0      	nop			@ (mov r8, r8)
 80022f6:	46bd      	mov	sp, r7
 80022f8:	b002      	add	sp, #8
 80022fa:	bd80      	pop	{r7, pc}

080022fc <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8002308:	0018      	movs	r0, r3
 800230a:	46bd      	mov	sp, r7
 800230c:	b002      	add	sp, #8
 800230e:	bd80      	pop	{r7, pc}

08002310 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002320:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2240      	movs	r2, #64	@ 0x40
 800232a:	5c9b      	ldrb	r3, [r3, r2]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d101      	bne.n	8002334 <I2C_Slave_ISR_IT+0x24>
 8002330:	2302      	movs	r3, #2
 8002332:	e0fb      	b.n	800252c <I2C_Slave_ISR_IT+0x21c>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2240      	movs	r2, #64	@ 0x40
 8002338:	2101      	movs	r1, #1
 800233a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	095b      	lsrs	r3, r3, #5
 8002340:	001a      	movs	r2, r3
 8002342:	2301      	movs	r3, #1
 8002344:	4013      	ands	r3, r2
 8002346:	d00c      	beq.n	8002362 <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	095b      	lsrs	r3, r3, #5
 800234c:	001a      	movs	r2, r3
 800234e:	2301      	movs	r3, #1
 8002350:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002352:	d006      	beq.n	8002362 <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	0011      	movs	r1, r2
 800235a:	0018      	movs	r0, r3
 800235c:	f000 fe7a 	bl	8003054 <I2C_ITSlaveCplt>
 8002360:	e0df      	b.n	8002522 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	091b      	lsrs	r3, r3, #4
 8002366:	001a      	movs	r2, r3
 8002368:	2301      	movs	r3, #1
 800236a:	4013      	ands	r3, r2
 800236c:	d054      	beq.n	8002418 <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	091b      	lsrs	r3, r3, #4
 8002372:	001a      	movs	r2, r3
 8002374:	2301      	movs	r3, #1
 8002376:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002378:	d04e      	beq.n	8002418 <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800237e:	b29b      	uxth	r3, r3
 8002380:	2b00      	cmp	r3, #0
 8002382:	d12d      	bne.n	80023e0 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2241      	movs	r2, #65	@ 0x41
 8002388:	5c9b      	ldrb	r3, [r3, r2]
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b28      	cmp	r3, #40	@ 0x28
 800238e:	d10b      	bne.n	80023a8 <I2C_Slave_ISR_IT+0x98>
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	2380      	movs	r3, #128	@ 0x80
 8002394:	049b      	lsls	r3, r3, #18
 8002396:	429a      	cmp	r2, r3
 8002398:	d106      	bne.n	80023a8 <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	0011      	movs	r1, r2
 80023a0:	0018      	movs	r0, r3
 80023a2:	f000 ffe7 	bl	8003374 <I2C_ITListenCplt>
 80023a6:	e036      	b.n	8002416 <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2241      	movs	r2, #65	@ 0x41
 80023ac:	5c9b      	ldrb	r3, [r3, r2]
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	2b29      	cmp	r3, #41	@ 0x29
 80023b2:	d110      	bne.n	80023d6 <I2C_Slave_ISR_IT+0xc6>
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	4a5f      	ldr	r2, [pc, #380]	@ (8002534 <I2C_Slave_ISR_IT+0x224>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d00c      	beq.n	80023d6 <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2210      	movs	r2, #16
 80023c2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	0018      	movs	r0, r3
 80023c8:	f001 f959 	bl	800367e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	0018      	movs	r0, r3
 80023d0:	f000 fd08 	bl	8002de4 <I2C_ITSlaveSeqCplt>
 80023d4:	e01f      	b.n	8002416 <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2210      	movs	r2, #16
 80023dc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80023de:	e09d      	b.n	800251c <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2210      	movs	r2, #16
 80023e6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ec:	2204      	movs	r2, #4
 80023ee:	431a      	orrs	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d005      	beq.n	8002406 <I2C_Slave_ISR_IT+0xf6>
 80023fa:	697a      	ldr	r2, [r7, #20]
 80023fc:	2380      	movs	r3, #128	@ 0x80
 80023fe:	045b      	lsls	r3, r3, #17
 8002400:	429a      	cmp	r2, r3
 8002402:	d000      	beq.n	8002406 <I2C_Slave_ISR_IT+0xf6>
 8002404:	e08a      	b.n	800251c <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	0011      	movs	r1, r2
 800240e:	0018      	movs	r0, r3
 8002410:	f001 f80a 	bl	8003428 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002414:	e082      	b.n	800251c <I2C_Slave_ISR_IT+0x20c>
 8002416:	e081      	b.n	800251c <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	089b      	lsrs	r3, r3, #2
 800241c:	001a      	movs	r2, r3
 800241e:	2301      	movs	r3, #1
 8002420:	4013      	ands	r3, r2
 8002422:	d031      	beq.n	8002488 <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	089b      	lsrs	r3, r3, #2
 8002428:	001a      	movs	r2, r3
 800242a:	2301      	movs	r3, #1
 800242c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800242e:	d02b      	beq.n	8002488 <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002434:	b29b      	uxth	r3, r3
 8002436:	2b00      	cmp	r3, #0
 8002438:	d018      	beq.n	800246c <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002444:	b2d2      	uxtb	r2, r2
 8002446:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244c:	1c5a      	adds	r2, r3, #1
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002456:	3b01      	subs	r3, #1
 8002458:	b29a      	uxth	r2, r3
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002462:	b29b      	uxth	r3, r3
 8002464:	3b01      	subs	r3, #1
 8002466:	b29a      	uxth	r2, r3
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002470:	b29b      	uxth	r3, r3
 8002472:	2b00      	cmp	r3, #0
 8002474:	d154      	bne.n	8002520 <I2C_Slave_ISR_IT+0x210>
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	4a2e      	ldr	r2, [pc, #184]	@ (8002534 <I2C_Slave_ISR_IT+0x224>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d050      	beq.n	8002520 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	0018      	movs	r0, r3
 8002482:	f000 fcaf 	bl	8002de4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002486:	e04b      	b.n	8002520 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	08db      	lsrs	r3, r3, #3
 800248c:	001a      	movs	r2, r3
 800248e:	2301      	movs	r3, #1
 8002490:	4013      	ands	r3, r2
 8002492:	d00c      	beq.n	80024ae <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	08db      	lsrs	r3, r3, #3
 8002498:	001a      	movs	r2, r3
 800249a:	2301      	movs	r3, #1
 800249c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800249e:	d006      	beq.n	80024ae <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	0011      	movs	r1, r2
 80024a6:	0018      	movs	r0, r3
 80024a8:	f000 fbb6 	bl	8002c18 <I2C_ITAddrCplt>
 80024ac:	e039      	b.n	8002522 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	085b      	lsrs	r3, r3, #1
 80024b2:	001a      	movs	r2, r3
 80024b4:	2301      	movs	r3, #1
 80024b6:	4013      	ands	r3, r2
 80024b8:	d033      	beq.n	8002522 <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	085b      	lsrs	r3, r3, #1
 80024be:	001a      	movs	r2, r3
 80024c0:	2301      	movs	r3, #1
 80024c2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80024c4:	d02d      	beq.n	8002522 <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d018      	beq.n	8002502 <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d4:	781a      	ldrb	r2, [r3, #0]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e0:	1c5a      	adds	r2, r3, #1
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	3b01      	subs	r3, #1
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024f8:	3b01      	subs	r3, #1
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002500:	e00f      	b.n	8002522 <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	2380      	movs	r3, #128	@ 0x80
 8002506:	045b      	lsls	r3, r3, #17
 8002508:	429a      	cmp	r2, r3
 800250a:	d002      	beq.n	8002512 <I2C_Slave_ISR_IT+0x202>
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d107      	bne.n	8002522 <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	0018      	movs	r0, r3
 8002516:	f000 fc65 	bl	8002de4 <I2C_ITSlaveSeqCplt>
 800251a:	e002      	b.n	8002522 <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 800251c:	46c0      	nop			@ (mov r8, r8)
 800251e:	e000      	b.n	8002522 <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 8002520:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2240      	movs	r2, #64	@ 0x40
 8002526:	2100      	movs	r1, #0
 8002528:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	0018      	movs	r0, r3
 800252e:	46bd      	mov	sp, r7
 8002530:	b006      	add	sp, #24
 8002532:	bd80      	pop	{r7, pc}
 8002534:	ffff0000 	.word	0xffff0000

08002538 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8002538:	b590      	push	{r4, r7, lr}
 800253a:	b089      	sub	sp, #36	@ 0x24
 800253c:	af02      	add	r7, sp, #8
 800253e:	60f8      	str	r0, [r7, #12]
 8002540:	60b9      	str	r1, [r7, #8]
 8002542:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2240      	movs	r2, #64	@ 0x40
 8002548:	5c9b      	ldrb	r3, [r3, r2]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d101      	bne.n	8002552 <I2C_Master_ISR_DMA+0x1a>
 800254e:	2302      	movs	r3, #2
 8002550:	e105      	b.n	800275e <I2C_Master_ISR_DMA+0x226>
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2240      	movs	r2, #64	@ 0x40
 8002556:	2101      	movs	r1, #1
 8002558:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	091b      	lsrs	r3, r3, #4
 800255e:	001a      	movs	r2, r3
 8002560:	2301      	movs	r3, #1
 8002562:	4013      	ands	r3, r2
 8002564:	d019      	beq.n	800259a <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	091b      	lsrs	r3, r3, #4
 800256a:	001a      	movs	r2, r3
 800256c:	2301      	movs	r3, #1
 800256e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002570:	d013      	beq.n	800259a <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2210      	movs	r2, #16
 8002578:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257e:	2204      	movs	r2, #4
 8002580:	431a      	orrs	r2, r3
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2120      	movs	r1, #32
 800258a:	0018      	movs	r0, r3
 800258c:	f001 fb6a 	bl	8003c64 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	0018      	movs	r0, r3
 8002594:	f001 f873 	bl	800367e <I2C_Flush_TXDR>
 8002598:	e0dc      	b.n	8002754 <I2C_Master_ISR_DMA+0x21c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	09db      	lsrs	r3, r3, #7
 800259e:	001a      	movs	r2, r3
 80025a0:	2301      	movs	r3, #1
 80025a2:	4013      	ands	r3, r2
 80025a4:	d100      	bne.n	80025a8 <I2C_Master_ISR_DMA+0x70>
 80025a6:	e08c      	b.n	80026c2 <I2C_Master_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	099b      	lsrs	r3, r3, #6
 80025ac:	001a      	movs	r2, r3
 80025ae:	2301      	movs	r3, #1
 80025b0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80025b2:	d100      	bne.n	80025b6 <I2C_Master_ISR_DMA+0x7e>
 80025b4:	e085      	b.n	80026c2 <I2C_Master_ISR_DMA+0x18a>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2140      	movs	r1, #64	@ 0x40
 80025c2:	438a      	bics	r2, r1
 80025c4:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d063      	beq.n	8002698 <I2C_Master_ISR_DMA+0x160>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	2312      	movs	r3, #18
 80025da:	18fb      	adds	r3, r7, r3
 80025dc:	0592      	lsls	r2, r2, #22
 80025de:	0d92      	lsrs	r2, r2, #22
 80025e0:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	2bff      	cmp	r3, #255	@ 0xff
 80025ea:	d914      	bls.n	8002616 <I2C_Master_ISR_DMA+0xde>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	0c1b      	lsrs	r3, r3, #16
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2201      	movs	r2, #1
 80025f8:	4013      	ands	r3, r2
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d103      	bne.n	8002608 <I2C_Master_ISR_DMA+0xd0>
        {
          hi2c->XferSize = 1U;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2201      	movs	r2, #1
 8002604:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002606:	e002      	b.n	800260e <I2C_Master_ISR_DMA+0xd6>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	22ff      	movs	r2, #255	@ 0xff
 800260c:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 800260e:	2380      	movs	r3, #128	@ 0x80
 8002610:	045b      	lsls	r3, r3, #17
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	e010      	b.n	8002638 <I2C_Master_ISR_DMA+0x100>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800261a:	b29a      	uxth	r2, r3
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002624:	4a50      	ldr	r2, [pc, #320]	@ (8002768 <I2C_Master_ISR_DMA+0x230>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d003      	beq.n	8002632 <I2C_Master_ISR_DMA+0xfa>
        {
          xfermode = hi2c->XferOptions;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800262e:	617b      	str	r3, [r7, #20]
 8002630:	e002      	b.n	8002638 <I2C_Master_ISR_DMA+0x100>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8002632:	2380      	movs	r3, #128	@ 0x80
 8002634:	049b      	lsls	r3, r3, #18
 8002636:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800263c:	b2da      	uxtb	r2, r3
 800263e:	697c      	ldr	r4, [r7, #20]
 8002640:	2312      	movs	r3, #18
 8002642:	18fb      	adds	r3, r7, r3
 8002644:	8819      	ldrh	r1, [r3, #0]
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	2300      	movs	r3, #0
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	0023      	movs	r3, r4
 800264e:	f001 facf 	bl	8003bf0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002656:	b29a      	uxth	r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2241      	movs	r2, #65	@ 0x41
 8002668:	5c9b      	ldrb	r3, [r3, r2]
 800266a:	b2db      	uxtb	r3, r3
 800266c:	2b22      	cmp	r3, #34	@ 0x22
 800266e:	d109      	bne.n	8002684 <I2C_Master_ISR_DMA+0x14c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2180      	movs	r1, #128	@ 0x80
 800267c:	0209      	lsls	r1, r1, #8
 800267e:	430a      	orrs	r2, r1
 8002680:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002682:	e067      	b.n	8002754 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	2180      	movs	r1, #128	@ 0x80
 8002690:	01c9      	lsls	r1, r1, #7
 8002692:	430a      	orrs	r2, r1
 8002694:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002696:	e05d      	b.n	8002754 <I2C_Master_ISR_DMA+0x21c>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	2380      	movs	r3, #128	@ 0x80
 80026a0:	049b      	lsls	r3, r3, #18
 80026a2:	401a      	ands	r2, r3
 80026a4:	2380      	movs	r3, #128	@ 0x80
 80026a6:	049b      	lsls	r3, r3, #18
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d004      	beq.n	80026b6 <I2C_Master_ISR_DMA+0x17e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	0018      	movs	r0, r3
 80026b0:	f000 fb56 	bl	8002d60 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80026b4:	e04e      	b.n	8002754 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2140      	movs	r1, #64	@ 0x40
 80026ba:	0018      	movs	r0, r3
 80026bc:	f000 feb4 	bl	8003428 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80026c0:	e048      	b.n	8002754 <I2C_Master_ISR_DMA+0x21c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	099b      	lsrs	r3, r3, #6
 80026c6:	001a      	movs	r2, r3
 80026c8:	2301      	movs	r3, #1
 80026ca:	4013      	ands	r3, r2
 80026cc:	d02e      	beq.n	800272c <I2C_Master_ISR_DMA+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	099b      	lsrs	r3, r3, #6
 80026d2:	001a      	movs	r2, r3
 80026d4:	2301      	movs	r3, #1
 80026d6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80026d8:	d028      	beq.n	800272c <I2C_Master_ISR_DMA+0x1f4>
  {
    if (hi2c->XferCount == 0U)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026de:	b29b      	uxth	r3, r3
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d11d      	bne.n	8002720 <I2C_Master_ISR_DMA+0x1e8>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	685a      	ldr	r2, [r3, #4]
 80026ea:	2380      	movs	r3, #128	@ 0x80
 80026ec:	049b      	lsls	r3, r3, #18
 80026ee:	401a      	ands	r2, r3
 80026f0:	2380      	movs	r3, #128	@ 0x80
 80026f2:	049b      	lsls	r3, r3, #18
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d02c      	beq.n	8002752 <I2C_Master_ISR_DMA+0x21a>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fc:	4a1a      	ldr	r2, [pc, #104]	@ (8002768 <I2C_Master_ISR_DMA+0x230>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d109      	bne.n	8002716 <I2C_Master_ISR_DMA+0x1de>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	685a      	ldr	r2, [r3, #4]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2180      	movs	r1, #128	@ 0x80
 800270e:	01c9      	lsls	r1, r1, #7
 8002710:	430a      	orrs	r2, r1
 8002712:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002714:	e01d      	b.n	8002752 <I2C_Master_ISR_DMA+0x21a>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	0018      	movs	r0, r3
 800271a:	f000 fb21 	bl	8002d60 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800271e:	e018      	b.n	8002752 <I2C_Master_ISR_DMA+0x21a>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2140      	movs	r1, #64	@ 0x40
 8002724:	0018      	movs	r0, r3
 8002726:	f000 fe7f 	bl	8003428 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800272a:	e012      	b.n	8002752 <I2C_Master_ISR_DMA+0x21a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	095b      	lsrs	r3, r3, #5
 8002730:	001a      	movs	r2, r3
 8002732:	2301      	movs	r3, #1
 8002734:	4013      	ands	r3, r2
 8002736:	d00d      	beq.n	8002754 <I2C_Master_ISR_DMA+0x21c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	095b      	lsrs	r3, r3, #5
 800273c:	001a      	movs	r2, r3
 800273e:	2301      	movs	r3, #1
 8002740:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002742:	d007      	beq.n	8002754 <I2C_Master_ISR_DMA+0x21c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002744:	68ba      	ldr	r2, [r7, #8]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	0011      	movs	r1, r2
 800274a:	0018      	movs	r0, r3
 800274c:	f000 fbb0 	bl	8002eb0 <I2C_ITMasterCplt>
 8002750:	e000      	b.n	8002754 <I2C_Master_ISR_DMA+0x21c>
    if (hi2c->XferCount == 0U)
 8002752:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2240      	movs	r2, #64	@ 0x40
 8002758:	2100      	movs	r1, #0
 800275a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	0018      	movs	r0, r3
 8002760:	46bd      	mov	sp, r7
 8002762:	b007      	add	sp, #28
 8002764:	bd90      	pop	{r4, r7, pc}
 8002766:	46c0      	nop			@ (mov r8, r8)
 8002768:	ffff0000 	.word	0xffff0000

0800276c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800276c:	b590      	push	{r4, r7, lr}
 800276e:	b089      	sub	sp, #36	@ 0x24
 8002770:	af02      	add	r7, sp, #8
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002778:	4ba9      	ldr	r3, [pc, #676]	@ (8002a20 <I2C_Mem_ISR_DMA+0x2b4>)
 800277a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2240      	movs	r2, #64	@ 0x40
 8002780:	5c9b      	ldrb	r3, [r3, r2]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d101      	bne.n	800278a <I2C_Mem_ISR_DMA+0x1e>
 8002786:	2302      	movs	r3, #2
 8002788:	e146      	b.n	8002a18 <I2C_Mem_ISR_DMA+0x2ac>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2240      	movs	r2, #64	@ 0x40
 800278e:	2101      	movs	r1, #1
 8002790:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	091b      	lsrs	r3, r3, #4
 8002796:	001a      	movs	r2, r3
 8002798:	2301      	movs	r3, #1
 800279a:	4013      	ands	r3, r2
 800279c:	d019      	beq.n	80027d2 <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	091b      	lsrs	r3, r3, #4
 80027a2:	001a      	movs	r2, r3
 80027a4:	2301      	movs	r3, #1
 80027a6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80027a8:	d013      	beq.n	80027d2 <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2210      	movs	r2, #16
 80027b0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b6:	2204      	movs	r2, #4
 80027b8:	431a      	orrs	r2, r3
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2120      	movs	r1, #32
 80027c2:	0018      	movs	r0, r3
 80027c4:	f001 fa4e 	bl	8003c64 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	0018      	movs	r0, r3
 80027cc:	f000 ff57 	bl	800367e <I2C_Flush_TXDR>
 80027d0:	e11d      	b.n	8002a0e <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	085b      	lsrs	r3, r3, #1
 80027d6:	001a      	movs	r2, r3
 80027d8:	2301      	movs	r3, #1
 80027da:	4013      	ands	r3, r2
 80027dc:	d00f      	beq.n	80027fe <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	085b      	lsrs	r3, r3, #1
 80027e2:	001a      	movs	r2, r3
 80027e4:	2301      	movs	r3, #1
 80027e6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80027e8:	d009      	beq.n	80027fe <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80027f2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2201      	movs	r2, #1
 80027f8:	4252      	negs	r2, r2
 80027fa:	651a      	str	r2, [r3, #80]	@ 0x50
 80027fc:	e107      	b.n	8002a0e <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	09db      	lsrs	r3, r3, #7
 8002802:	001a      	movs	r2, r3
 8002804:	2301      	movs	r3, #1
 8002806:	4013      	ands	r3, r2
 8002808:	d100      	bne.n	800280c <I2C_Mem_ISR_DMA+0xa0>
 800280a:	e074      	b.n	80028f6 <I2C_Mem_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	099b      	lsrs	r3, r3, #6
 8002810:	001a      	movs	r2, r3
 8002812:	2301      	movs	r3, #1
 8002814:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002816:	d100      	bne.n	800281a <I2C_Mem_ISR_DMA+0xae>
 8002818:	e06d      	b.n	80028f6 <I2C_Mem_ISR_DMA+0x18a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2101      	movs	r1, #1
 800281e:	0018      	movs	r0, r3
 8002820:	f001 faaa 	bl	8003d78 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2110      	movs	r1, #16
 8002828:	0018      	movs	r0, r3
 800282a:	f001 fa1b 	bl	8003c64 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002832:	b29b      	uxth	r3, r3
 8002834:	2b00      	cmp	r3, #0
 8002836:	d058      	beq.n	80028ea <I2C_Mem_ISR_DMA+0x17e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800283c:	b29b      	uxth	r3, r3
 800283e:	2bff      	cmp	r3, #255	@ 0xff
 8002840:	d91e      	bls.n	8002880 <I2C_Mem_ISR_DMA+0x114>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	0c1b      	lsrs	r3, r3, #16
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2201      	movs	r2, #1
 800284e:	4013      	ands	r3, r2
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b01      	cmp	r3, #1
 8002854:	d103      	bne.n	800285e <I2C_Mem_ISR_DMA+0xf2>
        {
          hi2c->XferSize = 1U;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2201      	movs	r2, #1
 800285a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800285c:	e002      	b.n	8002864 <I2C_Mem_ISR_DMA+0xf8>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	22ff      	movs	r2, #255	@ 0xff
 8002862:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002868:	b299      	uxth	r1, r3
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800286e:	b2da      	uxtb	r2, r3
 8002870:	2380      	movs	r3, #128	@ 0x80
 8002872:	045b      	lsls	r3, r3, #17
 8002874:	68f8      	ldr	r0, [r7, #12]
 8002876:	2400      	movs	r4, #0
 8002878:	9400      	str	r4, [sp, #0]
 800287a:	f001 f9b9 	bl	8003bf0 <I2C_TransferConfig>
 800287e:	e011      	b.n	80028a4 <I2C_Mem_ISR_DMA+0x138>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002884:	b29a      	uxth	r2, r3
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800288e:	b299      	uxth	r1, r3
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002894:	b2da      	uxtb	r2, r3
 8002896:	2380      	movs	r3, #128	@ 0x80
 8002898:	049b      	lsls	r3, r3, #18
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	2400      	movs	r4, #0
 800289e:	9400      	str	r4, [sp, #0]
 80028a0:	f001 f9a6 	bl	8003bf0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	b29a      	uxth	r2, r3
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2241      	movs	r2, #65	@ 0x41
 80028ba:	5c9b      	ldrb	r3, [r3, r2]
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b22      	cmp	r3, #34	@ 0x22
 80028c0:	d109      	bne.n	80028d6 <I2C_Mem_ISR_DMA+0x16a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2180      	movs	r1, #128	@ 0x80
 80028ce:	0209      	lsls	r1, r1, #8
 80028d0:	430a      	orrs	r2, r1
 80028d2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80028d4:	e09b      	b.n	8002a0e <I2C_Mem_ISR_DMA+0x2a2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2180      	movs	r1, #128	@ 0x80
 80028e2:	01c9      	lsls	r1, r1, #7
 80028e4:	430a      	orrs	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80028e8:	e091      	b.n	8002a0e <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2140      	movs	r1, #64	@ 0x40
 80028ee:	0018      	movs	r0, r3
 80028f0:	f000 fd9a 	bl	8003428 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80028f4:	e08b      	b.n	8002a0e <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	099b      	lsrs	r3, r3, #6
 80028fa:	001a      	movs	r2, r3
 80028fc:	2301      	movs	r3, #1
 80028fe:	4013      	ands	r3, r2
 8002900:	d100      	bne.n	8002904 <I2C_Mem_ISR_DMA+0x198>
 8002902:	e072      	b.n	80029ea <I2C_Mem_ISR_DMA+0x27e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	099b      	lsrs	r3, r3, #6
 8002908:	001a      	movs	r2, r3
 800290a:	2301      	movs	r3, #1
 800290c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800290e:	d06c      	beq.n	80029ea <I2C_Mem_ISR_DMA+0x27e>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2101      	movs	r1, #1
 8002914:	0018      	movs	r0, r3
 8002916:	f001 fa2f 	bl	8003d78 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2110      	movs	r1, #16
 800291e:	0018      	movs	r0, r3
 8002920:	f001 f9a0 	bl	8003c64 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2241      	movs	r2, #65	@ 0x41
 8002928:	5c9b      	ldrb	r3, [r3, r2]
 800292a:	b2db      	uxtb	r3, r3
 800292c:	2b22      	cmp	r3, #34	@ 0x22
 800292e:	d101      	bne.n	8002934 <I2C_Mem_ISR_DMA+0x1c8>
    {
      direction = I2C_GENERATE_START_READ;
 8002930:	4b3c      	ldr	r3, [pc, #240]	@ (8002a24 <I2C_Mem_ISR_DMA+0x2b8>)
 8002932:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002938:	b29b      	uxth	r3, r3
 800293a:	2bff      	cmp	r3, #255	@ 0xff
 800293c:	d91f      	bls.n	800297e <I2C_Mem_ISR_DMA+0x212>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	0c1b      	lsrs	r3, r3, #16
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2201      	movs	r2, #1
 800294a:	4013      	ands	r3, r2
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b01      	cmp	r3, #1
 8002950:	d103      	bne.n	800295a <I2C_Mem_ISR_DMA+0x1ee>
      {
        hi2c->XferSize = 1U;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2201      	movs	r2, #1
 8002956:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002958:	e002      	b.n	8002960 <I2C_Mem_ISR_DMA+0x1f4>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	22ff      	movs	r2, #255	@ 0xff
 800295e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002964:	b299      	uxth	r1, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800296a:	b2da      	uxtb	r2, r3
 800296c:	2380      	movs	r3, #128	@ 0x80
 800296e:	045c      	lsls	r4, r3, #17
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	0023      	movs	r3, r4
 8002978:	f001 f93a 	bl	8003bf0 <I2C_TransferConfig>
 800297c:	e012      	b.n	80029a4 <I2C_Mem_ISR_DMA+0x238>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002982:	b29a      	uxth	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800298c:	b299      	uxth	r1, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002992:	b2da      	uxtb	r2, r3
 8002994:	2380      	movs	r3, #128	@ 0x80
 8002996:	049c      	lsls	r4, r3, #18
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	0023      	movs	r3, r4
 80029a0:	f001 f926 	bl	8003bf0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	b29a      	uxth	r2, r3
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2241      	movs	r2, #65	@ 0x41
 80029ba:	5c9b      	ldrb	r3, [r3, r2]
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b22      	cmp	r3, #34	@ 0x22
 80029c0:	d109      	bne.n	80029d6 <I2C_Mem_ISR_DMA+0x26a>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2180      	movs	r1, #128	@ 0x80
 80029ce:	0209      	lsls	r1, r1, #8
 80029d0:	430a      	orrs	r2, r1
 80029d2:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80029d4:	e01b      	b.n	8002a0e <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2180      	movs	r1, #128	@ 0x80
 80029e2:	01c9      	lsls	r1, r1, #7
 80029e4:	430a      	orrs	r2, r1
 80029e6:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80029e8:	e011      	b.n	8002a0e <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	095b      	lsrs	r3, r3, #5
 80029ee:	001a      	movs	r2, r3
 80029f0:	2301      	movs	r3, #1
 80029f2:	4013      	ands	r3, r2
 80029f4:	d00b      	beq.n	8002a0e <I2C_Mem_ISR_DMA+0x2a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	095b      	lsrs	r3, r3, #5
 80029fa:	001a      	movs	r2, r3
 80029fc:	2301      	movs	r3, #1
 80029fe:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002a00:	d005      	beq.n	8002a0e <I2C_Mem_ISR_DMA+0x2a2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002a02:	68ba      	ldr	r2, [r7, #8]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	0011      	movs	r1, r2
 8002a08:	0018      	movs	r0, r3
 8002a0a:	f000 fa51 	bl	8002eb0 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2240      	movs	r2, #64	@ 0x40
 8002a12:	2100      	movs	r1, #0
 8002a14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	0018      	movs	r0, r3
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	b007      	add	sp, #28
 8002a1e:	bd90      	pop	{r4, r7, pc}
 8002a20:	80002000 	.word	0x80002000
 8002a24:	80002400 	.word	0x80002400

08002a28 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b088      	sub	sp, #32
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a38:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2240      	movs	r2, #64	@ 0x40
 8002a42:	5c9b      	ldrb	r3, [r3, r2]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d101      	bne.n	8002a4c <I2C_Slave_ISR_DMA+0x24>
 8002a48:	2302      	movs	r3, #2
 8002a4a:	e0de      	b.n	8002c0a <I2C_Slave_ISR_DMA+0x1e2>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2240      	movs	r2, #64	@ 0x40
 8002a50:	2101      	movs	r1, #1
 8002a52:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	095b      	lsrs	r3, r3, #5
 8002a58:	001a      	movs	r2, r3
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	d00c      	beq.n	8002a7a <I2C_Slave_ISR_DMA+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	095b      	lsrs	r3, r3, #5
 8002a64:	001a      	movs	r2, r3
 8002a66:	2301      	movs	r3, #1
 8002a68:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002a6a:	d006      	beq.n	8002a7a <I2C_Slave_ISR_DMA+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	0011      	movs	r1, r2
 8002a72:	0018      	movs	r0, r3
 8002a74:	f000 faee 	bl	8003054 <I2C_ITSlaveCplt>
 8002a78:	e0c2      	b.n	8002c00 <I2C_Slave_ISR_DMA+0x1d8>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	091b      	lsrs	r3, r3, #4
 8002a7e:	001a      	movs	r2, r3
 8002a80:	2301      	movs	r3, #1
 8002a82:	4013      	ands	r3, r2
 8002a84:	d100      	bne.n	8002a88 <I2C_Slave_ISR_DMA+0x60>
 8002a86:	e0a9      	b.n	8002bdc <I2C_Slave_ISR_DMA+0x1b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	091b      	lsrs	r3, r3, #4
 8002a8c:	001a      	movs	r2, r3
 8002a8e:	2301      	movs	r3, #1
 8002a90:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002a92:	d100      	bne.n	8002a96 <I2C_Slave_ISR_DMA+0x6e>
 8002a94:	e0a2      	b.n	8002bdc <I2C_Slave_ISR_DMA+0x1b4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	0b9b      	lsrs	r3, r3, #14
 8002a9a:	001a      	movs	r2, r3
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	d106      	bne.n	8002ab0 <I2C_Slave_ISR_DMA+0x88>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	0bdb      	lsrs	r3, r3, #15
 8002aa6:	001a      	movs	r2, r3
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002aac:	d100      	bne.n	8002ab0 <I2C_Slave_ISR_DMA+0x88>
 8002aae:	e08e      	b.n	8002bce <I2C_Slave_ISR_DMA+0x1a6>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00d      	beq.n	8002ad4 <I2C_Slave_ISR_DMA+0xac>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	0bdb      	lsrs	r3, r3, #15
 8002abc:	001a      	movs	r2, r3
 8002abe:	2301      	movs	r3, #1
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	d007      	beq.n	8002ad4 <I2C_Slave_ISR_DMA+0xac>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <I2C_Slave_ISR_DMA+0xac>
          {
            treatdmanack = 1U;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00d      	beq.n	8002af8 <I2C_Slave_ISR_DMA+0xd0>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	0b9b      	lsrs	r3, r3, #14
 8002ae0:	001a      	movs	r2, r3
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	d007      	beq.n	8002af8 <I2C_Slave_ISR_DMA+0xd0>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <I2C_Slave_ISR_DMA+0xd0>
          {
            treatdmanack = 1U;
 8002af4:	2301      	movs	r3, #1
 8002af6:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d12d      	bne.n	8002b5a <I2C_Slave_ISR_DMA+0x132>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2241      	movs	r2, #65	@ 0x41
 8002b02:	5c9b      	ldrb	r3, [r3, r2]
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b28      	cmp	r3, #40	@ 0x28
 8002b08:	d10b      	bne.n	8002b22 <I2C_Slave_ISR_DMA+0xfa>
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	2380      	movs	r3, #128	@ 0x80
 8002b0e:	049b      	lsls	r3, r3, #18
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d106      	bne.n	8002b22 <I2C_Slave_ISR_DMA+0xfa>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002b14:	68ba      	ldr	r2, [r7, #8]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	0011      	movs	r1, r2
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f000 fc2a 	bl	8003374 <I2C_ITListenCplt>
 8002b20:	e054      	b.n	8002bcc <I2C_Slave_ISR_DMA+0x1a4>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2241      	movs	r2, #65	@ 0x41
 8002b26:	5c9b      	ldrb	r3, [r3, r2]
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	2b29      	cmp	r3, #41	@ 0x29
 8002b2c:	d110      	bne.n	8002b50 <I2C_Slave_ISR_DMA+0x128>
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	4a38      	ldr	r2, [pc, #224]	@ (8002c14 <I2C_Slave_ISR_DMA+0x1ec>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d00c      	beq.n	8002b50 <I2C_Slave_ISR_DMA+0x128>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2210      	movs	r2, #16
 8002b3c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	0018      	movs	r0, r3
 8002b42:	f000 fd9c 	bl	800367e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f000 f94b 	bl	8002de4 <I2C_ITSlaveSeqCplt>
 8002b4e:	e03d      	b.n	8002bcc <I2C_Slave_ISR_DMA+0x1a4>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2210      	movs	r2, #16
 8002b56:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002b58:	e03e      	b.n	8002bd8 <I2C_Slave_ISR_DMA+0x1b0>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2210      	movs	r2, #16
 8002b60:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b66:	2204      	movs	r2, #4
 8002b68:	431a      	orrs	r2, r3
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8002b6e:	2317      	movs	r3, #23
 8002b70:	18fb      	adds	r3, r7, r3
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	2141      	movs	r1, #65	@ 0x41
 8002b76:	5c52      	ldrb	r2, [r2, r1]
 8002b78:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d004      	beq.n	8002b8a <I2C_Slave_ISR_DMA+0x162>
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	2380      	movs	r3, #128	@ 0x80
 8002b84:	045b      	lsls	r3, r3, #17
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d126      	bne.n	8002bd8 <I2C_Slave_ISR_DMA+0x1b0>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002b8a:	2217      	movs	r2, #23
 8002b8c:	18bb      	adds	r3, r7, r2
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	2b21      	cmp	r3, #33	@ 0x21
 8002b92:	d003      	beq.n	8002b9c <I2C_Slave_ISR_DMA+0x174>
 8002b94:	18bb      	adds	r3, r7, r2
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b29      	cmp	r3, #41	@ 0x29
 8002b9a:	d103      	bne.n	8002ba4 <I2C_Slave_ISR_DMA+0x17c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2221      	movs	r2, #33	@ 0x21
 8002ba0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ba2:	e00b      	b.n	8002bbc <I2C_Slave_ISR_DMA+0x194>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002ba4:	2217      	movs	r2, #23
 8002ba6:	18bb      	adds	r3, r7, r2
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	2b22      	cmp	r3, #34	@ 0x22
 8002bac:	d003      	beq.n	8002bb6 <I2C_Slave_ISR_DMA+0x18e>
 8002bae:	18bb      	adds	r3, r7, r2
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8002bb4:	d102      	bne.n	8002bbc <I2C_Slave_ISR_DMA+0x194>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2222      	movs	r2, #34	@ 0x22
 8002bba:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	0011      	movs	r1, r2
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	f000 fc2f 	bl	8003428 <I2C_ITError>
      if (treatdmanack == 1U)
 8002bca:	e005      	b.n	8002bd8 <I2C_Slave_ISR_DMA+0x1b0>
 8002bcc:	e004      	b.n	8002bd8 <I2C_Slave_ISR_DMA+0x1b0>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2210      	movs	r2, #16
 8002bd4:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002bd6:	e013      	b.n	8002c00 <I2C_Slave_ISR_DMA+0x1d8>
      if (treatdmanack == 1U)
 8002bd8:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002bda:	e011      	b.n	8002c00 <I2C_Slave_ISR_DMA+0x1d8>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	08db      	lsrs	r3, r3, #3
 8002be0:	001a      	movs	r2, r3
 8002be2:	2301      	movs	r3, #1
 8002be4:	4013      	ands	r3, r2
 8002be6:	d00b      	beq.n	8002c00 <I2C_Slave_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	08db      	lsrs	r3, r3, #3
 8002bec:	001a      	movs	r2, r3
 8002bee:	2301      	movs	r3, #1
 8002bf0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002bf2:	d005      	beq.n	8002c00 <I2C_Slave_ISR_DMA+0x1d8>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002bf4:	68ba      	ldr	r2, [r7, #8]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	0011      	movs	r1, r2
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	f000 f80c 	bl	8002c18 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2240      	movs	r2, #64	@ 0x40
 8002c04:	2100      	movs	r1, #0
 8002c06:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	0018      	movs	r0, r3
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	b008      	add	sp, #32
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	46c0      	nop			@ (mov r8, r8)
 8002c14:	ffff0000 	.word	0xffff0000

08002c18 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002c18:	b5b0      	push	{r4, r5, r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2241      	movs	r2, #65	@ 0x41
 8002c26:	5c9b      	ldrb	r3, [r3, r2]
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	001a      	movs	r2, r3
 8002c2c:	2328      	movs	r3, #40	@ 0x28
 8002c2e:	4013      	ands	r3, r2
 8002c30:	2b28      	cmp	r3, #40	@ 0x28
 8002c32:	d000      	beq.n	8002c36 <I2C_ITAddrCplt+0x1e>
 8002c34:	e088      	b.n	8002d48 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	0c1b      	lsrs	r3, r3, #16
 8002c3e:	b2da      	uxtb	r2, r3
 8002c40:	250f      	movs	r5, #15
 8002c42:	197b      	adds	r3, r7, r5
 8002c44:	2101      	movs	r1, #1
 8002c46:	400a      	ands	r2, r1
 8002c48:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	0c1b      	lsrs	r3, r3, #16
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	200c      	movs	r0, #12
 8002c56:	183b      	adds	r3, r7, r0
 8002c58:	21fe      	movs	r1, #254	@ 0xfe
 8002c5a:	400a      	ands	r2, r1
 8002c5c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	240a      	movs	r4, #10
 8002c68:	193b      	adds	r3, r7, r4
 8002c6a:	0592      	lsls	r2, r2, #22
 8002c6c:	0d92      	lsrs	r2, r2, #22
 8002c6e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	2308      	movs	r3, #8
 8002c7a:	18fb      	adds	r3, r7, r3
 8002c7c:	21fe      	movs	r1, #254	@ 0xfe
 8002c7e:	400a      	ands	r2, r1
 8002c80:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d148      	bne.n	8002d1c <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002c8a:	0021      	movs	r1, r4
 8002c8c:	187b      	adds	r3, r7, r1
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	09db      	lsrs	r3, r3, #7
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	183b      	adds	r3, r7, r0
 8002c96:	881b      	ldrh	r3, [r3, #0]
 8002c98:	4053      	eors	r3, r2
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	001a      	movs	r2, r3
 8002c9e:	2306      	movs	r3, #6
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	d120      	bne.n	8002ce6 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8002ca4:	183b      	adds	r3, r7, r0
 8002ca6:	187a      	adds	r2, r7, r1
 8002ca8:	8812      	ldrh	r2, [r2, #0]
 8002caa:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cb0:	1c5a      	adds	r2, r3, #1
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d14c      	bne.n	8002d58 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2208      	movs	r2, #8
 8002cca:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2240      	movs	r2, #64	@ 0x40
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002cd4:	183b      	adds	r3, r7, r0
 8002cd6:	881a      	ldrh	r2, [r3, #0]
 8002cd8:	197b      	adds	r3, r7, r5
 8002cda:	7819      	ldrb	r1, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	0018      	movs	r0, r3
 8002ce0:	f7fd faea 	bl	80002b8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002ce4:	e038      	b.n	8002d58 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8002ce6:	240c      	movs	r4, #12
 8002ce8:	193b      	adds	r3, r7, r4
 8002cea:	2208      	movs	r2, #8
 8002cec:	18ba      	adds	r2, r7, r2
 8002cee:	8812      	ldrh	r2, [r2, #0]
 8002cf0:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002cf2:	2380      	movs	r3, #128	@ 0x80
 8002cf4:	021a      	lsls	r2, r3, #8
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	0011      	movs	r1, r2
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	f001 f83c 	bl	8003d78 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2240      	movs	r2, #64	@ 0x40
 8002d04:	2100      	movs	r1, #0
 8002d06:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d08:	193b      	adds	r3, r7, r4
 8002d0a:	881a      	ldrh	r2, [r3, #0]
 8002d0c:	230f      	movs	r3, #15
 8002d0e:	18fb      	adds	r3, r7, r3
 8002d10:	7819      	ldrb	r1, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	0018      	movs	r0, r3
 8002d16:	f7fd facf 	bl	80002b8 <HAL_I2C_AddrCallback>
}
 8002d1a:	e01d      	b.n	8002d58 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002d1c:	2380      	movs	r3, #128	@ 0x80
 8002d1e:	021a      	lsls	r2, r3, #8
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	0011      	movs	r1, r2
 8002d24:	0018      	movs	r0, r3
 8002d26:	f001 f827 	bl	8003d78 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2240      	movs	r2, #64	@ 0x40
 8002d2e:	2100      	movs	r1, #0
 8002d30:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002d32:	230c      	movs	r3, #12
 8002d34:	18fb      	adds	r3, r7, r3
 8002d36:	881a      	ldrh	r2, [r3, #0]
 8002d38:	230f      	movs	r3, #15
 8002d3a:	18fb      	adds	r3, r7, r3
 8002d3c:	7819      	ldrb	r1, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	0018      	movs	r0, r3
 8002d42:	f7fd fab9 	bl	80002b8 <HAL_I2C_AddrCallback>
}
 8002d46:	e007      	b.n	8002d58 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2208      	movs	r2, #8
 8002d4e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2240      	movs	r2, #64	@ 0x40
 8002d54:	2100      	movs	r1, #0
 8002d56:	5499      	strb	r1, [r3, r2]
}
 8002d58:	46c0      	nop			@ (mov r8, r8)
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	b004      	add	sp, #16
 8002d5e:	bdb0      	pop	{r4, r5, r7, pc}

08002d60 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2242      	movs	r2, #66	@ 0x42
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2241      	movs	r2, #65	@ 0x41
 8002d74:	5c9b      	ldrb	r3, [r3, r2]
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2b21      	cmp	r3, #33	@ 0x21
 8002d7a:	d117      	bne.n	8002dac <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2241      	movs	r2, #65	@ 0x41
 8002d80:	2120      	movs	r1, #32
 8002d82:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2211      	movs	r2, #17
 8002d88:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2101      	movs	r1, #1
 8002d94:	0018      	movs	r0, r3
 8002d96:	f000 ffef 	bl	8003d78 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2240      	movs	r2, #64	@ 0x40
 8002d9e:	2100      	movs	r1, #0
 8002da0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	0018      	movs	r0, r3
 8002da6:	f7ff fa81 	bl	80022ac <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002daa:	e016      	b.n	8002dda <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2241      	movs	r2, #65	@ 0x41
 8002db0:	2120      	movs	r1, #32
 8002db2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2212      	movs	r2, #18
 8002db8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2102      	movs	r1, #2
 8002dc4:	0018      	movs	r0, r3
 8002dc6:	f000 ffd7 	bl	8003d78 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2240      	movs	r2, #64	@ 0x40
 8002dce:	2100      	movs	r1, #0
 8002dd0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	f7ff fa71 	bl	80022bc <HAL_I2C_MasterRxCpltCallback>
}
 8002dda:	46c0      	nop			@ (mov r8, r8)
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	b002      	add	sp, #8
 8002de0:	bd80      	pop	{r7, pc}
	...

08002de4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2242      	movs	r2, #66	@ 0x42
 8002df8:	2100      	movs	r1, #0
 8002dfa:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	0b9b      	lsrs	r3, r3, #14
 8002e00:	001a      	movs	r2, r3
 8002e02:	2301      	movs	r3, #1
 8002e04:	4013      	ands	r3, r2
 8002e06:	d008      	beq.n	8002e1a <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4925      	ldr	r1, [pc, #148]	@ (8002ea8 <I2C_ITSlaveSeqCplt+0xc4>)
 8002e14:	400a      	ands	r2, r1
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	e00d      	b.n	8002e36 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	0bdb      	lsrs	r3, r3, #15
 8002e1e:	001a      	movs	r2, r3
 8002e20:	2301      	movs	r3, #1
 8002e22:	4013      	ands	r3, r2
 8002e24:	d007      	beq.n	8002e36 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	491e      	ldr	r1, [pc, #120]	@ (8002eac <I2C_ITSlaveSeqCplt+0xc8>)
 8002e32:	400a      	ands	r2, r1
 8002e34:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2241      	movs	r2, #65	@ 0x41
 8002e3a:	5c9b      	ldrb	r3, [r3, r2]
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b29      	cmp	r3, #41	@ 0x29
 8002e40:	d114      	bne.n	8002e6c <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2241      	movs	r2, #65	@ 0x41
 8002e46:	2128      	movs	r1, #40	@ 0x28
 8002e48:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2221      	movs	r2, #33	@ 0x21
 8002e4e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2101      	movs	r1, #1
 8002e54:	0018      	movs	r0, r3
 8002e56:	f000 ff8f 	bl	8003d78 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2240      	movs	r2, #64	@ 0x40
 8002e5e:	2100      	movs	r1, #0
 8002e60:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	0018      	movs	r0, r3
 8002e66:	f7fd fa97 	bl	8000398 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002e6a:	e019      	b.n	8002ea0 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2241      	movs	r2, #65	@ 0x41
 8002e70:	5c9b      	ldrb	r3, [r3, r2]
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e76:	d113      	bne.n	8002ea0 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2241      	movs	r2, #65	@ 0x41
 8002e7c:	2128      	movs	r1, #40	@ 0x28
 8002e7e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2222      	movs	r2, #34	@ 0x22
 8002e84:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2102      	movs	r1, #2
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	f000 ff74 	bl	8003d78 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2240      	movs	r2, #64	@ 0x40
 8002e94:	2100      	movs	r1, #0
 8002e96:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f7fd fa52 	bl	8000344 <HAL_I2C_SlaveRxCpltCallback>
}
 8002ea0:	46c0      	nop			@ (mov r8, r8)
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	b004      	add	sp, #16
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	ffffbfff 	.word	0xffffbfff
 8002eac:	ffff7fff 	.word	0xffff7fff

08002eb0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2241      	movs	r2, #65	@ 0x41
 8002eca:	5c9b      	ldrb	r3, [r3, r2]
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b21      	cmp	r3, #33	@ 0x21
 8002ed0:	d108      	bne.n	8002ee4 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f000 ff4e 	bl	8003d78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2211      	movs	r2, #17
 8002ee0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ee2:	e00d      	b.n	8002f00 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2241      	movs	r2, #65	@ 0x41
 8002ee8:	5c9b      	ldrb	r3, [r3, r2]
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	2b22      	cmp	r3, #34	@ 0x22
 8002eee:	d107      	bne.n	8002f00 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2102      	movs	r1, #2
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	f000 ff3f 	bl	8003d78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2212      	movs	r2, #18
 8002efe:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4950      	ldr	r1, [pc, #320]	@ (800304c <I2C_ITMasterCplt+0x19c>)
 8002f0c:	400a      	ands	r2, r1
 8002f0e:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a4d      	ldr	r2, [pc, #308]	@ (8003050 <I2C_ITMasterCplt+0x1a0>)
 8002f1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	091b      	lsrs	r3, r3, #4
 8002f20:	001a      	movs	r2, r3
 8002f22:	2301      	movs	r3, #1
 8002f24:	4013      	ands	r3, r2
 8002f26:	d009      	beq.n	8002f3c <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2210      	movs	r2, #16
 8002f2e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f34:	2204      	movs	r2, #4
 8002f36:	431a      	orrs	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2241      	movs	r2, #65	@ 0x41
 8002f40:	5c9b      	ldrb	r3, [r3, r2]
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b60      	cmp	r3, #96	@ 0x60
 8002f46:	d10b      	bne.n	8002f60 <I2C_ITMasterCplt+0xb0>
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	089b      	lsrs	r3, r3, #2
 8002f4c:	001a      	movs	r2, r3
 8002f4e:	2301      	movs	r3, #1
 8002f50:	4013      	ands	r3, r2
 8002f52:	d005      	beq.n	8002f60 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	0018      	movs	r0, r3
 8002f64:	f000 fb8b 	bl	800367e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f6c:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2241      	movs	r2, #65	@ 0x41
 8002f72:	5c9b      	ldrb	r3, [r3, r2]
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b60      	cmp	r3, #96	@ 0x60
 8002f78:	d002      	beq.n	8002f80 <I2C_ITMasterCplt+0xd0>
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d007      	beq.n	8002f90 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	0011      	movs	r1, r2
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f000 fa4d 	bl	8003428 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002f8e:	e058      	b.n	8003042 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2241      	movs	r2, #65	@ 0x41
 8002f94:	5c9b      	ldrb	r3, [r3, r2]
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	2b21      	cmp	r3, #33	@ 0x21
 8002f9a:	d126      	bne.n	8002fea <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2241      	movs	r2, #65	@ 0x41
 8002fa0:	2120      	movs	r1, #32
 8002fa2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2242      	movs	r2, #66	@ 0x42
 8002fae:	5c9b      	ldrb	r3, [r3, r2]
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b40      	cmp	r3, #64	@ 0x40
 8002fb4:	d10c      	bne.n	8002fd0 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2242      	movs	r2, #66	@ 0x42
 8002fba:	2100      	movs	r1, #0
 8002fbc:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2240      	movs	r2, #64	@ 0x40
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f7ff f97f 	bl	80022cc <HAL_I2C_MemTxCpltCallback>
}
 8002fce:	e038      	b.n	8003042 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2242      	movs	r2, #66	@ 0x42
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2240      	movs	r2, #64	@ 0x40
 8002fdc:	2100      	movs	r1, #0
 8002fde:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f7ff f962 	bl	80022ac <HAL_I2C_MasterTxCpltCallback>
}
 8002fe8:	e02b      	b.n	8003042 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2241      	movs	r2, #65	@ 0x41
 8002fee:	5c9b      	ldrb	r3, [r3, r2]
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b22      	cmp	r3, #34	@ 0x22
 8002ff4:	d125      	bne.n	8003042 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2241      	movs	r2, #65	@ 0x41
 8002ffa:	2120      	movs	r1, #32
 8002ffc:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2242      	movs	r2, #66	@ 0x42
 8003008:	5c9b      	ldrb	r3, [r3, r2]
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b40      	cmp	r3, #64	@ 0x40
 800300e:	d10c      	bne.n	800302a <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2242      	movs	r2, #66	@ 0x42
 8003014:	2100      	movs	r1, #0
 8003016:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2240      	movs	r2, #64	@ 0x40
 800301c:	2100      	movs	r1, #0
 800301e:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	0018      	movs	r0, r3
 8003024:	f7ff f95a 	bl	80022dc <HAL_I2C_MemRxCpltCallback>
}
 8003028:	e00b      	b.n	8003042 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2242      	movs	r2, #66	@ 0x42
 800302e:	2100      	movs	r1, #0
 8003030:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2240      	movs	r2, #64	@ 0x40
 8003036:	2100      	movs	r1, #0
 8003038:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	0018      	movs	r0, r3
 800303e:	f7ff f93d 	bl	80022bc <HAL_I2C_MasterRxCpltCallback>
}
 8003042:	46c0      	nop			@ (mov r8, r8)
 8003044:	46bd      	mov	sp, r7
 8003046:	b006      	add	sp, #24
 8003048:	bd80      	pop	{r7, pc}
 800304a:	46c0      	nop			@ (mov r8, r8)
 800304c:	fe00e800 	.word	0xfe00e800
 8003050:	ffff0000 	.word	0xffff0000

08003054 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800306e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003070:	200b      	movs	r0, #11
 8003072:	183b      	adds	r3, r7, r0
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	2141      	movs	r1, #65	@ 0x41
 8003078:	5c52      	ldrb	r2, [r2, r1]
 800307a:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2220      	movs	r2, #32
 8003082:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003084:	183b      	adds	r3, r7, r0
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	2b21      	cmp	r3, #33	@ 0x21
 800308a:	d003      	beq.n	8003094 <I2C_ITSlaveCplt+0x40>
 800308c:	183b      	adds	r3, r7, r0
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b29      	cmp	r3, #41	@ 0x29
 8003092:	d109      	bne.n	80030a8 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003094:	4ab0      	ldr	r2, [pc, #704]	@ (8003358 <I2C_ITSlaveCplt+0x304>)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	0011      	movs	r1, r2
 800309a:	0018      	movs	r0, r3
 800309c:	f000 fe6c 	bl	8003d78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2221      	movs	r2, #33	@ 0x21
 80030a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80030a6:	e020      	b.n	80030ea <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80030a8:	220b      	movs	r2, #11
 80030aa:	18bb      	adds	r3, r7, r2
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	2b22      	cmp	r3, #34	@ 0x22
 80030b0:	d003      	beq.n	80030ba <I2C_ITSlaveCplt+0x66>
 80030b2:	18bb      	adds	r3, r7, r2
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80030b8:	d109      	bne.n	80030ce <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80030ba:	4aa8      	ldr	r2, [pc, #672]	@ (800335c <I2C_ITSlaveCplt+0x308>)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	0011      	movs	r1, r2
 80030c0:	0018      	movs	r0, r3
 80030c2:	f000 fe59 	bl	8003d78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2222      	movs	r2, #34	@ 0x22
 80030ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80030cc:	e00d      	b.n	80030ea <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80030ce:	230b      	movs	r3, #11
 80030d0:	18fb      	adds	r3, r7, r3
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	2b28      	cmp	r3, #40	@ 0x28
 80030d6:	d108      	bne.n	80030ea <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80030d8:	4aa1      	ldr	r2, [pc, #644]	@ (8003360 <I2C_ITSlaveCplt+0x30c>)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	0011      	movs	r1, r2
 80030de:	0018      	movs	r0, r3
 80030e0:	f000 fe4a 	bl	8003d78 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2180      	movs	r1, #128	@ 0x80
 80030f6:	0209      	lsls	r1, r1, #8
 80030f8:	430a      	orrs	r2, r1
 80030fa:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4997      	ldr	r1, [pc, #604]	@ (8003364 <I2C_ITSlaveCplt+0x310>)
 8003108:	400a      	ands	r2, r1
 800310a:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	0018      	movs	r0, r3
 8003110:	f000 fab5 	bl	800367e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	0b9b      	lsrs	r3, r3, #14
 8003118:	001a      	movs	r2, r3
 800311a:	2301      	movs	r3, #1
 800311c:	4013      	ands	r3, r2
 800311e:	d013      	beq.n	8003148 <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	498f      	ldr	r1, [pc, #572]	@ (8003368 <I2C_ITSlaveCplt+0x314>)
 800312c:	400a      	ands	r2, r1
 800312e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003134:	2b00      	cmp	r3, #0
 8003136:	d020      	beq.n	800317a <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	b29a      	uxth	r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003146:	e018      	b.n	800317a <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	0bdb      	lsrs	r3, r3, #15
 800314c:	001a      	movs	r2, r3
 800314e:	2301      	movs	r3, #1
 8003150:	4013      	ands	r3, r2
 8003152:	d012      	beq.n	800317a <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4983      	ldr	r1, [pc, #524]	@ (800336c <I2C_ITSlaveCplt+0x318>)
 8003160:	400a      	ands	r2, r1
 8003162:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003168:	2b00      	cmp	r3, #0
 800316a:	d006      	beq.n	800317a <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	b29a      	uxth	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	089b      	lsrs	r3, r3, #2
 800317e:	001a      	movs	r2, r3
 8003180:	2301      	movs	r3, #1
 8003182:	4013      	ands	r3, r2
 8003184:	d020      	beq.n	80031c8 <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	2204      	movs	r2, #4
 800318a:	4393      	bics	r3, r2
 800318c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003198:	b2d2      	uxtb	r2, r2
 800319a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	1c5a      	adds	r2, r3, #1
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00c      	beq.n	80031c8 <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b2:	3b01      	subs	r3, #1
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031be:	b29b      	uxth	r3, r3
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d005      	beq.n	80031de <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d6:	2204      	movs	r2, #4
 80031d8:	431a      	orrs	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	091b      	lsrs	r3, r3, #4
 80031e2:	001a      	movs	r2, r3
 80031e4:	2301      	movs	r3, #1
 80031e6:	4013      	ands	r3, r2
 80031e8:	d051      	beq.n	800328e <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	091b      	lsrs	r3, r3, #4
 80031ee:	001a      	movs	r2, r3
 80031f0:	2301      	movs	r3, #1
 80031f2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80031f4:	d04b      	beq.n	800328e <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d12d      	bne.n	800325c <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2241      	movs	r2, #65	@ 0x41
 8003204:	5c9b      	ldrb	r3, [r3, r2]
 8003206:	b2db      	uxtb	r3, r3
 8003208:	2b28      	cmp	r3, #40	@ 0x28
 800320a:	d10b      	bne.n	8003224 <I2C_ITSlaveCplt+0x1d0>
 800320c:	68fa      	ldr	r2, [r7, #12]
 800320e:	2380      	movs	r3, #128	@ 0x80
 8003210:	049b      	lsls	r3, r3, #18
 8003212:	429a      	cmp	r2, r3
 8003214:	d106      	bne.n	8003224 <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	0011      	movs	r1, r2
 800321c:	0018      	movs	r0, r3
 800321e:	f000 f8a9 	bl	8003374 <I2C_ITListenCplt>
 8003222:	e034      	b.n	800328e <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2241      	movs	r2, #65	@ 0x41
 8003228:	5c9b      	ldrb	r3, [r3, r2]
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b29      	cmp	r3, #41	@ 0x29
 800322e:	d110      	bne.n	8003252 <I2C_ITSlaveCplt+0x1fe>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	4a4f      	ldr	r2, [pc, #316]	@ (8003370 <I2C_ITSlaveCplt+0x31c>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d00c      	beq.n	8003252 <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2210      	movs	r2, #16
 800323e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	0018      	movs	r0, r3
 8003244:	f000 fa1b 	bl	800367e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	0018      	movs	r0, r3
 800324c:	f7ff fdca 	bl	8002de4 <I2C_ITSlaveSeqCplt>
 8003250:	e01d      	b.n	800328e <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2210      	movs	r2, #16
 8003258:	61da      	str	r2, [r3, #28]
 800325a:	e018      	b.n	800328e <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2210      	movs	r2, #16
 8003262:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003268:	2204      	movs	r2, #4
 800326a:	431a      	orrs	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d004      	beq.n	8003280 <I2C_ITSlaveCplt+0x22c>
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	2380      	movs	r3, #128	@ 0x80
 800327a:	045b      	lsls	r3, r3, #17
 800327c:	429a      	cmp	r2, r3
 800327e:	d106      	bne.n	800328e <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	0011      	movs	r1, r2
 8003288:	0018      	movs	r0, r3
 800328a:	f000 f8cd 	bl	8003428 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2242      	movs	r2, #66	@ 0x42
 8003292:	2100      	movs	r1, #0
 8003294:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d013      	beq.n	80032cc <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	0011      	movs	r1, r2
 80032ac:	0018      	movs	r0, r3
 80032ae:	f000 f8bb 	bl	8003428 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2241      	movs	r2, #65	@ 0x41
 80032b6:	5c9b      	ldrb	r3, [r3, r2]
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b28      	cmp	r3, #40	@ 0x28
 80032bc:	d147      	bne.n	800334e <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	0011      	movs	r1, r2
 80032c4:	0018      	movs	r0, r3
 80032c6:	f000 f855 	bl	8003374 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80032ca:	e040      	b.n	800334e <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032d0:	4a27      	ldr	r2, [pc, #156]	@ (8003370 <I2C_ITSlaveCplt+0x31c>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d016      	beq.n	8003304 <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	0018      	movs	r0, r3
 80032da:	f7ff fd83 	bl	8002de4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a23      	ldr	r2, [pc, #140]	@ (8003370 <I2C_ITSlaveCplt+0x31c>)
 80032e2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2241      	movs	r2, #65	@ 0x41
 80032e8:	2120      	movs	r1, #32
 80032ea:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2240      	movs	r2, #64	@ 0x40
 80032f6:	2100      	movs	r1, #0
 80032f8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7fc ffc7 	bl	8000290 <HAL_I2C_ListenCpltCallback>
}
 8003302:	e024      	b.n	800334e <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2241      	movs	r2, #65	@ 0x41
 8003308:	5c9b      	ldrb	r3, [r3, r2]
 800330a:	b2db      	uxtb	r3, r3
 800330c:	2b22      	cmp	r3, #34	@ 0x22
 800330e:	d10f      	bne.n	8003330 <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2241      	movs	r2, #65	@ 0x41
 8003314:	2120      	movs	r1, #32
 8003316:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2240      	movs	r2, #64	@ 0x40
 8003322:	2100      	movs	r1, #0
 8003324:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	0018      	movs	r0, r3
 800332a:	f7fd f80b 	bl	8000344 <HAL_I2C_SlaveRxCpltCallback>
}
 800332e:	e00e      	b.n	800334e <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2241      	movs	r2, #65	@ 0x41
 8003334:	2120      	movs	r1, #32
 8003336:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2240      	movs	r2, #64	@ 0x40
 8003342:	2100      	movs	r1, #0
 8003344:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	0018      	movs	r0, r3
 800334a:	f7fd f825 	bl	8000398 <HAL_I2C_SlaveTxCpltCallback>
}
 800334e:	46c0      	nop			@ (mov r8, r8)
 8003350:	46bd      	mov	sp, r7
 8003352:	b006      	add	sp, #24
 8003354:	bd80      	pop	{r7, pc}
 8003356:	46c0      	nop			@ (mov r8, r8)
 8003358:	00008001 	.word	0x00008001
 800335c:	00008002 	.word	0x00008002
 8003360:	00008003 	.word	0x00008003
 8003364:	fe00e800 	.word	0xfe00e800
 8003368:	ffffbfff 	.word	0xffffbfff
 800336c:	ffff7fff 	.word	0xffff7fff
 8003370:	ffff0000 	.word	0xffff0000

08003374 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a27      	ldr	r2, [pc, #156]	@ (8003420 <I2C_ITListenCplt+0xac>)
 8003382:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2241      	movs	r2, #65	@ 0x41
 800338e:	2120      	movs	r1, #32
 8003390:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2242      	movs	r2, #66	@ 0x42
 8003396:	2100      	movs	r1, #0
 8003398:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	089b      	lsrs	r3, r3, #2
 80033a4:	001a      	movs	r2, r3
 80033a6:	2301      	movs	r3, #1
 80033a8:	4013      	ands	r3, r2
 80033aa:	d022      	beq.n	80033f2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b6:	b2d2      	uxtb	r2, r2
 80033b8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033be:	1c5a      	adds	r2, r3, #1
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d012      	beq.n	80033f2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033dc:	b29b      	uxth	r3, r3
 80033de:	3b01      	subs	r3, #1
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ea:	2204      	movs	r2, #4
 80033ec:	431a      	orrs	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80033f2:	4a0c      	ldr	r2, [pc, #48]	@ (8003424 <I2C_ITListenCplt+0xb0>)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	0011      	movs	r1, r2
 80033f8:	0018      	movs	r0, r3
 80033fa:	f000 fcbd 	bl	8003d78 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2210      	movs	r2, #16
 8003404:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2240      	movs	r2, #64	@ 0x40
 800340a:	2100      	movs	r1, #0
 800340c:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	0018      	movs	r0, r3
 8003412:	f7fc ff3d 	bl	8000290 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003416:	46c0      	nop			@ (mov r8, r8)
 8003418:	46bd      	mov	sp, r7
 800341a:	b002      	add	sp, #8
 800341c:	bd80      	pop	{r7, pc}
 800341e:	46c0      	nop			@ (mov r8, r8)
 8003420:	ffff0000 	.word	0xffff0000
 8003424:	00008003 	.word	0x00008003

08003428 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003432:	200f      	movs	r0, #15
 8003434:	183b      	adds	r3, r7, r0
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	2141      	movs	r1, #65	@ 0x41
 800343a:	5c52      	ldrb	r2, [r2, r1]
 800343c:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2242      	movs	r2, #66	@ 0x42
 8003442:	2100      	movs	r1, #0
 8003444:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a72      	ldr	r2, [pc, #456]	@ (8003614 <I2C_ITError+0x1ec>)
 800344a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	431a      	orrs	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800345e:	183b      	adds	r3, r7, r0
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	2b28      	cmp	r3, #40	@ 0x28
 8003464:	d007      	beq.n	8003476 <I2C_ITError+0x4e>
 8003466:	183b      	adds	r3, r7, r0
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	2b29      	cmp	r3, #41	@ 0x29
 800346c:	d003      	beq.n	8003476 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800346e:	183b      	adds	r3, r7, r0
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	2b2a      	cmp	r3, #42	@ 0x2a
 8003474:	d10c      	bne.n	8003490 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2103      	movs	r1, #3
 800347a:	0018      	movs	r0, r3
 800347c:	f000 fc7c 	bl	8003d78 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2241      	movs	r2, #65	@ 0x41
 8003484:	2128      	movs	r1, #40	@ 0x28
 8003486:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a63      	ldr	r2, [pc, #396]	@ (8003618 <I2C_ITError+0x1f0>)
 800348c:	635a      	str	r2, [r3, #52]	@ 0x34
 800348e:	e032      	b.n	80034f6 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003490:	4a62      	ldr	r2, [pc, #392]	@ (800361c <I2C_ITError+0x1f4>)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	0011      	movs	r1, r2
 8003496:	0018      	movs	r0, r3
 8003498:	f000 fc6e 	bl	8003d78 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	0018      	movs	r0, r3
 80034a0:	f000 f8ed 	bl	800367e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2241      	movs	r2, #65	@ 0x41
 80034a8:	5c9b      	ldrb	r3, [r3, r2]
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	2b60      	cmp	r3, #96	@ 0x60
 80034ae:	d01f      	beq.n	80034f0 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2241      	movs	r2, #65	@ 0x41
 80034b4:	2120      	movs	r1, #32
 80034b6:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	2220      	movs	r2, #32
 80034c0:	4013      	ands	r3, r2
 80034c2:	2b20      	cmp	r3, #32
 80034c4:	d114      	bne.n	80034f0 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	2210      	movs	r2, #16
 80034ce:	4013      	ands	r3, r2
 80034d0:	2b10      	cmp	r3, #16
 80034d2:	d109      	bne.n	80034e8 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2210      	movs	r2, #16
 80034da:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e0:	2204      	movs	r2, #4
 80034e2:	431a      	orrs	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2220      	movs	r2, #32
 80034ee:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fa:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003500:	2b00      	cmp	r3, #0
 8003502:	d03b      	beq.n	800357c <I2C_ITError+0x154>
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	2b11      	cmp	r3, #17
 8003508:	d002      	beq.n	8003510 <I2C_ITError+0xe8>
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	2b21      	cmp	r3, #33	@ 0x21
 800350e:	d135      	bne.n	800357c <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	2380      	movs	r3, #128	@ 0x80
 8003518:	01db      	lsls	r3, r3, #7
 800351a:	401a      	ands	r2, r3
 800351c:	2380      	movs	r3, #128	@ 0x80
 800351e:	01db      	lsls	r3, r3, #7
 8003520:	429a      	cmp	r2, r3
 8003522:	d107      	bne.n	8003534 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	493c      	ldr	r1, [pc, #240]	@ (8003620 <I2C_ITError+0x1f8>)
 8003530:	400a      	ands	r2, r1
 8003532:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003538:	0018      	movs	r0, r3
 800353a:	f7fe f8ec 	bl	8001716 <HAL_DMA_GetState>
 800353e:	0003      	movs	r3, r0
 8003540:	2b01      	cmp	r3, #1
 8003542:	d016      	beq.n	8003572 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003548:	4a36      	ldr	r2, [pc, #216]	@ (8003624 <I2C_ITError+0x1fc>)
 800354a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2240      	movs	r2, #64	@ 0x40
 8003550:	2100      	movs	r1, #0
 8003552:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003558:	0018      	movs	r0, r3
 800355a:	f7fe f895 	bl	8001688 <HAL_DMA_Abort_IT>
 800355e:	1e03      	subs	r3, r0, #0
 8003560:	d051      	beq.n	8003606 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003566:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800356c:	0018      	movs	r0, r3
 800356e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003570:	e049      	b.n	8003606 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	0018      	movs	r0, r3
 8003576:	f000 f859 	bl	800362c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800357a:	e044      	b.n	8003606 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003580:	2b00      	cmp	r3, #0
 8003582:	d03b      	beq.n	80035fc <I2C_ITError+0x1d4>
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	2b12      	cmp	r3, #18
 8003588:	d002      	beq.n	8003590 <I2C_ITError+0x168>
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	2b22      	cmp	r3, #34	@ 0x22
 800358e:	d135      	bne.n	80035fc <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	2380      	movs	r3, #128	@ 0x80
 8003598:	021b      	lsls	r3, r3, #8
 800359a:	401a      	ands	r2, r3
 800359c:	2380      	movs	r3, #128	@ 0x80
 800359e:	021b      	lsls	r3, r3, #8
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d107      	bne.n	80035b4 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	491e      	ldr	r1, [pc, #120]	@ (8003628 <I2C_ITError+0x200>)
 80035b0:	400a      	ands	r2, r1
 80035b2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035b8:	0018      	movs	r0, r3
 80035ba:	f7fe f8ac 	bl	8001716 <HAL_DMA_GetState>
 80035be:	0003      	movs	r3, r0
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d016      	beq.n	80035f2 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035c8:	4a16      	ldr	r2, [pc, #88]	@ (8003624 <I2C_ITError+0x1fc>)
 80035ca:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2240      	movs	r2, #64	@ 0x40
 80035d0:	2100      	movs	r1, #0
 80035d2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035d8:	0018      	movs	r0, r3
 80035da:	f7fe f855 	bl	8001688 <HAL_DMA_Abort_IT>
 80035de:	1e03      	subs	r3, r0, #0
 80035e0:	d013      	beq.n	800360a <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ec:	0018      	movs	r0, r3
 80035ee:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80035f0:	e00b      	b.n	800360a <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	0018      	movs	r0, r3
 80035f6:	f000 f819 	bl	800362c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80035fa:	e006      	b.n	800360a <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	0018      	movs	r0, r3
 8003600:	f000 f814 	bl	800362c <I2C_TreatErrorCallback>
  }
}
 8003604:	e002      	b.n	800360c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003606:	46c0      	nop			@ (mov r8, r8)
 8003608:	e000      	b.n	800360c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800360a:	46c0      	nop			@ (mov r8, r8)
}
 800360c:	46c0      	nop			@ (mov r8, r8)
 800360e:	46bd      	mov	sp, r7
 8003610:	b004      	add	sp, #16
 8003612:	bd80      	pop	{r7, pc}
 8003614:	ffff0000 	.word	0xffff0000
 8003618:	08002311 	.word	0x08002311
 800361c:	00008003 	.word	0x00008003
 8003620:	ffffbfff 	.word	0xffffbfff
 8003624:	080036c3 	.word	0x080036c3
 8003628:	ffff7fff 	.word	0xffff7fff

0800362c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2241      	movs	r2, #65	@ 0x41
 8003638:	5c9b      	ldrb	r3, [r3, r2]
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b60      	cmp	r3, #96	@ 0x60
 800363e:	d10f      	bne.n	8003660 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2241      	movs	r2, #65	@ 0x41
 8003644:	2120      	movs	r1, #32
 8003646:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2240      	movs	r2, #64	@ 0x40
 8003652:	2100      	movs	r1, #0
 8003654:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	0018      	movs	r0, r3
 800365a:	f7fe fe47 	bl	80022ec <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800365e:	e00a      	b.n	8003676 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2240      	movs	r2, #64	@ 0x40
 800366a:	2100      	movs	r1, #0
 800366c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	0018      	movs	r0, r3
 8003672:	f7fc fe99 	bl	80003a8 <HAL_I2C_ErrorCallback>
}
 8003676:	46c0      	nop			@ (mov r8, r8)
 8003678:	46bd      	mov	sp, r7
 800367a:	b002      	add	sp, #8
 800367c:	bd80      	pop	{r7, pc}

0800367e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b082      	sub	sp, #8
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	2202      	movs	r2, #2
 800368e:	4013      	ands	r3, r2
 8003690:	2b02      	cmp	r3, #2
 8003692:	d103      	bne.n	800369c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2200      	movs	r2, #0
 800369a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	2201      	movs	r2, #1
 80036a4:	4013      	ands	r3, r2
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d007      	beq.n	80036ba <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	699a      	ldr	r2, [r3, #24]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2101      	movs	r1, #1
 80036b6:	430a      	orrs	r2, r1
 80036b8:	619a      	str	r2, [r3, #24]
  }
}
 80036ba:	46c0      	nop			@ (mov r8, r8)
 80036bc:	46bd      	mov	sp, r7
 80036be:	b002      	add	sp, #8
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b084      	sub	sp, #16
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ce:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d003      	beq.n	80036e0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036dc:	2200      	movs	r2, #0
 80036de:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d003      	beq.n	80036f0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ec:	2200      	movs	r2, #0
 80036ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	0018      	movs	r0, r3
 80036f4:	f7ff ff9a 	bl	800362c <I2C_TreatErrorCallback>
}
 80036f8:	46c0      	nop			@ (mov r8, r8)
 80036fa:	46bd      	mov	sp, r7
 80036fc:	b004      	add	sp, #16
 80036fe:	bd80      	pop	{r7, pc}

08003700 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	603b      	str	r3, [r7, #0]
 800370c:	1dfb      	adds	r3, r7, #7
 800370e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003710:	e03a      	b.n	8003788 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	6839      	ldr	r1, [r7, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	0018      	movs	r0, r3
 800371a:	f000 f971 	bl	8003a00 <I2C_IsErrorOccurred>
 800371e:	1e03      	subs	r3, r0, #0
 8003720:	d001      	beq.n	8003726 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e040      	b.n	80037a8 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	3301      	adds	r3, #1
 800372a:	d02d      	beq.n	8003788 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800372c:	f7fd fe30 	bl	8001390 <HAL_GetTick>
 8003730:	0002      	movs	r2, r0
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	429a      	cmp	r2, r3
 800373a:	d302      	bcc.n	8003742 <I2C_WaitOnFlagUntilTimeout+0x42>
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d122      	bne.n	8003788 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	68ba      	ldr	r2, [r7, #8]
 800374a:	4013      	ands	r3, r2
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	425a      	negs	r2, r3
 8003752:	4153      	adcs	r3, r2
 8003754:	b2db      	uxtb	r3, r3
 8003756:	001a      	movs	r2, r3
 8003758:	1dfb      	adds	r3, r7, #7
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	429a      	cmp	r2, r3
 800375e:	d113      	bne.n	8003788 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003764:	2220      	movs	r2, #32
 8003766:	431a      	orrs	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2241      	movs	r2, #65	@ 0x41
 8003770:	2120      	movs	r1, #32
 8003772:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2242      	movs	r2, #66	@ 0x42
 8003778:	2100      	movs	r1, #0
 800377a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2240      	movs	r2, #64	@ 0x40
 8003780:	2100      	movs	r1, #0
 8003782:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e00f      	b.n	80037a8 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	699b      	ldr	r3, [r3, #24]
 800378e:	68ba      	ldr	r2, [r7, #8]
 8003790:	4013      	ands	r3, r2
 8003792:	68ba      	ldr	r2, [r7, #8]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	425a      	negs	r2, r3
 8003798:	4153      	adcs	r3, r2
 800379a:	b2db      	uxtb	r3, r3
 800379c:	001a      	movs	r2, r3
 800379e:	1dfb      	adds	r3, r7, #7
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d0b5      	beq.n	8003712 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	0018      	movs	r0, r3
 80037aa:	46bd      	mov	sp, r7
 80037ac:	b004      	add	sp, #16
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037bc:	e032      	b.n	8003824 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	68b9      	ldr	r1, [r7, #8]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	0018      	movs	r0, r3
 80037c6:	f000 f91b 	bl	8003a00 <I2C_IsErrorOccurred>
 80037ca:	1e03      	subs	r3, r0, #0
 80037cc:	d001      	beq.n	80037d2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e030      	b.n	8003834 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	3301      	adds	r3, #1
 80037d6:	d025      	beq.n	8003824 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d8:	f7fd fdda 	bl	8001390 <HAL_GetTick>
 80037dc:	0002      	movs	r2, r0
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d302      	bcc.n	80037ee <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d11a      	bne.n	8003824 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	2202      	movs	r2, #2
 80037f6:	4013      	ands	r3, r2
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d013      	beq.n	8003824 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003800:	2220      	movs	r2, #32
 8003802:	431a      	orrs	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2241      	movs	r2, #65	@ 0x41
 800380c:	2120      	movs	r1, #32
 800380e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2242      	movs	r2, #66	@ 0x42
 8003814:	2100      	movs	r1, #0
 8003816:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2240      	movs	r2, #64	@ 0x40
 800381c:	2100      	movs	r1, #0
 800381e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e007      	b.n	8003834 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	2202      	movs	r2, #2
 800382c:	4013      	ands	r3, r2
 800382e:	2b02      	cmp	r3, #2
 8003830:	d1c5      	bne.n	80037be <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003832:	2300      	movs	r3, #0
}
 8003834:	0018      	movs	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	b004      	add	sp, #16
 800383a:	bd80      	pop	{r7, pc}

0800383c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003848:	e02f      	b.n	80038aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	68b9      	ldr	r1, [r7, #8]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	0018      	movs	r0, r3
 8003852:	f000 f8d5 	bl	8003a00 <I2C_IsErrorOccurred>
 8003856:	1e03      	subs	r3, r0, #0
 8003858:	d001      	beq.n	800385e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e02d      	b.n	80038ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800385e:	f7fd fd97 	bl	8001390 <HAL_GetTick>
 8003862:	0002      	movs	r2, r0
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	68ba      	ldr	r2, [r7, #8]
 800386a:	429a      	cmp	r2, r3
 800386c:	d302      	bcc.n	8003874 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d11a      	bne.n	80038aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	2220      	movs	r2, #32
 800387c:	4013      	ands	r3, r2
 800387e:	2b20      	cmp	r3, #32
 8003880:	d013      	beq.n	80038aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003886:	2220      	movs	r2, #32
 8003888:	431a      	orrs	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2241      	movs	r2, #65	@ 0x41
 8003892:	2120      	movs	r1, #32
 8003894:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2242      	movs	r2, #66	@ 0x42
 800389a:	2100      	movs	r1, #0
 800389c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2240      	movs	r2, #64	@ 0x40
 80038a2:	2100      	movs	r1, #0
 80038a4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e007      	b.n	80038ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	2220      	movs	r2, #32
 80038b2:	4013      	ands	r3, r2
 80038b4:	2b20      	cmp	r3, #32
 80038b6:	d1c8      	bne.n	800384a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	0018      	movs	r0, r3
 80038bc:	46bd      	mov	sp, r7
 80038be:	b004      	add	sp, #16
 80038c0:	bd80      	pop	{r7, pc}
	...

080038c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038d0:	2317      	movs	r3, #23
 80038d2:	18fb      	adds	r3, r7, r3
 80038d4:	2200      	movs	r2, #0
 80038d6:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80038d8:	e07b      	b.n	80039d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	68b9      	ldr	r1, [r7, #8]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	0018      	movs	r0, r3
 80038e2:	f000 f88d 	bl	8003a00 <I2C_IsErrorOccurred>
 80038e6:	1e03      	subs	r3, r0, #0
 80038e8:	d003      	beq.n	80038f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80038ea:	2317      	movs	r3, #23
 80038ec:	18fb      	adds	r3, r7, r3
 80038ee:	2201      	movs	r2, #1
 80038f0:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	2220      	movs	r2, #32
 80038fa:	4013      	ands	r3, r2
 80038fc:	2b20      	cmp	r3, #32
 80038fe:	d140      	bne.n	8003982 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8003900:	2117      	movs	r1, #23
 8003902:	187b      	adds	r3, r7, r1
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d13b      	bne.n	8003982 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	2204      	movs	r2, #4
 8003912:	4013      	ands	r3, r2
 8003914:	2b04      	cmp	r3, #4
 8003916:	d106      	bne.n	8003926 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800391c:	2b00      	cmp	r3, #0
 800391e:	d002      	beq.n	8003926 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003920:	187b      	adds	r3, r7, r1
 8003922:	2200      	movs	r2, #0
 8003924:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	2210      	movs	r2, #16
 800392e:	4013      	ands	r3, r2
 8003930:	2b10      	cmp	r3, #16
 8003932:	d123      	bne.n	800397c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2210      	movs	r2, #16
 800393a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2204      	movs	r2, #4
 8003940:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2220      	movs	r2, #32
 8003948:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	685a      	ldr	r2, [r3, #4]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4929      	ldr	r1, [pc, #164]	@ (80039fc <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8003956:	400a      	ands	r2, r1
 8003958:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2241      	movs	r2, #65	@ 0x41
 800395e:	2120      	movs	r1, #32
 8003960:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2242      	movs	r2, #66	@ 0x42
 8003966:	2100      	movs	r1, #0
 8003968:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2240      	movs	r2, #64	@ 0x40
 800396e:	2100      	movs	r1, #0
 8003970:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003972:	2317      	movs	r3, #23
 8003974:	18fb      	adds	r3, r7, r3
 8003976:	2201      	movs	r2, #1
 8003978:	701a      	strb	r2, [r3, #0]
 800397a:	e002      	b.n	8003982 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003982:	f7fd fd05 	bl	8001390 <HAL_GetTick>
 8003986:	0002      	movs	r2, r0
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	429a      	cmp	r2, r3
 8003990:	d302      	bcc.n	8003998 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d11c      	bne.n	80039d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8003998:	2017      	movs	r0, #23
 800399a:	183b      	adds	r3, r7, r0
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d117      	bne.n	80039d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	2204      	movs	r2, #4
 80039aa:	4013      	ands	r3, r2
 80039ac:	2b04      	cmp	r3, #4
 80039ae:	d010      	beq.n	80039d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039b4:	2220      	movs	r2, #32
 80039b6:	431a      	orrs	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2241      	movs	r2, #65	@ 0x41
 80039c0:	2120      	movs	r1, #32
 80039c2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2240      	movs	r2, #64	@ 0x40
 80039c8:	2100      	movs	r1, #0
 80039ca:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80039cc:	183b      	adds	r3, r7, r0
 80039ce:	2201      	movs	r2, #1
 80039d0:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	699b      	ldr	r3, [r3, #24]
 80039d8:	2204      	movs	r2, #4
 80039da:	4013      	ands	r3, r2
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d005      	beq.n	80039ec <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80039e0:	2317      	movs	r3, #23
 80039e2:	18fb      	adds	r3, r7, r3
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d100      	bne.n	80039ec <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80039ea:	e776      	b.n	80038da <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80039ec:	2317      	movs	r3, #23
 80039ee:	18fb      	adds	r3, r7, r3
 80039f0:	781b      	ldrb	r3, [r3, #0]
}
 80039f2:	0018      	movs	r0, r3
 80039f4:	46bd      	mov	sp, r7
 80039f6:	b006      	add	sp, #24
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	46c0      	nop			@ (mov r8, r8)
 80039fc:	fe00e800 	.word	0xfe00e800

08003a00 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08a      	sub	sp, #40	@ 0x28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a0c:	2327      	movs	r3, #39	@ 0x27
 8003a0e:	18fb      	adds	r3, r7, r3
 8003a10:	2200      	movs	r2, #0
 8003a12:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	2210      	movs	r2, #16
 8003a28:	4013      	ands	r3, r2
 8003a2a:	d100      	bne.n	8003a2e <I2C_IsErrorOccurred+0x2e>
 8003a2c:	e079      	b.n	8003b22 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2210      	movs	r2, #16
 8003a34:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a36:	e057      	b.n	8003ae8 <I2C_IsErrorOccurred+0xe8>
 8003a38:	2227      	movs	r2, #39	@ 0x27
 8003a3a:	18bb      	adds	r3, r7, r2
 8003a3c:	18ba      	adds	r2, r7, r2
 8003a3e:	7812      	ldrb	r2, [r2, #0]
 8003a40:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	3301      	adds	r3, #1
 8003a46:	d04f      	beq.n	8003ae8 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a48:	f7fd fca2 	bl	8001390 <HAL_GetTick>
 8003a4c:	0002      	movs	r2, r0
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d302      	bcc.n	8003a5e <I2C_IsErrorOccurred+0x5e>
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d144      	bne.n	8003ae8 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	2380      	movs	r3, #128	@ 0x80
 8003a66:	01db      	lsls	r3, r3, #7
 8003a68:	4013      	ands	r3, r2
 8003a6a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003a6c:	2013      	movs	r0, #19
 8003a6e:	183b      	adds	r3, r7, r0
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	2142      	movs	r1, #66	@ 0x42
 8003a74:	5c52      	ldrb	r2, [r2, r1]
 8003a76:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	699a      	ldr	r2, [r3, #24]
 8003a7e:	2380      	movs	r3, #128	@ 0x80
 8003a80:	021b      	lsls	r3, r3, #8
 8003a82:	401a      	ands	r2, r3
 8003a84:	2380      	movs	r3, #128	@ 0x80
 8003a86:	021b      	lsls	r3, r3, #8
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d126      	bne.n	8003ada <I2C_IsErrorOccurred+0xda>
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	2380      	movs	r3, #128	@ 0x80
 8003a90:	01db      	lsls	r3, r3, #7
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d021      	beq.n	8003ada <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003a96:	183b      	adds	r3, r7, r0
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	2b20      	cmp	r3, #32
 8003a9c:	d01d      	beq.n	8003ada <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2180      	movs	r1, #128	@ 0x80
 8003aaa:	01c9      	lsls	r1, r1, #7
 8003aac:	430a      	orrs	r2, r1
 8003aae:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003ab0:	f7fd fc6e 	bl	8001390 <HAL_GetTick>
 8003ab4:	0003      	movs	r3, r0
 8003ab6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ab8:	e00f      	b.n	8003ada <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003aba:	f7fd fc69 	bl	8001390 <HAL_GetTick>
 8003abe:	0002      	movs	r2, r0
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b19      	cmp	r3, #25
 8003ac6:	d908      	bls.n	8003ada <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	2220      	movs	r2, #32
 8003acc:	4313      	orrs	r3, r2
 8003ace:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003ad0:	2327      	movs	r3, #39	@ 0x27
 8003ad2:	18fb      	adds	r3, r7, r3
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	701a      	strb	r2, [r3, #0]

              break;
 8003ad8:	e006      	b.n	8003ae8 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	2b20      	cmp	r3, #32
 8003ae6:	d1e8      	bne.n	8003aba <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	2220      	movs	r2, #32
 8003af0:	4013      	ands	r3, r2
 8003af2:	2b20      	cmp	r3, #32
 8003af4:	d004      	beq.n	8003b00 <I2C_IsErrorOccurred+0x100>
 8003af6:	2327      	movs	r3, #39	@ 0x27
 8003af8:	18fb      	adds	r3, r7, r3
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d09b      	beq.n	8003a38 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b00:	2327      	movs	r3, #39	@ 0x27
 8003b02:	18fb      	adds	r3, r7, r3
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d103      	bne.n	8003b12 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b12:	6a3b      	ldr	r3, [r7, #32]
 8003b14:	2204      	movs	r2, #4
 8003b16:	4313      	orrs	r3, r2
 8003b18:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b1a:	2327      	movs	r3, #39	@ 0x27
 8003b1c:	18fb      	adds	r3, r7, r3
 8003b1e:	2201      	movs	r2, #1
 8003b20:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	2380      	movs	r3, #128	@ 0x80
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	4013      	ands	r3, r2
 8003b32:	d00c      	beq.n	8003b4e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	2201      	movs	r2, #1
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2280      	movs	r2, #128	@ 0x80
 8003b42:	0052      	lsls	r2, r2, #1
 8003b44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b46:	2327      	movs	r3, #39	@ 0x27
 8003b48:	18fb      	adds	r3, r7, r3
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003b4e:	69ba      	ldr	r2, [r7, #24]
 8003b50:	2380      	movs	r3, #128	@ 0x80
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	4013      	ands	r3, r2
 8003b56:	d00c      	beq.n	8003b72 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003b58:	6a3b      	ldr	r3, [r7, #32]
 8003b5a:	2208      	movs	r2, #8
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2280      	movs	r2, #128	@ 0x80
 8003b66:	00d2      	lsls	r2, r2, #3
 8003b68:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b6a:	2327      	movs	r3, #39	@ 0x27
 8003b6c:	18fb      	adds	r3, r7, r3
 8003b6e:	2201      	movs	r2, #1
 8003b70:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003b72:	69ba      	ldr	r2, [r7, #24]
 8003b74:	2380      	movs	r3, #128	@ 0x80
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	4013      	ands	r3, r2
 8003b7a:	d00c      	beq.n	8003b96 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003b7c:	6a3b      	ldr	r3, [r7, #32]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	4313      	orrs	r3, r2
 8003b82:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2280      	movs	r2, #128	@ 0x80
 8003b8a:	0092      	lsls	r2, r2, #2
 8003b8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b8e:	2327      	movs	r3, #39	@ 0x27
 8003b90:	18fb      	adds	r3, r7, r3
 8003b92:	2201      	movs	r2, #1
 8003b94:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003b96:	2327      	movs	r3, #39	@ 0x27
 8003b98:	18fb      	adds	r3, r7, r3
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d01d      	beq.n	8003bdc <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	0018      	movs	r0, r3
 8003ba4:	f7ff fd6b 	bl	800367e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	490e      	ldr	r1, [pc, #56]	@ (8003bec <I2C_IsErrorOccurred+0x1ec>)
 8003bb4:	400a      	ands	r2, r1
 8003bb6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
 8003bbe:	431a      	orrs	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2241      	movs	r2, #65	@ 0x41
 8003bc8:	2120      	movs	r1, #32
 8003bca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2242      	movs	r2, #66	@ 0x42
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2240      	movs	r2, #64	@ 0x40
 8003bd8:	2100      	movs	r1, #0
 8003bda:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003bdc:	2327      	movs	r3, #39	@ 0x27
 8003bde:	18fb      	adds	r3, r7, r3
 8003be0:	781b      	ldrb	r3, [r3, #0]
}
 8003be2:	0018      	movs	r0, r3
 8003be4:	46bd      	mov	sp, r7
 8003be6:	b00a      	add	sp, #40	@ 0x28
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	46c0      	nop			@ (mov r8, r8)
 8003bec:	fe00e800 	.word	0xfe00e800

08003bf0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003bf0:	b590      	push	{r4, r7, lr}
 8003bf2:	b087      	sub	sp, #28
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	0008      	movs	r0, r1
 8003bfa:	0011      	movs	r1, r2
 8003bfc:	607b      	str	r3, [r7, #4]
 8003bfe:	240a      	movs	r4, #10
 8003c00:	193b      	adds	r3, r7, r4
 8003c02:	1c02      	adds	r2, r0, #0
 8003c04:	801a      	strh	r2, [r3, #0]
 8003c06:	2009      	movs	r0, #9
 8003c08:	183b      	adds	r3, r7, r0
 8003c0a:	1c0a      	adds	r2, r1, #0
 8003c0c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c0e:	193b      	adds	r3, r7, r4
 8003c10:	881b      	ldrh	r3, [r3, #0]
 8003c12:	059b      	lsls	r3, r3, #22
 8003c14:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c16:	183b      	adds	r3, r7, r0
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	0419      	lsls	r1, r3, #16
 8003c1c:	23ff      	movs	r3, #255	@ 0xff
 8003c1e:	041b      	lsls	r3, r3, #16
 8003c20:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c22:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	085b      	lsrs	r3, r3, #1
 8003c30:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c3a:	0d51      	lsrs	r1, r2, #21
 8003c3c:	2280      	movs	r2, #128	@ 0x80
 8003c3e:	00d2      	lsls	r2, r2, #3
 8003c40:	400a      	ands	r2, r1
 8003c42:	4907      	ldr	r1, [pc, #28]	@ (8003c60 <I2C_TransferConfig+0x70>)
 8003c44:	430a      	orrs	r2, r1
 8003c46:	43d2      	mvns	r2, r2
 8003c48:	401a      	ands	r2, r3
 8003c4a:	0011      	movs	r1, r2
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	697a      	ldr	r2, [r7, #20]
 8003c52:	430a      	orrs	r2, r1
 8003c54:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003c56:	46c0      	nop			@ (mov r8, r8)
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	b007      	add	sp, #28
 8003c5c:	bd90      	pop	{r4, r7, pc}
 8003c5e:	46c0      	nop			@ (mov r8, r8)
 8003c60:	03ff63ff 	.word	0x03ff63ff

08003c64 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	000a      	movs	r2, r1
 8003c6e:	1cbb      	adds	r3, r7, #2
 8003c70:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003c72:	2300      	movs	r3, #0
 8003c74:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c7a:	4b3c      	ldr	r3, [pc, #240]	@ (8003d6c <I2C_Enable_IRQ+0x108>)
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d035      	beq.n	8003cec <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003c84:	4b3a      	ldr	r3, [pc, #232]	@ (8003d70 <I2C_Enable_IRQ+0x10c>)
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d030      	beq.n	8003cec <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003c8e:	4b39      	ldr	r3, [pc, #228]	@ (8003d74 <I2C_Enable_IRQ+0x110>)
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d02b      	beq.n	8003cec <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003c94:	1cbb      	adds	r3, r7, #2
 8003c96:	2200      	movs	r2, #0
 8003c98:	5e9b      	ldrsh	r3, [r3, r2]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	da03      	bge.n	8003ca6 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	22b8      	movs	r2, #184	@ 0xb8
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003ca6:	1cbb      	adds	r3, r7, #2
 8003ca8:	881b      	ldrh	r3, [r3, #0]
 8003caa:	2201      	movs	r2, #1
 8003cac:	4013      	ands	r3, r2
 8003cae:	d003      	beq.n	8003cb8 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	22f2      	movs	r2, #242	@ 0xf2
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003cb8:	1cbb      	adds	r3, r7, #2
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	d003      	beq.n	8003cca <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	22f4      	movs	r2, #244	@ 0xf4
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003cca:	1cbb      	adds	r3, r7, #2
 8003ccc:	881b      	ldrh	r3, [r3, #0]
 8003cce:	2b10      	cmp	r3, #16
 8003cd0:	d103      	bne.n	8003cda <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2290      	movs	r2, #144	@ 0x90
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003cda:	1cbb      	adds	r3, r7, #2
 8003cdc:	881b      	ldrh	r3, [r3, #0]
 8003cde:	2b20      	cmp	r3, #32
 8003ce0:	d137      	bne.n	8003d52 <I2C_Enable_IRQ+0xee>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003cea:	e032      	b.n	8003d52 <I2C_Enable_IRQ+0xee>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003cec:	1cbb      	adds	r3, r7, #2
 8003cee:	2200      	movs	r2, #0
 8003cf0:	5e9b      	ldrsh	r3, [r3, r2]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	da03      	bge.n	8003cfe <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	22b8      	movs	r2, #184	@ 0xb8
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003cfe:	1cbb      	adds	r3, r7, #2
 8003d00:	881b      	ldrh	r3, [r3, #0]
 8003d02:	2201      	movs	r2, #1
 8003d04:	4013      	ands	r3, r2
 8003d06:	d003      	beq.n	8003d10 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	22f2      	movs	r2, #242	@ 0xf2
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003d10:	1cbb      	adds	r3, r7, #2
 8003d12:	881b      	ldrh	r3, [r3, #0]
 8003d14:	2202      	movs	r2, #2
 8003d16:	4013      	ands	r3, r2
 8003d18:	d003      	beq.n	8003d22 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	22f4      	movs	r2, #244	@ 0xf4
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003d22:	1cbb      	adds	r3, r7, #2
 8003d24:	881b      	ldrh	r3, [r3, #0]
 8003d26:	2b10      	cmp	r3, #16
 8003d28:	d103      	bne.n	8003d32 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2290      	movs	r2, #144	@ 0x90
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003d32:	1cbb      	adds	r3, r7, #2
 8003d34:	881b      	ldrh	r3, [r3, #0]
 8003d36:	2b20      	cmp	r3, #32
 8003d38:	d103      	bne.n	8003d42 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2260      	movs	r2, #96	@ 0x60
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003d42:	1cbb      	adds	r3, r7, #2
 8003d44:	881b      	ldrh	r3, [r3, #0]
 8003d46:	2b40      	cmp	r3, #64	@ 0x40
 8003d48:	d103      	bne.n	8003d52 <I2C_Enable_IRQ+0xee>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2240      	movs	r2, #64	@ 0x40
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6819      	ldr	r1, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	601a      	str	r2, [r3, #0]
}
 8003d62:	46c0      	nop			@ (mov r8, r8)
 8003d64:	46bd      	mov	sp, r7
 8003d66:	b004      	add	sp, #16
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	46c0      	nop			@ (mov r8, r8)
 8003d6c:	08002539 	.word	0x08002539
 8003d70:	08002a29 	.word	0x08002a29
 8003d74:	0800276d 	.word	0x0800276d

08003d78 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	000a      	movs	r2, r1
 8003d82:	1cbb      	adds	r3, r7, #2
 8003d84:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003d8a:	1cbb      	adds	r3, r7, #2
 8003d8c:	881b      	ldrh	r3, [r3, #0]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	4013      	ands	r3, r2
 8003d92:	d010      	beq.n	8003db6 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2242      	movs	r2, #66	@ 0x42
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2241      	movs	r2, #65	@ 0x41
 8003da0:	5c9b      	ldrb	r3, [r3, r2]
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	001a      	movs	r2, r3
 8003da6:	2328      	movs	r3, #40	@ 0x28
 8003da8:	4013      	ands	r3, r2
 8003daa:	2b28      	cmp	r3, #40	@ 0x28
 8003dac:	d003      	beq.n	8003db6 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	22b0      	movs	r2, #176	@ 0xb0
 8003db2:	4313      	orrs	r3, r2
 8003db4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003db6:	1cbb      	adds	r3, r7, #2
 8003db8:	881b      	ldrh	r3, [r3, #0]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	d010      	beq.n	8003de2 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2244      	movs	r2, #68	@ 0x44
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2241      	movs	r2, #65	@ 0x41
 8003dcc:	5c9b      	ldrb	r3, [r3, r2]
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	001a      	movs	r2, r3
 8003dd2:	2328      	movs	r3, #40	@ 0x28
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	2b28      	cmp	r3, #40	@ 0x28
 8003dd8:	d003      	beq.n	8003de2 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	22b0      	movs	r2, #176	@ 0xb0
 8003dde:	4313      	orrs	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003de2:	1cbb      	adds	r3, r7, #2
 8003de4:	2200      	movs	r2, #0
 8003de6:	5e9b      	ldrsh	r3, [r3, r2]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	da03      	bge.n	8003df4 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	22b8      	movs	r2, #184	@ 0xb8
 8003df0:	4313      	orrs	r3, r2
 8003df2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003df4:	1cbb      	adds	r3, r7, #2
 8003df6:	881b      	ldrh	r3, [r3, #0]
 8003df8:	2b10      	cmp	r3, #16
 8003dfa:	d103      	bne.n	8003e04 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2290      	movs	r2, #144	@ 0x90
 8003e00:	4313      	orrs	r3, r2
 8003e02:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003e04:	1cbb      	adds	r3, r7, #2
 8003e06:	881b      	ldrh	r3, [r3, #0]
 8003e08:	2b20      	cmp	r3, #32
 8003e0a:	d103      	bne.n	8003e14 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	4313      	orrs	r3, r2
 8003e12:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003e14:	1cbb      	adds	r3, r7, #2
 8003e16:	881b      	ldrh	r3, [r3, #0]
 8003e18:	2b40      	cmp	r3, #64	@ 0x40
 8003e1a:	d103      	bne.n	8003e24 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2240      	movs	r2, #64	@ 0x40
 8003e20:	4313      	orrs	r3, r2
 8003e22:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	43d9      	mvns	r1, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	400a      	ands	r2, r1
 8003e34:	601a      	str	r2, [r3, #0]
}
 8003e36:	46c0      	nop			@ (mov r8, r8)
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	b004      	add	sp, #16
 8003e3c:	bd80      	pop	{r7, pc}
	...

08003e40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2241      	movs	r2, #65	@ 0x41
 8003e4e:	5c9b      	ldrb	r3, [r3, r2]
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	d138      	bne.n	8003ec8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2240      	movs	r2, #64	@ 0x40
 8003e5a:	5c9b      	ldrb	r3, [r3, r2]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d101      	bne.n	8003e64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003e60:	2302      	movs	r3, #2
 8003e62:	e032      	b.n	8003eca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2240      	movs	r2, #64	@ 0x40
 8003e68:	2101      	movs	r1, #1
 8003e6a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2241      	movs	r2, #65	@ 0x41
 8003e70:	2124      	movs	r1, #36	@ 0x24
 8003e72:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2101      	movs	r1, #1
 8003e80:	438a      	bics	r2, r1
 8003e82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4911      	ldr	r1, [pc, #68]	@ (8003ed4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003e90:	400a      	ands	r2, r1
 8003e92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6819      	ldr	r1, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2101      	movs	r1, #1
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2241      	movs	r2, #65	@ 0x41
 8003eb8:	2120      	movs	r1, #32
 8003eba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2240      	movs	r2, #64	@ 0x40
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	e000      	b.n	8003eca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ec8:	2302      	movs	r3, #2
  }
}
 8003eca:	0018      	movs	r0, r3
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	b002      	add	sp, #8
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	46c0      	nop			@ (mov r8, r8)
 8003ed4:	ffffefff 	.word	0xffffefff

08003ed8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2241      	movs	r2, #65	@ 0x41
 8003ee6:	5c9b      	ldrb	r3, [r3, r2]
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b20      	cmp	r3, #32
 8003eec:	d139      	bne.n	8003f62 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2240      	movs	r2, #64	@ 0x40
 8003ef2:	5c9b      	ldrb	r3, [r3, r2]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d101      	bne.n	8003efc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ef8:	2302      	movs	r3, #2
 8003efa:	e033      	b.n	8003f64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2240      	movs	r2, #64	@ 0x40
 8003f00:	2101      	movs	r1, #1
 8003f02:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2241      	movs	r2, #65	@ 0x41
 8003f08:	2124      	movs	r1, #36	@ 0x24
 8003f0a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2101      	movs	r1, #1
 8003f18:	438a      	bics	r2, r1
 8003f1a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4a11      	ldr	r2, [pc, #68]	@ (8003f6c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003f28:	4013      	ands	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	021b      	lsls	r3, r3, #8
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2101      	movs	r1, #1
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2241      	movs	r2, #65	@ 0x41
 8003f52:	2120      	movs	r1, #32
 8003f54:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2240      	movs	r2, #64	@ 0x40
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e000      	b.n	8003f64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003f62:	2302      	movs	r3, #2
  }
}
 8003f64:	0018      	movs	r0, r3
 8003f66:	46bd      	mov	sp, r7
 8003f68:	b004      	add	sp, #16
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	fffff0ff 	.word	0xfffff0ff

08003f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f70:	b5b0      	push	{r4, r5, r7, lr}
 8003f72:	b08a      	sub	sp, #40	@ 0x28
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d102      	bne.n	8003f84 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	f000 fbbf 	bl	8004702 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f84:	4bc9      	ldr	r3, [pc, #804]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	220c      	movs	r2, #12
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f8e:	4bc7      	ldr	r3, [pc, #796]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8003f90:	68da      	ldr	r2, [r3, #12]
 8003f92:	2380      	movs	r3, #128	@ 0x80
 8003f94:	025b      	lsls	r3, r3, #9
 8003f96:	4013      	ands	r3, r2
 8003f98:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	d100      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x36>
 8003fa4:	e07e      	b.n	80040a4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	d007      	beq.n	8003fbc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	2b0c      	cmp	r3, #12
 8003fb0:	d112      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x68>
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	2380      	movs	r3, #128	@ 0x80
 8003fb6:	025b      	lsls	r3, r3, #9
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d10d      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fbc:	4bbb      	ldr	r3, [pc, #748]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	2380      	movs	r3, #128	@ 0x80
 8003fc2:	029b      	lsls	r3, r3, #10
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	d100      	bne.n	8003fca <HAL_RCC_OscConfig+0x5a>
 8003fc8:	e06b      	b.n	80040a2 <HAL_RCC_OscConfig+0x132>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d167      	bne.n	80040a2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	f000 fb95 	bl	8004702 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685a      	ldr	r2, [r3, #4]
 8003fdc:	2380      	movs	r3, #128	@ 0x80
 8003fde:	025b      	lsls	r3, r3, #9
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d107      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x84>
 8003fe4:	4bb1      	ldr	r3, [pc, #708]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	4bb0      	ldr	r3, [pc, #704]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8003fea:	2180      	movs	r1, #128	@ 0x80
 8003fec:	0249      	lsls	r1, r1, #9
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	601a      	str	r2, [r3, #0]
 8003ff2:	e027      	b.n	8004044 <HAL_RCC_OscConfig+0xd4>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685a      	ldr	r2, [r3, #4]
 8003ff8:	23a0      	movs	r3, #160	@ 0xa0
 8003ffa:	02db      	lsls	r3, r3, #11
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d10e      	bne.n	800401e <HAL_RCC_OscConfig+0xae>
 8004000:	4baa      	ldr	r3, [pc, #680]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	4ba9      	ldr	r3, [pc, #676]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004006:	2180      	movs	r1, #128	@ 0x80
 8004008:	02c9      	lsls	r1, r1, #11
 800400a:	430a      	orrs	r2, r1
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	4ba7      	ldr	r3, [pc, #668]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	4ba6      	ldr	r3, [pc, #664]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004014:	2180      	movs	r1, #128	@ 0x80
 8004016:	0249      	lsls	r1, r1, #9
 8004018:	430a      	orrs	r2, r1
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	e012      	b.n	8004044 <HAL_RCC_OscConfig+0xd4>
 800401e:	4ba3      	ldr	r3, [pc, #652]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	4ba2      	ldr	r3, [pc, #648]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004024:	49a2      	ldr	r1, [pc, #648]	@ (80042b0 <HAL_RCC_OscConfig+0x340>)
 8004026:	400a      	ands	r2, r1
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	4ba0      	ldr	r3, [pc, #640]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	2380      	movs	r3, #128	@ 0x80
 8004030:	025b      	lsls	r3, r3, #9
 8004032:	4013      	ands	r3, r2
 8004034:	60fb      	str	r3, [r7, #12]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	4b9c      	ldr	r3, [pc, #624]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	4b9b      	ldr	r3, [pc, #620]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800403e:	499d      	ldr	r1, [pc, #628]	@ (80042b4 <HAL_RCC_OscConfig+0x344>)
 8004040:	400a      	ands	r2, r1
 8004042:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d015      	beq.n	8004078 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800404c:	f7fd f9a0 	bl	8001390 <HAL_GetTick>
 8004050:	0003      	movs	r3, r0
 8004052:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004054:	e009      	b.n	800406a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004056:	f7fd f99b 	bl	8001390 <HAL_GetTick>
 800405a:	0002      	movs	r2, r0
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	2b64      	cmp	r3, #100	@ 0x64
 8004062:	d902      	bls.n	800406a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	f000 fb4c 	bl	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800406a:	4b90      	ldr	r3, [pc, #576]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	2380      	movs	r3, #128	@ 0x80
 8004070:	029b      	lsls	r3, r3, #10
 8004072:	4013      	ands	r3, r2
 8004074:	d0ef      	beq.n	8004056 <HAL_RCC_OscConfig+0xe6>
 8004076:	e015      	b.n	80040a4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004078:	f7fd f98a 	bl	8001390 <HAL_GetTick>
 800407c:	0003      	movs	r3, r0
 800407e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004080:	e008      	b.n	8004094 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004082:	f7fd f985 	bl	8001390 <HAL_GetTick>
 8004086:	0002      	movs	r2, r0
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b64      	cmp	r3, #100	@ 0x64
 800408e:	d901      	bls.n	8004094 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e336      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004094:	4b85      	ldr	r3, [pc, #532]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	2380      	movs	r3, #128	@ 0x80
 800409a:	029b      	lsls	r3, r3, #10
 800409c:	4013      	ands	r3, r2
 800409e:	d1f0      	bne.n	8004082 <HAL_RCC_OscConfig+0x112>
 80040a0:	e000      	b.n	80040a4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040a2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2202      	movs	r2, #2
 80040aa:	4013      	ands	r3, r2
 80040ac:	d100      	bne.n	80040b0 <HAL_RCC_OscConfig+0x140>
 80040ae:	e099      	b.n	80041e4 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80040b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b8:	2220      	movs	r2, #32
 80040ba:	4013      	ands	r3, r2
 80040bc:	d009      	beq.n	80040d2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80040be:	4b7b      	ldr	r3, [pc, #492]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	4b7a      	ldr	r3, [pc, #488]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80040c4:	2120      	movs	r1, #32
 80040c6:	430a      	orrs	r2, r1
 80040c8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80040ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040cc:	2220      	movs	r2, #32
 80040ce:	4393      	bics	r3, r2
 80040d0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	2b04      	cmp	r3, #4
 80040d6:	d005      	beq.n	80040e4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	2b0c      	cmp	r3, #12
 80040dc:	d13e      	bne.n	800415c <HAL_RCC_OscConfig+0x1ec>
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d13b      	bne.n	800415c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80040e4:	4b71      	ldr	r3, [pc, #452]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2204      	movs	r2, #4
 80040ea:	4013      	ands	r3, r2
 80040ec:	d004      	beq.n	80040f8 <HAL_RCC_OscConfig+0x188>
 80040ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e304      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f8:	4b6c      	ldr	r3, [pc, #432]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	4a6e      	ldr	r2, [pc, #440]	@ (80042b8 <HAL_RCC_OscConfig+0x348>)
 80040fe:	4013      	ands	r3, r2
 8004100:	0019      	movs	r1, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	021a      	lsls	r2, r3, #8
 8004108:	4b68      	ldr	r3, [pc, #416]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800410a:	430a      	orrs	r2, r1
 800410c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800410e:	4b67      	ldr	r3, [pc, #412]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2209      	movs	r2, #9
 8004114:	4393      	bics	r3, r2
 8004116:	0019      	movs	r1, r3
 8004118:	4b64      	ldr	r3, [pc, #400]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800411a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800411c:	430a      	orrs	r2, r1
 800411e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004120:	f000 fc42 	bl	80049a8 <HAL_RCC_GetSysClockFreq>
 8004124:	0001      	movs	r1, r0
 8004126:	4b61      	ldr	r3, [pc, #388]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	091b      	lsrs	r3, r3, #4
 800412c:	220f      	movs	r2, #15
 800412e:	4013      	ands	r3, r2
 8004130:	4a62      	ldr	r2, [pc, #392]	@ (80042bc <HAL_RCC_OscConfig+0x34c>)
 8004132:	5cd3      	ldrb	r3, [r2, r3]
 8004134:	000a      	movs	r2, r1
 8004136:	40da      	lsrs	r2, r3
 8004138:	4b61      	ldr	r3, [pc, #388]	@ (80042c0 <HAL_RCC_OscConfig+0x350>)
 800413a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800413c:	4b61      	ldr	r3, [pc, #388]	@ (80042c4 <HAL_RCC_OscConfig+0x354>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2513      	movs	r5, #19
 8004142:	197c      	adds	r4, r7, r5
 8004144:	0018      	movs	r0, r3
 8004146:	f7fd f8dd 	bl	8001304 <HAL_InitTick>
 800414a:	0003      	movs	r3, r0
 800414c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800414e:	197b      	adds	r3, r7, r5
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d046      	beq.n	80041e4 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8004156:	197b      	adds	r3, r7, r5
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	e2d2      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800415c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415e:	2b00      	cmp	r3, #0
 8004160:	d027      	beq.n	80041b2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004162:	4b52      	ldr	r3, [pc, #328]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2209      	movs	r2, #9
 8004168:	4393      	bics	r3, r2
 800416a:	0019      	movs	r1, r3
 800416c:	4b4f      	ldr	r3, [pc, #316]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800416e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004170:	430a      	orrs	r2, r1
 8004172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004174:	f7fd f90c 	bl	8001390 <HAL_GetTick>
 8004178:	0003      	movs	r3, r0
 800417a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800417c:	e008      	b.n	8004190 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800417e:	f7fd f907 	bl	8001390 <HAL_GetTick>
 8004182:	0002      	movs	r2, r0
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b02      	cmp	r3, #2
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e2b8      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004190:	4b46      	ldr	r3, [pc, #280]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2204      	movs	r2, #4
 8004196:	4013      	ands	r3, r2
 8004198:	d0f1      	beq.n	800417e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800419a:	4b44      	ldr	r3, [pc, #272]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	4a46      	ldr	r2, [pc, #280]	@ (80042b8 <HAL_RCC_OscConfig+0x348>)
 80041a0:	4013      	ands	r3, r2
 80041a2:	0019      	movs	r1, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	021a      	lsls	r2, r3, #8
 80041aa:	4b40      	ldr	r3, [pc, #256]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80041ac:	430a      	orrs	r2, r1
 80041ae:	605a      	str	r2, [r3, #4]
 80041b0:	e018      	b.n	80041e4 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041b2:	4b3e      	ldr	r3, [pc, #248]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	4b3d      	ldr	r3, [pc, #244]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80041b8:	2101      	movs	r1, #1
 80041ba:	438a      	bics	r2, r1
 80041bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041be:	f7fd f8e7 	bl	8001390 <HAL_GetTick>
 80041c2:	0003      	movs	r3, r0
 80041c4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80041c6:	e008      	b.n	80041da <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041c8:	f7fd f8e2 	bl	8001390 <HAL_GetTick>
 80041cc:	0002      	movs	r2, r0
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d901      	bls.n	80041da <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e293      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80041da:	4b34      	ldr	r3, [pc, #208]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2204      	movs	r2, #4
 80041e0:	4013      	ands	r3, r2
 80041e2:	d1f1      	bne.n	80041c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2210      	movs	r2, #16
 80041ea:	4013      	ands	r3, r2
 80041ec:	d100      	bne.n	80041f0 <HAL_RCC_OscConfig+0x280>
 80041ee:	e0a2      	b.n	8004336 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d140      	bne.n	8004278 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041f6:	4b2d      	ldr	r3, [pc, #180]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	2380      	movs	r3, #128	@ 0x80
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	4013      	ands	r3, r2
 8004200:	d005      	beq.n	800420e <HAL_RCC_OscConfig+0x29e>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	69db      	ldr	r3, [r3, #28]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e279      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800420e:	4b27      	ldr	r3, [pc, #156]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	4a2d      	ldr	r2, [pc, #180]	@ (80042c8 <HAL_RCC_OscConfig+0x358>)
 8004214:	4013      	ands	r3, r2
 8004216:	0019      	movs	r1, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800421c:	4b23      	ldr	r3, [pc, #140]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 800421e:	430a      	orrs	r2, r1
 8004220:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004222:	4b22      	ldr	r3, [pc, #136]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	021b      	lsls	r3, r3, #8
 8004228:	0a19      	lsrs	r1, r3, #8
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	061a      	lsls	r2, r3, #24
 8004230:	4b1e      	ldr	r3, [pc, #120]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004232:	430a      	orrs	r2, r1
 8004234:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423a:	0b5b      	lsrs	r3, r3, #13
 800423c:	3301      	adds	r3, #1
 800423e:	2280      	movs	r2, #128	@ 0x80
 8004240:	0212      	lsls	r2, r2, #8
 8004242:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004244:	4b19      	ldr	r3, [pc, #100]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	091b      	lsrs	r3, r3, #4
 800424a:	210f      	movs	r1, #15
 800424c:	400b      	ands	r3, r1
 800424e:	491b      	ldr	r1, [pc, #108]	@ (80042bc <HAL_RCC_OscConfig+0x34c>)
 8004250:	5ccb      	ldrb	r3, [r1, r3]
 8004252:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004254:	4b1a      	ldr	r3, [pc, #104]	@ (80042c0 <HAL_RCC_OscConfig+0x350>)
 8004256:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004258:	4b1a      	ldr	r3, [pc, #104]	@ (80042c4 <HAL_RCC_OscConfig+0x354>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2513      	movs	r5, #19
 800425e:	197c      	adds	r4, r7, r5
 8004260:	0018      	movs	r0, r3
 8004262:	f7fd f84f 	bl	8001304 <HAL_InitTick>
 8004266:	0003      	movs	r3, r0
 8004268:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800426a:	197b      	adds	r3, r7, r5
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d061      	beq.n	8004336 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8004272:	197b      	adds	r3, r7, r5
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	e244      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	69db      	ldr	r3, [r3, #28]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d040      	beq.n	8004302 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004280:	4b0a      	ldr	r3, [pc, #40]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	4b09      	ldr	r3, [pc, #36]	@ (80042ac <HAL_RCC_OscConfig+0x33c>)
 8004286:	2180      	movs	r1, #128	@ 0x80
 8004288:	0049      	lsls	r1, r1, #1
 800428a:	430a      	orrs	r2, r1
 800428c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800428e:	f7fd f87f 	bl	8001390 <HAL_GetTick>
 8004292:	0003      	movs	r3, r0
 8004294:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004296:	e019      	b.n	80042cc <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004298:	f7fd f87a 	bl	8001390 <HAL_GetTick>
 800429c:	0002      	movs	r2, r0
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d912      	bls.n	80042cc <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e22b      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
 80042aa:	46c0      	nop			@ (mov r8, r8)
 80042ac:	40021000 	.word	0x40021000
 80042b0:	fffeffff 	.word	0xfffeffff
 80042b4:	fffbffff 	.word	0xfffbffff
 80042b8:	ffffe0ff 	.word	0xffffe0ff
 80042bc:	08006360 	.word	0x08006360
 80042c0:	20000004 	.word	0x20000004
 80042c4:	20000008 	.word	0x20000008
 80042c8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80042cc:	4bca      	ldr	r3, [pc, #808]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	2380      	movs	r3, #128	@ 0x80
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	4013      	ands	r3, r2
 80042d6:	d0df      	beq.n	8004298 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042d8:	4bc7      	ldr	r3, [pc, #796]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	4ac7      	ldr	r2, [pc, #796]	@ (80045fc <HAL_RCC_OscConfig+0x68c>)
 80042de:	4013      	ands	r3, r2
 80042e0:	0019      	movs	r1, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042e6:	4bc4      	ldr	r3, [pc, #784]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80042e8:	430a      	orrs	r2, r1
 80042ea:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042ec:	4bc2      	ldr	r3, [pc, #776]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	021b      	lsls	r3, r3, #8
 80042f2:	0a19      	lsrs	r1, r3, #8
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	061a      	lsls	r2, r3, #24
 80042fa:	4bbf      	ldr	r3, [pc, #764]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80042fc:	430a      	orrs	r2, r1
 80042fe:	605a      	str	r2, [r3, #4]
 8004300:	e019      	b.n	8004336 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004302:	4bbd      	ldr	r3, [pc, #756]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	4bbc      	ldr	r3, [pc, #752]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004308:	49bd      	ldr	r1, [pc, #756]	@ (8004600 <HAL_RCC_OscConfig+0x690>)
 800430a:	400a      	ands	r2, r1
 800430c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800430e:	f7fd f83f 	bl	8001390 <HAL_GetTick>
 8004312:	0003      	movs	r3, r0
 8004314:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004316:	e008      	b.n	800432a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004318:	f7fd f83a 	bl	8001390 <HAL_GetTick>
 800431c:	0002      	movs	r2, r0
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b02      	cmp	r3, #2
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e1eb      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800432a:	4bb3      	ldr	r3, [pc, #716]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	2380      	movs	r3, #128	@ 0x80
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	4013      	ands	r3, r2
 8004334:	d1f0      	bne.n	8004318 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2208      	movs	r2, #8
 800433c:	4013      	ands	r3, r2
 800433e:	d036      	beq.n	80043ae <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	695b      	ldr	r3, [r3, #20]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d019      	beq.n	800437c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004348:	4bab      	ldr	r3, [pc, #684]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800434a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800434c:	4baa      	ldr	r3, [pc, #680]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800434e:	2101      	movs	r1, #1
 8004350:	430a      	orrs	r2, r1
 8004352:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004354:	f7fd f81c 	bl	8001390 <HAL_GetTick>
 8004358:	0003      	movs	r3, r0
 800435a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800435e:	f7fd f817 	bl	8001390 <HAL_GetTick>
 8004362:	0002      	movs	r2, r0
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b02      	cmp	r3, #2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e1c8      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004370:	4ba1      	ldr	r3, [pc, #644]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004374:	2202      	movs	r2, #2
 8004376:	4013      	ands	r3, r2
 8004378:	d0f1      	beq.n	800435e <HAL_RCC_OscConfig+0x3ee>
 800437a:	e018      	b.n	80043ae <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800437c:	4b9e      	ldr	r3, [pc, #632]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800437e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004380:	4b9d      	ldr	r3, [pc, #628]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004382:	2101      	movs	r1, #1
 8004384:	438a      	bics	r2, r1
 8004386:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004388:	f7fd f802 	bl	8001390 <HAL_GetTick>
 800438c:	0003      	movs	r3, r0
 800438e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004390:	e008      	b.n	80043a4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004392:	f7fc fffd 	bl	8001390 <HAL_GetTick>
 8004396:	0002      	movs	r2, r0
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b02      	cmp	r3, #2
 800439e:	d901      	bls.n	80043a4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e1ae      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80043a4:	4b94      	ldr	r3, [pc, #592]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80043a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043a8:	2202      	movs	r2, #2
 80043aa:	4013      	ands	r3, r2
 80043ac:	d1f1      	bne.n	8004392 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2204      	movs	r2, #4
 80043b4:	4013      	ands	r3, r2
 80043b6:	d100      	bne.n	80043ba <HAL_RCC_OscConfig+0x44a>
 80043b8:	e0ae      	b.n	8004518 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043ba:	2023      	movs	r0, #35	@ 0x23
 80043bc:	183b      	adds	r3, r7, r0
 80043be:	2200      	movs	r2, #0
 80043c0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043c2:	4b8d      	ldr	r3, [pc, #564]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80043c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043c6:	2380      	movs	r3, #128	@ 0x80
 80043c8:	055b      	lsls	r3, r3, #21
 80043ca:	4013      	ands	r3, r2
 80043cc:	d109      	bne.n	80043e2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043ce:	4b8a      	ldr	r3, [pc, #552]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80043d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043d2:	4b89      	ldr	r3, [pc, #548]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80043d4:	2180      	movs	r1, #128	@ 0x80
 80043d6:	0549      	lsls	r1, r1, #21
 80043d8:	430a      	orrs	r2, r1
 80043da:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80043dc:	183b      	adds	r3, r7, r0
 80043de:	2201      	movs	r2, #1
 80043e0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e2:	4b88      	ldr	r3, [pc, #544]	@ (8004604 <HAL_RCC_OscConfig+0x694>)
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	2380      	movs	r3, #128	@ 0x80
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	4013      	ands	r3, r2
 80043ec:	d11a      	bne.n	8004424 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043ee:	4b85      	ldr	r3, [pc, #532]	@ (8004604 <HAL_RCC_OscConfig+0x694>)
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	4b84      	ldr	r3, [pc, #528]	@ (8004604 <HAL_RCC_OscConfig+0x694>)
 80043f4:	2180      	movs	r1, #128	@ 0x80
 80043f6:	0049      	lsls	r1, r1, #1
 80043f8:	430a      	orrs	r2, r1
 80043fa:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043fc:	f7fc ffc8 	bl	8001390 <HAL_GetTick>
 8004400:	0003      	movs	r3, r0
 8004402:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004404:	e008      	b.n	8004418 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004406:	f7fc ffc3 	bl	8001390 <HAL_GetTick>
 800440a:	0002      	movs	r2, r0
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	2b64      	cmp	r3, #100	@ 0x64
 8004412:	d901      	bls.n	8004418 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e174      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004418:	4b7a      	ldr	r3, [pc, #488]	@ (8004604 <HAL_RCC_OscConfig+0x694>)
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	2380      	movs	r3, #128	@ 0x80
 800441e:	005b      	lsls	r3, r3, #1
 8004420:	4013      	ands	r3, r2
 8004422:	d0f0      	beq.n	8004406 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689a      	ldr	r2, [r3, #8]
 8004428:	2380      	movs	r3, #128	@ 0x80
 800442a:	005b      	lsls	r3, r3, #1
 800442c:	429a      	cmp	r2, r3
 800442e:	d107      	bne.n	8004440 <HAL_RCC_OscConfig+0x4d0>
 8004430:	4b71      	ldr	r3, [pc, #452]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004432:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004434:	4b70      	ldr	r3, [pc, #448]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004436:	2180      	movs	r1, #128	@ 0x80
 8004438:	0049      	lsls	r1, r1, #1
 800443a:	430a      	orrs	r2, r1
 800443c:	651a      	str	r2, [r3, #80]	@ 0x50
 800443e:	e031      	b.n	80044a4 <HAL_RCC_OscConfig+0x534>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10c      	bne.n	8004462 <HAL_RCC_OscConfig+0x4f2>
 8004448:	4b6b      	ldr	r3, [pc, #428]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800444a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800444c:	4b6a      	ldr	r3, [pc, #424]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800444e:	496c      	ldr	r1, [pc, #432]	@ (8004600 <HAL_RCC_OscConfig+0x690>)
 8004450:	400a      	ands	r2, r1
 8004452:	651a      	str	r2, [r3, #80]	@ 0x50
 8004454:	4b68      	ldr	r3, [pc, #416]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004456:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004458:	4b67      	ldr	r3, [pc, #412]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800445a:	496b      	ldr	r1, [pc, #428]	@ (8004608 <HAL_RCC_OscConfig+0x698>)
 800445c:	400a      	ands	r2, r1
 800445e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004460:	e020      	b.n	80044a4 <HAL_RCC_OscConfig+0x534>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689a      	ldr	r2, [r3, #8]
 8004466:	23a0      	movs	r3, #160	@ 0xa0
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	429a      	cmp	r2, r3
 800446c:	d10e      	bne.n	800448c <HAL_RCC_OscConfig+0x51c>
 800446e:	4b62      	ldr	r3, [pc, #392]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004470:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004472:	4b61      	ldr	r3, [pc, #388]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004474:	2180      	movs	r1, #128	@ 0x80
 8004476:	00c9      	lsls	r1, r1, #3
 8004478:	430a      	orrs	r2, r1
 800447a:	651a      	str	r2, [r3, #80]	@ 0x50
 800447c:	4b5e      	ldr	r3, [pc, #376]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800447e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004480:	4b5d      	ldr	r3, [pc, #372]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004482:	2180      	movs	r1, #128	@ 0x80
 8004484:	0049      	lsls	r1, r1, #1
 8004486:	430a      	orrs	r2, r1
 8004488:	651a      	str	r2, [r3, #80]	@ 0x50
 800448a:	e00b      	b.n	80044a4 <HAL_RCC_OscConfig+0x534>
 800448c:	4b5a      	ldr	r3, [pc, #360]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800448e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004490:	4b59      	ldr	r3, [pc, #356]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004492:	495b      	ldr	r1, [pc, #364]	@ (8004600 <HAL_RCC_OscConfig+0x690>)
 8004494:	400a      	ands	r2, r1
 8004496:	651a      	str	r2, [r3, #80]	@ 0x50
 8004498:	4b57      	ldr	r3, [pc, #348]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800449a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800449c:	4b56      	ldr	r3, [pc, #344]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800449e:	495a      	ldr	r1, [pc, #360]	@ (8004608 <HAL_RCC_OscConfig+0x698>)
 80044a0:	400a      	ands	r2, r1
 80044a2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d015      	beq.n	80044d8 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ac:	f7fc ff70 	bl	8001390 <HAL_GetTick>
 80044b0:	0003      	movs	r3, r0
 80044b2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044b4:	e009      	b.n	80044ca <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044b6:	f7fc ff6b 	bl	8001390 <HAL_GetTick>
 80044ba:	0002      	movs	r2, r0
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	4a52      	ldr	r2, [pc, #328]	@ (800460c <HAL_RCC_OscConfig+0x69c>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e11b      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044ca:	4b4b      	ldr	r3, [pc, #300]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80044cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044ce:	2380      	movs	r3, #128	@ 0x80
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	4013      	ands	r3, r2
 80044d4:	d0ef      	beq.n	80044b6 <HAL_RCC_OscConfig+0x546>
 80044d6:	e014      	b.n	8004502 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044d8:	f7fc ff5a 	bl	8001390 <HAL_GetTick>
 80044dc:	0003      	movs	r3, r0
 80044de:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80044e0:	e009      	b.n	80044f6 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044e2:	f7fc ff55 	bl	8001390 <HAL_GetTick>
 80044e6:	0002      	movs	r2, r0
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	4a47      	ldr	r2, [pc, #284]	@ (800460c <HAL_RCC_OscConfig+0x69c>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e105      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80044f6:	4b40      	ldr	r3, [pc, #256]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80044f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80044fa:	2380      	movs	r3, #128	@ 0x80
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	4013      	ands	r3, r2
 8004500:	d1ef      	bne.n	80044e2 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004502:	2323      	movs	r3, #35	@ 0x23
 8004504:	18fb      	adds	r3, r7, r3
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d105      	bne.n	8004518 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800450c:	4b3a      	ldr	r3, [pc, #232]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800450e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004510:	4b39      	ldr	r3, [pc, #228]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004512:	493f      	ldr	r1, [pc, #252]	@ (8004610 <HAL_RCC_OscConfig+0x6a0>)
 8004514:	400a      	ands	r2, r1
 8004516:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2220      	movs	r2, #32
 800451e:	4013      	ands	r3, r2
 8004520:	d049      	beq.n	80045b6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d026      	beq.n	8004578 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800452a:	4b33      	ldr	r3, [pc, #204]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800452c:	689a      	ldr	r2, [r3, #8]
 800452e:	4b32      	ldr	r3, [pc, #200]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004530:	2101      	movs	r1, #1
 8004532:	430a      	orrs	r2, r1
 8004534:	609a      	str	r2, [r3, #8]
 8004536:	4b30      	ldr	r3, [pc, #192]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 8004538:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800453a:	4b2f      	ldr	r3, [pc, #188]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800453c:	2101      	movs	r1, #1
 800453e:	430a      	orrs	r2, r1
 8004540:	635a      	str	r2, [r3, #52]	@ 0x34
 8004542:	4b34      	ldr	r3, [pc, #208]	@ (8004614 <HAL_RCC_OscConfig+0x6a4>)
 8004544:	6a1a      	ldr	r2, [r3, #32]
 8004546:	4b33      	ldr	r3, [pc, #204]	@ (8004614 <HAL_RCC_OscConfig+0x6a4>)
 8004548:	2180      	movs	r1, #128	@ 0x80
 800454a:	0189      	lsls	r1, r1, #6
 800454c:	430a      	orrs	r2, r1
 800454e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004550:	f7fc ff1e 	bl	8001390 <HAL_GetTick>
 8004554:	0003      	movs	r3, r0
 8004556:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800455a:	f7fc ff19 	bl	8001390 <HAL_GetTick>
 800455e:	0002      	movs	r2, r0
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e0ca      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800456c:	4b22      	ldr	r3, [pc, #136]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	2202      	movs	r2, #2
 8004572:	4013      	ands	r3, r2
 8004574:	d0f1      	beq.n	800455a <HAL_RCC_OscConfig+0x5ea>
 8004576:	e01e      	b.n	80045b6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004578:	4b1f      	ldr	r3, [pc, #124]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	4b1e      	ldr	r3, [pc, #120]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 800457e:	2101      	movs	r1, #1
 8004580:	438a      	bics	r2, r1
 8004582:	609a      	str	r2, [r3, #8]
 8004584:	4b23      	ldr	r3, [pc, #140]	@ (8004614 <HAL_RCC_OscConfig+0x6a4>)
 8004586:	6a1a      	ldr	r2, [r3, #32]
 8004588:	4b22      	ldr	r3, [pc, #136]	@ (8004614 <HAL_RCC_OscConfig+0x6a4>)
 800458a:	4923      	ldr	r1, [pc, #140]	@ (8004618 <HAL_RCC_OscConfig+0x6a8>)
 800458c:	400a      	ands	r2, r1
 800458e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004590:	f7fc fefe 	bl	8001390 <HAL_GetTick>
 8004594:	0003      	movs	r3, r0
 8004596:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004598:	e008      	b.n	80045ac <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800459a:	f7fc fef9 	bl	8001390 <HAL_GetTick>
 800459e:	0002      	movs	r2, r0
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d901      	bls.n	80045ac <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e0aa      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80045ac:	4b12      	ldr	r3, [pc, #72]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	2202      	movs	r2, #2
 80045b2:	4013      	ands	r3, r2
 80045b4:	d1f1      	bne.n	800459a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d100      	bne.n	80045c0 <HAL_RCC_OscConfig+0x650>
 80045be:	e09f      	b.n	8004700 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	2b0c      	cmp	r3, #12
 80045c4:	d100      	bne.n	80045c8 <HAL_RCC_OscConfig+0x658>
 80045c6:	e078      	b.n	80046ba <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d159      	bne.n	8004684 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045d0:	4b09      	ldr	r3, [pc, #36]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	4b08      	ldr	r3, [pc, #32]	@ (80045f8 <HAL_RCC_OscConfig+0x688>)
 80045d6:	4911      	ldr	r1, [pc, #68]	@ (800461c <HAL_RCC_OscConfig+0x6ac>)
 80045d8:	400a      	ands	r2, r1
 80045da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045dc:	f7fc fed8 	bl	8001390 <HAL_GetTick>
 80045e0:	0003      	movs	r3, r0
 80045e2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80045e4:	e01c      	b.n	8004620 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045e6:	f7fc fed3 	bl	8001390 <HAL_GetTick>
 80045ea:	0002      	movs	r2, r0
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d915      	bls.n	8004620 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e084      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
 80045f8:	40021000 	.word	0x40021000
 80045fc:	ffff1fff 	.word	0xffff1fff
 8004600:	fffffeff 	.word	0xfffffeff
 8004604:	40007000 	.word	0x40007000
 8004608:	fffffbff 	.word	0xfffffbff
 800460c:	00001388 	.word	0x00001388
 8004610:	efffffff 	.word	0xefffffff
 8004614:	40010000 	.word	0x40010000
 8004618:	ffffdfff 	.word	0xffffdfff
 800461c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004620:	4b3a      	ldr	r3, [pc, #232]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	2380      	movs	r3, #128	@ 0x80
 8004626:	049b      	lsls	r3, r3, #18
 8004628:	4013      	ands	r3, r2
 800462a:	d1dc      	bne.n	80045e6 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800462c:	4b37      	ldr	r3, [pc, #220]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	4a37      	ldr	r2, [pc, #220]	@ (8004710 <HAL_RCC_OscConfig+0x7a0>)
 8004632:	4013      	ands	r3, r2
 8004634:	0019      	movs	r1, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463e:	431a      	orrs	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004644:	431a      	orrs	r2, r3
 8004646:	4b31      	ldr	r3, [pc, #196]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 8004648:	430a      	orrs	r2, r1
 800464a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800464c:	4b2f      	ldr	r3, [pc, #188]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	4b2e      	ldr	r3, [pc, #184]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 8004652:	2180      	movs	r1, #128	@ 0x80
 8004654:	0449      	lsls	r1, r1, #17
 8004656:	430a      	orrs	r2, r1
 8004658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465a:	f7fc fe99 	bl	8001390 <HAL_GetTick>
 800465e:	0003      	movs	r3, r0
 8004660:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004664:	f7fc fe94 	bl	8001390 <HAL_GetTick>
 8004668:	0002      	movs	r2, r0
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b02      	cmp	r3, #2
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e045      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004676:	4b25      	ldr	r3, [pc, #148]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	2380      	movs	r3, #128	@ 0x80
 800467c:	049b      	lsls	r3, r3, #18
 800467e:	4013      	ands	r3, r2
 8004680:	d0f0      	beq.n	8004664 <HAL_RCC_OscConfig+0x6f4>
 8004682:	e03d      	b.n	8004700 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004684:	4b21      	ldr	r3, [pc, #132]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	4b20      	ldr	r3, [pc, #128]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 800468a:	4922      	ldr	r1, [pc, #136]	@ (8004714 <HAL_RCC_OscConfig+0x7a4>)
 800468c:	400a      	ands	r2, r1
 800468e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004690:	f7fc fe7e 	bl	8001390 <HAL_GetTick>
 8004694:	0003      	movs	r3, r0
 8004696:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004698:	e008      	b.n	80046ac <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800469a:	f7fc fe79 	bl	8001390 <HAL_GetTick>
 800469e:	0002      	movs	r2, r0
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e02a      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80046ac:	4b17      	ldr	r3, [pc, #92]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	2380      	movs	r3, #128	@ 0x80
 80046b2:	049b      	lsls	r3, r3, #18
 80046b4:	4013      	ands	r3, r2
 80046b6:	d1f0      	bne.n	800469a <HAL_RCC_OscConfig+0x72a>
 80046b8:	e022      	b.n	8004700 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d101      	bne.n	80046c6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e01d      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80046c6:	4b11      	ldr	r3, [pc, #68]	@ (800470c <HAL_RCC_OscConfig+0x79c>)
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046cc:	69ba      	ldr	r2, [r7, #24]
 80046ce:	2380      	movs	r3, #128	@ 0x80
 80046d0:	025b      	lsls	r3, r3, #9
 80046d2:	401a      	ands	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d8:	429a      	cmp	r2, r3
 80046da:	d10f      	bne.n	80046fc <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80046dc:	69ba      	ldr	r2, [r7, #24]
 80046de:	23f0      	movs	r3, #240	@ 0xf0
 80046e0:	039b      	lsls	r3, r3, #14
 80046e2:	401a      	ands	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d107      	bne.n	80046fc <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	23c0      	movs	r3, #192	@ 0xc0
 80046f0:	041b      	lsls	r3, r3, #16
 80046f2:	401a      	ands	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d001      	beq.n	8004700 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e000      	b.n	8004702 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	0018      	movs	r0, r3
 8004704:	46bd      	mov	sp, r7
 8004706:	b00a      	add	sp, #40	@ 0x28
 8004708:	bdb0      	pop	{r4, r5, r7, pc}
 800470a:	46c0      	nop			@ (mov r8, r8)
 800470c:	40021000 	.word	0x40021000
 8004710:	ff02ffff 	.word	0xff02ffff
 8004714:	feffffff 	.word	0xfeffffff

08004718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004718:	b5b0      	push	{r4, r5, r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d101      	bne.n	800472c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e128      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800472c:	4b96      	ldr	r3, [pc, #600]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2201      	movs	r2, #1
 8004732:	4013      	ands	r3, r2
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	429a      	cmp	r2, r3
 8004738:	d91e      	bls.n	8004778 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800473a:	4b93      	ldr	r3, [pc, #588]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2201      	movs	r2, #1
 8004740:	4393      	bics	r3, r2
 8004742:	0019      	movs	r1, r3
 8004744:	4b90      	ldr	r3, [pc, #576]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	430a      	orrs	r2, r1
 800474a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800474c:	f7fc fe20 	bl	8001390 <HAL_GetTick>
 8004750:	0003      	movs	r3, r0
 8004752:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004754:	e009      	b.n	800476a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004756:	f7fc fe1b 	bl	8001390 <HAL_GetTick>
 800475a:	0002      	movs	r2, r0
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	4a8a      	ldr	r2, [pc, #552]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d901      	bls.n	800476a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e109      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800476a:	4b87      	ldr	r3, [pc, #540]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2201      	movs	r2, #1
 8004770:	4013      	ands	r3, r2
 8004772:	683a      	ldr	r2, [r7, #0]
 8004774:	429a      	cmp	r2, r3
 8004776:	d1ee      	bne.n	8004756 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2202      	movs	r2, #2
 800477e:	4013      	ands	r3, r2
 8004780:	d009      	beq.n	8004796 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004782:	4b83      	ldr	r3, [pc, #524]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	22f0      	movs	r2, #240	@ 0xf0
 8004788:	4393      	bics	r3, r2
 800478a:	0019      	movs	r1, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	689a      	ldr	r2, [r3, #8]
 8004790:	4b7f      	ldr	r3, [pc, #508]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004792:	430a      	orrs	r2, r1
 8004794:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2201      	movs	r2, #1
 800479c:	4013      	ands	r3, r2
 800479e:	d100      	bne.n	80047a2 <HAL_RCC_ClockConfig+0x8a>
 80047a0:	e089      	b.n	80048b6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d107      	bne.n	80047ba <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047aa:	4b79      	ldr	r3, [pc, #484]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	2380      	movs	r3, #128	@ 0x80
 80047b0:	029b      	lsls	r3, r3, #10
 80047b2:	4013      	ands	r3, r2
 80047b4:	d120      	bne.n	80047f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e0e1      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2b03      	cmp	r3, #3
 80047c0:	d107      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047c2:	4b73      	ldr	r3, [pc, #460]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	2380      	movs	r3, #128	@ 0x80
 80047c8:	049b      	lsls	r3, r3, #18
 80047ca:	4013      	ands	r3, r2
 80047cc:	d114      	bne.n	80047f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e0d5      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d106      	bne.n	80047e8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80047da:	4b6d      	ldr	r3, [pc, #436]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2204      	movs	r2, #4
 80047e0:	4013      	ands	r3, r2
 80047e2:	d109      	bne.n	80047f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e0ca      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80047e8:	4b69      	ldr	r3, [pc, #420]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	2380      	movs	r3, #128	@ 0x80
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	4013      	ands	r3, r2
 80047f2:	d101      	bne.n	80047f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e0c2      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047f8:	4b65      	ldr	r3, [pc, #404]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	2203      	movs	r2, #3
 80047fe:	4393      	bics	r3, r2
 8004800:	0019      	movs	r1, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	4b62      	ldr	r3, [pc, #392]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004808:	430a      	orrs	r2, r1
 800480a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800480c:	f7fc fdc0 	bl	8001390 <HAL_GetTick>
 8004810:	0003      	movs	r3, r0
 8004812:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	2b02      	cmp	r3, #2
 800481a:	d111      	bne.n	8004840 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800481c:	e009      	b.n	8004832 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800481e:	f7fc fdb7 	bl	8001390 <HAL_GetTick>
 8004822:	0002      	movs	r2, r0
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	4a58      	ldr	r2, [pc, #352]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d901      	bls.n	8004832 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e0a5      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004832:	4b57      	ldr	r3, [pc, #348]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	220c      	movs	r2, #12
 8004838:	4013      	ands	r3, r2
 800483a:	2b08      	cmp	r3, #8
 800483c:	d1ef      	bne.n	800481e <HAL_RCC_ClockConfig+0x106>
 800483e:	e03a      	b.n	80048b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	2b03      	cmp	r3, #3
 8004846:	d111      	bne.n	800486c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004848:	e009      	b.n	800485e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800484a:	f7fc fda1 	bl	8001390 <HAL_GetTick>
 800484e:	0002      	movs	r2, r0
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	4a4d      	ldr	r2, [pc, #308]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d901      	bls.n	800485e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e08f      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800485e:	4b4c      	ldr	r3, [pc, #304]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	220c      	movs	r2, #12
 8004864:	4013      	ands	r3, r2
 8004866:	2b0c      	cmp	r3, #12
 8004868:	d1ef      	bne.n	800484a <HAL_RCC_ClockConfig+0x132>
 800486a:	e024      	b.n	80048b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d11b      	bne.n	80048ac <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004874:	e009      	b.n	800488a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004876:	f7fc fd8b 	bl	8001390 <HAL_GetTick>
 800487a:	0002      	movs	r2, r0
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	4a42      	ldr	r2, [pc, #264]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d901      	bls.n	800488a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e079      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800488a:	4b41      	ldr	r3, [pc, #260]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	220c      	movs	r2, #12
 8004890:	4013      	ands	r3, r2
 8004892:	2b04      	cmp	r3, #4
 8004894:	d1ef      	bne.n	8004876 <HAL_RCC_ClockConfig+0x15e>
 8004896:	e00e      	b.n	80048b6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004898:	f7fc fd7a 	bl	8001390 <HAL_GetTick>
 800489c:	0002      	movs	r2, r0
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	4a3a      	ldr	r2, [pc, #232]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d901      	bls.n	80048ac <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e068      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80048ac:	4b38      	ldr	r3, [pc, #224]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	220c      	movs	r2, #12
 80048b2:	4013      	ands	r3, r2
 80048b4:	d1f0      	bne.n	8004898 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048b6:	4b34      	ldr	r3, [pc, #208]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2201      	movs	r2, #1
 80048bc:	4013      	ands	r3, r2
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d21e      	bcs.n	8004902 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c4:	4b30      	ldr	r3, [pc, #192]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2201      	movs	r2, #1
 80048ca:	4393      	bics	r3, r2
 80048cc:	0019      	movs	r1, r3
 80048ce:	4b2e      	ldr	r3, [pc, #184]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 80048d0:	683a      	ldr	r2, [r7, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80048d6:	f7fc fd5b 	bl	8001390 <HAL_GetTick>
 80048da:	0003      	movs	r3, r0
 80048dc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048de:	e009      	b.n	80048f4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048e0:	f7fc fd56 	bl	8001390 <HAL_GetTick>
 80048e4:	0002      	movs	r2, r0
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	4a28      	ldr	r2, [pc, #160]	@ (800498c <HAL_RCC_ClockConfig+0x274>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d901      	bls.n	80048f4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e044      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048f4:	4b24      	ldr	r3, [pc, #144]	@ (8004988 <HAL_RCC_ClockConfig+0x270>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2201      	movs	r2, #1
 80048fa:	4013      	ands	r3, r2
 80048fc:	683a      	ldr	r2, [r7, #0]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d1ee      	bne.n	80048e0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2204      	movs	r2, #4
 8004908:	4013      	ands	r3, r2
 800490a:	d009      	beq.n	8004920 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800490c:	4b20      	ldr	r3, [pc, #128]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	4a20      	ldr	r2, [pc, #128]	@ (8004994 <HAL_RCC_ClockConfig+0x27c>)
 8004912:	4013      	ands	r3, r2
 8004914:	0019      	movs	r1, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	68da      	ldr	r2, [r3, #12]
 800491a:	4b1d      	ldr	r3, [pc, #116]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 800491c:	430a      	orrs	r2, r1
 800491e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2208      	movs	r2, #8
 8004926:	4013      	ands	r3, r2
 8004928:	d00a      	beq.n	8004940 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800492a:	4b19      	ldr	r3, [pc, #100]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	4a1a      	ldr	r2, [pc, #104]	@ (8004998 <HAL_RCC_ClockConfig+0x280>)
 8004930:	4013      	ands	r3, r2
 8004932:	0019      	movs	r1, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	00da      	lsls	r2, r3, #3
 800493a:	4b15      	ldr	r3, [pc, #84]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 800493c:	430a      	orrs	r2, r1
 800493e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004940:	f000 f832 	bl	80049a8 <HAL_RCC_GetSysClockFreq>
 8004944:	0001      	movs	r1, r0
 8004946:	4b12      	ldr	r3, [pc, #72]	@ (8004990 <HAL_RCC_ClockConfig+0x278>)
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	091b      	lsrs	r3, r3, #4
 800494c:	220f      	movs	r2, #15
 800494e:	4013      	ands	r3, r2
 8004950:	4a12      	ldr	r2, [pc, #72]	@ (800499c <HAL_RCC_ClockConfig+0x284>)
 8004952:	5cd3      	ldrb	r3, [r2, r3]
 8004954:	000a      	movs	r2, r1
 8004956:	40da      	lsrs	r2, r3
 8004958:	4b11      	ldr	r3, [pc, #68]	@ (80049a0 <HAL_RCC_ClockConfig+0x288>)
 800495a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800495c:	4b11      	ldr	r3, [pc, #68]	@ (80049a4 <HAL_RCC_ClockConfig+0x28c>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	250b      	movs	r5, #11
 8004962:	197c      	adds	r4, r7, r5
 8004964:	0018      	movs	r0, r3
 8004966:	f7fc fccd 	bl	8001304 <HAL_InitTick>
 800496a:	0003      	movs	r3, r0
 800496c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800496e:	197b      	adds	r3, r7, r5
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d002      	beq.n	800497c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004976:	197b      	adds	r3, r7, r5
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	e000      	b.n	800497e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	0018      	movs	r0, r3
 8004980:	46bd      	mov	sp, r7
 8004982:	b004      	add	sp, #16
 8004984:	bdb0      	pop	{r4, r5, r7, pc}
 8004986:	46c0      	nop			@ (mov r8, r8)
 8004988:	40022000 	.word	0x40022000
 800498c:	00001388 	.word	0x00001388
 8004990:	40021000 	.word	0x40021000
 8004994:	fffff8ff 	.word	0xfffff8ff
 8004998:	ffffc7ff 	.word	0xffffc7ff
 800499c:	08006360 	.word	0x08006360
 80049a0:	20000004 	.word	0x20000004
 80049a4:	20000008 	.word	0x20000008

080049a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80049ae:	4b3c      	ldr	r3, [pc, #240]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	220c      	movs	r2, #12
 80049b8:	4013      	ands	r3, r2
 80049ba:	2b0c      	cmp	r3, #12
 80049bc:	d013      	beq.n	80049e6 <HAL_RCC_GetSysClockFreq+0x3e>
 80049be:	d85c      	bhi.n	8004a7a <HAL_RCC_GetSysClockFreq+0xd2>
 80049c0:	2b04      	cmp	r3, #4
 80049c2:	d002      	beq.n	80049ca <HAL_RCC_GetSysClockFreq+0x22>
 80049c4:	2b08      	cmp	r3, #8
 80049c6:	d00b      	beq.n	80049e0 <HAL_RCC_GetSysClockFreq+0x38>
 80049c8:	e057      	b.n	8004a7a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80049ca:	4b35      	ldr	r3, [pc, #212]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2210      	movs	r2, #16
 80049d0:	4013      	ands	r3, r2
 80049d2:	d002      	beq.n	80049da <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80049d4:	4b33      	ldr	r3, [pc, #204]	@ (8004aa4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80049d6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80049d8:	e05d      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80049da:	4b33      	ldr	r3, [pc, #204]	@ (8004aa8 <HAL_RCC_GetSysClockFreq+0x100>)
 80049dc:	613b      	str	r3, [r7, #16]
      break;
 80049de:	e05a      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80049e0:	4b32      	ldr	r3, [pc, #200]	@ (8004aac <HAL_RCC_GetSysClockFreq+0x104>)
 80049e2:	613b      	str	r3, [r7, #16]
      break;
 80049e4:	e057      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	0c9b      	lsrs	r3, r3, #18
 80049ea:	220f      	movs	r2, #15
 80049ec:	4013      	ands	r3, r2
 80049ee:	4a30      	ldr	r2, [pc, #192]	@ (8004ab0 <HAL_RCC_GetSysClockFreq+0x108>)
 80049f0:	5cd3      	ldrb	r3, [r2, r3]
 80049f2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	0d9b      	lsrs	r3, r3, #22
 80049f8:	2203      	movs	r2, #3
 80049fa:	4013      	ands	r3, r2
 80049fc:	3301      	adds	r3, #1
 80049fe:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a00:	4b27      	ldr	r3, [pc, #156]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a02:	68da      	ldr	r2, [r3, #12]
 8004a04:	2380      	movs	r3, #128	@ 0x80
 8004a06:	025b      	lsls	r3, r3, #9
 8004a08:	4013      	ands	r3, r2
 8004a0a:	d00f      	beq.n	8004a2c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8004a0c:	68b9      	ldr	r1, [r7, #8]
 8004a0e:	000a      	movs	r2, r1
 8004a10:	0152      	lsls	r2, r2, #5
 8004a12:	1a52      	subs	r2, r2, r1
 8004a14:	0193      	lsls	r3, r2, #6
 8004a16:	1a9b      	subs	r3, r3, r2
 8004a18:	00db      	lsls	r3, r3, #3
 8004a1a:	185b      	adds	r3, r3, r1
 8004a1c:	025b      	lsls	r3, r3, #9
 8004a1e:	6879      	ldr	r1, [r7, #4]
 8004a20:	0018      	movs	r0, r3
 8004a22:	f7fb fb7b 	bl	800011c <__udivsi3>
 8004a26:	0003      	movs	r3, r0
 8004a28:	617b      	str	r3, [r7, #20]
 8004a2a:	e023      	b.n	8004a74 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2210      	movs	r2, #16
 8004a32:	4013      	ands	r3, r2
 8004a34:	d00f      	beq.n	8004a56 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8004a36:	68b9      	ldr	r1, [r7, #8]
 8004a38:	000a      	movs	r2, r1
 8004a3a:	0152      	lsls	r2, r2, #5
 8004a3c:	1a52      	subs	r2, r2, r1
 8004a3e:	0193      	lsls	r3, r2, #6
 8004a40:	1a9b      	subs	r3, r3, r2
 8004a42:	00db      	lsls	r3, r3, #3
 8004a44:	185b      	adds	r3, r3, r1
 8004a46:	021b      	lsls	r3, r3, #8
 8004a48:	6879      	ldr	r1, [r7, #4]
 8004a4a:	0018      	movs	r0, r3
 8004a4c:	f7fb fb66 	bl	800011c <__udivsi3>
 8004a50:	0003      	movs	r3, r0
 8004a52:	617b      	str	r3, [r7, #20]
 8004a54:	e00e      	b.n	8004a74 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8004a56:	68b9      	ldr	r1, [r7, #8]
 8004a58:	000a      	movs	r2, r1
 8004a5a:	0152      	lsls	r2, r2, #5
 8004a5c:	1a52      	subs	r2, r2, r1
 8004a5e:	0193      	lsls	r3, r2, #6
 8004a60:	1a9b      	subs	r3, r3, r2
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	185b      	adds	r3, r3, r1
 8004a66:	029b      	lsls	r3, r3, #10
 8004a68:	6879      	ldr	r1, [r7, #4]
 8004a6a:	0018      	movs	r0, r3
 8004a6c:	f7fb fb56 	bl	800011c <__udivsi3>
 8004a70:	0003      	movs	r3, r0
 8004a72:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	613b      	str	r3, [r7, #16]
      break;
 8004a78:	e00d      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004a7a:	4b09      	ldr	r3, [pc, #36]	@ (8004aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	0b5b      	lsrs	r3, r3, #13
 8004a80:	2207      	movs	r2, #7
 8004a82:	4013      	ands	r3, r2
 8004a84:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	3301      	adds	r3, #1
 8004a8a:	2280      	movs	r2, #128	@ 0x80
 8004a8c:	0212      	lsls	r2, r2, #8
 8004a8e:	409a      	lsls	r2, r3
 8004a90:	0013      	movs	r3, r2
 8004a92:	613b      	str	r3, [r7, #16]
      break;
 8004a94:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004a96:	693b      	ldr	r3, [r7, #16]
}
 8004a98:	0018      	movs	r0, r3
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	b006      	add	sp, #24
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	003d0900 	.word	0x003d0900
 8004aa8:	00f42400 	.word	0x00f42400
 8004aac:	007a1200 	.word	0x007a1200
 8004ab0:	08006370 	.word	0x08006370

08004ab4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004abc:	2017      	movs	r0, #23
 8004abe:	183b      	adds	r3, r7, r0
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2220      	movs	r2, #32
 8004aca:	4013      	ands	r3, r2
 8004acc:	d100      	bne.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8004ace:	e0c7      	b.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ad0:	4b9b      	ldr	r3, [pc, #620]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ad2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ad4:	2380      	movs	r3, #128	@ 0x80
 8004ad6:	055b      	lsls	r3, r3, #21
 8004ad8:	4013      	ands	r3, r2
 8004ada:	d109      	bne.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004adc:	4b98      	ldr	r3, [pc, #608]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ade:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ae0:	4b97      	ldr	r3, [pc, #604]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ae2:	2180      	movs	r1, #128	@ 0x80
 8004ae4:	0549      	lsls	r1, r1, #21
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004aea:	183b      	adds	r3, r7, r0
 8004aec:	2201      	movs	r2, #1
 8004aee:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004af0:	4b94      	ldr	r3, [pc, #592]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	2380      	movs	r3, #128	@ 0x80
 8004af6:	005b      	lsls	r3, r3, #1
 8004af8:	4013      	ands	r3, r2
 8004afa:	d11a      	bne.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004afc:	4b91      	ldr	r3, [pc, #580]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	4b90      	ldr	r3, [pc, #576]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004b02:	2180      	movs	r1, #128	@ 0x80
 8004b04:	0049      	lsls	r1, r1, #1
 8004b06:	430a      	orrs	r2, r1
 8004b08:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b0a:	f7fc fc41 	bl	8001390 <HAL_GetTick>
 8004b0e:	0003      	movs	r3, r0
 8004b10:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b12:	e008      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b14:	f7fc fc3c 	bl	8001390 <HAL_GetTick>
 8004b18:	0002      	movs	r2, r0
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	2b64      	cmp	r3, #100	@ 0x64
 8004b20:	d901      	bls.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e107      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b26:	4b87      	ldr	r3, [pc, #540]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	2380      	movs	r3, #128	@ 0x80
 8004b2c:	005b      	lsls	r3, r3, #1
 8004b2e:	4013      	ands	r3, r2
 8004b30:	d0f0      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004b32:	4b83      	ldr	r3, [pc, #524]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	23c0      	movs	r3, #192	@ 0xc0
 8004b38:	039b      	lsls	r3, r3, #14
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	685a      	ldr	r2, [r3, #4]
 8004b42:	23c0      	movs	r3, #192	@ 0xc0
 8004b44:	039b      	lsls	r3, r3, #14
 8004b46:	4013      	ands	r3, r2
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d013      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685a      	ldr	r2, [r3, #4]
 8004b52:	23c0      	movs	r3, #192	@ 0xc0
 8004b54:	029b      	lsls	r3, r3, #10
 8004b56:	401a      	ands	r2, r3
 8004b58:	23c0      	movs	r3, #192	@ 0xc0
 8004b5a:	029b      	lsls	r3, r3, #10
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d10a      	bne.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004b60:	4b77      	ldr	r3, [pc, #476]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	2380      	movs	r3, #128	@ 0x80
 8004b66:	029b      	lsls	r3, r3, #10
 8004b68:	401a      	ands	r2, r3
 8004b6a:	2380      	movs	r3, #128	@ 0x80
 8004b6c:	029b      	lsls	r3, r3, #10
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d101      	bne.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e0df      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004b76:	4b72      	ldr	r3, [pc, #456]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b7a:	23c0      	movs	r3, #192	@ 0xc0
 8004b7c:	029b      	lsls	r3, r3, #10
 8004b7e:	4013      	ands	r3, r2
 8004b80:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d03b      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685a      	ldr	r2, [r3, #4]
 8004b8c:	23c0      	movs	r3, #192	@ 0xc0
 8004b8e:	029b      	lsls	r3, r3, #10
 8004b90:	4013      	ands	r3, r2
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d033      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	d02e      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004ba2:	4b67      	ldr	r3, [pc, #412]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ba4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ba6:	4a68      	ldr	r2, [pc, #416]	@ (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8004ba8:	4013      	ands	r3, r2
 8004baa:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bac:	4b64      	ldr	r3, [pc, #400]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bb0:	4b63      	ldr	r3, [pc, #396]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bb2:	2180      	movs	r1, #128	@ 0x80
 8004bb4:	0309      	lsls	r1, r1, #12
 8004bb6:	430a      	orrs	r2, r1
 8004bb8:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bba:	4b61      	ldr	r3, [pc, #388]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bbc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bbe:	4b60      	ldr	r3, [pc, #384]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bc0:	4962      	ldr	r1, [pc, #392]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8004bc2:	400a      	ands	r2, r1
 8004bc4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004bc6:	4b5e      	ldr	r3, [pc, #376]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	2380      	movs	r3, #128	@ 0x80
 8004bd0:	005b      	lsls	r3, r3, #1
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	d014      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd6:	f7fc fbdb 	bl	8001390 <HAL_GetTick>
 8004bda:	0003      	movs	r3, r0
 8004bdc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bde:	e009      	b.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004be0:	f7fc fbd6 	bl	8001390 <HAL_GetTick>
 8004be4:	0002      	movs	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	4a59      	ldr	r2, [pc, #356]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e0a0      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bf4:	4b52      	ldr	r3, [pc, #328]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bf6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bf8:	2380      	movs	r3, #128	@ 0x80
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	d0ef      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2220      	movs	r2, #32
 8004c06:	4013      	ands	r3, r2
 8004c08:	d01f      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	23c0      	movs	r3, #192	@ 0xc0
 8004c10:	029b      	lsls	r3, r3, #10
 8004c12:	401a      	ands	r2, r3
 8004c14:	23c0      	movs	r3, #192	@ 0xc0
 8004c16:	029b      	lsls	r3, r3, #10
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d10c      	bne.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8004c1c:	4b48      	ldr	r3, [pc, #288]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a4c      	ldr	r2, [pc, #304]	@ (8004d54 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004c22:	4013      	ands	r3, r2
 8004c24:	0019      	movs	r1, r3
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	23c0      	movs	r3, #192	@ 0xc0
 8004c2c:	039b      	lsls	r3, r3, #14
 8004c2e:	401a      	ands	r2, r3
 8004c30:	4b43      	ldr	r3, [pc, #268]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c32:	430a      	orrs	r2, r1
 8004c34:	601a      	str	r2, [r3, #0]
 8004c36:	4b42      	ldr	r3, [pc, #264]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c38:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	23c0      	movs	r3, #192	@ 0xc0
 8004c40:	029b      	lsls	r3, r3, #10
 8004c42:	401a      	ands	r2, r3
 8004c44:	4b3e      	ldr	r3, [pc, #248]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c46:	430a      	orrs	r2, r1
 8004c48:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004c4a:	2317      	movs	r3, #23
 8004c4c:	18fb      	adds	r3, r7, r3
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d105      	bne.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c54:	4b3a      	ldr	r3, [pc, #232]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c58:	4b39      	ldr	r3, [pc, #228]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c5a:	493f      	ldr	r1, [pc, #252]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004c5c:	400a      	ands	r2, r1
 8004c5e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2201      	movs	r2, #1
 8004c66:	4013      	ands	r3, r2
 8004c68:	d009      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c6a:	4b35      	ldr	r3, [pc, #212]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c6e:	2203      	movs	r2, #3
 8004c70:	4393      	bics	r3, r2
 8004c72:	0019      	movs	r1, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689a      	ldr	r2, [r3, #8]
 8004c78:	4b31      	ldr	r3, [pc, #196]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2202      	movs	r2, #2
 8004c84:	4013      	ands	r3, r2
 8004c86:	d009      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c88:	4b2d      	ldr	r3, [pc, #180]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c8c:	220c      	movs	r2, #12
 8004c8e:	4393      	bics	r3, r2
 8004c90:	0019      	movs	r1, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68da      	ldr	r2, [r3, #12]
 8004c96:	4b2a      	ldr	r3, [pc, #168]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2204      	movs	r2, #4
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	d009      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ca6:	4b26      	ldr	r3, [pc, #152]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004caa:	4a2c      	ldr	r2, [pc, #176]	@ (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004cac:	4013      	ands	r3, r2
 8004cae:	0019      	movs	r1, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	691a      	ldr	r2, [r3, #16]
 8004cb4:	4b22      	ldr	r3, [pc, #136]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004cb6:	430a      	orrs	r2, r1
 8004cb8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	2208      	movs	r2, #8
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	d009      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cc4:	4b1e      	ldr	r3, [pc, #120]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004cc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cc8:	4a25      	ldr	r2, [pc, #148]	@ (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8004cca:	4013      	ands	r3, r2
 8004ccc:	0019      	movs	r1, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	695a      	ldr	r2, [r3, #20]
 8004cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004cd4:	430a      	orrs	r2, r1
 8004cd6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	2380      	movs	r3, #128	@ 0x80
 8004cde:	005b      	lsls	r3, r3, #1
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	d009      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ce4:	4b16      	ldr	r3, [pc, #88]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ce8:	4a17      	ldr	r2, [pc, #92]	@ (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8004cea:	4013      	ands	r3, r2
 8004cec:	0019      	movs	r1, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	699a      	ldr	r2, [r3, #24]
 8004cf2:	4b13      	ldr	r3, [pc, #76]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2240      	movs	r2, #64	@ 0x40
 8004cfe:	4013      	ands	r3, r2
 8004d00:	d009      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d02:	4b0f      	ldr	r3, [pc, #60]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d06:	4a17      	ldr	r2, [pc, #92]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8004d08:	4013      	ands	r3, r2
 8004d0a:	0019      	movs	r1, r3
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a1a      	ldr	r2, [r3, #32]
 8004d10:	4b0b      	ldr	r3, [pc, #44]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d12:	430a      	orrs	r2, r1
 8004d14:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2280      	movs	r2, #128	@ 0x80
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	d009      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004d20:	4b07      	ldr	r3, [pc, #28]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d24:	4a10      	ldr	r2, [pc, #64]	@ (8004d68 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8004d26:	4013      	ands	r3, r2
 8004d28:	0019      	movs	r1, r3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	69da      	ldr	r2, [r3, #28]
 8004d2e:	4b04      	ldr	r3, [pc, #16]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004d30:	430a      	orrs	r2, r1
 8004d32:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	0018      	movs	r0, r3
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	b006      	add	sp, #24
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	46c0      	nop			@ (mov r8, r8)
 8004d40:	40021000 	.word	0x40021000
 8004d44:	40007000 	.word	0x40007000
 8004d48:	fffcffff 	.word	0xfffcffff
 8004d4c:	fff7ffff 	.word	0xfff7ffff
 8004d50:	00001388 	.word	0x00001388
 8004d54:	ffcfffff 	.word	0xffcfffff
 8004d58:	efffffff 	.word	0xefffffff
 8004d5c:	fffff3ff 	.word	0xfffff3ff
 8004d60:	ffffcfff 	.word	0xffffcfff
 8004d64:	fbffffff 	.word	0xfbffffff
 8004d68:	fff3ffff 	.word	0xfff3ffff

08004d6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d101      	bne.n	8004d7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e032      	b.n	8004de4 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2239      	movs	r2, #57	@ 0x39
 8004d82:	5c9b      	ldrb	r3, [r3, r2]
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d107      	bne.n	8004d9a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2238      	movs	r2, #56	@ 0x38
 8004d8e:	2100      	movs	r1, #0
 8004d90:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	0018      	movs	r0, r3
 8004d96:	f7fc f969 	bl	800106c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2239      	movs	r2, #57	@ 0x39
 8004d9e:	2102      	movs	r1, #2
 8004da0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	3304      	adds	r3, #4
 8004daa:	0019      	movs	r1, r3
 8004dac:	0010      	movs	r0, r2
 8004dae:	f000 f943 	bl	8005038 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	223e      	movs	r2, #62	@ 0x3e
 8004db6:	2101      	movs	r1, #1
 8004db8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	223a      	movs	r2, #58	@ 0x3a
 8004dbe:	2101      	movs	r1, #1
 8004dc0:	5499      	strb	r1, [r3, r2]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	223b      	movs	r2, #59	@ 0x3b
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	5499      	strb	r1, [r3, r2]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	223c      	movs	r2, #60	@ 0x3c
 8004dce:	2101      	movs	r1, #1
 8004dd0:	5499      	strb	r1, [r3, r2]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	223d      	movs	r2, #61	@ 0x3d
 8004dd6:	2101      	movs	r1, #1
 8004dd8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2239      	movs	r2, #57	@ 0x39
 8004dde:	2101      	movs	r1, #1
 8004de0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	0018      	movs	r0, r3
 8004de6:	46bd      	mov	sp, r7
 8004de8:	b002      	add	sp, #8
 8004dea:	bd80      	pop	{r7, pc}

08004dec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2239      	movs	r2, #57	@ 0x39
 8004df8:	5c9b      	ldrb	r3, [r3, r2]
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d001      	beq.n	8004e04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e03b      	b.n	8004e7c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2239      	movs	r2, #57	@ 0x39
 8004e08:	2102      	movs	r1, #2
 8004e0a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2101      	movs	r1, #1
 8004e18:	430a      	orrs	r2, r1
 8004e1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	2380      	movs	r3, #128	@ 0x80
 8004e22:	05db      	lsls	r3, r3, #23
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d00e      	beq.n	8004e46 <HAL_TIM_Base_Start_IT+0x5a>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a15      	ldr	r2, [pc, #84]	@ (8004e84 <HAL_TIM_Base_Start_IT+0x98>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d009      	beq.n	8004e46 <HAL_TIM_Base_Start_IT+0x5a>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a14      	ldr	r2, [pc, #80]	@ (8004e88 <HAL_TIM_Base_Start_IT+0x9c>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d004      	beq.n	8004e46 <HAL_TIM_Base_Start_IT+0x5a>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a12      	ldr	r2, [pc, #72]	@ (8004e8c <HAL_TIM_Base_Start_IT+0xa0>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d111      	bne.n	8004e6a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	2207      	movs	r2, #7
 8004e4e:	4013      	ands	r3, r2
 8004e50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2b06      	cmp	r3, #6
 8004e56:	d010      	beq.n	8004e7a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	2101      	movs	r1, #1
 8004e64:	430a      	orrs	r2, r1
 8004e66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e68:	e007      	b.n	8004e7a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2101      	movs	r1, #1
 8004e76:	430a      	orrs	r2, r1
 8004e78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	0018      	movs	r0, r3
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	b004      	add	sp, #16
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	40000400 	.word	0x40000400
 8004e88:	40010800 	.word	0x40010800
 8004e8c:	40011400 	.word	0x40011400

08004e90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e9a:	230f      	movs	r3, #15
 8004e9c:	18fb      	adds	r3, r7, r3
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2238      	movs	r2, #56	@ 0x38
 8004ea6:	5c9b      	ldrb	r3, [r3, r2]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d101      	bne.n	8004eb0 <HAL_TIM_ConfigClockSource+0x20>
 8004eac:	2302      	movs	r3, #2
 8004eae:	e0bc      	b.n	800502a <HAL_TIM_ConfigClockSource+0x19a>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2238      	movs	r2, #56	@ 0x38
 8004eb4:	2101      	movs	r1, #1
 8004eb6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2239      	movs	r2, #57	@ 0x39
 8004ebc:	2102      	movs	r1, #2
 8004ebe:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2277      	movs	r2, #119	@ 0x77
 8004ecc:	4393      	bics	r3, r2
 8004ece:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	4a58      	ldr	r2, [pc, #352]	@ (8005034 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2280      	movs	r2, #128	@ 0x80
 8004ee6:	0192      	lsls	r2, r2, #6
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d040      	beq.n	8004f6e <HAL_TIM_ConfigClockSource+0xde>
 8004eec:	2280      	movs	r2, #128	@ 0x80
 8004eee:	0192      	lsls	r2, r2, #6
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d900      	bls.n	8004ef6 <HAL_TIM_ConfigClockSource+0x66>
 8004ef4:	e088      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x178>
 8004ef6:	2280      	movs	r2, #128	@ 0x80
 8004ef8:	0152      	lsls	r2, r2, #5
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d100      	bne.n	8004f00 <HAL_TIM_ConfigClockSource+0x70>
 8004efe:	e088      	b.n	8005012 <HAL_TIM_ConfigClockSource+0x182>
 8004f00:	2280      	movs	r2, #128	@ 0x80
 8004f02:	0152      	lsls	r2, r2, #5
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d900      	bls.n	8004f0a <HAL_TIM_ConfigClockSource+0x7a>
 8004f08:	e07e      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x178>
 8004f0a:	2b70      	cmp	r3, #112	@ 0x70
 8004f0c:	d018      	beq.n	8004f40 <HAL_TIM_ConfigClockSource+0xb0>
 8004f0e:	d900      	bls.n	8004f12 <HAL_TIM_ConfigClockSource+0x82>
 8004f10:	e07a      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x178>
 8004f12:	2b60      	cmp	r3, #96	@ 0x60
 8004f14:	d04f      	beq.n	8004fb6 <HAL_TIM_ConfigClockSource+0x126>
 8004f16:	d900      	bls.n	8004f1a <HAL_TIM_ConfigClockSource+0x8a>
 8004f18:	e076      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x178>
 8004f1a:	2b50      	cmp	r3, #80	@ 0x50
 8004f1c:	d03b      	beq.n	8004f96 <HAL_TIM_ConfigClockSource+0x106>
 8004f1e:	d900      	bls.n	8004f22 <HAL_TIM_ConfigClockSource+0x92>
 8004f20:	e072      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x178>
 8004f22:	2b40      	cmp	r3, #64	@ 0x40
 8004f24:	d057      	beq.n	8004fd6 <HAL_TIM_ConfigClockSource+0x146>
 8004f26:	d900      	bls.n	8004f2a <HAL_TIM_ConfigClockSource+0x9a>
 8004f28:	e06e      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x178>
 8004f2a:	2b30      	cmp	r3, #48	@ 0x30
 8004f2c:	d063      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x166>
 8004f2e:	d86b      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x178>
 8004f30:	2b20      	cmp	r3, #32
 8004f32:	d060      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x166>
 8004f34:	d868      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x178>
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d05d      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x166>
 8004f3a:	2b10      	cmp	r3, #16
 8004f3c:	d05b      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x166>
 8004f3e:	e063      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f50:	f000 f950 	bl	80051f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	2277      	movs	r2, #119	@ 0x77
 8004f60:	4313      	orrs	r3, r2
 8004f62:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68ba      	ldr	r2, [r7, #8]
 8004f6a:	609a      	str	r2, [r3, #8]
      break;
 8004f6c:	e052      	b.n	8005014 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f7e:	f000 f939 	bl	80051f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	689a      	ldr	r2, [r3, #8]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2180      	movs	r1, #128	@ 0x80
 8004f8e:	01c9      	lsls	r1, r1, #7
 8004f90:	430a      	orrs	r2, r1
 8004f92:	609a      	str	r2, [r3, #8]
      break;
 8004f94:	e03e      	b.n	8005014 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fa2:	001a      	movs	r2, r3
 8004fa4:	f000 f8ac 	bl	8005100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2150      	movs	r1, #80	@ 0x50
 8004fae:	0018      	movs	r0, r3
 8004fb0:	f000 f906 	bl	80051c0 <TIM_ITRx_SetConfig>
      break;
 8004fb4:	e02e      	b.n	8005014 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fc2:	001a      	movs	r2, r3
 8004fc4:	f000 f8ca 	bl	800515c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2160      	movs	r1, #96	@ 0x60
 8004fce:	0018      	movs	r0, r3
 8004fd0:	f000 f8f6 	bl	80051c0 <TIM_ITRx_SetConfig>
      break;
 8004fd4:	e01e      	b.n	8005014 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fe2:	001a      	movs	r2, r3
 8004fe4:	f000 f88c 	bl	8005100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2140      	movs	r1, #64	@ 0x40
 8004fee:	0018      	movs	r0, r3
 8004ff0:	f000 f8e6 	bl	80051c0 <TIM_ITRx_SetConfig>
      break;
 8004ff4:	e00e      	b.n	8005014 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	0019      	movs	r1, r3
 8005000:	0010      	movs	r0, r2
 8005002:	f000 f8dd 	bl	80051c0 <TIM_ITRx_SetConfig>
      break;
 8005006:	e005      	b.n	8005014 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005008:	230f      	movs	r3, #15
 800500a:	18fb      	adds	r3, r7, r3
 800500c:	2201      	movs	r2, #1
 800500e:	701a      	strb	r2, [r3, #0]
      break;
 8005010:	e000      	b.n	8005014 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005012:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2239      	movs	r2, #57	@ 0x39
 8005018:	2101      	movs	r1, #1
 800501a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2238      	movs	r2, #56	@ 0x38
 8005020:	2100      	movs	r1, #0
 8005022:	5499      	strb	r1, [r3, r2]

  return status;
 8005024:	230f      	movs	r3, #15
 8005026:	18fb      	adds	r3, r7, r3
 8005028:	781b      	ldrb	r3, [r3, #0]
}
 800502a:	0018      	movs	r0, r3
 800502c:	46bd      	mov	sp, r7
 800502e:	b004      	add	sp, #16
 8005030:	bd80      	pop	{r7, pc}
 8005032:	46c0      	nop			@ (mov r8, r8)
 8005034:	ffff00ff 	.word	0xffff00ff

08005038 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	2380      	movs	r3, #128	@ 0x80
 800504c:	05db      	lsls	r3, r3, #23
 800504e:	429a      	cmp	r2, r3
 8005050:	d00b      	beq.n	800506a <TIM_Base_SetConfig+0x32>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a26      	ldr	r2, [pc, #152]	@ (80050f0 <TIM_Base_SetConfig+0xb8>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d007      	beq.n	800506a <TIM_Base_SetConfig+0x32>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a25      	ldr	r2, [pc, #148]	@ (80050f4 <TIM_Base_SetConfig+0xbc>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d003      	beq.n	800506a <TIM_Base_SetConfig+0x32>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a24      	ldr	r2, [pc, #144]	@ (80050f8 <TIM_Base_SetConfig+0xc0>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d108      	bne.n	800507c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2270      	movs	r2, #112	@ 0x70
 800506e:	4393      	bics	r3, r2
 8005070:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	4313      	orrs	r3, r2
 800507a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	2380      	movs	r3, #128	@ 0x80
 8005080:	05db      	lsls	r3, r3, #23
 8005082:	429a      	cmp	r2, r3
 8005084:	d00b      	beq.n	800509e <TIM_Base_SetConfig+0x66>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a19      	ldr	r2, [pc, #100]	@ (80050f0 <TIM_Base_SetConfig+0xb8>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d007      	beq.n	800509e <TIM_Base_SetConfig+0x66>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a18      	ldr	r2, [pc, #96]	@ (80050f4 <TIM_Base_SetConfig+0xbc>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d003      	beq.n	800509e <TIM_Base_SetConfig+0x66>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a17      	ldr	r2, [pc, #92]	@ (80050f8 <TIM_Base_SetConfig+0xc0>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d108      	bne.n	80050b0 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	4a16      	ldr	r2, [pc, #88]	@ (80050fc <TIM_Base_SetConfig+0xc4>)
 80050a2:	4013      	ands	r3, r2
 80050a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2280      	movs	r2, #128	@ 0x80
 80050b4:	4393      	bics	r3, r2
 80050b6:	001a      	movs	r2, r3
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	4313      	orrs	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	689a      	ldr	r2, [r3, #8]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2204      	movs	r2, #4
 80050d6:	431a      	orrs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	68fa      	ldr	r2, [r7, #12]
 80050e6:	601a      	str	r2, [r3, #0]
}
 80050e8:	46c0      	nop			@ (mov r8, r8)
 80050ea:	46bd      	mov	sp, r7
 80050ec:	b004      	add	sp, #16
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	40000400 	.word	0x40000400
 80050f4:	40010800 	.word	0x40010800
 80050f8:	40011400 	.word	0x40011400
 80050fc:	fffffcff 	.word	0xfffffcff

08005100 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6a1b      	ldr	r3, [r3, #32]
 8005110:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	2201      	movs	r2, #1
 8005118:	4393      	bics	r3, r2
 800511a:	001a      	movs	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	699b      	ldr	r3, [r3, #24]
 8005124:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	22f0      	movs	r2, #240	@ 0xf0
 800512a:	4393      	bics	r3, r2
 800512c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	011b      	lsls	r3, r3, #4
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	4313      	orrs	r3, r2
 8005136:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	220a      	movs	r2, #10
 800513c:	4393      	bics	r3, r2
 800513e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005140:	697a      	ldr	r2, [r7, #20]
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	4313      	orrs	r3, r2
 8005146:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	693a      	ldr	r2, [r7, #16]
 800514c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	697a      	ldr	r2, [r7, #20]
 8005152:	621a      	str	r2, [r3, #32]
}
 8005154:	46c0      	nop			@ (mov r8, r8)
 8005156:	46bd      	mov	sp, r7
 8005158:	b006      	add	sp, #24
 800515a:	bd80      	pop	{r7, pc}

0800515c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b086      	sub	sp, #24
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6a1b      	ldr	r3, [r3, #32]
 800516c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	2210      	movs	r2, #16
 8005174:	4393      	bics	r3, r2
 8005176:	001a      	movs	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	4a0d      	ldr	r2, [pc, #52]	@ (80051bc <TIM_TI2_ConfigInputStage+0x60>)
 8005186:	4013      	ands	r3, r2
 8005188:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	031b      	lsls	r3, r3, #12
 800518e:	693a      	ldr	r2, [r7, #16]
 8005190:	4313      	orrs	r3, r2
 8005192:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	22a0      	movs	r2, #160	@ 0xa0
 8005198:	4393      	bics	r3, r2
 800519a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	011b      	lsls	r3, r3, #4
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	621a      	str	r2, [r3, #32]
}
 80051b2:	46c0      	nop			@ (mov r8, r8)
 80051b4:	46bd      	mov	sp, r7
 80051b6:	b006      	add	sp, #24
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	46c0      	nop			@ (mov r8, r8)
 80051bc:	ffff0fff 	.word	0xffff0fff

080051c0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2270      	movs	r2, #112	@ 0x70
 80051d4:	4393      	bics	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051d8:	683a      	ldr	r2, [r7, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	4313      	orrs	r3, r2
 80051de:	2207      	movs	r2, #7
 80051e0:	4313      	orrs	r3, r2
 80051e2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	609a      	str	r2, [r3, #8]
}
 80051ea:	46c0      	nop			@ (mov r8, r8)
 80051ec:	46bd      	mov	sp, r7
 80051ee:	b004      	add	sp, #16
 80051f0:	bd80      	pop	{r7, pc}
	...

080051f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b086      	sub	sp, #24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
 8005200:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	4a09      	ldr	r2, [pc, #36]	@ (8005230 <TIM_ETR_SetConfig+0x3c>)
 800520c:	4013      	ands	r3, r2
 800520e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	021a      	lsls	r2, r3, #8
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	431a      	orrs	r2, r3
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	4313      	orrs	r3, r2
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	4313      	orrs	r3, r2
 8005220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	697a      	ldr	r2, [r7, #20]
 8005226:	609a      	str	r2, [r3, #8]
}
 8005228:	46c0      	nop			@ (mov r8, r8)
 800522a:	46bd      	mov	sp, r7
 800522c:	b006      	add	sp, #24
 800522e:	bd80      	pop	{r7, pc}
 8005230:	ffff00ff 	.word	0xffff00ff

08005234 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2238      	movs	r2, #56	@ 0x38
 8005242:	5c9b      	ldrb	r3, [r3, r2]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d101      	bne.n	800524c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005248:	2302      	movs	r3, #2
 800524a:	e047      	b.n	80052dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2238      	movs	r2, #56	@ 0x38
 8005250:	2101      	movs	r1, #1
 8005252:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2239      	movs	r2, #57	@ 0x39
 8005258:	2102      	movs	r1, #2
 800525a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2270      	movs	r2, #112	@ 0x70
 8005270:	4393      	bics	r3, r2
 8005272:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	4313      	orrs	r3, r2
 800527c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	2380      	movs	r3, #128	@ 0x80
 800528c:	05db      	lsls	r3, r3, #23
 800528e:	429a      	cmp	r2, r3
 8005290:	d00e      	beq.n	80052b0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a13      	ldr	r2, [pc, #76]	@ (80052e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d009      	beq.n	80052b0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a11      	ldr	r2, [pc, #68]	@ (80052e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d004      	beq.n	80052b0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a10      	ldr	r2, [pc, #64]	@ (80052ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d10c      	bne.n	80052ca <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	2280      	movs	r2, #128	@ 0x80
 80052b4:	4393      	bics	r3, r2
 80052b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	68ba      	ldr	r2, [r7, #8]
 80052be:	4313      	orrs	r3, r2
 80052c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68ba      	ldr	r2, [r7, #8]
 80052c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2239      	movs	r2, #57	@ 0x39
 80052ce:	2101      	movs	r1, #1
 80052d0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2238      	movs	r2, #56	@ 0x38
 80052d6:	2100      	movs	r1, #0
 80052d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	0018      	movs	r0, r3
 80052de:	46bd      	mov	sp, r7
 80052e0:	b004      	add	sp, #16
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	40000400 	.word	0x40000400
 80052e8:	40010800 	.word	0x40010800
 80052ec:	40011400 	.word	0x40011400

080052f0 <std>:
 80052f0:	2300      	movs	r3, #0
 80052f2:	b510      	push	{r4, lr}
 80052f4:	0004      	movs	r4, r0
 80052f6:	6003      	str	r3, [r0, #0]
 80052f8:	6043      	str	r3, [r0, #4]
 80052fa:	6083      	str	r3, [r0, #8]
 80052fc:	8181      	strh	r1, [r0, #12]
 80052fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8005300:	81c2      	strh	r2, [r0, #14]
 8005302:	6103      	str	r3, [r0, #16]
 8005304:	6143      	str	r3, [r0, #20]
 8005306:	6183      	str	r3, [r0, #24]
 8005308:	0019      	movs	r1, r3
 800530a:	2208      	movs	r2, #8
 800530c:	305c      	adds	r0, #92	@ 0x5c
 800530e:	f000 fa0f 	bl	8005730 <memset>
 8005312:	4b0b      	ldr	r3, [pc, #44]	@ (8005340 <std+0x50>)
 8005314:	6224      	str	r4, [r4, #32]
 8005316:	6263      	str	r3, [r4, #36]	@ 0x24
 8005318:	4b0a      	ldr	r3, [pc, #40]	@ (8005344 <std+0x54>)
 800531a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800531c:	4b0a      	ldr	r3, [pc, #40]	@ (8005348 <std+0x58>)
 800531e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005320:	4b0a      	ldr	r3, [pc, #40]	@ (800534c <std+0x5c>)
 8005322:	6323      	str	r3, [r4, #48]	@ 0x30
 8005324:	4b0a      	ldr	r3, [pc, #40]	@ (8005350 <std+0x60>)
 8005326:	429c      	cmp	r4, r3
 8005328:	d005      	beq.n	8005336 <std+0x46>
 800532a:	4b0a      	ldr	r3, [pc, #40]	@ (8005354 <std+0x64>)
 800532c:	429c      	cmp	r4, r3
 800532e:	d002      	beq.n	8005336 <std+0x46>
 8005330:	4b09      	ldr	r3, [pc, #36]	@ (8005358 <std+0x68>)
 8005332:	429c      	cmp	r4, r3
 8005334:	d103      	bne.n	800533e <std+0x4e>
 8005336:	0020      	movs	r0, r4
 8005338:	3058      	adds	r0, #88	@ 0x58
 800533a:	f000 fa79 	bl	8005830 <__retarget_lock_init_recursive>
 800533e:	bd10      	pop	{r4, pc}
 8005340:	08005559 	.word	0x08005559
 8005344:	08005581 	.word	0x08005581
 8005348:	080055b9 	.word	0x080055b9
 800534c:	080055e5 	.word	0x080055e5
 8005350:	200001c4 	.word	0x200001c4
 8005354:	2000022c 	.word	0x2000022c
 8005358:	20000294 	.word	0x20000294

0800535c <stdio_exit_handler>:
 800535c:	b510      	push	{r4, lr}
 800535e:	4a03      	ldr	r2, [pc, #12]	@ (800536c <stdio_exit_handler+0x10>)
 8005360:	4903      	ldr	r1, [pc, #12]	@ (8005370 <stdio_exit_handler+0x14>)
 8005362:	4804      	ldr	r0, [pc, #16]	@ (8005374 <stdio_exit_handler+0x18>)
 8005364:	f000 f86c 	bl	8005440 <_fwalk_sglue>
 8005368:	bd10      	pop	{r4, pc}
 800536a:	46c0      	nop			@ (mov r8, r8)
 800536c:	20000010 	.word	0x20000010
 8005370:	080060bd 	.word	0x080060bd
 8005374:	20000020 	.word	0x20000020

08005378 <cleanup_stdio>:
 8005378:	6841      	ldr	r1, [r0, #4]
 800537a:	4b0b      	ldr	r3, [pc, #44]	@ (80053a8 <cleanup_stdio+0x30>)
 800537c:	b510      	push	{r4, lr}
 800537e:	0004      	movs	r4, r0
 8005380:	4299      	cmp	r1, r3
 8005382:	d001      	beq.n	8005388 <cleanup_stdio+0x10>
 8005384:	f000 fe9a 	bl	80060bc <_fflush_r>
 8005388:	68a1      	ldr	r1, [r4, #8]
 800538a:	4b08      	ldr	r3, [pc, #32]	@ (80053ac <cleanup_stdio+0x34>)
 800538c:	4299      	cmp	r1, r3
 800538e:	d002      	beq.n	8005396 <cleanup_stdio+0x1e>
 8005390:	0020      	movs	r0, r4
 8005392:	f000 fe93 	bl	80060bc <_fflush_r>
 8005396:	68e1      	ldr	r1, [r4, #12]
 8005398:	4b05      	ldr	r3, [pc, #20]	@ (80053b0 <cleanup_stdio+0x38>)
 800539a:	4299      	cmp	r1, r3
 800539c:	d002      	beq.n	80053a4 <cleanup_stdio+0x2c>
 800539e:	0020      	movs	r0, r4
 80053a0:	f000 fe8c 	bl	80060bc <_fflush_r>
 80053a4:	bd10      	pop	{r4, pc}
 80053a6:	46c0      	nop			@ (mov r8, r8)
 80053a8:	200001c4 	.word	0x200001c4
 80053ac:	2000022c 	.word	0x2000022c
 80053b0:	20000294 	.word	0x20000294

080053b4 <global_stdio_init.part.0>:
 80053b4:	b510      	push	{r4, lr}
 80053b6:	4b09      	ldr	r3, [pc, #36]	@ (80053dc <global_stdio_init.part.0+0x28>)
 80053b8:	4a09      	ldr	r2, [pc, #36]	@ (80053e0 <global_stdio_init.part.0+0x2c>)
 80053ba:	2104      	movs	r1, #4
 80053bc:	601a      	str	r2, [r3, #0]
 80053be:	4809      	ldr	r0, [pc, #36]	@ (80053e4 <global_stdio_init.part.0+0x30>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	f7ff ff95 	bl	80052f0 <std>
 80053c6:	2201      	movs	r2, #1
 80053c8:	2109      	movs	r1, #9
 80053ca:	4807      	ldr	r0, [pc, #28]	@ (80053e8 <global_stdio_init.part.0+0x34>)
 80053cc:	f7ff ff90 	bl	80052f0 <std>
 80053d0:	2202      	movs	r2, #2
 80053d2:	2112      	movs	r1, #18
 80053d4:	4805      	ldr	r0, [pc, #20]	@ (80053ec <global_stdio_init.part.0+0x38>)
 80053d6:	f7ff ff8b 	bl	80052f0 <std>
 80053da:	bd10      	pop	{r4, pc}
 80053dc:	200002fc 	.word	0x200002fc
 80053e0:	0800535d 	.word	0x0800535d
 80053e4:	200001c4 	.word	0x200001c4
 80053e8:	2000022c 	.word	0x2000022c
 80053ec:	20000294 	.word	0x20000294

080053f0 <__sfp_lock_acquire>:
 80053f0:	b510      	push	{r4, lr}
 80053f2:	4802      	ldr	r0, [pc, #8]	@ (80053fc <__sfp_lock_acquire+0xc>)
 80053f4:	f000 fa1d 	bl	8005832 <__retarget_lock_acquire_recursive>
 80053f8:	bd10      	pop	{r4, pc}
 80053fa:	46c0      	nop			@ (mov r8, r8)
 80053fc:	20000305 	.word	0x20000305

08005400 <__sfp_lock_release>:
 8005400:	b510      	push	{r4, lr}
 8005402:	4802      	ldr	r0, [pc, #8]	@ (800540c <__sfp_lock_release+0xc>)
 8005404:	f000 fa16 	bl	8005834 <__retarget_lock_release_recursive>
 8005408:	bd10      	pop	{r4, pc}
 800540a:	46c0      	nop			@ (mov r8, r8)
 800540c:	20000305 	.word	0x20000305

08005410 <__sinit>:
 8005410:	b510      	push	{r4, lr}
 8005412:	0004      	movs	r4, r0
 8005414:	f7ff ffec 	bl	80053f0 <__sfp_lock_acquire>
 8005418:	6a23      	ldr	r3, [r4, #32]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d002      	beq.n	8005424 <__sinit+0x14>
 800541e:	f7ff ffef 	bl	8005400 <__sfp_lock_release>
 8005422:	bd10      	pop	{r4, pc}
 8005424:	4b04      	ldr	r3, [pc, #16]	@ (8005438 <__sinit+0x28>)
 8005426:	6223      	str	r3, [r4, #32]
 8005428:	4b04      	ldr	r3, [pc, #16]	@ (800543c <__sinit+0x2c>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1f6      	bne.n	800541e <__sinit+0xe>
 8005430:	f7ff ffc0 	bl	80053b4 <global_stdio_init.part.0>
 8005434:	e7f3      	b.n	800541e <__sinit+0xe>
 8005436:	46c0      	nop			@ (mov r8, r8)
 8005438:	08005379 	.word	0x08005379
 800543c:	200002fc 	.word	0x200002fc

08005440 <_fwalk_sglue>:
 8005440:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005442:	0014      	movs	r4, r2
 8005444:	2600      	movs	r6, #0
 8005446:	9000      	str	r0, [sp, #0]
 8005448:	9101      	str	r1, [sp, #4]
 800544a:	68a5      	ldr	r5, [r4, #8]
 800544c:	6867      	ldr	r7, [r4, #4]
 800544e:	3f01      	subs	r7, #1
 8005450:	d504      	bpl.n	800545c <_fwalk_sglue+0x1c>
 8005452:	6824      	ldr	r4, [r4, #0]
 8005454:	2c00      	cmp	r4, #0
 8005456:	d1f8      	bne.n	800544a <_fwalk_sglue+0xa>
 8005458:	0030      	movs	r0, r6
 800545a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800545c:	89ab      	ldrh	r3, [r5, #12]
 800545e:	2b01      	cmp	r3, #1
 8005460:	d908      	bls.n	8005474 <_fwalk_sglue+0x34>
 8005462:	220e      	movs	r2, #14
 8005464:	5eab      	ldrsh	r3, [r5, r2]
 8005466:	3301      	adds	r3, #1
 8005468:	d004      	beq.n	8005474 <_fwalk_sglue+0x34>
 800546a:	0029      	movs	r1, r5
 800546c:	9800      	ldr	r0, [sp, #0]
 800546e:	9b01      	ldr	r3, [sp, #4]
 8005470:	4798      	blx	r3
 8005472:	4306      	orrs	r6, r0
 8005474:	3568      	adds	r5, #104	@ 0x68
 8005476:	e7ea      	b.n	800544e <_fwalk_sglue+0xe>

08005478 <iprintf>:
 8005478:	b40f      	push	{r0, r1, r2, r3}
 800547a:	b507      	push	{r0, r1, r2, lr}
 800547c:	4905      	ldr	r1, [pc, #20]	@ (8005494 <iprintf+0x1c>)
 800547e:	ab04      	add	r3, sp, #16
 8005480:	6808      	ldr	r0, [r1, #0]
 8005482:	cb04      	ldmia	r3!, {r2}
 8005484:	6881      	ldr	r1, [r0, #8]
 8005486:	9301      	str	r3, [sp, #4]
 8005488:	f000 fafa 	bl	8005a80 <_vfiprintf_r>
 800548c:	b003      	add	sp, #12
 800548e:	bc08      	pop	{r3}
 8005490:	b004      	add	sp, #16
 8005492:	4718      	bx	r3
 8005494:	2000001c 	.word	0x2000001c

08005498 <_puts_r>:
 8005498:	6a03      	ldr	r3, [r0, #32]
 800549a:	b570      	push	{r4, r5, r6, lr}
 800549c:	0005      	movs	r5, r0
 800549e:	000e      	movs	r6, r1
 80054a0:	6884      	ldr	r4, [r0, #8]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <_puts_r+0x12>
 80054a6:	f7ff ffb3 	bl	8005410 <__sinit>
 80054aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80054ac:	07db      	lsls	r3, r3, #31
 80054ae:	d405      	bmi.n	80054bc <_puts_r+0x24>
 80054b0:	89a3      	ldrh	r3, [r4, #12]
 80054b2:	059b      	lsls	r3, r3, #22
 80054b4:	d402      	bmi.n	80054bc <_puts_r+0x24>
 80054b6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80054b8:	f000 f9bb 	bl	8005832 <__retarget_lock_acquire_recursive>
 80054bc:	89a3      	ldrh	r3, [r4, #12]
 80054be:	071b      	lsls	r3, r3, #28
 80054c0:	d502      	bpl.n	80054c8 <_puts_r+0x30>
 80054c2:	6923      	ldr	r3, [r4, #16]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d11f      	bne.n	8005508 <_puts_r+0x70>
 80054c8:	0021      	movs	r1, r4
 80054ca:	0028      	movs	r0, r5
 80054cc:	f000 f8d2 	bl	8005674 <__swsetup_r>
 80054d0:	2800      	cmp	r0, #0
 80054d2:	d019      	beq.n	8005508 <_puts_r+0x70>
 80054d4:	2501      	movs	r5, #1
 80054d6:	426d      	negs	r5, r5
 80054d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80054da:	07db      	lsls	r3, r3, #31
 80054dc:	d405      	bmi.n	80054ea <_puts_r+0x52>
 80054de:	89a3      	ldrh	r3, [r4, #12]
 80054e0:	059b      	lsls	r3, r3, #22
 80054e2:	d402      	bmi.n	80054ea <_puts_r+0x52>
 80054e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80054e6:	f000 f9a5 	bl	8005834 <__retarget_lock_release_recursive>
 80054ea:	0028      	movs	r0, r5
 80054ec:	bd70      	pop	{r4, r5, r6, pc}
 80054ee:	3601      	adds	r6, #1
 80054f0:	60a3      	str	r3, [r4, #8]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	da04      	bge.n	8005500 <_puts_r+0x68>
 80054f6:	69a2      	ldr	r2, [r4, #24]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	dc16      	bgt.n	800552a <_puts_r+0x92>
 80054fc:	290a      	cmp	r1, #10
 80054fe:	d014      	beq.n	800552a <_puts_r+0x92>
 8005500:	6823      	ldr	r3, [r4, #0]
 8005502:	1c5a      	adds	r2, r3, #1
 8005504:	6022      	str	r2, [r4, #0]
 8005506:	7019      	strb	r1, [r3, #0]
 8005508:	68a3      	ldr	r3, [r4, #8]
 800550a:	7831      	ldrb	r1, [r6, #0]
 800550c:	3b01      	subs	r3, #1
 800550e:	2900      	cmp	r1, #0
 8005510:	d1ed      	bne.n	80054ee <_puts_r+0x56>
 8005512:	60a3      	str	r3, [r4, #8]
 8005514:	2b00      	cmp	r3, #0
 8005516:	da0f      	bge.n	8005538 <_puts_r+0xa0>
 8005518:	0022      	movs	r2, r4
 800551a:	0028      	movs	r0, r5
 800551c:	310a      	adds	r1, #10
 800551e:	f000 f867 	bl	80055f0 <__swbuf_r>
 8005522:	3001      	adds	r0, #1
 8005524:	d0d6      	beq.n	80054d4 <_puts_r+0x3c>
 8005526:	250a      	movs	r5, #10
 8005528:	e7d6      	b.n	80054d8 <_puts_r+0x40>
 800552a:	0022      	movs	r2, r4
 800552c:	0028      	movs	r0, r5
 800552e:	f000 f85f 	bl	80055f0 <__swbuf_r>
 8005532:	3001      	adds	r0, #1
 8005534:	d1e8      	bne.n	8005508 <_puts_r+0x70>
 8005536:	e7cd      	b.n	80054d4 <_puts_r+0x3c>
 8005538:	6823      	ldr	r3, [r4, #0]
 800553a:	1c5a      	adds	r2, r3, #1
 800553c:	6022      	str	r2, [r4, #0]
 800553e:	220a      	movs	r2, #10
 8005540:	701a      	strb	r2, [r3, #0]
 8005542:	e7f0      	b.n	8005526 <_puts_r+0x8e>

08005544 <puts>:
 8005544:	b510      	push	{r4, lr}
 8005546:	4b03      	ldr	r3, [pc, #12]	@ (8005554 <puts+0x10>)
 8005548:	0001      	movs	r1, r0
 800554a:	6818      	ldr	r0, [r3, #0]
 800554c:	f7ff ffa4 	bl	8005498 <_puts_r>
 8005550:	bd10      	pop	{r4, pc}
 8005552:	46c0      	nop			@ (mov r8, r8)
 8005554:	2000001c 	.word	0x2000001c

08005558 <__sread>:
 8005558:	b570      	push	{r4, r5, r6, lr}
 800555a:	000c      	movs	r4, r1
 800555c:	250e      	movs	r5, #14
 800555e:	5f49      	ldrsh	r1, [r1, r5]
 8005560:	f000 f914 	bl	800578c <_read_r>
 8005564:	2800      	cmp	r0, #0
 8005566:	db03      	blt.n	8005570 <__sread+0x18>
 8005568:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800556a:	181b      	adds	r3, r3, r0
 800556c:	6563      	str	r3, [r4, #84]	@ 0x54
 800556e:	bd70      	pop	{r4, r5, r6, pc}
 8005570:	89a3      	ldrh	r3, [r4, #12]
 8005572:	4a02      	ldr	r2, [pc, #8]	@ (800557c <__sread+0x24>)
 8005574:	4013      	ands	r3, r2
 8005576:	81a3      	strh	r3, [r4, #12]
 8005578:	e7f9      	b.n	800556e <__sread+0x16>
 800557a:	46c0      	nop			@ (mov r8, r8)
 800557c:	ffffefff 	.word	0xffffefff

08005580 <__swrite>:
 8005580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005582:	001f      	movs	r7, r3
 8005584:	898b      	ldrh	r3, [r1, #12]
 8005586:	0005      	movs	r5, r0
 8005588:	000c      	movs	r4, r1
 800558a:	0016      	movs	r6, r2
 800558c:	05db      	lsls	r3, r3, #23
 800558e:	d505      	bpl.n	800559c <__swrite+0x1c>
 8005590:	230e      	movs	r3, #14
 8005592:	5ec9      	ldrsh	r1, [r1, r3]
 8005594:	2200      	movs	r2, #0
 8005596:	2302      	movs	r3, #2
 8005598:	f000 f8e4 	bl	8005764 <_lseek_r>
 800559c:	89a3      	ldrh	r3, [r4, #12]
 800559e:	4a05      	ldr	r2, [pc, #20]	@ (80055b4 <__swrite+0x34>)
 80055a0:	0028      	movs	r0, r5
 80055a2:	4013      	ands	r3, r2
 80055a4:	81a3      	strh	r3, [r4, #12]
 80055a6:	0032      	movs	r2, r6
 80055a8:	230e      	movs	r3, #14
 80055aa:	5ee1      	ldrsh	r1, [r4, r3]
 80055ac:	003b      	movs	r3, r7
 80055ae:	f000 f901 	bl	80057b4 <_write_r>
 80055b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055b4:	ffffefff 	.word	0xffffefff

080055b8 <__sseek>:
 80055b8:	b570      	push	{r4, r5, r6, lr}
 80055ba:	000c      	movs	r4, r1
 80055bc:	250e      	movs	r5, #14
 80055be:	5f49      	ldrsh	r1, [r1, r5]
 80055c0:	f000 f8d0 	bl	8005764 <_lseek_r>
 80055c4:	89a3      	ldrh	r3, [r4, #12]
 80055c6:	1c42      	adds	r2, r0, #1
 80055c8:	d103      	bne.n	80055d2 <__sseek+0x1a>
 80055ca:	4a05      	ldr	r2, [pc, #20]	@ (80055e0 <__sseek+0x28>)
 80055cc:	4013      	ands	r3, r2
 80055ce:	81a3      	strh	r3, [r4, #12]
 80055d0:	bd70      	pop	{r4, r5, r6, pc}
 80055d2:	2280      	movs	r2, #128	@ 0x80
 80055d4:	0152      	lsls	r2, r2, #5
 80055d6:	4313      	orrs	r3, r2
 80055d8:	81a3      	strh	r3, [r4, #12]
 80055da:	6560      	str	r0, [r4, #84]	@ 0x54
 80055dc:	e7f8      	b.n	80055d0 <__sseek+0x18>
 80055de:	46c0      	nop			@ (mov r8, r8)
 80055e0:	ffffefff 	.word	0xffffefff

080055e4 <__sclose>:
 80055e4:	b510      	push	{r4, lr}
 80055e6:	230e      	movs	r3, #14
 80055e8:	5ec9      	ldrsh	r1, [r1, r3]
 80055ea:	f000 f8a9 	bl	8005740 <_close_r>
 80055ee:	bd10      	pop	{r4, pc}

080055f0 <__swbuf_r>:
 80055f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055f2:	0006      	movs	r6, r0
 80055f4:	000d      	movs	r5, r1
 80055f6:	0014      	movs	r4, r2
 80055f8:	2800      	cmp	r0, #0
 80055fa:	d004      	beq.n	8005606 <__swbuf_r+0x16>
 80055fc:	6a03      	ldr	r3, [r0, #32]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <__swbuf_r+0x16>
 8005602:	f7ff ff05 	bl	8005410 <__sinit>
 8005606:	69a3      	ldr	r3, [r4, #24]
 8005608:	60a3      	str	r3, [r4, #8]
 800560a:	89a3      	ldrh	r3, [r4, #12]
 800560c:	071b      	lsls	r3, r3, #28
 800560e:	d502      	bpl.n	8005616 <__swbuf_r+0x26>
 8005610:	6923      	ldr	r3, [r4, #16]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d109      	bne.n	800562a <__swbuf_r+0x3a>
 8005616:	0021      	movs	r1, r4
 8005618:	0030      	movs	r0, r6
 800561a:	f000 f82b 	bl	8005674 <__swsetup_r>
 800561e:	2800      	cmp	r0, #0
 8005620:	d003      	beq.n	800562a <__swbuf_r+0x3a>
 8005622:	2501      	movs	r5, #1
 8005624:	426d      	negs	r5, r5
 8005626:	0028      	movs	r0, r5
 8005628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800562a:	6923      	ldr	r3, [r4, #16]
 800562c:	6820      	ldr	r0, [r4, #0]
 800562e:	b2ef      	uxtb	r7, r5
 8005630:	1ac0      	subs	r0, r0, r3
 8005632:	6963      	ldr	r3, [r4, #20]
 8005634:	b2ed      	uxtb	r5, r5
 8005636:	4283      	cmp	r3, r0
 8005638:	dc05      	bgt.n	8005646 <__swbuf_r+0x56>
 800563a:	0021      	movs	r1, r4
 800563c:	0030      	movs	r0, r6
 800563e:	f000 fd3d 	bl	80060bc <_fflush_r>
 8005642:	2800      	cmp	r0, #0
 8005644:	d1ed      	bne.n	8005622 <__swbuf_r+0x32>
 8005646:	68a3      	ldr	r3, [r4, #8]
 8005648:	3001      	adds	r0, #1
 800564a:	3b01      	subs	r3, #1
 800564c:	60a3      	str	r3, [r4, #8]
 800564e:	6823      	ldr	r3, [r4, #0]
 8005650:	1c5a      	adds	r2, r3, #1
 8005652:	6022      	str	r2, [r4, #0]
 8005654:	701f      	strb	r7, [r3, #0]
 8005656:	6963      	ldr	r3, [r4, #20]
 8005658:	4283      	cmp	r3, r0
 800565a:	d004      	beq.n	8005666 <__swbuf_r+0x76>
 800565c:	89a3      	ldrh	r3, [r4, #12]
 800565e:	07db      	lsls	r3, r3, #31
 8005660:	d5e1      	bpl.n	8005626 <__swbuf_r+0x36>
 8005662:	2d0a      	cmp	r5, #10
 8005664:	d1df      	bne.n	8005626 <__swbuf_r+0x36>
 8005666:	0021      	movs	r1, r4
 8005668:	0030      	movs	r0, r6
 800566a:	f000 fd27 	bl	80060bc <_fflush_r>
 800566e:	2800      	cmp	r0, #0
 8005670:	d0d9      	beq.n	8005626 <__swbuf_r+0x36>
 8005672:	e7d6      	b.n	8005622 <__swbuf_r+0x32>

08005674 <__swsetup_r>:
 8005674:	4b2d      	ldr	r3, [pc, #180]	@ (800572c <__swsetup_r+0xb8>)
 8005676:	b570      	push	{r4, r5, r6, lr}
 8005678:	0005      	movs	r5, r0
 800567a:	6818      	ldr	r0, [r3, #0]
 800567c:	000c      	movs	r4, r1
 800567e:	2800      	cmp	r0, #0
 8005680:	d004      	beq.n	800568c <__swsetup_r+0x18>
 8005682:	6a03      	ldr	r3, [r0, #32]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d101      	bne.n	800568c <__swsetup_r+0x18>
 8005688:	f7ff fec2 	bl	8005410 <__sinit>
 800568c:	220c      	movs	r2, #12
 800568e:	5ea3      	ldrsh	r3, [r4, r2]
 8005690:	071a      	lsls	r2, r3, #28
 8005692:	d423      	bmi.n	80056dc <__swsetup_r+0x68>
 8005694:	06da      	lsls	r2, r3, #27
 8005696:	d407      	bmi.n	80056a8 <__swsetup_r+0x34>
 8005698:	2209      	movs	r2, #9
 800569a:	602a      	str	r2, [r5, #0]
 800569c:	2240      	movs	r2, #64	@ 0x40
 800569e:	2001      	movs	r0, #1
 80056a0:	4313      	orrs	r3, r2
 80056a2:	81a3      	strh	r3, [r4, #12]
 80056a4:	4240      	negs	r0, r0
 80056a6:	e03a      	b.n	800571e <__swsetup_r+0xaa>
 80056a8:	075b      	lsls	r3, r3, #29
 80056aa:	d513      	bpl.n	80056d4 <__swsetup_r+0x60>
 80056ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80056ae:	2900      	cmp	r1, #0
 80056b0:	d008      	beq.n	80056c4 <__swsetup_r+0x50>
 80056b2:	0023      	movs	r3, r4
 80056b4:	3344      	adds	r3, #68	@ 0x44
 80056b6:	4299      	cmp	r1, r3
 80056b8:	d002      	beq.n	80056c0 <__swsetup_r+0x4c>
 80056ba:	0028      	movs	r0, r5
 80056bc:	f000 f8bc 	bl	8005838 <_free_r>
 80056c0:	2300      	movs	r3, #0
 80056c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80056c4:	2224      	movs	r2, #36	@ 0x24
 80056c6:	89a3      	ldrh	r3, [r4, #12]
 80056c8:	4393      	bics	r3, r2
 80056ca:	81a3      	strh	r3, [r4, #12]
 80056cc:	2300      	movs	r3, #0
 80056ce:	6063      	str	r3, [r4, #4]
 80056d0:	6923      	ldr	r3, [r4, #16]
 80056d2:	6023      	str	r3, [r4, #0]
 80056d4:	2308      	movs	r3, #8
 80056d6:	89a2      	ldrh	r2, [r4, #12]
 80056d8:	4313      	orrs	r3, r2
 80056da:	81a3      	strh	r3, [r4, #12]
 80056dc:	6923      	ldr	r3, [r4, #16]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10b      	bne.n	80056fa <__swsetup_r+0x86>
 80056e2:	21a0      	movs	r1, #160	@ 0xa0
 80056e4:	2280      	movs	r2, #128	@ 0x80
 80056e6:	89a3      	ldrh	r3, [r4, #12]
 80056e8:	0089      	lsls	r1, r1, #2
 80056ea:	0092      	lsls	r2, r2, #2
 80056ec:	400b      	ands	r3, r1
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d003      	beq.n	80056fa <__swsetup_r+0x86>
 80056f2:	0021      	movs	r1, r4
 80056f4:	0028      	movs	r0, r5
 80056f6:	f000 fd37 	bl	8006168 <__smakebuf_r>
 80056fa:	220c      	movs	r2, #12
 80056fc:	5ea3      	ldrsh	r3, [r4, r2]
 80056fe:	2101      	movs	r1, #1
 8005700:	001a      	movs	r2, r3
 8005702:	400a      	ands	r2, r1
 8005704:	420b      	tst	r3, r1
 8005706:	d00b      	beq.n	8005720 <__swsetup_r+0xac>
 8005708:	2200      	movs	r2, #0
 800570a:	60a2      	str	r2, [r4, #8]
 800570c:	6962      	ldr	r2, [r4, #20]
 800570e:	4252      	negs	r2, r2
 8005710:	61a2      	str	r2, [r4, #24]
 8005712:	2000      	movs	r0, #0
 8005714:	6922      	ldr	r2, [r4, #16]
 8005716:	4282      	cmp	r2, r0
 8005718:	d101      	bne.n	800571e <__swsetup_r+0xaa>
 800571a:	061a      	lsls	r2, r3, #24
 800571c:	d4be      	bmi.n	800569c <__swsetup_r+0x28>
 800571e:	bd70      	pop	{r4, r5, r6, pc}
 8005720:	0799      	lsls	r1, r3, #30
 8005722:	d400      	bmi.n	8005726 <__swsetup_r+0xb2>
 8005724:	6962      	ldr	r2, [r4, #20]
 8005726:	60a2      	str	r2, [r4, #8]
 8005728:	e7f3      	b.n	8005712 <__swsetup_r+0x9e>
 800572a:	46c0      	nop			@ (mov r8, r8)
 800572c:	2000001c 	.word	0x2000001c

08005730 <memset>:
 8005730:	0003      	movs	r3, r0
 8005732:	1882      	adds	r2, r0, r2
 8005734:	4293      	cmp	r3, r2
 8005736:	d100      	bne.n	800573a <memset+0xa>
 8005738:	4770      	bx	lr
 800573a:	7019      	strb	r1, [r3, #0]
 800573c:	3301      	adds	r3, #1
 800573e:	e7f9      	b.n	8005734 <memset+0x4>

08005740 <_close_r>:
 8005740:	2300      	movs	r3, #0
 8005742:	b570      	push	{r4, r5, r6, lr}
 8005744:	4d06      	ldr	r5, [pc, #24]	@ (8005760 <_close_r+0x20>)
 8005746:	0004      	movs	r4, r0
 8005748:	0008      	movs	r0, r1
 800574a:	602b      	str	r3, [r5, #0]
 800574c:	f7fb fd27 	bl	800119e <_close>
 8005750:	1c43      	adds	r3, r0, #1
 8005752:	d103      	bne.n	800575c <_close_r+0x1c>
 8005754:	682b      	ldr	r3, [r5, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d000      	beq.n	800575c <_close_r+0x1c>
 800575a:	6023      	str	r3, [r4, #0]
 800575c:	bd70      	pop	{r4, r5, r6, pc}
 800575e:	46c0      	nop			@ (mov r8, r8)
 8005760:	20000300 	.word	0x20000300

08005764 <_lseek_r>:
 8005764:	b570      	push	{r4, r5, r6, lr}
 8005766:	0004      	movs	r4, r0
 8005768:	0008      	movs	r0, r1
 800576a:	0011      	movs	r1, r2
 800576c:	001a      	movs	r2, r3
 800576e:	2300      	movs	r3, #0
 8005770:	4d05      	ldr	r5, [pc, #20]	@ (8005788 <_lseek_r+0x24>)
 8005772:	602b      	str	r3, [r5, #0]
 8005774:	f7fb fd34 	bl	80011e0 <_lseek>
 8005778:	1c43      	adds	r3, r0, #1
 800577a:	d103      	bne.n	8005784 <_lseek_r+0x20>
 800577c:	682b      	ldr	r3, [r5, #0]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d000      	beq.n	8005784 <_lseek_r+0x20>
 8005782:	6023      	str	r3, [r4, #0]
 8005784:	bd70      	pop	{r4, r5, r6, pc}
 8005786:	46c0      	nop			@ (mov r8, r8)
 8005788:	20000300 	.word	0x20000300

0800578c <_read_r>:
 800578c:	b570      	push	{r4, r5, r6, lr}
 800578e:	0004      	movs	r4, r0
 8005790:	0008      	movs	r0, r1
 8005792:	0011      	movs	r1, r2
 8005794:	001a      	movs	r2, r3
 8005796:	2300      	movs	r3, #0
 8005798:	4d05      	ldr	r5, [pc, #20]	@ (80057b0 <_read_r+0x24>)
 800579a:	602b      	str	r3, [r5, #0]
 800579c:	f7fb fcc6 	bl	800112c <_read>
 80057a0:	1c43      	adds	r3, r0, #1
 80057a2:	d103      	bne.n	80057ac <_read_r+0x20>
 80057a4:	682b      	ldr	r3, [r5, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d000      	beq.n	80057ac <_read_r+0x20>
 80057aa:	6023      	str	r3, [r4, #0]
 80057ac:	bd70      	pop	{r4, r5, r6, pc}
 80057ae:	46c0      	nop			@ (mov r8, r8)
 80057b0:	20000300 	.word	0x20000300

080057b4 <_write_r>:
 80057b4:	b570      	push	{r4, r5, r6, lr}
 80057b6:	0004      	movs	r4, r0
 80057b8:	0008      	movs	r0, r1
 80057ba:	0011      	movs	r1, r2
 80057bc:	001a      	movs	r2, r3
 80057be:	2300      	movs	r3, #0
 80057c0:	4d05      	ldr	r5, [pc, #20]	@ (80057d8 <_write_r+0x24>)
 80057c2:	602b      	str	r3, [r5, #0]
 80057c4:	f7fb fccf 	bl	8001166 <_write>
 80057c8:	1c43      	adds	r3, r0, #1
 80057ca:	d103      	bne.n	80057d4 <_write_r+0x20>
 80057cc:	682b      	ldr	r3, [r5, #0]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d000      	beq.n	80057d4 <_write_r+0x20>
 80057d2:	6023      	str	r3, [r4, #0]
 80057d4:	bd70      	pop	{r4, r5, r6, pc}
 80057d6:	46c0      	nop			@ (mov r8, r8)
 80057d8:	20000300 	.word	0x20000300

080057dc <__errno>:
 80057dc:	4b01      	ldr	r3, [pc, #4]	@ (80057e4 <__errno+0x8>)
 80057de:	6818      	ldr	r0, [r3, #0]
 80057e0:	4770      	bx	lr
 80057e2:	46c0      	nop			@ (mov r8, r8)
 80057e4:	2000001c 	.word	0x2000001c

080057e8 <__libc_init_array>:
 80057e8:	b570      	push	{r4, r5, r6, lr}
 80057ea:	2600      	movs	r6, #0
 80057ec:	4c0c      	ldr	r4, [pc, #48]	@ (8005820 <__libc_init_array+0x38>)
 80057ee:	4d0d      	ldr	r5, [pc, #52]	@ (8005824 <__libc_init_array+0x3c>)
 80057f0:	1b64      	subs	r4, r4, r5
 80057f2:	10a4      	asrs	r4, r4, #2
 80057f4:	42a6      	cmp	r6, r4
 80057f6:	d109      	bne.n	800580c <__libc_init_array+0x24>
 80057f8:	2600      	movs	r6, #0
 80057fa:	f000 fd39 	bl	8006270 <_init>
 80057fe:	4c0a      	ldr	r4, [pc, #40]	@ (8005828 <__libc_init_array+0x40>)
 8005800:	4d0a      	ldr	r5, [pc, #40]	@ (800582c <__libc_init_array+0x44>)
 8005802:	1b64      	subs	r4, r4, r5
 8005804:	10a4      	asrs	r4, r4, #2
 8005806:	42a6      	cmp	r6, r4
 8005808:	d105      	bne.n	8005816 <__libc_init_array+0x2e>
 800580a:	bd70      	pop	{r4, r5, r6, pc}
 800580c:	00b3      	lsls	r3, r6, #2
 800580e:	58eb      	ldr	r3, [r5, r3]
 8005810:	4798      	blx	r3
 8005812:	3601      	adds	r6, #1
 8005814:	e7ee      	b.n	80057f4 <__libc_init_array+0xc>
 8005816:	00b3      	lsls	r3, r6, #2
 8005818:	58eb      	ldr	r3, [r5, r3]
 800581a:	4798      	blx	r3
 800581c:	3601      	adds	r6, #1
 800581e:	e7f2      	b.n	8005806 <__libc_init_array+0x1e>
 8005820:	080063ac 	.word	0x080063ac
 8005824:	080063ac 	.word	0x080063ac
 8005828:	080063b0 	.word	0x080063b0
 800582c:	080063ac 	.word	0x080063ac

08005830 <__retarget_lock_init_recursive>:
 8005830:	4770      	bx	lr

08005832 <__retarget_lock_acquire_recursive>:
 8005832:	4770      	bx	lr

08005834 <__retarget_lock_release_recursive>:
 8005834:	4770      	bx	lr
	...

08005838 <_free_r>:
 8005838:	b570      	push	{r4, r5, r6, lr}
 800583a:	0005      	movs	r5, r0
 800583c:	1e0c      	subs	r4, r1, #0
 800583e:	d010      	beq.n	8005862 <_free_r+0x2a>
 8005840:	3c04      	subs	r4, #4
 8005842:	6823      	ldr	r3, [r4, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	da00      	bge.n	800584a <_free_r+0x12>
 8005848:	18e4      	adds	r4, r4, r3
 800584a:	0028      	movs	r0, r5
 800584c:	f000 f8e0 	bl	8005a10 <__malloc_lock>
 8005850:	4a1d      	ldr	r2, [pc, #116]	@ (80058c8 <_free_r+0x90>)
 8005852:	6813      	ldr	r3, [r2, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d105      	bne.n	8005864 <_free_r+0x2c>
 8005858:	6063      	str	r3, [r4, #4]
 800585a:	6014      	str	r4, [r2, #0]
 800585c:	0028      	movs	r0, r5
 800585e:	f000 f8df 	bl	8005a20 <__malloc_unlock>
 8005862:	bd70      	pop	{r4, r5, r6, pc}
 8005864:	42a3      	cmp	r3, r4
 8005866:	d908      	bls.n	800587a <_free_r+0x42>
 8005868:	6820      	ldr	r0, [r4, #0]
 800586a:	1821      	adds	r1, r4, r0
 800586c:	428b      	cmp	r3, r1
 800586e:	d1f3      	bne.n	8005858 <_free_r+0x20>
 8005870:	6819      	ldr	r1, [r3, #0]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	1809      	adds	r1, r1, r0
 8005876:	6021      	str	r1, [r4, #0]
 8005878:	e7ee      	b.n	8005858 <_free_r+0x20>
 800587a:	001a      	movs	r2, r3
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d001      	beq.n	8005886 <_free_r+0x4e>
 8005882:	42a3      	cmp	r3, r4
 8005884:	d9f9      	bls.n	800587a <_free_r+0x42>
 8005886:	6811      	ldr	r1, [r2, #0]
 8005888:	1850      	adds	r0, r2, r1
 800588a:	42a0      	cmp	r0, r4
 800588c:	d10b      	bne.n	80058a6 <_free_r+0x6e>
 800588e:	6820      	ldr	r0, [r4, #0]
 8005890:	1809      	adds	r1, r1, r0
 8005892:	1850      	adds	r0, r2, r1
 8005894:	6011      	str	r1, [r2, #0]
 8005896:	4283      	cmp	r3, r0
 8005898:	d1e0      	bne.n	800585c <_free_r+0x24>
 800589a:	6818      	ldr	r0, [r3, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	1841      	adds	r1, r0, r1
 80058a0:	6011      	str	r1, [r2, #0]
 80058a2:	6053      	str	r3, [r2, #4]
 80058a4:	e7da      	b.n	800585c <_free_r+0x24>
 80058a6:	42a0      	cmp	r0, r4
 80058a8:	d902      	bls.n	80058b0 <_free_r+0x78>
 80058aa:	230c      	movs	r3, #12
 80058ac:	602b      	str	r3, [r5, #0]
 80058ae:	e7d5      	b.n	800585c <_free_r+0x24>
 80058b0:	6820      	ldr	r0, [r4, #0]
 80058b2:	1821      	adds	r1, r4, r0
 80058b4:	428b      	cmp	r3, r1
 80058b6:	d103      	bne.n	80058c0 <_free_r+0x88>
 80058b8:	6819      	ldr	r1, [r3, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	1809      	adds	r1, r1, r0
 80058be:	6021      	str	r1, [r4, #0]
 80058c0:	6063      	str	r3, [r4, #4]
 80058c2:	6054      	str	r4, [r2, #4]
 80058c4:	e7ca      	b.n	800585c <_free_r+0x24>
 80058c6:	46c0      	nop			@ (mov r8, r8)
 80058c8:	2000030c 	.word	0x2000030c

080058cc <sbrk_aligned>:
 80058cc:	b570      	push	{r4, r5, r6, lr}
 80058ce:	4e0f      	ldr	r6, [pc, #60]	@ (800590c <sbrk_aligned+0x40>)
 80058d0:	000d      	movs	r5, r1
 80058d2:	6831      	ldr	r1, [r6, #0]
 80058d4:	0004      	movs	r4, r0
 80058d6:	2900      	cmp	r1, #0
 80058d8:	d102      	bne.n	80058e0 <sbrk_aligned+0x14>
 80058da:	f000 fcab 	bl	8006234 <_sbrk_r>
 80058de:	6030      	str	r0, [r6, #0]
 80058e0:	0029      	movs	r1, r5
 80058e2:	0020      	movs	r0, r4
 80058e4:	f000 fca6 	bl	8006234 <_sbrk_r>
 80058e8:	1c43      	adds	r3, r0, #1
 80058ea:	d103      	bne.n	80058f4 <sbrk_aligned+0x28>
 80058ec:	2501      	movs	r5, #1
 80058ee:	426d      	negs	r5, r5
 80058f0:	0028      	movs	r0, r5
 80058f2:	bd70      	pop	{r4, r5, r6, pc}
 80058f4:	2303      	movs	r3, #3
 80058f6:	1cc5      	adds	r5, r0, #3
 80058f8:	439d      	bics	r5, r3
 80058fa:	42a8      	cmp	r0, r5
 80058fc:	d0f8      	beq.n	80058f0 <sbrk_aligned+0x24>
 80058fe:	1a29      	subs	r1, r5, r0
 8005900:	0020      	movs	r0, r4
 8005902:	f000 fc97 	bl	8006234 <_sbrk_r>
 8005906:	3001      	adds	r0, #1
 8005908:	d1f2      	bne.n	80058f0 <sbrk_aligned+0x24>
 800590a:	e7ef      	b.n	80058ec <sbrk_aligned+0x20>
 800590c:	20000308 	.word	0x20000308

08005910 <_malloc_r>:
 8005910:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005912:	2203      	movs	r2, #3
 8005914:	1ccb      	adds	r3, r1, #3
 8005916:	4393      	bics	r3, r2
 8005918:	3308      	adds	r3, #8
 800591a:	0005      	movs	r5, r0
 800591c:	001f      	movs	r7, r3
 800591e:	2b0c      	cmp	r3, #12
 8005920:	d234      	bcs.n	800598c <_malloc_r+0x7c>
 8005922:	270c      	movs	r7, #12
 8005924:	42b9      	cmp	r1, r7
 8005926:	d833      	bhi.n	8005990 <_malloc_r+0x80>
 8005928:	0028      	movs	r0, r5
 800592a:	f000 f871 	bl	8005a10 <__malloc_lock>
 800592e:	4e37      	ldr	r6, [pc, #220]	@ (8005a0c <_malloc_r+0xfc>)
 8005930:	6833      	ldr	r3, [r6, #0]
 8005932:	001c      	movs	r4, r3
 8005934:	2c00      	cmp	r4, #0
 8005936:	d12f      	bne.n	8005998 <_malloc_r+0x88>
 8005938:	0039      	movs	r1, r7
 800593a:	0028      	movs	r0, r5
 800593c:	f7ff ffc6 	bl	80058cc <sbrk_aligned>
 8005940:	0004      	movs	r4, r0
 8005942:	1c43      	adds	r3, r0, #1
 8005944:	d15f      	bne.n	8005a06 <_malloc_r+0xf6>
 8005946:	6834      	ldr	r4, [r6, #0]
 8005948:	9400      	str	r4, [sp, #0]
 800594a:	9b00      	ldr	r3, [sp, #0]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d14a      	bne.n	80059e6 <_malloc_r+0xd6>
 8005950:	2c00      	cmp	r4, #0
 8005952:	d052      	beq.n	80059fa <_malloc_r+0xea>
 8005954:	6823      	ldr	r3, [r4, #0]
 8005956:	0028      	movs	r0, r5
 8005958:	18e3      	adds	r3, r4, r3
 800595a:	9900      	ldr	r1, [sp, #0]
 800595c:	9301      	str	r3, [sp, #4]
 800595e:	f000 fc69 	bl	8006234 <_sbrk_r>
 8005962:	9b01      	ldr	r3, [sp, #4]
 8005964:	4283      	cmp	r3, r0
 8005966:	d148      	bne.n	80059fa <_malloc_r+0xea>
 8005968:	6823      	ldr	r3, [r4, #0]
 800596a:	0028      	movs	r0, r5
 800596c:	1aff      	subs	r7, r7, r3
 800596e:	0039      	movs	r1, r7
 8005970:	f7ff ffac 	bl	80058cc <sbrk_aligned>
 8005974:	3001      	adds	r0, #1
 8005976:	d040      	beq.n	80059fa <_malloc_r+0xea>
 8005978:	6823      	ldr	r3, [r4, #0]
 800597a:	19db      	adds	r3, r3, r7
 800597c:	6023      	str	r3, [r4, #0]
 800597e:	6833      	ldr	r3, [r6, #0]
 8005980:	685a      	ldr	r2, [r3, #4]
 8005982:	2a00      	cmp	r2, #0
 8005984:	d133      	bne.n	80059ee <_malloc_r+0xde>
 8005986:	9b00      	ldr	r3, [sp, #0]
 8005988:	6033      	str	r3, [r6, #0]
 800598a:	e019      	b.n	80059c0 <_malloc_r+0xb0>
 800598c:	2b00      	cmp	r3, #0
 800598e:	dac9      	bge.n	8005924 <_malloc_r+0x14>
 8005990:	230c      	movs	r3, #12
 8005992:	602b      	str	r3, [r5, #0]
 8005994:	2000      	movs	r0, #0
 8005996:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005998:	6821      	ldr	r1, [r4, #0]
 800599a:	1bc9      	subs	r1, r1, r7
 800599c:	d420      	bmi.n	80059e0 <_malloc_r+0xd0>
 800599e:	290b      	cmp	r1, #11
 80059a0:	d90a      	bls.n	80059b8 <_malloc_r+0xa8>
 80059a2:	19e2      	adds	r2, r4, r7
 80059a4:	6027      	str	r7, [r4, #0]
 80059a6:	42a3      	cmp	r3, r4
 80059a8:	d104      	bne.n	80059b4 <_malloc_r+0xa4>
 80059aa:	6032      	str	r2, [r6, #0]
 80059ac:	6863      	ldr	r3, [r4, #4]
 80059ae:	6011      	str	r1, [r2, #0]
 80059b0:	6053      	str	r3, [r2, #4]
 80059b2:	e005      	b.n	80059c0 <_malloc_r+0xb0>
 80059b4:	605a      	str	r2, [r3, #4]
 80059b6:	e7f9      	b.n	80059ac <_malloc_r+0x9c>
 80059b8:	6862      	ldr	r2, [r4, #4]
 80059ba:	42a3      	cmp	r3, r4
 80059bc:	d10e      	bne.n	80059dc <_malloc_r+0xcc>
 80059be:	6032      	str	r2, [r6, #0]
 80059c0:	0028      	movs	r0, r5
 80059c2:	f000 f82d 	bl	8005a20 <__malloc_unlock>
 80059c6:	0020      	movs	r0, r4
 80059c8:	2207      	movs	r2, #7
 80059ca:	300b      	adds	r0, #11
 80059cc:	1d23      	adds	r3, r4, #4
 80059ce:	4390      	bics	r0, r2
 80059d0:	1ac2      	subs	r2, r0, r3
 80059d2:	4298      	cmp	r0, r3
 80059d4:	d0df      	beq.n	8005996 <_malloc_r+0x86>
 80059d6:	1a1b      	subs	r3, r3, r0
 80059d8:	50a3      	str	r3, [r4, r2]
 80059da:	e7dc      	b.n	8005996 <_malloc_r+0x86>
 80059dc:	605a      	str	r2, [r3, #4]
 80059de:	e7ef      	b.n	80059c0 <_malloc_r+0xb0>
 80059e0:	0023      	movs	r3, r4
 80059e2:	6864      	ldr	r4, [r4, #4]
 80059e4:	e7a6      	b.n	8005934 <_malloc_r+0x24>
 80059e6:	9c00      	ldr	r4, [sp, #0]
 80059e8:	6863      	ldr	r3, [r4, #4]
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	e7ad      	b.n	800594a <_malloc_r+0x3a>
 80059ee:	001a      	movs	r2, r3
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	42a3      	cmp	r3, r4
 80059f4:	d1fb      	bne.n	80059ee <_malloc_r+0xde>
 80059f6:	2300      	movs	r3, #0
 80059f8:	e7da      	b.n	80059b0 <_malloc_r+0xa0>
 80059fa:	230c      	movs	r3, #12
 80059fc:	0028      	movs	r0, r5
 80059fe:	602b      	str	r3, [r5, #0]
 8005a00:	f000 f80e 	bl	8005a20 <__malloc_unlock>
 8005a04:	e7c6      	b.n	8005994 <_malloc_r+0x84>
 8005a06:	6007      	str	r7, [r0, #0]
 8005a08:	e7da      	b.n	80059c0 <_malloc_r+0xb0>
 8005a0a:	46c0      	nop			@ (mov r8, r8)
 8005a0c:	2000030c 	.word	0x2000030c

08005a10 <__malloc_lock>:
 8005a10:	b510      	push	{r4, lr}
 8005a12:	4802      	ldr	r0, [pc, #8]	@ (8005a1c <__malloc_lock+0xc>)
 8005a14:	f7ff ff0d 	bl	8005832 <__retarget_lock_acquire_recursive>
 8005a18:	bd10      	pop	{r4, pc}
 8005a1a:	46c0      	nop			@ (mov r8, r8)
 8005a1c:	20000304 	.word	0x20000304

08005a20 <__malloc_unlock>:
 8005a20:	b510      	push	{r4, lr}
 8005a22:	4802      	ldr	r0, [pc, #8]	@ (8005a2c <__malloc_unlock+0xc>)
 8005a24:	f7ff ff06 	bl	8005834 <__retarget_lock_release_recursive>
 8005a28:	bd10      	pop	{r4, pc}
 8005a2a:	46c0      	nop			@ (mov r8, r8)
 8005a2c:	20000304 	.word	0x20000304

08005a30 <__sfputc_r>:
 8005a30:	6893      	ldr	r3, [r2, #8]
 8005a32:	b510      	push	{r4, lr}
 8005a34:	3b01      	subs	r3, #1
 8005a36:	6093      	str	r3, [r2, #8]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	da04      	bge.n	8005a46 <__sfputc_r+0x16>
 8005a3c:	6994      	ldr	r4, [r2, #24]
 8005a3e:	42a3      	cmp	r3, r4
 8005a40:	db07      	blt.n	8005a52 <__sfputc_r+0x22>
 8005a42:	290a      	cmp	r1, #10
 8005a44:	d005      	beq.n	8005a52 <__sfputc_r+0x22>
 8005a46:	6813      	ldr	r3, [r2, #0]
 8005a48:	1c58      	adds	r0, r3, #1
 8005a4a:	6010      	str	r0, [r2, #0]
 8005a4c:	7019      	strb	r1, [r3, #0]
 8005a4e:	0008      	movs	r0, r1
 8005a50:	bd10      	pop	{r4, pc}
 8005a52:	f7ff fdcd 	bl	80055f0 <__swbuf_r>
 8005a56:	0001      	movs	r1, r0
 8005a58:	e7f9      	b.n	8005a4e <__sfputc_r+0x1e>

08005a5a <__sfputs_r>:
 8005a5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a5c:	0006      	movs	r6, r0
 8005a5e:	000f      	movs	r7, r1
 8005a60:	0014      	movs	r4, r2
 8005a62:	18d5      	adds	r5, r2, r3
 8005a64:	42ac      	cmp	r4, r5
 8005a66:	d101      	bne.n	8005a6c <__sfputs_r+0x12>
 8005a68:	2000      	movs	r0, #0
 8005a6a:	e007      	b.n	8005a7c <__sfputs_r+0x22>
 8005a6c:	7821      	ldrb	r1, [r4, #0]
 8005a6e:	003a      	movs	r2, r7
 8005a70:	0030      	movs	r0, r6
 8005a72:	f7ff ffdd 	bl	8005a30 <__sfputc_r>
 8005a76:	3401      	adds	r4, #1
 8005a78:	1c43      	adds	r3, r0, #1
 8005a7a:	d1f3      	bne.n	8005a64 <__sfputs_r+0xa>
 8005a7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005a80 <_vfiprintf_r>:
 8005a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a82:	b0a1      	sub	sp, #132	@ 0x84
 8005a84:	000f      	movs	r7, r1
 8005a86:	0015      	movs	r5, r2
 8005a88:	001e      	movs	r6, r3
 8005a8a:	9003      	str	r0, [sp, #12]
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	d004      	beq.n	8005a9a <_vfiprintf_r+0x1a>
 8005a90:	6a03      	ldr	r3, [r0, #32]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d101      	bne.n	8005a9a <_vfiprintf_r+0x1a>
 8005a96:	f7ff fcbb 	bl	8005410 <__sinit>
 8005a9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a9c:	07db      	lsls	r3, r3, #31
 8005a9e:	d405      	bmi.n	8005aac <_vfiprintf_r+0x2c>
 8005aa0:	89bb      	ldrh	r3, [r7, #12]
 8005aa2:	059b      	lsls	r3, r3, #22
 8005aa4:	d402      	bmi.n	8005aac <_vfiprintf_r+0x2c>
 8005aa6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005aa8:	f7ff fec3 	bl	8005832 <__retarget_lock_acquire_recursive>
 8005aac:	89bb      	ldrh	r3, [r7, #12]
 8005aae:	071b      	lsls	r3, r3, #28
 8005ab0:	d502      	bpl.n	8005ab8 <_vfiprintf_r+0x38>
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d113      	bne.n	8005ae0 <_vfiprintf_r+0x60>
 8005ab8:	0039      	movs	r1, r7
 8005aba:	9803      	ldr	r0, [sp, #12]
 8005abc:	f7ff fdda 	bl	8005674 <__swsetup_r>
 8005ac0:	2800      	cmp	r0, #0
 8005ac2:	d00d      	beq.n	8005ae0 <_vfiprintf_r+0x60>
 8005ac4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ac6:	07db      	lsls	r3, r3, #31
 8005ac8:	d503      	bpl.n	8005ad2 <_vfiprintf_r+0x52>
 8005aca:	2001      	movs	r0, #1
 8005acc:	4240      	negs	r0, r0
 8005ace:	b021      	add	sp, #132	@ 0x84
 8005ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ad2:	89bb      	ldrh	r3, [r7, #12]
 8005ad4:	059b      	lsls	r3, r3, #22
 8005ad6:	d4f8      	bmi.n	8005aca <_vfiprintf_r+0x4a>
 8005ad8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005ada:	f7ff feab 	bl	8005834 <__retarget_lock_release_recursive>
 8005ade:	e7f4      	b.n	8005aca <_vfiprintf_r+0x4a>
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	ac08      	add	r4, sp, #32
 8005ae4:	6163      	str	r3, [r4, #20]
 8005ae6:	3320      	adds	r3, #32
 8005ae8:	7663      	strb	r3, [r4, #25]
 8005aea:	3310      	adds	r3, #16
 8005aec:	76a3      	strb	r3, [r4, #26]
 8005aee:	9607      	str	r6, [sp, #28]
 8005af0:	002e      	movs	r6, r5
 8005af2:	7833      	ldrb	r3, [r6, #0]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d001      	beq.n	8005afc <_vfiprintf_r+0x7c>
 8005af8:	2b25      	cmp	r3, #37	@ 0x25
 8005afa:	d148      	bne.n	8005b8e <_vfiprintf_r+0x10e>
 8005afc:	1b73      	subs	r3, r6, r5
 8005afe:	9305      	str	r3, [sp, #20]
 8005b00:	42ae      	cmp	r6, r5
 8005b02:	d00b      	beq.n	8005b1c <_vfiprintf_r+0x9c>
 8005b04:	002a      	movs	r2, r5
 8005b06:	0039      	movs	r1, r7
 8005b08:	9803      	ldr	r0, [sp, #12]
 8005b0a:	f7ff ffa6 	bl	8005a5a <__sfputs_r>
 8005b0e:	3001      	adds	r0, #1
 8005b10:	d100      	bne.n	8005b14 <_vfiprintf_r+0x94>
 8005b12:	e0ae      	b.n	8005c72 <_vfiprintf_r+0x1f2>
 8005b14:	6963      	ldr	r3, [r4, #20]
 8005b16:	9a05      	ldr	r2, [sp, #20]
 8005b18:	189b      	adds	r3, r3, r2
 8005b1a:	6163      	str	r3, [r4, #20]
 8005b1c:	7833      	ldrb	r3, [r6, #0]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d100      	bne.n	8005b24 <_vfiprintf_r+0xa4>
 8005b22:	e0a6      	b.n	8005c72 <_vfiprintf_r+0x1f2>
 8005b24:	2201      	movs	r2, #1
 8005b26:	2300      	movs	r3, #0
 8005b28:	4252      	negs	r2, r2
 8005b2a:	6062      	str	r2, [r4, #4]
 8005b2c:	a904      	add	r1, sp, #16
 8005b2e:	3254      	adds	r2, #84	@ 0x54
 8005b30:	1852      	adds	r2, r2, r1
 8005b32:	1c75      	adds	r5, r6, #1
 8005b34:	6023      	str	r3, [r4, #0]
 8005b36:	60e3      	str	r3, [r4, #12]
 8005b38:	60a3      	str	r3, [r4, #8]
 8005b3a:	7013      	strb	r3, [r2, #0]
 8005b3c:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005b3e:	4b59      	ldr	r3, [pc, #356]	@ (8005ca4 <_vfiprintf_r+0x224>)
 8005b40:	2205      	movs	r2, #5
 8005b42:	0018      	movs	r0, r3
 8005b44:	7829      	ldrb	r1, [r5, #0]
 8005b46:	9305      	str	r3, [sp, #20]
 8005b48:	f000 fb86 	bl	8006258 <memchr>
 8005b4c:	1c6e      	adds	r6, r5, #1
 8005b4e:	2800      	cmp	r0, #0
 8005b50:	d11f      	bne.n	8005b92 <_vfiprintf_r+0x112>
 8005b52:	6822      	ldr	r2, [r4, #0]
 8005b54:	06d3      	lsls	r3, r2, #27
 8005b56:	d504      	bpl.n	8005b62 <_vfiprintf_r+0xe2>
 8005b58:	2353      	movs	r3, #83	@ 0x53
 8005b5a:	a904      	add	r1, sp, #16
 8005b5c:	185b      	adds	r3, r3, r1
 8005b5e:	2120      	movs	r1, #32
 8005b60:	7019      	strb	r1, [r3, #0]
 8005b62:	0713      	lsls	r3, r2, #28
 8005b64:	d504      	bpl.n	8005b70 <_vfiprintf_r+0xf0>
 8005b66:	2353      	movs	r3, #83	@ 0x53
 8005b68:	a904      	add	r1, sp, #16
 8005b6a:	185b      	adds	r3, r3, r1
 8005b6c:	212b      	movs	r1, #43	@ 0x2b
 8005b6e:	7019      	strb	r1, [r3, #0]
 8005b70:	782b      	ldrb	r3, [r5, #0]
 8005b72:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b74:	d016      	beq.n	8005ba4 <_vfiprintf_r+0x124>
 8005b76:	002e      	movs	r6, r5
 8005b78:	2100      	movs	r1, #0
 8005b7a:	200a      	movs	r0, #10
 8005b7c:	68e3      	ldr	r3, [r4, #12]
 8005b7e:	7832      	ldrb	r2, [r6, #0]
 8005b80:	1c75      	adds	r5, r6, #1
 8005b82:	3a30      	subs	r2, #48	@ 0x30
 8005b84:	2a09      	cmp	r2, #9
 8005b86:	d950      	bls.n	8005c2a <_vfiprintf_r+0x1aa>
 8005b88:	2900      	cmp	r1, #0
 8005b8a:	d111      	bne.n	8005bb0 <_vfiprintf_r+0x130>
 8005b8c:	e017      	b.n	8005bbe <_vfiprintf_r+0x13e>
 8005b8e:	3601      	adds	r6, #1
 8005b90:	e7af      	b.n	8005af2 <_vfiprintf_r+0x72>
 8005b92:	9b05      	ldr	r3, [sp, #20]
 8005b94:	6822      	ldr	r2, [r4, #0]
 8005b96:	1ac0      	subs	r0, r0, r3
 8005b98:	2301      	movs	r3, #1
 8005b9a:	4083      	lsls	r3, r0
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	0035      	movs	r5, r6
 8005ba0:	6023      	str	r3, [r4, #0]
 8005ba2:	e7cc      	b.n	8005b3e <_vfiprintf_r+0xbe>
 8005ba4:	9b07      	ldr	r3, [sp, #28]
 8005ba6:	1d19      	adds	r1, r3, #4
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	9107      	str	r1, [sp, #28]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	db01      	blt.n	8005bb4 <_vfiprintf_r+0x134>
 8005bb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005bb2:	e004      	b.n	8005bbe <_vfiprintf_r+0x13e>
 8005bb4:	425b      	negs	r3, r3
 8005bb6:	60e3      	str	r3, [r4, #12]
 8005bb8:	2302      	movs	r3, #2
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	6023      	str	r3, [r4, #0]
 8005bbe:	7833      	ldrb	r3, [r6, #0]
 8005bc0:	2b2e      	cmp	r3, #46	@ 0x2e
 8005bc2:	d10c      	bne.n	8005bde <_vfiprintf_r+0x15e>
 8005bc4:	7873      	ldrb	r3, [r6, #1]
 8005bc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005bc8:	d134      	bne.n	8005c34 <_vfiprintf_r+0x1b4>
 8005bca:	9b07      	ldr	r3, [sp, #28]
 8005bcc:	3602      	adds	r6, #2
 8005bce:	1d1a      	adds	r2, r3, #4
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	9207      	str	r2, [sp, #28]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	da01      	bge.n	8005bdc <_vfiprintf_r+0x15c>
 8005bd8:	2301      	movs	r3, #1
 8005bda:	425b      	negs	r3, r3
 8005bdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bde:	4d32      	ldr	r5, [pc, #200]	@ (8005ca8 <_vfiprintf_r+0x228>)
 8005be0:	2203      	movs	r2, #3
 8005be2:	0028      	movs	r0, r5
 8005be4:	7831      	ldrb	r1, [r6, #0]
 8005be6:	f000 fb37 	bl	8006258 <memchr>
 8005bea:	2800      	cmp	r0, #0
 8005bec:	d006      	beq.n	8005bfc <_vfiprintf_r+0x17c>
 8005bee:	2340      	movs	r3, #64	@ 0x40
 8005bf0:	1b40      	subs	r0, r0, r5
 8005bf2:	4083      	lsls	r3, r0
 8005bf4:	6822      	ldr	r2, [r4, #0]
 8005bf6:	3601      	adds	r6, #1
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	6023      	str	r3, [r4, #0]
 8005bfc:	7831      	ldrb	r1, [r6, #0]
 8005bfe:	2206      	movs	r2, #6
 8005c00:	482a      	ldr	r0, [pc, #168]	@ (8005cac <_vfiprintf_r+0x22c>)
 8005c02:	1c75      	adds	r5, r6, #1
 8005c04:	7621      	strb	r1, [r4, #24]
 8005c06:	f000 fb27 	bl	8006258 <memchr>
 8005c0a:	2800      	cmp	r0, #0
 8005c0c:	d040      	beq.n	8005c90 <_vfiprintf_r+0x210>
 8005c0e:	4b28      	ldr	r3, [pc, #160]	@ (8005cb0 <_vfiprintf_r+0x230>)
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d122      	bne.n	8005c5a <_vfiprintf_r+0x1da>
 8005c14:	2207      	movs	r2, #7
 8005c16:	9b07      	ldr	r3, [sp, #28]
 8005c18:	3307      	adds	r3, #7
 8005c1a:	4393      	bics	r3, r2
 8005c1c:	3308      	adds	r3, #8
 8005c1e:	9307      	str	r3, [sp, #28]
 8005c20:	6963      	ldr	r3, [r4, #20]
 8005c22:	9a04      	ldr	r2, [sp, #16]
 8005c24:	189b      	adds	r3, r3, r2
 8005c26:	6163      	str	r3, [r4, #20]
 8005c28:	e762      	b.n	8005af0 <_vfiprintf_r+0x70>
 8005c2a:	4343      	muls	r3, r0
 8005c2c:	002e      	movs	r6, r5
 8005c2e:	2101      	movs	r1, #1
 8005c30:	189b      	adds	r3, r3, r2
 8005c32:	e7a4      	b.n	8005b7e <_vfiprintf_r+0xfe>
 8005c34:	2300      	movs	r3, #0
 8005c36:	200a      	movs	r0, #10
 8005c38:	0019      	movs	r1, r3
 8005c3a:	3601      	adds	r6, #1
 8005c3c:	6063      	str	r3, [r4, #4]
 8005c3e:	7832      	ldrb	r2, [r6, #0]
 8005c40:	1c75      	adds	r5, r6, #1
 8005c42:	3a30      	subs	r2, #48	@ 0x30
 8005c44:	2a09      	cmp	r2, #9
 8005c46:	d903      	bls.n	8005c50 <_vfiprintf_r+0x1d0>
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d0c8      	beq.n	8005bde <_vfiprintf_r+0x15e>
 8005c4c:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c4e:	e7c6      	b.n	8005bde <_vfiprintf_r+0x15e>
 8005c50:	4341      	muls	r1, r0
 8005c52:	002e      	movs	r6, r5
 8005c54:	2301      	movs	r3, #1
 8005c56:	1889      	adds	r1, r1, r2
 8005c58:	e7f1      	b.n	8005c3e <_vfiprintf_r+0x1be>
 8005c5a:	aa07      	add	r2, sp, #28
 8005c5c:	9200      	str	r2, [sp, #0]
 8005c5e:	0021      	movs	r1, r4
 8005c60:	003a      	movs	r2, r7
 8005c62:	4b14      	ldr	r3, [pc, #80]	@ (8005cb4 <_vfiprintf_r+0x234>)
 8005c64:	9803      	ldr	r0, [sp, #12]
 8005c66:	e000      	b.n	8005c6a <_vfiprintf_r+0x1ea>
 8005c68:	bf00      	nop
 8005c6a:	9004      	str	r0, [sp, #16]
 8005c6c:	9b04      	ldr	r3, [sp, #16]
 8005c6e:	3301      	adds	r3, #1
 8005c70:	d1d6      	bne.n	8005c20 <_vfiprintf_r+0x1a0>
 8005c72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c74:	07db      	lsls	r3, r3, #31
 8005c76:	d405      	bmi.n	8005c84 <_vfiprintf_r+0x204>
 8005c78:	89bb      	ldrh	r3, [r7, #12]
 8005c7a:	059b      	lsls	r3, r3, #22
 8005c7c:	d402      	bmi.n	8005c84 <_vfiprintf_r+0x204>
 8005c7e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005c80:	f7ff fdd8 	bl	8005834 <__retarget_lock_release_recursive>
 8005c84:	89bb      	ldrh	r3, [r7, #12]
 8005c86:	065b      	lsls	r3, r3, #25
 8005c88:	d500      	bpl.n	8005c8c <_vfiprintf_r+0x20c>
 8005c8a:	e71e      	b.n	8005aca <_vfiprintf_r+0x4a>
 8005c8c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005c8e:	e71e      	b.n	8005ace <_vfiprintf_r+0x4e>
 8005c90:	aa07      	add	r2, sp, #28
 8005c92:	9200      	str	r2, [sp, #0]
 8005c94:	0021      	movs	r1, r4
 8005c96:	003a      	movs	r2, r7
 8005c98:	4b06      	ldr	r3, [pc, #24]	@ (8005cb4 <_vfiprintf_r+0x234>)
 8005c9a:	9803      	ldr	r0, [sp, #12]
 8005c9c:	f000 f87c 	bl	8005d98 <_printf_i>
 8005ca0:	e7e3      	b.n	8005c6a <_vfiprintf_r+0x1ea>
 8005ca2:	46c0      	nop			@ (mov r8, r8)
 8005ca4:	08006379 	.word	0x08006379
 8005ca8:	0800637f 	.word	0x0800637f
 8005cac:	08006383 	.word	0x08006383
 8005cb0:	00000000 	.word	0x00000000
 8005cb4:	08005a5b 	.word	0x08005a5b

08005cb8 <_printf_common>:
 8005cb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cba:	0016      	movs	r6, r2
 8005cbc:	9301      	str	r3, [sp, #4]
 8005cbe:	688a      	ldr	r2, [r1, #8]
 8005cc0:	690b      	ldr	r3, [r1, #16]
 8005cc2:	000c      	movs	r4, r1
 8005cc4:	9000      	str	r0, [sp, #0]
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	da00      	bge.n	8005ccc <_printf_common+0x14>
 8005cca:	0013      	movs	r3, r2
 8005ccc:	0022      	movs	r2, r4
 8005cce:	6033      	str	r3, [r6, #0]
 8005cd0:	3243      	adds	r2, #67	@ 0x43
 8005cd2:	7812      	ldrb	r2, [r2, #0]
 8005cd4:	2a00      	cmp	r2, #0
 8005cd6:	d001      	beq.n	8005cdc <_printf_common+0x24>
 8005cd8:	3301      	adds	r3, #1
 8005cda:	6033      	str	r3, [r6, #0]
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	069b      	lsls	r3, r3, #26
 8005ce0:	d502      	bpl.n	8005ce8 <_printf_common+0x30>
 8005ce2:	6833      	ldr	r3, [r6, #0]
 8005ce4:	3302      	adds	r3, #2
 8005ce6:	6033      	str	r3, [r6, #0]
 8005ce8:	6822      	ldr	r2, [r4, #0]
 8005cea:	2306      	movs	r3, #6
 8005cec:	0015      	movs	r5, r2
 8005cee:	401d      	ands	r5, r3
 8005cf0:	421a      	tst	r2, r3
 8005cf2:	d027      	beq.n	8005d44 <_printf_common+0x8c>
 8005cf4:	0023      	movs	r3, r4
 8005cf6:	3343      	adds	r3, #67	@ 0x43
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	1e5a      	subs	r2, r3, #1
 8005cfc:	4193      	sbcs	r3, r2
 8005cfe:	6822      	ldr	r2, [r4, #0]
 8005d00:	0692      	lsls	r2, r2, #26
 8005d02:	d430      	bmi.n	8005d66 <_printf_common+0xae>
 8005d04:	0022      	movs	r2, r4
 8005d06:	9901      	ldr	r1, [sp, #4]
 8005d08:	9800      	ldr	r0, [sp, #0]
 8005d0a:	9d08      	ldr	r5, [sp, #32]
 8005d0c:	3243      	adds	r2, #67	@ 0x43
 8005d0e:	47a8      	blx	r5
 8005d10:	3001      	adds	r0, #1
 8005d12:	d025      	beq.n	8005d60 <_printf_common+0xa8>
 8005d14:	2206      	movs	r2, #6
 8005d16:	6823      	ldr	r3, [r4, #0]
 8005d18:	2500      	movs	r5, #0
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	2b04      	cmp	r3, #4
 8005d1e:	d105      	bne.n	8005d2c <_printf_common+0x74>
 8005d20:	6833      	ldr	r3, [r6, #0]
 8005d22:	68e5      	ldr	r5, [r4, #12]
 8005d24:	1aed      	subs	r5, r5, r3
 8005d26:	43eb      	mvns	r3, r5
 8005d28:	17db      	asrs	r3, r3, #31
 8005d2a:	401d      	ands	r5, r3
 8005d2c:	68a3      	ldr	r3, [r4, #8]
 8005d2e:	6922      	ldr	r2, [r4, #16]
 8005d30:	4293      	cmp	r3, r2
 8005d32:	dd01      	ble.n	8005d38 <_printf_common+0x80>
 8005d34:	1a9b      	subs	r3, r3, r2
 8005d36:	18ed      	adds	r5, r5, r3
 8005d38:	2600      	movs	r6, #0
 8005d3a:	42b5      	cmp	r5, r6
 8005d3c:	d120      	bne.n	8005d80 <_printf_common+0xc8>
 8005d3e:	2000      	movs	r0, #0
 8005d40:	e010      	b.n	8005d64 <_printf_common+0xac>
 8005d42:	3501      	adds	r5, #1
 8005d44:	68e3      	ldr	r3, [r4, #12]
 8005d46:	6832      	ldr	r2, [r6, #0]
 8005d48:	1a9b      	subs	r3, r3, r2
 8005d4a:	42ab      	cmp	r3, r5
 8005d4c:	ddd2      	ble.n	8005cf4 <_printf_common+0x3c>
 8005d4e:	0022      	movs	r2, r4
 8005d50:	2301      	movs	r3, #1
 8005d52:	9901      	ldr	r1, [sp, #4]
 8005d54:	9800      	ldr	r0, [sp, #0]
 8005d56:	9f08      	ldr	r7, [sp, #32]
 8005d58:	3219      	adds	r2, #25
 8005d5a:	47b8      	blx	r7
 8005d5c:	3001      	adds	r0, #1
 8005d5e:	d1f0      	bne.n	8005d42 <_printf_common+0x8a>
 8005d60:	2001      	movs	r0, #1
 8005d62:	4240      	negs	r0, r0
 8005d64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d66:	2030      	movs	r0, #48	@ 0x30
 8005d68:	18e1      	adds	r1, r4, r3
 8005d6a:	3143      	adds	r1, #67	@ 0x43
 8005d6c:	7008      	strb	r0, [r1, #0]
 8005d6e:	0021      	movs	r1, r4
 8005d70:	1c5a      	adds	r2, r3, #1
 8005d72:	3145      	adds	r1, #69	@ 0x45
 8005d74:	7809      	ldrb	r1, [r1, #0]
 8005d76:	18a2      	adds	r2, r4, r2
 8005d78:	3243      	adds	r2, #67	@ 0x43
 8005d7a:	3302      	adds	r3, #2
 8005d7c:	7011      	strb	r1, [r2, #0]
 8005d7e:	e7c1      	b.n	8005d04 <_printf_common+0x4c>
 8005d80:	0022      	movs	r2, r4
 8005d82:	2301      	movs	r3, #1
 8005d84:	9901      	ldr	r1, [sp, #4]
 8005d86:	9800      	ldr	r0, [sp, #0]
 8005d88:	9f08      	ldr	r7, [sp, #32]
 8005d8a:	321a      	adds	r2, #26
 8005d8c:	47b8      	blx	r7
 8005d8e:	3001      	adds	r0, #1
 8005d90:	d0e6      	beq.n	8005d60 <_printf_common+0xa8>
 8005d92:	3601      	adds	r6, #1
 8005d94:	e7d1      	b.n	8005d3a <_printf_common+0x82>
	...

08005d98 <_printf_i>:
 8005d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d9a:	b08b      	sub	sp, #44	@ 0x2c
 8005d9c:	9206      	str	r2, [sp, #24]
 8005d9e:	000a      	movs	r2, r1
 8005da0:	3243      	adds	r2, #67	@ 0x43
 8005da2:	9307      	str	r3, [sp, #28]
 8005da4:	9005      	str	r0, [sp, #20]
 8005da6:	9203      	str	r2, [sp, #12]
 8005da8:	7e0a      	ldrb	r2, [r1, #24]
 8005daa:	000c      	movs	r4, r1
 8005dac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005dae:	2a78      	cmp	r2, #120	@ 0x78
 8005db0:	d809      	bhi.n	8005dc6 <_printf_i+0x2e>
 8005db2:	2a62      	cmp	r2, #98	@ 0x62
 8005db4:	d80b      	bhi.n	8005dce <_printf_i+0x36>
 8005db6:	2a00      	cmp	r2, #0
 8005db8:	d100      	bne.n	8005dbc <_printf_i+0x24>
 8005dba:	e0ba      	b.n	8005f32 <_printf_i+0x19a>
 8005dbc:	497a      	ldr	r1, [pc, #488]	@ (8005fa8 <_printf_i+0x210>)
 8005dbe:	9104      	str	r1, [sp, #16]
 8005dc0:	2a58      	cmp	r2, #88	@ 0x58
 8005dc2:	d100      	bne.n	8005dc6 <_printf_i+0x2e>
 8005dc4:	e08e      	b.n	8005ee4 <_printf_i+0x14c>
 8005dc6:	0025      	movs	r5, r4
 8005dc8:	3542      	adds	r5, #66	@ 0x42
 8005dca:	702a      	strb	r2, [r5, #0]
 8005dcc:	e022      	b.n	8005e14 <_printf_i+0x7c>
 8005dce:	0010      	movs	r0, r2
 8005dd0:	3863      	subs	r0, #99	@ 0x63
 8005dd2:	2815      	cmp	r0, #21
 8005dd4:	d8f7      	bhi.n	8005dc6 <_printf_i+0x2e>
 8005dd6:	f7fa f997 	bl	8000108 <__gnu_thumb1_case_shi>
 8005dda:	0016      	.short	0x0016
 8005ddc:	fff6001f 	.word	0xfff6001f
 8005de0:	fff6fff6 	.word	0xfff6fff6
 8005de4:	001ffff6 	.word	0x001ffff6
 8005de8:	fff6fff6 	.word	0xfff6fff6
 8005dec:	fff6fff6 	.word	0xfff6fff6
 8005df0:	0036009f 	.word	0x0036009f
 8005df4:	fff6007e 	.word	0xfff6007e
 8005df8:	00b0fff6 	.word	0x00b0fff6
 8005dfc:	0036fff6 	.word	0x0036fff6
 8005e00:	fff6fff6 	.word	0xfff6fff6
 8005e04:	0082      	.short	0x0082
 8005e06:	0025      	movs	r5, r4
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	3542      	adds	r5, #66	@ 0x42
 8005e0c:	1d11      	adds	r1, r2, #4
 8005e0e:	6019      	str	r1, [r3, #0]
 8005e10:	6813      	ldr	r3, [r2, #0]
 8005e12:	702b      	strb	r3, [r5, #0]
 8005e14:	2301      	movs	r3, #1
 8005e16:	e09e      	b.n	8005f56 <_printf_i+0x1be>
 8005e18:	6818      	ldr	r0, [r3, #0]
 8005e1a:	6809      	ldr	r1, [r1, #0]
 8005e1c:	1d02      	adds	r2, r0, #4
 8005e1e:	060d      	lsls	r5, r1, #24
 8005e20:	d50b      	bpl.n	8005e3a <_printf_i+0xa2>
 8005e22:	6806      	ldr	r6, [r0, #0]
 8005e24:	601a      	str	r2, [r3, #0]
 8005e26:	2e00      	cmp	r6, #0
 8005e28:	da03      	bge.n	8005e32 <_printf_i+0x9a>
 8005e2a:	232d      	movs	r3, #45	@ 0x2d
 8005e2c:	9a03      	ldr	r2, [sp, #12]
 8005e2e:	4276      	negs	r6, r6
 8005e30:	7013      	strb	r3, [r2, #0]
 8005e32:	4b5d      	ldr	r3, [pc, #372]	@ (8005fa8 <_printf_i+0x210>)
 8005e34:	270a      	movs	r7, #10
 8005e36:	9304      	str	r3, [sp, #16]
 8005e38:	e018      	b.n	8005e6c <_printf_i+0xd4>
 8005e3a:	6806      	ldr	r6, [r0, #0]
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	0649      	lsls	r1, r1, #25
 8005e40:	d5f1      	bpl.n	8005e26 <_printf_i+0x8e>
 8005e42:	b236      	sxth	r6, r6
 8005e44:	e7ef      	b.n	8005e26 <_printf_i+0x8e>
 8005e46:	6808      	ldr	r0, [r1, #0]
 8005e48:	6819      	ldr	r1, [r3, #0]
 8005e4a:	c940      	ldmia	r1!, {r6}
 8005e4c:	0605      	lsls	r5, r0, #24
 8005e4e:	d402      	bmi.n	8005e56 <_printf_i+0xbe>
 8005e50:	0640      	lsls	r0, r0, #25
 8005e52:	d500      	bpl.n	8005e56 <_printf_i+0xbe>
 8005e54:	b2b6      	uxth	r6, r6
 8005e56:	6019      	str	r1, [r3, #0]
 8005e58:	4b53      	ldr	r3, [pc, #332]	@ (8005fa8 <_printf_i+0x210>)
 8005e5a:	270a      	movs	r7, #10
 8005e5c:	9304      	str	r3, [sp, #16]
 8005e5e:	2a6f      	cmp	r2, #111	@ 0x6f
 8005e60:	d100      	bne.n	8005e64 <_printf_i+0xcc>
 8005e62:	3f02      	subs	r7, #2
 8005e64:	0023      	movs	r3, r4
 8005e66:	2200      	movs	r2, #0
 8005e68:	3343      	adds	r3, #67	@ 0x43
 8005e6a:	701a      	strb	r2, [r3, #0]
 8005e6c:	6863      	ldr	r3, [r4, #4]
 8005e6e:	60a3      	str	r3, [r4, #8]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	db06      	blt.n	8005e82 <_printf_i+0xea>
 8005e74:	2104      	movs	r1, #4
 8005e76:	6822      	ldr	r2, [r4, #0]
 8005e78:	9d03      	ldr	r5, [sp, #12]
 8005e7a:	438a      	bics	r2, r1
 8005e7c:	6022      	str	r2, [r4, #0]
 8005e7e:	4333      	orrs	r3, r6
 8005e80:	d00c      	beq.n	8005e9c <_printf_i+0x104>
 8005e82:	9d03      	ldr	r5, [sp, #12]
 8005e84:	0030      	movs	r0, r6
 8005e86:	0039      	movs	r1, r7
 8005e88:	f7fa f9ce 	bl	8000228 <__aeabi_uidivmod>
 8005e8c:	9b04      	ldr	r3, [sp, #16]
 8005e8e:	3d01      	subs	r5, #1
 8005e90:	5c5b      	ldrb	r3, [r3, r1]
 8005e92:	702b      	strb	r3, [r5, #0]
 8005e94:	0033      	movs	r3, r6
 8005e96:	0006      	movs	r6, r0
 8005e98:	429f      	cmp	r7, r3
 8005e9a:	d9f3      	bls.n	8005e84 <_printf_i+0xec>
 8005e9c:	2f08      	cmp	r7, #8
 8005e9e:	d109      	bne.n	8005eb4 <_printf_i+0x11c>
 8005ea0:	6823      	ldr	r3, [r4, #0]
 8005ea2:	07db      	lsls	r3, r3, #31
 8005ea4:	d506      	bpl.n	8005eb4 <_printf_i+0x11c>
 8005ea6:	6862      	ldr	r2, [r4, #4]
 8005ea8:	6923      	ldr	r3, [r4, #16]
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	dc02      	bgt.n	8005eb4 <_printf_i+0x11c>
 8005eae:	2330      	movs	r3, #48	@ 0x30
 8005eb0:	3d01      	subs	r5, #1
 8005eb2:	702b      	strb	r3, [r5, #0]
 8005eb4:	9b03      	ldr	r3, [sp, #12]
 8005eb6:	1b5b      	subs	r3, r3, r5
 8005eb8:	6123      	str	r3, [r4, #16]
 8005eba:	9b07      	ldr	r3, [sp, #28]
 8005ebc:	0021      	movs	r1, r4
 8005ebe:	9300      	str	r3, [sp, #0]
 8005ec0:	9805      	ldr	r0, [sp, #20]
 8005ec2:	9b06      	ldr	r3, [sp, #24]
 8005ec4:	aa09      	add	r2, sp, #36	@ 0x24
 8005ec6:	f7ff fef7 	bl	8005cb8 <_printf_common>
 8005eca:	3001      	adds	r0, #1
 8005ecc:	d148      	bne.n	8005f60 <_printf_i+0x1c8>
 8005ece:	2001      	movs	r0, #1
 8005ed0:	4240      	negs	r0, r0
 8005ed2:	b00b      	add	sp, #44	@ 0x2c
 8005ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ed6:	2220      	movs	r2, #32
 8005ed8:	6809      	ldr	r1, [r1, #0]
 8005eda:	430a      	orrs	r2, r1
 8005edc:	6022      	str	r2, [r4, #0]
 8005ede:	2278      	movs	r2, #120	@ 0x78
 8005ee0:	4932      	ldr	r1, [pc, #200]	@ (8005fac <_printf_i+0x214>)
 8005ee2:	9104      	str	r1, [sp, #16]
 8005ee4:	0021      	movs	r1, r4
 8005ee6:	3145      	adds	r1, #69	@ 0x45
 8005ee8:	700a      	strb	r2, [r1, #0]
 8005eea:	6819      	ldr	r1, [r3, #0]
 8005eec:	6822      	ldr	r2, [r4, #0]
 8005eee:	c940      	ldmia	r1!, {r6}
 8005ef0:	0610      	lsls	r0, r2, #24
 8005ef2:	d402      	bmi.n	8005efa <_printf_i+0x162>
 8005ef4:	0650      	lsls	r0, r2, #25
 8005ef6:	d500      	bpl.n	8005efa <_printf_i+0x162>
 8005ef8:	b2b6      	uxth	r6, r6
 8005efa:	6019      	str	r1, [r3, #0]
 8005efc:	07d3      	lsls	r3, r2, #31
 8005efe:	d502      	bpl.n	8005f06 <_printf_i+0x16e>
 8005f00:	2320      	movs	r3, #32
 8005f02:	4313      	orrs	r3, r2
 8005f04:	6023      	str	r3, [r4, #0]
 8005f06:	2e00      	cmp	r6, #0
 8005f08:	d001      	beq.n	8005f0e <_printf_i+0x176>
 8005f0a:	2710      	movs	r7, #16
 8005f0c:	e7aa      	b.n	8005e64 <_printf_i+0xcc>
 8005f0e:	2220      	movs	r2, #32
 8005f10:	6823      	ldr	r3, [r4, #0]
 8005f12:	4393      	bics	r3, r2
 8005f14:	6023      	str	r3, [r4, #0]
 8005f16:	e7f8      	b.n	8005f0a <_printf_i+0x172>
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	680d      	ldr	r5, [r1, #0]
 8005f1c:	1d10      	adds	r0, r2, #4
 8005f1e:	6949      	ldr	r1, [r1, #20]
 8005f20:	6018      	str	r0, [r3, #0]
 8005f22:	6813      	ldr	r3, [r2, #0]
 8005f24:	062e      	lsls	r6, r5, #24
 8005f26:	d501      	bpl.n	8005f2c <_printf_i+0x194>
 8005f28:	6019      	str	r1, [r3, #0]
 8005f2a:	e002      	b.n	8005f32 <_printf_i+0x19a>
 8005f2c:	066d      	lsls	r5, r5, #25
 8005f2e:	d5fb      	bpl.n	8005f28 <_printf_i+0x190>
 8005f30:	8019      	strh	r1, [r3, #0]
 8005f32:	2300      	movs	r3, #0
 8005f34:	9d03      	ldr	r5, [sp, #12]
 8005f36:	6123      	str	r3, [r4, #16]
 8005f38:	e7bf      	b.n	8005eba <_printf_i+0x122>
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	1d11      	adds	r1, r2, #4
 8005f3e:	6019      	str	r1, [r3, #0]
 8005f40:	6815      	ldr	r5, [r2, #0]
 8005f42:	2100      	movs	r1, #0
 8005f44:	0028      	movs	r0, r5
 8005f46:	6862      	ldr	r2, [r4, #4]
 8005f48:	f000 f986 	bl	8006258 <memchr>
 8005f4c:	2800      	cmp	r0, #0
 8005f4e:	d001      	beq.n	8005f54 <_printf_i+0x1bc>
 8005f50:	1b40      	subs	r0, r0, r5
 8005f52:	6060      	str	r0, [r4, #4]
 8005f54:	6863      	ldr	r3, [r4, #4]
 8005f56:	6123      	str	r3, [r4, #16]
 8005f58:	2300      	movs	r3, #0
 8005f5a:	9a03      	ldr	r2, [sp, #12]
 8005f5c:	7013      	strb	r3, [r2, #0]
 8005f5e:	e7ac      	b.n	8005eba <_printf_i+0x122>
 8005f60:	002a      	movs	r2, r5
 8005f62:	6923      	ldr	r3, [r4, #16]
 8005f64:	9906      	ldr	r1, [sp, #24]
 8005f66:	9805      	ldr	r0, [sp, #20]
 8005f68:	9d07      	ldr	r5, [sp, #28]
 8005f6a:	47a8      	blx	r5
 8005f6c:	3001      	adds	r0, #1
 8005f6e:	d0ae      	beq.n	8005ece <_printf_i+0x136>
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	079b      	lsls	r3, r3, #30
 8005f74:	d415      	bmi.n	8005fa2 <_printf_i+0x20a>
 8005f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f78:	68e0      	ldr	r0, [r4, #12]
 8005f7a:	4298      	cmp	r0, r3
 8005f7c:	daa9      	bge.n	8005ed2 <_printf_i+0x13a>
 8005f7e:	0018      	movs	r0, r3
 8005f80:	e7a7      	b.n	8005ed2 <_printf_i+0x13a>
 8005f82:	0022      	movs	r2, r4
 8005f84:	2301      	movs	r3, #1
 8005f86:	9906      	ldr	r1, [sp, #24]
 8005f88:	9805      	ldr	r0, [sp, #20]
 8005f8a:	9e07      	ldr	r6, [sp, #28]
 8005f8c:	3219      	adds	r2, #25
 8005f8e:	47b0      	blx	r6
 8005f90:	3001      	adds	r0, #1
 8005f92:	d09c      	beq.n	8005ece <_printf_i+0x136>
 8005f94:	3501      	adds	r5, #1
 8005f96:	68e3      	ldr	r3, [r4, #12]
 8005f98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f9a:	1a9b      	subs	r3, r3, r2
 8005f9c:	42ab      	cmp	r3, r5
 8005f9e:	dcf0      	bgt.n	8005f82 <_printf_i+0x1ea>
 8005fa0:	e7e9      	b.n	8005f76 <_printf_i+0x1de>
 8005fa2:	2500      	movs	r5, #0
 8005fa4:	e7f7      	b.n	8005f96 <_printf_i+0x1fe>
 8005fa6:	46c0      	nop			@ (mov r8, r8)
 8005fa8:	0800638a 	.word	0x0800638a
 8005fac:	0800639b 	.word	0x0800639b

08005fb0 <__sflush_r>:
 8005fb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fb2:	220c      	movs	r2, #12
 8005fb4:	5e8b      	ldrsh	r3, [r1, r2]
 8005fb6:	0005      	movs	r5, r0
 8005fb8:	000c      	movs	r4, r1
 8005fba:	071a      	lsls	r2, r3, #28
 8005fbc:	d456      	bmi.n	800606c <__sflush_r+0xbc>
 8005fbe:	684a      	ldr	r2, [r1, #4]
 8005fc0:	2a00      	cmp	r2, #0
 8005fc2:	dc02      	bgt.n	8005fca <__sflush_r+0x1a>
 8005fc4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005fc6:	2a00      	cmp	r2, #0
 8005fc8:	dd4e      	ble.n	8006068 <__sflush_r+0xb8>
 8005fca:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005fcc:	2f00      	cmp	r7, #0
 8005fce:	d04b      	beq.n	8006068 <__sflush_r+0xb8>
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	2080      	movs	r0, #128	@ 0x80
 8005fd4:	682e      	ldr	r6, [r5, #0]
 8005fd6:	602a      	str	r2, [r5, #0]
 8005fd8:	001a      	movs	r2, r3
 8005fda:	0140      	lsls	r0, r0, #5
 8005fdc:	6a21      	ldr	r1, [r4, #32]
 8005fde:	4002      	ands	r2, r0
 8005fe0:	4203      	tst	r3, r0
 8005fe2:	d033      	beq.n	800604c <__sflush_r+0x9c>
 8005fe4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005fe6:	89a3      	ldrh	r3, [r4, #12]
 8005fe8:	075b      	lsls	r3, r3, #29
 8005fea:	d506      	bpl.n	8005ffa <__sflush_r+0x4a>
 8005fec:	6863      	ldr	r3, [r4, #4]
 8005fee:	1ad2      	subs	r2, r2, r3
 8005ff0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d001      	beq.n	8005ffa <__sflush_r+0x4a>
 8005ff6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005ff8:	1ad2      	subs	r2, r2, r3
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	0028      	movs	r0, r5
 8005ffe:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006000:	6a21      	ldr	r1, [r4, #32]
 8006002:	47b8      	blx	r7
 8006004:	89a2      	ldrh	r2, [r4, #12]
 8006006:	1c43      	adds	r3, r0, #1
 8006008:	d106      	bne.n	8006018 <__sflush_r+0x68>
 800600a:	6829      	ldr	r1, [r5, #0]
 800600c:	291d      	cmp	r1, #29
 800600e:	d846      	bhi.n	800609e <__sflush_r+0xee>
 8006010:	4b29      	ldr	r3, [pc, #164]	@ (80060b8 <__sflush_r+0x108>)
 8006012:	40cb      	lsrs	r3, r1
 8006014:	07db      	lsls	r3, r3, #31
 8006016:	d542      	bpl.n	800609e <__sflush_r+0xee>
 8006018:	2300      	movs	r3, #0
 800601a:	6063      	str	r3, [r4, #4]
 800601c:	6923      	ldr	r3, [r4, #16]
 800601e:	6023      	str	r3, [r4, #0]
 8006020:	04d2      	lsls	r2, r2, #19
 8006022:	d505      	bpl.n	8006030 <__sflush_r+0x80>
 8006024:	1c43      	adds	r3, r0, #1
 8006026:	d102      	bne.n	800602e <__sflush_r+0x7e>
 8006028:	682b      	ldr	r3, [r5, #0]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d100      	bne.n	8006030 <__sflush_r+0x80>
 800602e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006030:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006032:	602e      	str	r6, [r5, #0]
 8006034:	2900      	cmp	r1, #0
 8006036:	d017      	beq.n	8006068 <__sflush_r+0xb8>
 8006038:	0023      	movs	r3, r4
 800603a:	3344      	adds	r3, #68	@ 0x44
 800603c:	4299      	cmp	r1, r3
 800603e:	d002      	beq.n	8006046 <__sflush_r+0x96>
 8006040:	0028      	movs	r0, r5
 8006042:	f7ff fbf9 	bl	8005838 <_free_r>
 8006046:	2300      	movs	r3, #0
 8006048:	6363      	str	r3, [r4, #52]	@ 0x34
 800604a:	e00d      	b.n	8006068 <__sflush_r+0xb8>
 800604c:	2301      	movs	r3, #1
 800604e:	0028      	movs	r0, r5
 8006050:	47b8      	blx	r7
 8006052:	0002      	movs	r2, r0
 8006054:	1c43      	adds	r3, r0, #1
 8006056:	d1c6      	bne.n	8005fe6 <__sflush_r+0x36>
 8006058:	682b      	ldr	r3, [r5, #0]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d0c3      	beq.n	8005fe6 <__sflush_r+0x36>
 800605e:	2b1d      	cmp	r3, #29
 8006060:	d001      	beq.n	8006066 <__sflush_r+0xb6>
 8006062:	2b16      	cmp	r3, #22
 8006064:	d11a      	bne.n	800609c <__sflush_r+0xec>
 8006066:	602e      	str	r6, [r5, #0]
 8006068:	2000      	movs	r0, #0
 800606a:	e01e      	b.n	80060aa <__sflush_r+0xfa>
 800606c:	690e      	ldr	r6, [r1, #16]
 800606e:	2e00      	cmp	r6, #0
 8006070:	d0fa      	beq.n	8006068 <__sflush_r+0xb8>
 8006072:	680f      	ldr	r7, [r1, #0]
 8006074:	600e      	str	r6, [r1, #0]
 8006076:	1bba      	subs	r2, r7, r6
 8006078:	9201      	str	r2, [sp, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	079b      	lsls	r3, r3, #30
 800607e:	d100      	bne.n	8006082 <__sflush_r+0xd2>
 8006080:	694a      	ldr	r2, [r1, #20]
 8006082:	60a2      	str	r2, [r4, #8]
 8006084:	9b01      	ldr	r3, [sp, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	ddee      	ble.n	8006068 <__sflush_r+0xb8>
 800608a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800608c:	0032      	movs	r2, r6
 800608e:	001f      	movs	r7, r3
 8006090:	0028      	movs	r0, r5
 8006092:	9b01      	ldr	r3, [sp, #4]
 8006094:	6a21      	ldr	r1, [r4, #32]
 8006096:	47b8      	blx	r7
 8006098:	2800      	cmp	r0, #0
 800609a:	dc07      	bgt.n	80060ac <__sflush_r+0xfc>
 800609c:	89a2      	ldrh	r2, [r4, #12]
 800609e:	2340      	movs	r3, #64	@ 0x40
 80060a0:	2001      	movs	r0, #1
 80060a2:	4313      	orrs	r3, r2
 80060a4:	b21b      	sxth	r3, r3
 80060a6:	81a3      	strh	r3, [r4, #12]
 80060a8:	4240      	negs	r0, r0
 80060aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80060ac:	9b01      	ldr	r3, [sp, #4]
 80060ae:	1836      	adds	r6, r6, r0
 80060b0:	1a1b      	subs	r3, r3, r0
 80060b2:	9301      	str	r3, [sp, #4]
 80060b4:	e7e6      	b.n	8006084 <__sflush_r+0xd4>
 80060b6:	46c0      	nop			@ (mov r8, r8)
 80060b8:	20400001 	.word	0x20400001

080060bc <_fflush_r>:
 80060bc:	690b      	ldr	r3, [r1, #16]
 80060be:	b570      	push	{r4, r5, r6, lr}
 80060c0:	0005      	movs	r5, r0
 80060c2:	000c      	movs	r4, r1
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d102      	bne.n	80060ce <_fflush_r+0x12>
 80060c8:	2500      	movs	r5, #0
 80060ca:	0028      	movs	r0, r5
 80060cc:	bd70      	pop	{r4, r5, r6, pc}
 80060ce:	2800      	cmp	r0, #0
 80060d0:	d004      	beq.n	80060dc <_fflush_r+0x20>
 80060d2:	6a03      	ldr	r3, [r0, #32]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <_fflush_r+0x20>
 80060d8:	f7ff f99a 	bl	8005410 <__sinit>
 80060dc:	220c      	movs	r2, #12
 80060de:	5ea3      	ldrsh	r3, [r4, r2]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d0f1      	beq.n	80060c8 <_fflush_r+0xc>
 80060e4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80060e6:	07d2      	lsls	r2, r2, #31
 80060e8:	d404      	bmi.n	80060f4 <_fflush_r+0x38>
 80060ea:	059b      	lsls	r3, r3, #22
 80060ec:	d402      	bmi.n	80060f4 <_fflush_r+0x38>
 80060ee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80060f0:	f7ff fb9f 	bl	8005832 <__retarget_lock_acquire_recursive>
 80060f4:	0028      	movs	r0, r5
 80060f6:	0021      	movs	r1, r4
 80060f8:	f7ff ff5a 	bl	8005fb0 <__sflush_r>
 80060fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80060fe:	0005      	movs	r5, r0
 8006100:	07db      	lsls	r3, r3, #31
 8006102:	d4e2      	bmi.n	80060ca <_fflush_r+0xe>
 8006104:	89a3      	ldrh	r3, [r4, #12]
 8006106:	059b      	lsls	r3, r3, #22
 8006108:	d4df      	bmi.n	80060ca <_fflush_r+0xe>
 800610a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800610c:	f7ff fb92 	bl	8005834 <__retarget_lock_release_recursive>
 8006110:	e7db      	b.n	80060ca <_fflush_r+0xe>
	...

08006114 <__swhatbuf_r>:
 8006114:	b570      	push	{r4, r5, r6, lr}
 8006116:	000e      	movs	r6, r1
 8006118:	001d      	movs	r5, r3
 800611a:	230e      	movs	r3, #14
 800611c:	5ec9      	ldrsh	r1, [r1, r3]
 800611e:	0014      	movs	r4, r2
 8006120:	b096      	sub	sp, #88	@ 0x58
 8006122:	2900      	cmp	r1, #0
 8006124:	da0c      	bge.n	8006140 <__swhatbuf_r+0x2c>
 8006126:	89b2      	ldrh	r2, [r6, #12]
 8006128:	2380      	movs	r3, #128	@ 0x80
 800612a:	0011      	movs	r1, r2
 800612c:	4019      	ands	r1, r3
 800612e:	421a      	tst	r2, r3
 8006130:	d114      	bne.n	800615c <__swhatbuf_r+0x48>
 8006132:	2380      	movs	r3, #128	@ 0x80
 8006134:	00db      	lsls	r3, r3, #3
 8006136:	2000      	movs	r0, #0
 8006138:	6029      	str	r1, [r5, #0]
 800613a:	6023      	str	r3, [r4, #0]
 800613c:	b016      	add	sp, #88	@ 0x58
 800613e:	bd70      	pop	{r4, r5, r6, pc}
 8006140:	466a      	mov	r2, sp
 8006142:	f000 f853 	bl	80061ec <_fstat_r>
 8006146:	2800      	cmp	r0, #0
 8006148:	dbed      	blt.n	8006126 <__swhatbuf_r+0x12>
 800614a:	23f0      	movs	r3, #240	@ 0xf0
 800614c:	9901      	ldr	r1, [sp, #4]
 800614e:	021b      	lsls	r3, r3, #8
 8006150:	4019      	ands	r1, r3
 8006152:	4b04      	ldr	r3, [pc, #16]	@ (8006164 <__swhatbuf_r+0x50>)
 8006154:	18c9      	adds	r1, r1, r3
 8006156:	424b      	negs	r3, r1
 8006158:	4159      	adcs	r1, r3
 800615a:	e7ea      	b.n	8006132 <__swhatbuf_r+0x1e>
 800615c:	2100      	movs	r1, #0
 800615e:	2340      	movs	r3, #64	@ 0x40
 8006160:	e7e9      	b.n	8006136 <__swhatbuf_r+0x22>
 8006162:	46c0      	nop			@ (mov r8, r8)
 8006164:	ffffe000 	.word	0xffffe000

08006168 <__smakebuf_r>:
 8006168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800616a:	2602      	movs	r6, #2
 800616c:	898b      	ldrh	r3, [r1, #12]
 800616e:	0005      	movs	r5, r0
 8006170:	000c      	movs	r4, r1
 8006172:	b085      	sub	sp, #20
 8006174:	4233      	tst	r3, r6
 8006176:	d007      	beq.n	8006188 <__smakebuf_r+0x20>
 8006178:	0023      	movs	r3, r4
 800617a:	3347      	adds	r3, #71	@ 0x47
 800617c:	6023      	str	r3, [r4, #0]
 800617e:	6123      	str	r3, [r4, #16]
 8006180:	2301      	movs	r3, #1
 8006182:	6163      	str	r3, [r4, #20]
 8006184:	b005      	add	sp, #20
 8006186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006188:	ab03      	add	r3, sp, #12
 800618a:	aa02      	add	r2, sp, #8
 800618c:	f7ff ffc2 	bl	8006114 <__swhatbuf_r>
 8006190:	9f02      	ldr	r7, [sp, #8]
 8006192:	9001      	str	r0, [sp, #4]
 8006194:	0039      	movs	r1, r7
 8006196:	0028      	movs	r0, r5
 8006198:	f7ff fbba 	bl	8005910 <_malloc_r>
 800619c:	2800      	cmp	r0, #0
 800619e:	d108      	bne.n	80061b2 <__smakebuf_r+0x4a>
 80061a0:	220c      	movs	r2, #12
 80061a2:	5ea3      	ldrsh	r3, [r4, r2]
 80061a4:	059a      	lsls	r2, r3, #22
 80061a6:	d4ed      	bmi.n	8006184 <__smakebuf_r+0x1c>
 80061a8:	2203      	movs	r2, #3
 80061aa:	4393      	bics	r3, r2
 80061ac:	431e      	orrs	r6, r3
 80061ae:	81a6      	strh	r6, [r4, #12]
 80061b0:	e7e2      	b.n	8006178 <__smakebuf_r+0x10>
 80061b2:	2380      	movs	r3, #128	@ 0x80
 80061b4:	89a2      	ldrh	r2, [r4, #12]
 80061b6:	6020      	str	r0, [r4, #0]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	81a3      	strh	r3, [r4, #12]
 80061bc:	9b03      	ldr	r3, [sp, #12]
 80061be:	6120      	str	r0, [r4, #16]
 80061c0:	6167      	str	r7, [r4, #20]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00c      	beq.n	80061e0 <__smakebuf_r+0x78>
 80061c6:	0028      	movs	r0, r5
 80061c8:	230e      	movs	r3, #14
 80061ca:	5ee1      	ldrsh	r1, [r4, r3]
 80061cc:	f000 f820 	bl	8006210 <_isatty_r>
 80061d0:	2800      	cmp	r0, #0
 80061d2:	d005      	beq.n	80061e0 <__smakebuf_r+0x78>
 80061d4:	2303      	movs	r3, #3
 80061d6:	89a2      	ldrh	r2, [r4, #12]
 80061d8:	439a      	bics	r2, r3
 80061da:	3b02      	subs	r3, #2
 80061dc:	4313      	orrs	r3, r2
 80061de:	81a3      	strh	r3, [r4, #12]
 80061e0:	89a3      	ldrh	r3, [r4, #12]
 80061e2:	9a01      	ldr	r2, [sp, #4]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	81a3      	strh	r3, [r4, #12]
 80061e8:	e7cc      	b.n	8006184 <__smakebuf_r+0x1c>
	...

080061ec <_fstat_r>:
 80061ec:	2300      	movs	r3, #0
 80061ee:	b570      	push	{r4, r5, r6, lr}
 80061f0:	4d06      	ldr	r5, [pc, #24]	@ (800620c <_fstat_r+0x20>)
 80061f2:	0004      	movs	r4, r0
 80061f4:	0008      	movs	r0, r1
 80061f6:	0011      	movs	r1, r2
 80061f8:	602b      	str	r3, [r5, #0]
 80061fa:	f7fa ffda 	bl	80011b2 <_fstat>
 80061fe:	1c43      	adds	r3, r0, #1
 8006200:	d103      	bne.n	800620a <_fstat_r+0x1e>
 8006202:	682b      	ldr	r3, [r5, #0]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d000      	beq.n	800620a <_fstat_r+0x1e>
 8006208:	6023      	str	r3, [r4, #0]
 800620a:	bd70      	pop	{r4, r5, r6, pc}
 800620c:	20000300 	.word	0x20000300

08006210 <_isatty_r>:
 8006210:	2300      	movs	r3, #0
 8006212:	b570      	push	{r4, r5, r6, lr}
 8006214:	4d06      	ldr	r5, [pc, #24]	@ (8006230 <_isatty_r+0x20>)
 8006216:	0004      	movs	r4, r0
 8006218:	0008      	movs	r0, r1
 800621a:	602b      	str	r3, [r5, #0]
 800621c:	f7fa ffd7 	bl	80011ce <_isatty>
 8006220:	1c43      	adds	r3, r0, #1
 8006222:	d103      	bne.n	800622c <_isatty_r+0x1c>
 8006224:	682b      	ldr	r3, [r5, #0]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d000      	beq.n	800622c <_isatty_r+0x1c>
 800622a:	6023      	str	r3, [r4, #0]
 800622c:	bd70      	pop	{r4, r5, r6, pc}
 800622e:	46c0      	nop			@ (mov r8, r8)
 8006230:	20000300 	.word	0x20000300

08006234 <_sbrk_r>:
 8006234:	2300      	movs	r3, #0
 8006236:	b570      	push	{r4, r5, r6, lr}
 8006238:	4d06      	ldr	r5, [pc, #24]	@ (8006254 <_sbrk_r+0x20>)
 800623a:	0004      	movs	r4, r0
 800623c:	0008      	movs	r0, r1
 800623e:	602b      	str	r3, [r5, #0]
 8006240:	f7fa ffda 	bl	80011f8 <_sbrk>
 8006244:	1c43      	adds	r3, r0, #1
 8006246:	d103      	bne.n	8006250 <_sbrk_r+0x1c>
 8006248:	682b      	ldr	r3, [r5, #0]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d000      	beq.n	8006250 <_sbrk_r+0x1c>
 800624e:	6023      	str	r3, [r4, #0]
 8006250:	bd70      	pop	{r4, r5, r6, pc}
 8006252:	46c0      	nop			@ (mov r8, r8)
 8006254:	20000300 	.word	0x20000300

08006258 <memchr>:
 8006258:	b2c9      	uxtb	r1, r1
 800625a:	1882      	adds	r2, r0, r2
 800625c:	4290      	cmp	r0, r2
 800625e:	d101      	bne.n	8006264 <memchr+0xc>
 8006260:	2000      	movs	r0, #0
 8006262:	4770      	bx	lr
 8006264:	7803      	ldrb	r3, [r0, #0]
 8006266:	428b      	cmp	r3, r1
 8006268:	d0fb      	beq.n	8006262 <memchr+0xa>
 800626a:	3001      	adds	r0, #1
 800626c:	e7f6      	b.n	800625c <memchr+0x4>
	...

08006270 <_init>:
 8006270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006272:	46c0      	nop			@ (mov r8, r8)
 8006274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006276:	bc08      	pop	{r3}
 8006278:	469e      	mov	lr, r3
 800627a:	4770      	bx	lr

0800627c <_fini>:
 800627c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800627e:	46c0      	nop			@ (mov r8, r8)
 8006280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006282:	bc08      	pop	{r3}
 8006284:	469e      	mov	lr, r3
 8006286:	4770      	bx	lr
