<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.09.21.11:12:18"
 outputDirectory="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="1SG280HU2F50E2VG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_312_5_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_312_5_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_312_5_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_156_25_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_156_25_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_156_25_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_312_5_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_312_5_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_312_5_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_156_25_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_156_25_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_156_25_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4096" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="csr_clk" />
   <property name="associatedReset" value="csr_rst_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="csr_read" direction="input" role="read" width="1" />
   <port name="csr_write" direction="input" role="write" width="1" />
   <port name="csr_writedata" direction="input" role="writedata" width="32" />
   <port name="csr_readdata" direction="output" role="readdata" width="32" />
   <port
       name="csr_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="csr_address" direction="input" role="address" width="10" />
  </interface>
  <interface name="tx_312_5_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tx_312_5_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="tx_156_25_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tx_156_25_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rx_312_5_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_312_5_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rx_156_25_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_156_25_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="csr_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="csr_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="csr_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="csr_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="csr_rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="tx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="tx_312_5_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="tx_rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="rx_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="rx_312_5_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rx_rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="avalon_st_tx" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="tx_312_5_clk" />
   <property name="associatedReset" value="tx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="avalon_st_tx_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="avalon_st_tx_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="avalon_st_tx_valid" direction="input" role="valid" width="1" />
   <port name="avalon_st_tx_data" direction="input" role="data" width="32" />
   <port name="avalon_st_tx_empty" direction="input" role="empty" width="2" />
   <port name="avalon_st_tx_error" direction="input" role="error" width="1" />
   <port name="avalon_st_tx_ready" direction="output" role="ready" width="1" />
  </interface>
  <interface name="avalon_st_pause" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="tx_312_5_clk" />
   <property name="associatedReset" value="tx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="2" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="avalon_st_pause_data" direction="input" role="data" width="2" />
  </interface>
  <interface name="xgmii_tx" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="tx_156_25_clk" />
   <property name="associatedReset" value="tx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="72" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="xgmii_tx" direction="output" role="data" width="72" />
  </interface>
  <interface name="avalon_st_txstatus" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="tx_312_5_clk" />
   <property name="associatedReset" value="tx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="avalon_st_txstatus_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="avalon_st_txstatus_data"
       direction="output"
       role="data"
       width="40" />
   <port
       name="avalon_st_txstatus_error"
       direction="output"
       role="error"
       width="7" />
  </interface>
  <interface name="xgmii_rx" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="rx_156_25_clk" />
   <property name="associatedReset" value="rx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="72" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="xgmii_rx" direction="input" role="data" width="72" />
  </interface>
  <interface name="link_fault_status_xgmii_rx" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="rx_312_5_clk" />
   <property name="associatedReset" value="rx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="2" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="link_fault_status_xgmii_rx_data"
       direction="output"
       role="data"
       width="2" />
  </interface>
  <interface name="avalon_st_rx" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="rx_312_5_clk" />
   <property name="associatedReset" value="rx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="avalon_st_rx_data" direction="output" role="data" width="32" />
   <port
       name="avalon_st_rx_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port name="avalon_st_rx_valid" direction="output" role="valid" width="1" />
   <port name="avalon_st_rx_empty" direction="output" role="empty" width="2" />
   <port name="avalon_st_rx_error" direction="output" role="error" width="6" />
   <port name="avalon_st_rx_ready" direction="input" role="ready" width="1" />
   <port
       name="avalon_st_rx_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
  </interface>
  <interface name="avalon_st_rxstatus" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="rx_312_5_clk" />
   <property name="associatedReset" value="rx_rst_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="avalon_st_rxstatus_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="avalon_st_rxstatus_data"
       direction="output"
       role="data"
       width="40" />
   <port
       name="avalon_st_rxstatus_error"
       direction="output"
       role="error"
       width="7" />
  </interface>
 </perimeter>
 <entity kind="altera_eth_10g_mac" version="1.0" name="altera_eth_10g_mac">
  <parameter name="AUTO_TX_312_5_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_312_5_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_RX_156_25_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_TX_312_5_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_TX_312_5_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_312_5_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_156_25_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_RX_156_25_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_TX_156_25_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_DEVICE" value="1SG280HU2F50E2VG" />
  <parameter name="AUTO_TX_156_25_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_312_5_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TX_156_25_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CSR_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CSR_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CSR_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/synth/altera_eth_10g_mac.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/synth/altera_eth_10g_mac.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/swip_build/releases/acds/18.1/221/linux64/ip/altera/ethernet/alt_em10g32/MAC/alt_em10g32_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="altera_eth_10g_mac">"Generating: altera_eth_10g_mac"</message>
   <message level="Info" culprit="altera_eth_10g_mac">"Generating: alt_em10g32"</message>
  </messages>
 </entity>
 <entity kind="alt_em10g32" version="18.1" name="alt_em10g32">
  <parameter name="DATAPATH_OPTION" value="3" />
  <parameter name="ENABLE_TIMESTAMPING" value="0" />
  <parameter name="SELECT_NUMBER_OF_CHANNEL" value="1" />
  <parameter name="ENABLE_1G10G_MAC" value="0" />
  <parameter name="DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="ENABLE_PFC" value="0" />
  <parameter name="INTERNAL_FEATURE" value="false" />
  <parameter name="SHOW_HIDDEN_OPTIONS" value="0" />
  <parameter name="ENABLE_TXRX_DATAPATH" value="1" />
  <parameter name="TSTAMP_FP_WIDTH" value="4" />
  <parameter name="SELECT_TARGETED_DEVICE" value="0" />
  <parameter name="INSTANTIATE_STATISTICS" value="1" />
  <parameter name="ENABLE_ADME" value="0" />
  <parameter name="ENABLE_ASYMMETRY" value="0" />
  <parameter name="SELECT_SUPPORTED_VARIANT" value="10" />
  <parameter name="QSF_PATH" value="LL10G_Ethernet_A10_10GBASER/" />
  <parameter name="die_types" value="HSSI_CRETE2E,MAIN_ND5" />
  <parameter name="ENABLE_SUPP_ADDR" value="1" />
  <parameter name="ENABLE_ED_FILESET_SIM" value="1" />
  <parameter name="PR_READY" value="0" />
  <parameter name="PFC_PRIORITY_NUMBER" value="8" />
  <parameter name="ENABLE_PTP_1STEP" value="0" />
  <parameter name="TIME_OF_DAY_FORMAT" value="2" />
  <parameter name="INSERT_CSR_ADAPTOR" value="0" />
  <parameter name="PREAMBLE_PASSTHROUGH" value="0" />
  <parameter name="REGISTER_BASED_STATISTICS" value="0" />
  <parameter name="SELECT_CUSTOM_DEVICE" value="1" />
  <parameter name="ENABLE_P2P" value="0" />
  <parameter name="ENABLE_MEM_ECC" value="0" />
  <parameter name="ENABLE_ED_FILESET_SYNTHESIS" value="1" />
  <parameter name="DEVICE" value="1SG280HU2F50E2VG" />
  <parameter name="SELECT_ED_FILESET" value="0" />
  <parameter name="ENABLE_UNIDIRECTIONAL" value="0" />
  <parameter name="DEVKIT_DEVICE" value="10AX115S4F45E3SGE3" />
  <parameter name="INSERT_ST_ADAPTOR" value="0" />
  <parameter name="ENABLE_10GBASER_REG_MODE" value="0" />
  <parameter name="USE_ASYNC_ADAPTOR" value="0" />
  <parameter name="ANLG_VOLTAGE" value="1_0V" />
  <parameter name="INSERT_XGMII_ADAPTOR" value="1" />
  <generatedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32unit.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32.ocp"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32_clock_crosser_timing_info.tcl"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_clk_rst.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_clock_crosser.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_crc32.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_crc32_gf_mult32_kc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_creg_map.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_creg_top.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_frm_decoder.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_pipeline_base.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_reset_synchronizer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rr_clock_crosser.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rst_cnt.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_fctl_overflow.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_fctl_preamble.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_frm_control.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_pfc_flow_control.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_pfc_pause_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_pkt_backpressure_control.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_gmii16b.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_gmii_mii.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_layer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_xgmii.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_status_aligner.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_top.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_stat_mem.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_stat_reg.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_data_frm_gen.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_srcaddr_inserter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_err_aligner.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_flow_control.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_frm_arbiter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_frm_muxer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_pause_beat_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_pause_frm_gen.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_pause_req.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_pfc_frm_gen.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rr_buffer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_gmii16b.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_gmii16b_top.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_layer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_xgmii_layer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_sc_fifo.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_top.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_gmii_decoder.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_gmii_decoder_dfa.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_gmii_encoder.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_gmii_encoder_dfa.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_altsyncram_bundle.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_altsyncram.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32_avalon_dc_fifo.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32_std_synchronizer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_dc_fifo_hecc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_dc_fifo_secc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_sc_fifo_hecc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_sc_fifo_secc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_ecc_dec_18_12.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_ecc_dec_39_32.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_ecc_enc_12_18.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_ecc_enc_32_39.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_xgmii_ultra.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/debug/stp/build_stp.tcl"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/debug/stp/LL10GMAC.xml"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/low_latency_10G_ethernet.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32unit.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32.ocp"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32_clock_crosser_timing_info.tcl"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_clk_rst.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_clock_crosser.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_crc32.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_crc32_gf_mult32_kc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_creg_map.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_creg_top.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_frm_decoder.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_pipeline_base.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_reset_synchronizer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rr_clock_crosser.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rst_cnt.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_fctl_overflow.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_fctl_preamble.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_frm_control.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_pfc_flow_control.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_pfc_pause_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_pkt_backpressure_control.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_gmii16b.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_gmii16b_top.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_gmii_mii.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_layer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_xgmii.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_status_aligner.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_top.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_stat_mem.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_stat_reg.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_data_frm_gen.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_srcaddr_inserter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_err_aligner.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_flow_control.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_frm_arbiter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_frm_muxer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_pause_beat_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_pause_frm_gen.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_pause_req.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_pfc_frm_gen.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rr_buffer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_gmii16b.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_gmii16b_top.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_layer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_xgmii_layer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_sc_fifo.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_top.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_gmii_decoder.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_gmii_decoder_dfa.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_gmii_encoder.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_gmii_encoder_dfa.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_altsyncram_bundle.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_altsyncram.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32_avalon_dc_fifo.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/alt_em10g32_std_synchronizer.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_dc_fifo_hecc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_dc_fifo_secc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_sc_fifo_hecc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_avalon_sc_fifo_secc.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_ecc_dec_18_12.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_ecc_dec_39_32.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_ecc_enc_12_18.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_ecc_enc_32_39.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/rtl/alt_em10g32_rx_rs_xgmii_ultra.v"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/debug/stp/build_stp.tcl"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/debug/stp/LL10GMAC.xml"
       attributes="" />
   <file
       path="/tmp/arc/829409691/alt7795_6890625537810218528.dir/0005_alt_em10g32_0_gen/rtl/mac/altera_eth_10g_mac/alt_em10g32_181/synth/low_latency_10G_ethernet.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/swip_build/releases/acds/18.1/221/linux64/ip/altera/ethernet/alt_em10g32/MAC/alt_em10g32_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="altera_eth_10g_mac" as="alt_em10g32_0" />
  <messages>
   <message level="Info" culprit="altera_eth_10g_mac">"Generating: alt_em10g32"</message>
  </messages>
 </entity>
</deploy>
