FW_BLC2	,	V_258
WM0_PIPEB_ILK	,	V_273
intel_alloc_context_page	,	F_97
GEN6_PCODE_FREQ_IA_RATIO_SHIFT	,	V_435
vid	,	V_515
SNB_CPU_FENCE_ENABLE	,	V_72
"self-refresh entries: %d, wm: %d\n"	,	L_37
ILK_DSPCLK_GATE	,	V_545
intel_update_sprite_watermarks	,	F_96
planea_dl	,	V_202
g4x_compute_srwm	,	F_62
TSFS_SLOPE_SHIFT	,	V_479
INIT_DELAYED_WORK	,	F_33
I915_READ8	,	F_148
DPFC_RECOMP_TIMER_COUNT_SHIFT	,	V_54
ILK_FBC_RT_BASE	,	V_68
ips	,	V_136
DDREC	,	V_469
gen6_update_ring_freq	,	F_132
ILK_FBC_RT_VALID	,	V_70
size	,	V_101
timespec	,	V_487
"SR watermark: display plane %d, cursor %d\n"	,	L_32
"overclocking supported, adjusting frequency max to %dMHz\n"	,	L_79
init_clock_gating	,	V_647
IS_845G	,	F_208
"FBC idle timed out\n"	,	L_1
cancel_delayed_work	,	F_30
I965_RCPB_CLOCK_GATE_DISABLE	,	V_630
gt_perf_status	,	V_381
ILK_DPFC_DIS1	,	V_549
gt_thread_status_mask	,	V_658
ILK_DPFC_DIS2	,	V_550
"cancelling pending FBC enable\n"	,	L_5
PCH_DPLSUNIT_CLOCK_GATE_DISABLE	,	V_643
i915_wm_info	,	V_250
"display watermark(%d) is too large(%d), disabling wm%d+\n"	,	L_50
i85x_init_clock_gating	,	F_190
drm_crtc	,	V_11
b	,	V_475
c	,	V_464
MEMSWCTL	,	V_316
RSX_STATUS_ON	,	V_442
sandybridge_display_wm_info	,	V_285
i	,	V_23
"fbc watermark(%d) is too large(%d), disabling wm%d+\n"	,	L_49
"cursor watermark(%d) is too large(%d), disabling wm%d+\n"	,	L_51
drm_i915_gem_object	,	V_18
DSPFW_HPLL_SR_EN	,	V_240
fwater_hi	,	V_247
TSFS_SLOPE_MASK	,	V_478
m	,	V_463
ironlake_teardown_rc6	,	F_135
I915_HAS_FBC	,	F_38
"display watermark is too large(%d/%ld), disabling\n"	,	L_33
ILK_DPFD_CLK_GATE	,	V_567
i965_update_wm	,	F_70
t	,	V_472
gen6_rps_limits	,	F_119
cur_delay	,	V_347
x	,	V_474
y	,	V_36
GEN6_RP_DOWN_EI	,	V_411
MEMMODE_FSTART_MASK	,	V_340
ECO_GATING_CX_ONLY	,	V_639
VLV_DDL1	,	V_213
SNB_READ_WM3_LATENCY	,	F_86
VLV_DDL2	,	V_219
DSPFW2	,	V_233
DSPFW3	,	V_145
GEN6_RP_UP_BUSY_AVG	,	V_418
vlv_force_wake_put	,	F_224
i915_enable_rc6	,	V_375
intel_calculate_wm	,	F_54
fsb_freq	,	V_120
"Failed to get proper latency. "	,	L_84
DPFCUNIT_CLOCK_GATE_DISABLE	,	V_532
WM1_LP_SR_EN	,	V_279
i8xx_disable_fbc	,	F_1
post	,	V_457
reg	,	V_163
WM0_PIPEA_ILK	,	V_271
sprite_width	,	V_300
"unknown memory frequency 0x%02x\n"	,	L_20
cursor_prec_mult	,	V_197
ret	,	V_302
FORCEWAKE_ACK_HSW	,	V_663
i915_mch_val	,	F_147
POSTING_READ	,	F_16
spin_unlock_irqrestore	,	F_216
cfb_plane	,	V_83
MEMMODE_FMAX_MASK	,	V_337
lcfuse	,	V_505
single_plane_enabled	,	F_67
GEN6_RC_SLEEP	,	V_396
GEN6_RP_DOWN_TIMEOUT	,	V_407
intel_pxfreq	,	F_143
FBC_CTL_PERIODIC	,	V_37
CLKCFG_FSB_667	,	V_122
i9xx_update_wm	,	F_72
ips_ping_for_i915_load	,	F_161
GEN7_TDLUNIT_CLOCK_GATE_DISABLE	,	V_601
" plane %d, "	,	L_54
__gen6_gt_force_wake_put	,	F_219
WM0_PIPEC_IVB	,	V_290
entries_required	,	V_157
cacheline_size	,	V_159
"Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n"	,	L_40
tlb_miss	,	V_190
ddrpll	,	V_132
cursorb_dl	,	V_208
WM2_LP_ILK	,	V_275
MI_SUSPEND_FLUSH_EN	,	V_446
dev_private	,	V_5
"unknown fsb frequency 0x%04x\n"	,	L_21
ILK_PABSTRETCH_DIS	,	V_566
FW_BLC_SELF_VLV	,	V_229
IS_PINEVIEW	,	F_189
well	,	V_653
DRM_DEBUG	,	F_101
MI_FLUSH	,	V_453
PCH_DSPCLK_GATE_D	,	V_541
DSPFW1	,	V_167
ILK_DPARB_CLK_GATE	,	V_546
FBC_MODE_TOO_LARGE	,	V_110
GEN6_RP_INTERRUPT_LIMITS	,	V_368
DISP_ARB_CTL	,	V_263
to_delayed_work	,	F_25
"Unknown FSB/MEM found, disable CxSR\n"	,	L_22
ironlake_enable_rc6	,	F_138
IS_I915GM	,	F_41
CACHE_MODE_1	,	V_591
tmp	,	V_116
CACHE_MODE_0	,	V_555
GEN6_RP_MEDIA_HW_NORMAL_MODE	,	V_415
gen3_init_clock_gating	,	F_188
i830_get_fifo_size	,	F_53
out_disable	,	V_96
planea_prec	,	V_201
intel_init_pm	,	F_197
IS_IRONLAKE_M	,	F_169
sandybridge_blit_fbc_update	,	F_14
FBC_NO_OUTPUT	,	V_97
g4x_disable_fbc	,	F_12
cursor_wm	,	V_185
g4x_update_wm	,	F_69
out_unlock	,	V_502
CLKCFG_MEM_MASK	,	V_124
PIPE_WM_LINETIME_TIME	,	F_89
stall_watermark	,	V_44
GEN6_RC_EVALUATION_INTERVAL	,	V_393
I965_FBC_CLOCK_GATE_DISABLE	,	V_632
GEN6_PMIIR	,	V_374
gt_lock	,	V_671
DRM_INFO	,	F_130
srwm	,	V_241
ironlake_disable_fbc	,	F_20
pineview_cursor_hplloff_wm	,	V_177
WM0_PIPE_SPRITE_SHIFT	,	V_304
ILK_CLK_FBC	,	V_551
ivybridge_init_clock_gating	,	F_182
gen7_setup_fixed_func_scheduler	,	F_180
fbc_wm	,	V_261
ILK_VSDPFD_FULL	,	V_544
SPRITED_FLIPDONE_INT_EN	,	V_608
DRAIN_LATENCY_PRECISION_16	,	V_200
ironlake_compute_srwm	,	F_78
sandybridge_cursor_wm_info	,	V_286
HSW_PWR_WELL_STATE	,	V_654
SPRITEA_FLIPDONE_INT_EN	,	V_615
DPFC_CTL_PLANEA	,	V_42
__gen6_gt_force_wake_mt_get	,	F_214
FBC_LL_SIZE	,	V_26
to_intel_crtc	,	F_8
valleyview_init_clock_gating	,	F_183
diff1	,	V_466
GEN6_PMIER	,	V_371
FBC_MULTIPLE_PIPES	,	V_95
intel_enable_rc6	,	F_125
line_time_us	,	V_187
GEN6_GT_PERF_STATUS	,	V_389
"bad pxval: %ld\n"	,	L_82
ILK_READ_WM1_LATENCY	,	F_80
mchdev_lock	,	V_315
mode	,	V_103
sandybridge_compute_sprite_srwm	,	F_91
"failed to compute sprite lp1 wm on pipe %d\n"	,	L_61
PIPEA_HLINE_INT_EN	,	V_612
GEN6_RC_CTL_RC6_ENABLE	,	V_401
fbc_ctl	,	V_6
i8xx_enable_fbc	,	F_6
gtt_offset	,	V_69
DE_PCU_EVENT	,	V_361
"failed to find known CxSR latency "	,	L_87
pitches	,	V_27
DPFC_CTL_PERSISTENT_MODE	,	V_64
DRAIN_LATENCY_PRECISION_32	,	V_199
spin_lock_irq	,	F_112
pipe	,	V_295
RAMCLK_GATE_D	,	V_622
SNB_DPFC_CTL_SA	,	V_71
WM_DBG_DISALLOW_MULTIPLE_LP	,	V_594
rc6_mode	,	V_385
SNB_READ_WM0_LATENCY	,	F_83
__i915_chipset_val	,	F_144
PLANEB_FLIPDONE_INT_EN	,	V_610
primary_disabled	,	V_93
cfb_pitch	,	V_21
"DSPFW1 register is %x\n"	,	L_28
DDL_CURSORB_PRECISION_16	,	V_216
DSTATE_PLL_D3_OFF	,	V_635
DSPARB_CSTART_SHIFT	,	V_149
I965_FIFO_SIZE	,	V_243
DDL_CURSORA_SHIFT	,	V_214
planeb_wm	,	V_223
struct_mutex	,	V_80
gen6_gt_force_wake_put	,	F_17
OVCUNIT_CLOCK_GATE_DISABLE	,	V_624
FBC_CTL_FENCE_DBL	,	V_31
IS_CRESTLINE	,	F_71
i915_gpu_raise	,	F_156
wm_size	,	V_158
list_for_each_entry	,	F_39
DSPCLK_GATE_D	,	V_626
DSPFW_CURSORA_SHIFT	,	V_235
DSPFW_HPLL_CURSOR_MASK	,	V_179
CSHRDDR3CTL_DDR3	,	V_131
latency	,	V_143
i9xx_get_fifo_size	,	F_50
DDL_CURSORB_SHIFT	,	V_220
valleyview_cursor_wm_info	,	V_228
CLKCFG_FSB_MASK	,	V_118
dsparb	,	V_147
update_wm	,	V_308
PIPEB_HLINE_INT_EN	,	V_606
ECOSKPD	,	V_638
ironlake_update_wm	,	F_79
DSPFW_CURSORB_SHIFT	,	V_231
default_wm	,	V_162
VLV_DPFLIPSTAT	,	V_604
mmio_base	,	V_395
"fbc set to per-chip default\n"	,	L_9
DSSUNIT_CLOCK_GATE_DISABLE	,	V_625
rps	,	V_365
"mode too large for compression, disabling\n"	,	L_15
cursor_hpll_disable	,	V_178
GEN6_RC6_WAKE_RATE_LIMIT	,	V_391
i915_update_gfx_val	,	F_152
I965_RCC_CLOCK_GATE_DISABLE	,	V_627
GEN6_RC_CTL_RC6p_ENABLE	,	V_402
DPFC_CONTROL	,	V_56
disable_fbc	,	V_89
planeb_prec	,	V_203
DPLS_EDP_PPS_FIX_DIS	,	V_645
graphics_val	,	V_500
GEN6_RP_DOWN_IDLE_CONT	,	V_420
GEN7_COMMON_SLICE_CHICKEN1	,	V_583
spin_lock_init	,	F_226
ring	,	V_379
GEN6_RCZUNIT_CLOCK_GATE_DISABLE	,	V_578
DIV_ROUND_UP	,	F_55
wm_info	,	V_245
broadwater_init_clock_gating	,	F_187
RCBMAXAVG	,	V_334
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_556
display_wm	,	V_191
get_fifo_size	,	V_252
POSTING_READ16	,	F_110
PXVFREQ_PX_SHIFT	,	V_344
DSTATE_GFX_CLOCK_GATING	,	V_636
SNB_FBC_MAX_SRWM	,	V_262
HSW_PWR_WELL_CTL4	,	V_652
cparams	,	V_471
DSPCNTR	,	F_177
HSW_PWR_WELL_CTL1	,	V_650
HSW_PWR_WELL_CTL2	,	V_651
GEN6_OFFSET	,	F_122
ctx	,	V_311
g4x_init_clock_gating	,	F_184
min_freq	,	V_428
IS_I945GM	,	F_9
ironlake_enable_drps	,	F_111
"plane not 0, disabling compression\n"	,	L_16
I915_WRITE_NOTRACE	,	F_213
"FIFO watermark level: %ld\n"	,	L_27
LCFUSE02	,	V_528
GFP_KERNEL	,	V_88
VFMUNIT_CLOCK_GATE_DISABLE	,	V_540
i855_wm_info	,	V_251
ironlake_set_drps	,	F_107
FBC_CTL_INTERVAL_SHIFT	,	V_40
MEMMODE_FMIN_MASK	,	V_339
DPARBUNIT_CLOCK_GATE_DISABLE	,	V_535
WM1S_LP_ILK	,	V_305
vstart	,	V_327
ironlake_disable_rc6	,	F_136
FBC_CTL_CPU_FENCE	,	V_33
planea_wm	,	V_222
CSIEW0	,	V_509
CSIEW1	,	V_510
intel_disable_fbc	,	F_36
pineview_update_wm	,	F_57
CSIEW2	,	V_511
mutex_unlock	,	F_27
MARIUNIT_CLOCK_GATE_DISABLE	,	V_537
DDL_PLANEB_PRECISION_16	,	V_218
"Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n"	,	L_43
assert_spin_locked	,	F_108
limits	,	V_364
intel_enable_gt_powersave	,	F_171
i915_gpu_turbo_disable	,	F_160
DDL_CURSORB_PRECISION_32	,	V_215
"disabling\n"	,	L_14
intel_cancel_fbc_work	,	F_29
GEN6_RC_CONTROL	,	V_369
min_delay	,	V_346
RCBMINAVG	,	V_335
FBC_BAD_PLANE	,	V_111
mutex_lock	,	F_26
cwm	,	V_248
rp_state_cap	,	V_380
GEN6_MBCUNIT_SNPCR	,	V_598
GEN6_GT_THREAD_STATUS_REG	,	V_661
VRHUNIT_CLOCK_GATE_DISABLE	,	V_531
div_u64	,	F_145
mdelay	,	F_114
intel_fbc_enabled	,	F_22
SPRITEB_FLIPDONE_INT_EN	,	V_614
wait_for_atomic	,	F_113
GEN6_GT_MODE_HI	,	V_572
TRANS_AUTOTRAIN_GEN_STALL_DIS	,	V_646
GEN6_PMINTRMSK	,	V_370
DMIEC	,	V_468
force_wake_put	,	V_676
pre	,	V_458
IS_I85X	,	F_207
gen6_gt_check_fifodbg	,	F_217
intel_gt_init	,	F_225
GEN7_VDSUNIT_CLOCK_GATE_DISABLE	,	V_561
ibx_init_clock_gating	,	F_192
WM1_LP_SR_SHIFT	,	V_282
ironlake_check_srwm	,	F_77
WARN	,	F_218
IS_I865G	,	F_206
GEN6_RC_CTL_HW_ENABLE	,	V_405
GEN6_RP_MEDIA_IS_GFX	,	V_416
FW_BLC_SELF_EN_MASK	,	V_253
GEN6_PMIMR	,	V_427
g4x_compute_wm0	,	F_59
rgvmodectl	,	V_322
DPFC_CTL_EN	,	V_57
FBC_UNSUPPORTED_MODE	,	V_107
"DSPFW3 register is %x\n"	,	L_29
"FIFO watermarks For pipe B -"	,	L_56
MEMINTREN	,	V_348
i915_ironlake_get_mem_freq	,	F_44
"on"	,	L_75
GEN6_PCODE_WRITE_MIN_FREQ_TABLE	,	V_424
sandybridge_update_sprite_wm	,	F_92
ironlake_init_clock_gating	,	F_173
kzalloc	,	F_32
now	,	V_465
intel_wait_ring_idle	,	F_142
vdisplay	,	V_109
"Self-refresh is disabled\n"	,	L_31
SNB_READ_WM1_LATENCY	,	F_84
SDEW	,	V_508
"framebuffer not tiled or fenced, disabling compression\n"	,	L_17
SOUTH_CHICKEN2	,	V_644
GEN6_RP_CONTROL	,	V_413
DSPFW_CURSOR_SR_SHIFT	,	V_173
I915_FENCE_REG_NONE	,	V_114
PXWL	,	V_527
intel_crtc	,	V_20
"mode incompatible with compression, "	,	L_13
VIDSTART	,	V_351
vlv_update_drain_latency	,	F_65
last_count1	,	V_353
DRM_MODE_FLAG_INTERLACE	,	V_105
last_count2	,	V_356
DPFC_RECOMP_CTL	,	V_51
PWRCTX_EN	,	V_454
list_empty	,	F_159
CHICKEN3_DGMG_DONE_FIX_DISABLE	,	V_582
fmax	,	V_324
drm_device	,	V_1
MI_NOOP	,	V_452
sprite_wm	,	V_301
INTEL_RC6pp_ENABLE	,	V_403
gfx_power	,	V_493
pwrctx	,	V_437
"fmax: %d, fmin: %d, fstart: %d\n"	,	L_68
DRM_DEBUG_DRIVER	,	F_46
ips_link_to_i915_driver	,	V_504
display_latency_ns	,	V_181
WM3S_LP_IVB	,	V_307
for_each_ring	,	F_128
crtc	,	V_12
HAS_PCH_IBX	,	F_200
"Timed out waiting for forcewake to ack request.\n"	,	L_94
GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC	,	V_584
CLKCFG_FSB_533	,	V_119
"framebuffer too large, disabling "	,	L_11
GEN6_PCODE_MAILBOX	,	V_421
GEN6_BLITTER_LOCK_SHIFT	,	V_61
scaling_factor	,	V_432
intel_gpu_ips_teardown	,	F_166
wait_for_atomic_us	,	F_210
FW_BLC_SELF	,	V_238
power_wells	,	V_649
FORCEWAKE_MT	,	V_669
flags	,	V_104
i945_wm_info	,	V_249
PIPEB_LINE_COMPARE_INT_EN	,	V_605
enabled	,	V_92
I915_FIFO_LINE_SIZE	,	V_242
"failed to set-domain on power context: %d\n"	,	L_66
ecobus	,	V_684
GEN7_WA_FOR_GEN7_L3_CONTROL	,	V_586
sandybridge_cursor_srwm_info	,	V_293
GEN6_RPNSWREQ	,	V_366
pvid_to_extvid	,	F_149
PIXEL_SUBSPAN_COLLECT_OPT_DISABLE	,	V_592
GEN7_FF_THREAD_MODE	,	V_573
intel_disable_gt_powersave	,	F_168
"FIFO size - (0x%08x) %s: %d\n"	,	L_23
pm_iir	,	V_373
spin_unlock_irq	,	F_117
DPFC_RECOMP_STALL_EN	,	V_52
GS_UNIT_CLOCK_GATE_DISABLE	,	V_620
display	,	V_74
DSPARB_BEND_SHIFT	,	V_150
pxvid	,	V_482
tiling_mode	,	V_112
CLKCFG_MEM_667	,	V_127
pxw	,	V_506
WM0_PIPE_CURSOR_MASK	,	V_288
intel_init_clock_gating	,	F_195
cxsr_latency	,	V_139
ECR	,	V_507
sr_latency_ns	,	V_221
forcewake_count	,	V_672
"memory self refresh disabled\n"	,	L_45
small	,	V_193
display_sr	,	V_166
dstate	,	V_633
ironlake_fbc_enabled	,	F_21
latency_ns	,	V_156
PIPEB_VBLANK_INT_EN	,	V_607
ILK_DPFC_CONTROL	,	V_62
IS_BROADWATER	,	F_204
__gen6_gt_wait_for_fifo	,	F_221
"disabled FBC\n"	,	L_2
DDL_PLANEB_PRECISION_32	,	V_217
FBC_STOLEN_TOO_SMALL	,	V_102
init_pch_clock_gating	,	V_648
corr2	,	V_496
i915_gem_alloc_object	,	F_100
for_each_pipe	,	F_176
"sprite watermarks For pipe %d - %d\n"	,	L_60
"FIFO entries required for mode: %ld\n"	,	L_26
g4x_wm_info	,	V_236
sprite_scaling_enabled	,	V_291
I915_WRITE16	,	F_109
MEMINTRSTS	,	V_358
ffs	,	F_68
DSPFW_SR_SHIFT	,	V_169
MI_MM_SPACE_GTT	,	V_448
"GT thread status wait timed out\n"	,	L_92
WM3_LP_ILK	,	V_274
MEMMODE_FMAX_SHIFT	,	V_338
intel_init_power_wells	,	F_196
MLTR_ILK	,	V_656
FW_CSPWRDWNEN	,	V_230
"Failed to read display plane latency. "	,	L_86
ironlake_cursor_wm_info	,	V_269
"failed to pin power context: %d\n"	,	L_65
__i915_update_gfx_val	,	F_150
EG1	,	V_520
DSTATE_DOT_CLOCK_GATING	,	V_637
intel_framebuffer	,	V_16
EG0	,	V_519
EG3	,	V_522
EG2	,	V_521
htotal	,	V_186
EG5	,	V_524
EG4	,	V_523
EG7	,	V_526
GEN7_SQ_CHICKEN_MBCUNIT_CONFIG	,	V_589
MEMMODE_FSTART_SHIFT	,	V_341
EG6	,	V_525
intel_gpu_ips_init	,	F_165
CSHRDDR3CTL	,	V_129
pcu_mbox	,	V_382
intel_update_linetime_watermarks	,	F_95
DPFC_RECOMP_STALL_WM_SHIFT	,	V_53
temp	,	V_297
GEN6_RC_VIDEO_FREQ	,	V_406
i915_gem_object_set_to_gtt_domain	,	F_104
total_count	,	V_459
update_sprite_wm	,	V_310
intel_fbc_work	,	V_78
"more than one pipe active, disabling compression\n"	,	L_7
WARN_ON	,	F_98
"failed to alloc power context, RC6 disabled\n"	,	L_64
forcewake_ack	,	V_662
dspclk_gate	,	V_530
GEN7_L3_CHICKEN_MODE_REGISTER	,	V_587
FBC_MODULE_PARAM	,	V_100
intel_ring_buffer	,	V_378
plane	,	V_22
i915_gem_object_unpin	,	F_105
i915_gpu_lower	,	F_157
"Error enabling power well %lx\n"	,	L_83
IS_PINEVIEW_G	,	F_58
last_time2	,	V_357
GEN6_RC6pp_THRESHOLD	,	V_400
symbol_put	,	F_164
LCFUSE_HIV_MASK	,	V_529
v_table	,	V_483
last_time1	,	V_354
intel_fbc_work_fn	,	F_23
FORCEWAKE_ACK_VLV	,	V_682
dev	,	V_2
SNB_CURSOR_MAX_SRWM	,	V_266
getrawmonotonic	,	F_116
fmin	,	V_325
GEN6_FREQUENCY	,	F_121
max_wm	,	V_161
ext_v	,	V_498
ARRAY_SIZE	,	F_48
IS_HASWELL	,	F_126
diff	,	V_434
HAS_PCH_SPLIT	,	F_198
DSPARB	,	V_148
WM1_LP_LATENCY_SHIFT	,	V_280
g4x_cursor_wm_info	,	V_237
"GT fifo had a previous error %x\n"	,	L_73
"disabling CxSR\n"	,	L_89
_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL	,	V_565
GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB	,	V_590
I915_READ16	,	F_45
is_desktop	,	V_140
MEMINT_EVAL_CHG_EN	,	V_350
SPRITEC_FLIPDONE_INT_EN	,	V_609
i85x_get_fifo_size	,	F_51
"watermark %d: display plane %d, fbc lines %d,"	,	L_47
GEN6_UCGCTL2	,	V_560
intel_get_crtc_for_plane	,	F_60
GEN6_UCGCTL1	,	V_557
cursora_dl	,	V_206
RCS	,	V_444
hdisplay	,	V_108
plane_sr	,	V_226
pixel_size	,	V_155
vlv_force_wake_get	,	F_223
GEN6_BLBUNIT_CLOCK_GATE_DISABLE	,	V_558
IS_GEN2	,	F_73
DEIMR	,	V_363
"timeout waiting for pcode mailbox to finish\n"	,	L_78
IS_GEN7	,	F_172
GT_FIFO_NUM_RESERVED_ENTRIES	,	V_678
wait_for	,	F_4
IS_GEN4	,	F_203
IS_GEN3	,	F_205
IS_GEN6	,	F_19
update_linetime_wm	,	V_309
IS_GEN5	,	F_199
ia_freq	,	V_430
"compression\n"	,	L_12
is_ddr3	,	V_130
DSPFW_CURSOR_SR_MASK	,	V_172
"cursor %d\n"	,	L_39
_MASKED_BIT_ENABLE	,	F_179
"self-refresh entries: %d\n"	,	L_42
GEN6_RP_UP_EI	,	V_410
PXVFREQ_PX_MASK	,	V_343
jiffies	,	V_355
fbc_enabled	,	V_75
"scheduling delayed FBC enable\n"	,	L_6
GEN6_PM_DEFERRED_EVENTS	,	V_426
DRM_DEBUG_KMS	,	F_5
"enabled FBC, pitch %d, yoff %d, plane %d, "	,	L_3
planeb_dl	,	V_204
ILK_DPFC_RECOMP_CTL	,	V_66
MI_SAVE_EXT_STATE_EN	,	V_449
OVRUNIT_CLOCK_GATE_DISABLE	,	V_623
i830_init_clock_gating	,	F_191
"RC6 and deep RC6 enabled\n"	,	L_72
"pcode write of freq table timed out\n"	,	L_80
err_unref	,	V_312
PMMISC	,	V_328
GEN6_RC1_WAKE_RATE_LIMIT	,	V_390
__gen6_gt_force_wake_get	,	F_212
i915_gem_object_pin	,	F_102
info	,	V_473
FW_BLC	,	V_257
GEN6_GT_MODE	,	V_571
count	,	V_489
sandybridge_display_srwm_info	,	V_292
CLKCFG_MEM_800	,	V_128
DRM_ERROR	,	F_103
sandybridge_update_wm	,	F_82
_3D_CHICKEN2_WM_READ_PIPELINED	,	V_554
fb	,	V_15
work_struct	,	V_76
cursor	,	V_182
SOUTH_DSPCLK_GATE_D	,	V_642
intel_update_fbc	,	F_37
vlv_compute_drain_latency	,	F_64
PLANEA_FLIPDONE_INT_EN	,	V_616
_MASKED_BIT_DISABLE	,	F_175
chipset_val	,	V_499
GT_FIFO_FREE_ENTRIES	,	V_681
GEN6_RC6p_THRESHOLD	,	V_399
DEIIR	,	V_362
"Disable CxSR\n"	,	L_85
RING_MAX_IDLE	,	F_129
WM_DBG_DISALLOW_SPRITE	,	V_595
intel_get_cxsr_latency	,	F_47
DDRMPLL1	,	V_134
ECOBUS	,	V_667
GEN7_FF_DS_SCHED_HW	,	V_577
timespec_sub	,	F_151
fifo	,	V_680
"failed to compute sprite wm for pipe %d\n"	,	L_59
WM3_LP_EN	,	V_294
gt	,	V_673
GEN6_RC_CTL_RC6pp_ENABLE	,	V_404
plane_wm	,	V_184
MEMCTL_FREQ_SHIFT	,	V_320
vidfreq	,	V_455
obj	,	V_19
diffms	,	V_488
" cursor %d\n"	,	L_48
"failed to compute sprite lp3 wm on pipe %d\n"	,	L_63
GEN6_RC_STATE	,	V_386
GEN6_RC_CTL_EI_MODE	,	F_131
ENOMEM	,	V_443
PEW	,	V_512
DSPFW_HPLL_CURSOR_SHIFT	,	V_180
crtc_hdisplay	,	V_299
PIPE_WM_LINETIME_MASK	,	V_298
RSX_STATUS_MASK	,	V_441
CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE	,	V_581
bits_per_pixel	,	V_164
mutex_is_locked	,	F_99
dev_priv	,	V_4
MEMMODECTL	,	V_323
cursorb_wm	,	V_225
lock	,	V_372
FBC_CTL_STRIDE_SHIFT	,	V_39
id	,	V_86
I965_ISC_CLOCK_GATE_DISABLE	,	V_631
DISP_FBC_WM_DIS	,	V_264
large	,	V_194
"stuck trying to change perf mode\n"	,	L_69
"cursor: %d\n"	,	L_55
MI_RESTORE_EXT_STATE_EN	,	V_450
"enabled fbc on plane %d\n"	,	L_4
haswell_update_linetime_wm	,	F_87
FBC_TAG	,	V_30
DPFC_FENCE_YOFF	,	V_55
fsb	,	V_141
MEMINT_CX_SUPR_EN	,	V_349
__gen6_gt_force_wake_mt_put	,	F_220
intel_fb	,	V_17
interval	,	V_13
cfb_y	,	V_87
"failed to enable ironlake power power savings\n"	,	L_81
ILK_READ_WM2_LATENCY	,	F_81
DEIER	,	V_360
"Self-refresh is enabled\n"	,	L_30
FBC_STATUS	,	V_9
MEMINT_EVAL_CHG	,	V_359
u16	,	T_3
GEN6_RP_MEDIA_TURBO	,	V_414
"(found ddr%s fsb freq %d, mem freq %d), "	,	L_88
"cursor watermark is too large(%d/%ld), disabling\n"	,	L_34
GEN6_PCODE_READY	,	V_422
ILK_LP0_CURSOR_LATENCY	,	V_270
drm_gem_object_unreference	,	F_106
line_count	,	V_188
pineview_cursor_wm	,	V_170
i8xx_fbc_enabled	,	F_10
"FIFO watermarks - A: %d, B: %d\n"	,	L_41
TR1	,	V_480
FORCEWAKE_ACK_TIMEOUT_MS	,	V_665
"self-refresh watermark: display plane %d "	,	L_38
renderctx	,	V_436
GEN6_BLITTER_FBC_NOTIFY	,	V_60
FBC_STAT_COMPRESSING	,	V_10
pxvidfreq	,	V_514
in_dbg_master	,	F_42
pineview_display_wm	,	V_165
gen6_enable_rps	,	F_127
FBC_FENCE_OFF	,	V_35
gen6_gt_force_wake_get	,	F_15
DPFC_CPU_FENCE_OFFSET	,	V_73
__work	,	V_77
i915_enable_fbc	,	V_98
GEN6_GT_THREAD_STATUS_CORE_MASK	,	V_660
gen6_disable_rps	,	F_124
tv_sec	,	V_490
GEN6_RCPBUNIT_CLOCK_GATE_DISABLE	,	V_562
"Setting FIFO watermarks - A: plane=%d, cursor=%d, B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n"	,	L_36
err_unpin	,	V_313
FORCEWAKE_VLV	,	V_683
u32	,	T_1
FORCEWAKE_ACK	,	V_664
GEN6_RP_STATE_CAP	,	V_388
MCPPCE_EN	,	V_329
GEN6_CSUNIT_CLOCK_GATE_DISABLE	,	V_559
line_size	,	V_192
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_570
i845_get_fifo_size	,	F_52
level	,	V_260
"off"	,	L_76
TSE	,	V_331
ironlake_disable_drps	,	F_118
WM1_LP_ILK	,	V_276
GEN6_RP_DOWN_THRESHOLD	,	V_409
num_pipe	,	V_289
"fbc disabled per module param\n"	,	L_10
entries	,	V_189
spin_lock_irqsave	,	F_215
g4x_check_srwm	,	F_61
GEN6_MBCTL	,	V_568
i915_powersave	,	V_91
fbc_ctl2	,	V_24
i965_cursor_wm_info	,	V_244
GFXEC	,	V_492
cursorb_prec	,	V_207
PWRCTXA	,	V_438
drm_framebuffer	,	V_14
tmp_crtc	,	V_90
GTFIFODBG	,	V_387
GEN6_RP_UP_THRESHOLD	,	V_408
i915_mch_dev	,	V_501
"2"	,	L_91
intel_watermark_params	,	V_152
mem	,	V_142
"Sandybridge: deep RC6 disabled\n"	,	L_71
"no output, disabling\n"	,	L_8
IS_G4X	,	F_202
pineview_disable_cxsr	,	F_49
schedule_delayed_work	,	F_34
GEN6_GT_THREAD_STATUS_CORE_MASK_HSW	,	V_659
request_list	,	V_503
DPFC_CHICKEN	,	V_49
sandybridge_compute_sprite_wm	,	F_90
"Haswell: only RC6 available\n"	,	L_70
ILK_FBCQ_DIS	,	V_548
"Using MT version of forcewake\n"	,	L_96
PXVFREQ_BASE	,	V_342
crestline_init_clock_gating	,	F_186
MI_RESTORE_INHIBIT	,	V_451
cpufreq_quick_get_max	,	F_133
"3"	,	L_90
container_of	,	F_24
u64	,	T_6
WM_DBG_DISALLOW_MAXFIFO	,	V_596
RCUPEI	,	V_332
GEN6_RCCUNIT_CLOCK_GATE_DISABLE	,	V_563
"Setting FIFO watermarks - A: %d\n"	,	L_46
GEN6_RP_ENABLE	,	V_417
"gpu busy, RCS change rejected\n"	,	L_67
MI_SUSPEND_FLUSH	,	V_445
intel_flush_display_plane	,	F_178
I915_TILING_X	,	V_113
WM2_LP_EN	,	V_283
MEMCTL_SFCAVM	,	V_321
GEN6_AGGRESSIVE_TURBO	,	V_367
I915_WRITE	,	F_3
CLKCFG_FSB_800	,	V_121
PIPEA_VBLANK_INT_EN	,	V_613
GEN6_RC6_THRESHOLD	,	V_398
ironlake_enable_fbc	,	F_18
"Timed out waiting for forcewake old ack to clear.\n"	,	L_93
intel_ring_begin	,	F_139
SVSMUNIT_CLOCK_GATE_DISABLE	,	V_538
MI_SET_CONTEXT	,	V_447
HAS_PCH_CPT	,	F_201
GEN6_MBC_SNPCR_MED	,	V_600
csipll	,	V_133
valleyview_wm_info	,	V_227
plane_dl	,	V_196
rc6_mask	,	V_383
"memory self refresh enabled\n"	,	L_44
cfb_fb	,	V_84
DDL_CURSORA_PRECISION_16	,	V_210
snpcr	,	V_597
i915_chipset_val	,	F_146
PIPEA_LINE_COMPARE_INT_EN	,	V_611
SNB_DISPLAY_MAX_SRWM	,	V_265
MEMIHYST	,	V_336
intel_ring_emit	,	F_140
GEN7_L3BANK2X_CLOCK_GATE_DISABLE	,	V_603
rgvswctl	,	V_314
i915_gfx_val	,	F_154
ILK_DPFC_CHICKEN	,	V_65
chipset_power	,	V_467
FW_BLC_SELF_FIFO_MASK	,	V_256
"MMIO read or write has been dropped %x\n"	,	L_95
GEN6_RP_IDLE_HYSTERSIS	,	V_412
count1	,	V_460
count2	,	V_461
DPFCRUNIT_CLOCK_GATE_DISABLE	,	V_533
count3	,	V_462
freq	,	V_456
"disabling active FBC for update\n"	,	L_18
cpt_init_clock_gating	,	F_193
max_ia_freq	,	V_431
min	,	F_63
INTEL_INFO	,	F_40
u8	,	T_5
g4x_enable_fbc	,	F_11
VF_UNIT_CLOCK_GATE_DISABLE	,	V_619
IS_VALLEYVIEW	,	F_170
ILK_DPARB_GATE	,	V_543
WM0_PIPE_PLANE_SHIFT	,	V_272
TSFS_INTR_MASK	,	V_481
drm_i915_private	,	V_3
uint32_t	,	T_4
ILK_DISPLAY_CHICKEN1	,	V_547
ILK_DISPLAY_CHICKEN2	,	V_542
IVB_CHICKEN3	,	V_580
ironlake_cursor_srwm_info	,	V_278
"FIFO watermarks For pipe A -"	,	L_53
i915_gpu_busy	,	F_158
GEN7_FF_TS_SCHED_HW	,	V_575
i915_pineview_get_mem_freq	,	F_43
DSPFW_PLANEB_SHIFT	,	V_232
WM_DBG	,	V_593
cursor_latency_ns	,	V_183
RENCLK_GATE_D2	,	V_618
intel_enable_fbc	,	F_31
DPFC_CTL_PLANEB	,	V_43
RENCLK_GATE_D1	,	V_617
"Enabling RC6 states: RC6 %s, RC6p %s, RC6pp %s\n"	,	L_74
loop	,	V_679
guard_size	,	V_160
cursor_sr	,	V_171
DPFC_SR_EN	,	V_46
i830_wm_info	,	V_259
GEN7_FF_VS_SCHED_HW	,	V_576
fifo_size	,	V_154
drm_display_mode	,	V_296
WM0_PIPE_SPRITE_MASK	,	V_303
CLKCFG	,	V_117
is_mobile	,	V_486
"timeout waiting for pcode mailbox to become idle\n"	,	L_77
GEN6_MBCTL_ENABLE_BOOT_FETCH	,	V_569
GEN7_RP_DOWN_IDLE_AVG	,	V_419
vd	,	V_484
OGW0	,	V_517
enable_fbc	,	V_82
OGW1	,	V_518
vm	,	V_485
GEN7_L3CNTLREG1	,	V_585
CL_UNIT_CLOCK_GATE_DISABLE	,	V_621
haswell_init_clock_gating	,	F_181
DEUC	,	V_628
GEN7_FF_SCHED_MASK	,	V_574
SV_CLOCK_GATE_DISABLE	,	V_641
wm	,	V_153
gt_fifo_count	,	V_677
ILK_DPFC_FENCE_YOFF	,	V_67
display_hpll_disable	,	V_175
DDL_CURSORA_PRECISION_32	,	V_209
pineview_display_hplloff_wm	,	V_174
__gen6_gt_wait_for_thread_c0	,	F_209
"SR latency is 0, disabling\n"	,	L_35
PINEVIEW_SELF_REFRESH_EN	,	V_146
single_enabled_crtc	,	F_56
cursora_wm	,	V_224
GEN6_READ_OC_PARAMS	,	V_425
"unsupported config, disabling FBC\n"	,	L_19
base	,	V_85
FW_BLC_SELF_EN	,	V_239
GEN7_UCGCTL4	,	V_602
ILK_ELPIN_409_SELECT	,	V_552
IS_IVYBRIDGE	,	F_93
DSPFW_SR_MASK	,	V_168
GT_FIFO_CPU_ERROR_MASK	,	V_675
state2	,	V_497
jiffies_to_msecs	,	F_115
state1	,	V_495
FBC_CTL_PLANEA	,	V_28
FBC_CTL_PLANEB	,	V_29
fbc_work	,	V_81
CLKCFG_FSB_400	,	V_123
DIV_ROUND_CLOSEST	,	F_134
valleyview_update_wm	,	F_66
val	,	V_284
"failed to compute sprite lp2 wm on pipe %d\n"	,	L_62
cxsr_latency_table	,	V_144
RCX_SW_EXIT	,	V_440
fstart	,	V_326
work	,	V_79
"FIFO watermarks For pipe C -"	,	L_58
TSC1	,	V_330
MEMCTL_CMD_SHIFT	,	V_319
DPFC_HT_MODIFY	,	V_50
PCH_3DCGDIS0	,	V_536
PCH_3DCGDIS1	,	V_539
INTEL_RC6p_ENABLE	,	V_377
FORCEWAKE_MT_ENABLE	,	V_685
fence_reg	,	V_41
DPFC_CTL_FENCE_EN	,	V_48
intel_init_emon	,	F_167
FBC_CTL_C3_IDLE	,	V_38
SNB_READ_WM2_LATENCY	,	F_85
GEN6_PCODE_DATA	,	V_423
ironlake_display_srwm_info	,	V_277
WM1_LP_FBC_SHIFT	,	V_281
RSTDBYCTL	,	V_439
ILK_LP0_PLANE_LATENCY	,	V_268
HSW_PWR_WELL_ENABLE	,	V_655
kfree	,	F_28
GEN6_MBC_SNPCR_MASK	,	V_599
I915_READ	,	F_2
D_STATE	,	V_634
DPFC_CTL_LIMIT_1X	,	V_47
PXW	,	V_516
gpu_freq	,	V_429
CLKCFG_MEM_533	,	V_125
gen	,	V_99
gen6_init_clock_gating	,	F_174
FBC_CTL_IDLE_IMM	,	V_32
force_wake_get	,	V_674
ironlake_display_wm_info	,	V_267
MEMCTL_CMD_CHFREQ	,	V_318
to_intel_framebuffer	,	F_7
cursor_dl	,	V_198
DPFC_RESERVED	,	V_63
trace_intel_gpu_freq_change	,	F_123
FBC_CONTROL	,	V_7
DSPFW_HPLL_SR_MASK	,	V_176
dpfc_ctl	,	V_45
IS_GM45	,	F_185
udelay	,	F_222
GEN6_RC1e_THRESHOLD	,	V_397
ECO_FLIP_DONE	,	V_640
MEMMODE_SWMODE_EN	,	V_352
mem_freq	,	V_126
corr	,	V_494
clock_in_khz	,	V_151
PIPE_WM_LINETIME	,	F_88
MEMCTL_CMD_STS	,	V_317
c_m	,	V_138
i915_read_mch_val	,	F_155
FBC_CTL_EN	,	V_8
IS_I945G	,	F_74
GEN6_RC6pp_WAKE_RATE_LIMIT	,	V_392
drm_i915_private_t	,	T_2
INSTPM_SELF_EN	,	V_255
cfb_size	,	V_25
gtfifodbg	,	V_384
irqflags	,	V_670
I915_READ_NOTRACE	,	F_211
ironlake_setup_rc6	,	F_137
"A"	,	L_25
plane_prec_mult	,	V_195
DDL_PLANEA_PRECISION_32	,	V_211
gen6_set_rps	,	F_120
IVB_VRHUNIT_CLK_GATE	,	V_579
g4x_fbc_enabled	,	F_13
TSFS	,	V_477
INTEL_RC6_ENABLE	,	V_376
DPFDUNIT_CLOCK_GATE_DISABLE	,	V_534
FORCEWAKE_MT_ACK	,	V_668
CSIPLL0	,	V_135
ILK_SRLT_MASK	,	V_657
blt_ecoskpd	,	V_58
intel_update_watermarks	,	F_94
tsfs	,	V_476
INSTPM	,	V_254
I965_RCZ_CLOCK_GATE_DISABLE	,	V_629
"B"	,	L_24
TRANS_CHICKEN2	,	F_194
max_delay	,	V_345
link	,	F_162
GEN6_BLITTER_ECOSKPD	,	V_59
symbol_get	,	F_163
FBC_CONTROL2	,	V_34
msecs_to_jiffies	,	F_35
HAS_FW_BLC	,	F_75
FORCEWAKE	,	V_666
cursora_prec	,	V_205
tv_nsec	,	V_491
i830_update_wm	,	F_76
WM2S_LP_IVB	,	V_306
CSIEC	,	V_470
DSPFW_CURSORA_MASK	,	V_234
RCDNEI	,	V_333
WM0_PIPE_PLANE_MASK	,	V_287
" plane %d, cursor: %d\n"	,	L_57
r_t	,	V_137
__i915_gfx_val	,	F_153
no_fbc_reason	,	V_94
DDL_PLANEA_PRECISION_16	,	V_212
FBC_NOT_TILED	,	V_115
GEN7_WA_L3_CHICKEN_MODE	,	V_588
fwater_lo	,	V_246
tsc_khz	,	V_433
GEN6_RC_IDLE_HYSTERSIS	,	V_394
"latency %d is 0, disabling wm%d+\n"	,	L_52
intel_ring_advance	,	F_141
DEW	,	V_513
_3D_CHICKEN3	,	V_564
_3D_CHICKEN2	,	V_553
DRM_MODE_FLAG_DBLSCAN	,	V_106
