{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525750358997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525750359005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 23:32:38 2018 " "Processing started: Mon May 07 23:32:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525750359005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750359005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_9 -c Lab_9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_9 -c Lab_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750359005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525750359961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525750359962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "CLK_DIV.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/CLK_DIV.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376532 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "CLK_DIV.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/CLK_DIV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "uart/uart_tx.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_tx.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376538 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uart/uart_tx.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_tx.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-rtl " "Found design unit 1: uart_top-rtl" {  } { { "uart/uart_top.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376542 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart/uart_top.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "uart/uart_rx.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_rx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376546 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "uart/uart_rx.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/uart/uart_rx.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "KEYBOARD.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/KEYBOARD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376551 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "KEYBOARD.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/KEYBOARD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file midi_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 midi_serial-a " "Found design unit 1: midi_serial-a" {  } { { "midi_serial.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/midi_serial.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376555 ""} { "Info" "ISGN_ENTITY_NAME" "1 midi_serial " "Found entity 1: midi_serial" {  } { { "midi_serial.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/midi_serial.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mapped.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_mapped.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_mapped-memory_mapped_IO " "Found design unit 1: memory_mapped-memory_mapped_IO" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376559 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_mapped " "Found entity 1: memory_mapped" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1port-SYN " "Found design unit 1: rom1port-SYN" {  } { { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376563 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1PORT " "Found entity 1: ROM1PORT" {  } { { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory_module-SYN " "Found design unit 1: data_memory_module-SYN" {  } { { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376568 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory_module " "Found entity 1: data_memory_module" {  } { { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextimm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextimm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtImm-arch " "Found design unit 1: signExtImm-arch" {  } { { "signExtImm.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/signExtImm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376572 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtImm " "Found entity 1: signExtImm" {  } { { "signExtImm.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/signExtImm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/register_file.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376576 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/register_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCReg-Behavior " "Found design unit 1: PCReg-Behavior" {  } { { "PCReg.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/PCReg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376581 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCReg " "Found entity 1: PCReg" {  } { { "PCReg.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/PCReg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_register_file-arch " "Found design unit 1: mips_register_file-arch" {  } { { "mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376585 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_register_file " "Found entity 1: mips_register_file" {  } { { "mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_control-Behavioral " "Found design unit 1: mips_control-Behavioral" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376589 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_control " "Found entity 1: mips_control" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_alu-arch " "Found design unit 1: mips_alu-arch" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376593 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_alu " "Found entity 1: mips_alu" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-behavior " "Found design unit 1: mips-behavior" {  } { { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376597 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filestuff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filestuff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filestuff-SYN " "Found design unit 1: filestuff-SYN" {  } { { "filestuff.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/filestuff.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376601 ""} { "Info" "ISGN_ENTITY_NAME" "1 filestuff " "Found entity 1: filestuff" {  } { { "filestuff.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/filestuff.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_file-Top_level " "Found design unit 1: Top_file-Top_level" {  } { { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376610 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_file " "Found entity 1: Top_file" {  } { { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750376610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_file " "Elaborating entity \"Top_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525750376818 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ready Top_file.vhd(21) " "VHDL Signal Declaration warning at Top_file.vhd(21): used implicit default value for signal \"ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525750376829 "|Top_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips_component " "Elaborating entity \"mips\" for hierarchy \"mips:mips_component\"" {  } { { "Top_file.vhd" "mips_component" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750376899 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "midi_data_out mips.vhd(9) " "VHDL Signal Declaration warning at mips.vhd(9): used implicit default value for signal \"midi_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525750376900 "|Top_file|mips:mips_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_Read mips.vhd(122) " "Verilog HDL or VHDL warning at mips.vhd(122): object \"MEM_Read\" assigned a value but never read" {  } { { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525750376902 "|Top_file|mips:mips_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OUT_Sig1 mips.vhd(131) " "Verilog HDL or VHDL warning at mips.vhd(131): object \"OUT_Sig1\" assigned a value but never read" {  } { { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525750376902 "|Top_file|mips:mips_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_IO_INPUT_1 mips.vhd(133) " "VHDL Signal Declaration warning at mips.vhd(133): used implicit default value for signal \"MEM_IO_INPUT_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525750376902 "|Top_file|mips:mips_component"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_IO_INPUT_2 mips.vhd(134) " "VHDL Signal Declaration warning at mips.vhd(134): used implicit default value for signal \"MEM_IO_INPUT_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525750376902 "|Top_file|mips:mips_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCReg mips:mips_component\|PCReg:PC " "Elaborating entity \"PCReg\" for hierarchy \"mips:mips_component\|PCReg:PC\"" {  } { { "mips.vhd" "PC" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750376984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_control mips:mips_component\|mips_control:CONTROL " "Elaborating entity \"mips_control\" for hierarchy \"mips:mips_component\|mips_control:CONTROL\"" {  } { { "mips.vhd" "CONTROL" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750376989 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUControl mips_control.vhd(20) " "VHDL Process Statement warning at mips_control.vhd(20): inferring latch(es) for signal or variable \"ALUControl\", which holds its previous value in one or more paths through the process" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525750376991 "|Top_file|mips:mips_component|mips_control:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] mips_control.vhd(20) " "Inferred latch for \"ALUControl\[0\]\" at mips_control.vhd(20)" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376991 "|Top_file|mips:mips_component|mips_control:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] mips_control.vhd(20) " "Inferred latch for \"ALUControl\[1\]\" at mips_control.vhd(20)" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376991 "|Top_file|mips:mips_component|mips_control:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] mips_control.vhd(20) " "Inferred latch for \"ALUControl\[2\]\" at mips_control.vhd(20)" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376991 "|Top_file|mips:mips_component|mips_control:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] mips_control.vhd(20) " "Inferred latch for \"ALUControl\[3\]\" at mips_control.vhd(20)" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips_control.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750376991 "|Top_file|mips:mips_component|mips_control:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_register_file mips:mips_component\|mips_register_file:REGFILE " "Elaborating entity \"mips_register_file\" for hierarchy \"mips:mips_component\|mips_register_file:REGFILE\"" {  } { { "mips.vhd" "REGFILE" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750376993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_alu mips:mips_component\|mips_alu:ALU " "Elaborating entity \"mips_alu\" for hierarchy \"mips:mips_component\|mips_alu:ALU\"" {  } { { "mips.vhd" "ALU" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_mapped mips:mips_component\|memory_mapped:MEMORY_MAPPED_IO " "Elaborating entity \"memory_mapped\" for hierarchy \"mips:mips_component\|memory_mapped:MEMORY_MAPPED_IO\"" {  } { { "mips.vhd" "MEMORY_MAPPED_IO" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377006 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "memory_mapped.vhd(22) " "VHDL Subtype or Type Declaration warning at memory_mapped.vhd(22): subtype or type has null range" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 22 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1525750377008 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "midi_send_out memory_mapped.vhd(17) " "VHDL Signal Declaration warning at memory_mapped.vhd(17): used implicit default value for signal \"midi_send_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525750377008 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "midi_output_data memory_mapped.vhd(37) " "VHDL Process Statement warning at memory_mapped.vhd(37): inferring latch(es) for signal or variable \"midi_output_data\", which holds its previous value in one or more paths through the process" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525750377008 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[8\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[8\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377008 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[9\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[9\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377008 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[10\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[10\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377008 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[11\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[11\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377008 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[12\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[12\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377008 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[13\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[13\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377008 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[14\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[14\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[15\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[15\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[16\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[16\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[17\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[17\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[18\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[18\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[19\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[19\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[20\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[20\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[21\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[21\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[22\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[22\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[23\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[23\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[24\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[24\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[25\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[25\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[26\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[26\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[27\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[27\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[28\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[28\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[29\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[29\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[30\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[30\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "midi_output_data\[31\] memory_mapped.vhd(37) " "Inferred latch for \"midi_output_data\[31\]\" at memory_mapped.vhd(37)" {  } { { "memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/memory_mapped.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377009 "|Top_file|mips:mips_component|memory_mapped:MEMORY_MAPPED_IO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtImm mips:mips_component\|signExtImm:EXTIMM " "Elaborating entity \"signExtImm\" for hierarchy \"mips:mips_component\|signExtImm:EXTIMM\"" {  } { { "mips.vhd" "EXTIMM" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_module mips:mips_component\|data_memory_module:DATAMEMM " "Elaborating entity \"data_memory_module\" for hierarchy \"mips:mips_component\|data_memory_module:DATAMEMM\"" {  } { { "mips.vhd" "DATAMEMM" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\"" {  } { { "data_memory_module.vhd" "altsyncram_component" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\"" {  } { { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component " "Instantiated megafunction \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377263 ""}  } { { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525750377263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2504.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2504 " "Found entity 1: altsyncram_2504" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750377358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2504 mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated " "Elaborating entity \"altsyncram_2504\" for hierarchy \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1PORT mips:mips_component\|ROM1PORT:PCREGDATA " "Elaborating entity \"ROM1PORT\" for hierarchy \"mips:mips_component\|ROM1PORT:PCREGDATA\"" {  } { { "mips.vhd" "PCREGDATA" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\"" {  } { { "ROM1PORT.vhd" "altsyncram_component" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\"" {  } { { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component " "Instantiated megafunction \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PCReg.mif " "Parameter \"init_file\" = \"PCReg.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525750377457 ""}  } { { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525750377457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1024 " "Found entity 1: altsyncram_1024" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525750377534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750377534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1024 mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated " "Elaborating entity \"altsyncram_1024\" for hierarchy \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midi_serial midi_serial:midi " "Elaborating entity \"midi_serial\" for hierarchy \"midi_serial:midi\"" {  } { { "Top_file.vhd" "midi" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:Clock_Div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:Clock_Div\"" {  } { { "Top_file.vhd" "Clock_Div" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750377567 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[0\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[1\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[2\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[3\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[4\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[5\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[6\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[7\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[8\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[9\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[10\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[11\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[12\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[13\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[14\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[15\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[16\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[17\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[18\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[19\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[20\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[21\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[22\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[23\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[24\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[25\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[26\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[27\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[28\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[29\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[31\] " "Synthesized away node \"mips:mips_component\|ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_1024.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/ROM1PORT.vhd" 59 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 157 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[0\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[1\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[2\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[3\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[4\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[5\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[6\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[7\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[8\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[9\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[10\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[11\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[12\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[13\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[14\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[15\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[16\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[17\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[18\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[19\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[20\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[21\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[22\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[23\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[24\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[25\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[26\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[27\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[28\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[29\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[30\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[31\] " "Synthesized away node \"mips:mips_component\|data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/db/altsyncram_2504.tdf" 718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/data_memory_module.vhd" 61 0 0 } } { "mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/mips.vhd" 155 0 0 } } { "Top_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Lab_9_Design_Project/Lab_9_New/Top_file.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525750377916 "|Top_file|mips:mips_component|data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1525750377916 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1525750377916 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525750378423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525750378637 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1063 " "1063 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525750378920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525750379339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525750379339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525750379543 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525750379543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525750379543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525750379543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "804 " "Peak virtual memory: 804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525750379633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 23:32:59 2018 " "Processing ended: Mon May 07 23:32:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525750379633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525750379633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525750379633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525750379633 ""}
