# $Revision: 1.1.6.1 $
Model {
  Name			  "mfilt_cicdecim"
  Version		  5.0
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ExecutionOrder	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Thu Jan 24 12:04:25 2002"
  Creator		  "pc"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "pc"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Nov 07 14:45:38 2002"
  ModelVersionFormat	  "1.%<AutoIncrement:49>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  RTWExpressionDepthLimit 5
  SimulationMode	  "normal"
  Solver		  "ode45"
  SolverMode		  "Auto"
  StartTime		  "0.0"
  StopTime		  "10.0"
  MaxOrder		  5
  MaxStep		  "auto"
  MinStep		  "auto"
  MaxNumMinSteps	  "-1"
  InitialStep		  "auto"
  FixedStep		  "auto"
  RelTol		  "1e-3"
  AbsTol		  "auto"
  OutputOption		  "RefineOutputTimes"
  OutputTimes		  "[]"
  Refine		  "1"
  LoadExternalInput	  off
  ExternalInput		  "[t, u]"
  LoadInitialState	  off
  InitialState		  "xInitial"
  SaveTime		  on
  TimeSaveName		  "tout"
  SaveState		  off
  StateSaveName		  "xout"
  SaveOutput		  on
  OutputSaveName	  "yout"
  SaveFinalState	  off
  FinalStateName	  "xFinal"
  SaveFormat		  "Array"
  Decimation		  "1"
  LimitDataPoints	  on
  MaxDataPoints		  "1000"
  SignalLoggingName	  "sigsOut"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  RTWInlineParameters	  off
  BlockReductionOpt	  on
  BooleanDataType	  off
  ConditionallyExecuteInputs on
  ParameterPooling	  on
  OptimizeBlockIOStorage  on
  ZeroCross		  on
  AssertionControl	  "UseLocalSettings"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWSystemTargetFile	  "grt.tlc"
  RTWTemplateMakefile	  "grt_default_tmf"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      PortDimensions	      "-1"
      SampleTime	      "-1"
      ShowAdditionalParam     off
      LatchInput	      off
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      ShowAdditionalParam     off
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "mfilt_cicdecim"
    Location		    [23, 142, 1045, 340]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Inport
      Name		      "Integer input \nsignal"
      Position		      [20, 78, 50, 92]
    }
    Block {
      BlockType		      Reference
      Name		      "Downsample"
      Ports		      [1, 1]
      Position		      [510, 68, 545, 102]
      ShowName		      off
      SourceBlock	      "dspsigops/Downsample"
      SourceType	      "Downsample"
      N			      "R"
      phase		      "0"
      ic		      "0"
      smode		      "Allow multirate"
      fmode		      "Maintain input frame size"
    }
    Block {
      BlockType		      Fcn
      Name		      "Fcn1"
      Position		      [435, 69, 480, 101]
      NamePlacement	      "alternate"
      ShowName		      off
      Expr		      "rm LSBs"
    }
    Block {
      BlockType		      Fcn
      Name		      "Fcn2"
      Position		      [225, 69, 270, 101]
      NamePlacement	      "alternate"
      ShowName		      off
      Expr		      "rm LSBs"
    }
    Block {
      BlockType		      Fcn
      Name		      "Fcn3"
      Position		      [685, 69, 730, 101]
      NamePlacement	      "alternate"
      ShowName		      off
      Expr		      "rm LSBs"
    }
    Block {
      BlockType		      Fcn
      Name		      "Fcn4"
      Position		      [875, 69, 920, 101]
      NamePlacement	      "alternate"
      ShowName		      off
      Expr		      "rm LSBs"
    }
    Block {
      BlockType		      Reference
      Name		      "Integer Delay1"
      Ports		      [1, 1]
      Position		      [750, 110, 800, 145]
      Orientation	      "down"
      NamePlacement	      "alternate"
      ShowName		      off
      SourceBlock	      "dspobslib/Integer Delay"
      SourceType	      "Integer Delay"
      delay		      "M"
      ic		      "0"
      reset_popup	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Integer Delay2"
      Ports		      [1, 1]
      Position		      [140, 65, 190, 105]
      ShowName		      off
      SourceBlock	      "dspobslib/Integer Delay"
      SourceType	      "Integer Delay"
      delay		      "1"
      ic		      "0"
      reset_popup	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Integer Delay4"
      Ports		      [1, 1]
      Position		      [565, 110, 615, 145]
      Orientation	      "down"
      NamePlacement	      "alternate"
      ShowName		      off
      SourceBlock	      "dspobslib/Integer Delay"
      SourceType	      "Integer Delay"
      delay		      "M"
      ic		      "0"
      reset_popup	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Integer Delay6"
      Ports		      [1, 1]
      Position		      [355, 65, 405, 105]
      ShowName		      off
      SourceBlock	      "dspobslib/Integer Delay"
      SourceType	      "Integer Delay"
      delay		      "1"
      ic		      "0"
      reset_popup	      "None"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum"
      Ports		      [2, 1]
      Position		      [625, 65, 665, 105]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|+-"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum1"
      Ports		      [2, 1]
      Position		      [810, 65, 850, 105]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|+-"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum2"
      Ports		      [2, 1]
      Position		      [80, 65, 120, 105]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|++"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum3"
      Ports		      [2, 1]
      Position		      [295, 65, 335, 105]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|++"
    }
    Block {
      BlockType		      Outport
      Name		      "Integer output \nsignal"
      Position		      [950, 78, 980, 92]
    }
    Line {
      SrcBlock		      "Integer Delay4"
      SrcPort		      1
      Points		      [0, 15; 55, 0]
      DstBlock		      "Sum"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sum"
      SrcPort		      1
      DstBlock		      "Fcn3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Downsample"
      SrcPort		      1
      Points		      [0, 0; 40, 0]
      Branch {
	DstBlock		"Sum"
	DstPort			1
      }
      Branch {
	DstBlock		"Integer Delay4"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Sum2"
      SrcPort		      1
      DstBlock		      "Integer Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Integer Delay2"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Fcn2"
	DstPort			1
      }
      Branch {
	Points			[0, 55; -100, 0]
	DstBlock		"Sum2"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Fcn1"
      SrcPort		      1
      DstBlock		      "Downsample"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Fcn2"
      SrcPort		      1
      DstBlock		      "Sum3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Integer Delay1"
      SrcPort		      1
      Points		      [0, 15; 55, 0]
      DstBlock		      "Sum1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sum1"
      SrcPort		      1
      DstBlock		      "Fcn4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Fcn3"
      SrcPort		      1
      Points		      [0, 0; 40, 0]
      Branch {
	DstBlock		"Sum1"
	DstPort			1
      }
      Branch {
	DstBlock		"Integer Delay1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Sum3"
      SrcPort		      1
      DstBlock		      "Integer Delay6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Integer Delay6"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Fcn1"
	DstPort			1
      }
      Branch {
	Points			[0, 55; -100, 0]
	DstBlock		"Sum3"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Integer input \nsignal"
      SrcPort		      1
      DstBlock		      "Sum2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Fcn4"
      SrcPort		      1
      DstBlock		      "Integer output \nsignal"
      DstPort		      1
    }
    Annotation {
      Name		      "Integrator Section"
      Position		      [234, 44]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Comb Section"
      Position		      [772, 48]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "BPS(1)"
      Position		      [125, 176]
    }
    Annotation {
      Name		      "BPS(2)"
      Position		      [345, 176]
    }
    Annotation {
      Name		      "BPS(3)"
      Position		      [590, 186]
    }
    Annotation {
      Name		      "BPS(4)"
      Position		      [785, 186]
    }
  }
}
