
riktig_bil.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  000008d4  00000968  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008d4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000009d  00800124  00800124  0000098c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000098c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000009bc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000258  00000000  00000000  000009fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003ef4  00000000  00000000  00000c54  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001195  00000000  00000000  00004b48  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001aa3  00000000  00000000  00005cdd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004b8  00000000  00000000  00007780  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008ef  00000000  00000000  00007c38  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002824  00000000  00000000  00008527  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c8  00000000  00000000  0000ad4b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 a2 01 	jmp	0x344	; 0x344 <__vector_1>
   8:	0c 94 ac 01 	jmp	0x358	; 0x358 <__vector_2>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 b6 01 	jmp	0x36c	; 0x36c <__vector_7>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 c0 01 	jmp	0x380	; 0x380 <__vector_18>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e4 ed       	ldi	r30, 0xD4	; 212
  7c:	f8 e0       	ldi	r31, 0x08	; 8
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a4 32       	cpi	r26, 0x24	; 36
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a4 e2       	ldi	r26, 0x24	; 36
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a1 3c       	cpi	r26, 0xC1	; 193
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 be 00 	call	0x17c	; 0x17c <main>
  9e:	0c 94 68 04 	jmp	0x8d0	; 0x8d0 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <portextender_read>:

char portextender;
char portextender2;

char portextender_read()
{
  a6:	cf 93       	push	r28
	i2c_start_wait(0x70 + I2C_READ);
  a8:	81 e7       	ldi	r24, 0x71	; 113
  aa:	0e 94 73 00 	call	0xe6	; 0xe6 <i2c_start_wait>
	char data = i2c_readNak();
  ae:	0e 94 b4 00 	call	0x168	; 0x168 <i2c_readNak>
  b2:	c8 2f       	mov	r28, r24
	i2c_stop();
  b4:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_stop>
	return data;
}
  b8:	8c 2f       	mov	r24, r28
  ba:	cf 91       	pop	r28
  bc:	08 95       	ret

000000be <portextender_write>:

void portextender_write(char data)
{
  be:	cf 93       	push	r28
  c0:	c8 2f       	mov	r28, r24
	i2c_start_wait(0x70 + I2C_WRITE);
  c2:	80 e7       	ldi	r24, 0x70	; 112
  c4:	0e 94 73 00 	call	0xe6	; 0xe6 <i2c_start_wait>
	portextender = data;
  c8:	c0 93 26 01 	sts	0x0126, r28	; 0x800126 <portextender>
	i2c_write(data);
  cc:	8c 2f       	mov	r24, r28
  ce:	0e 94 a2 00 	call	0x144	; 0x144 <i2c_write>
	i2c_stop();
  d2:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_stop>
}
  d6:	cf 91       	pop	r28
  d8:	08 95       	ret

000000da <i2c_init>:
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
	while(!(TWCR & (1<<TWINT)));    

    return TWDR;

}/* i2c_readAck */
  da:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
  de:	80 e2       	ldi	r24, 0x20	; 32
  e0:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
  e4:	08 95       	ret

000000e6 <i2c_start_wait>:
  e6:	94 ea       	ldi	r25, 0xA4	; 164
  e8:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
  ec:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
  f0:	99 23       	and	r25, r25
  f2:	e4 f7       	brge	.-8      	; 0xec <i2c_start_wait+0x6>
  f4:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
  f8:	98 7f       	andi	r25, 0xF8	; 248
  fa:	98 30       	cpi	r25, 0x08	; 8
  fc:	11 f0       	breq	.+4      	; 0x102 <i2c_start_wait+0x1c>
  fe:	90 31       	cpi	r25, 0x10	; 16
 100:	91 f7       	brne	.-28     	; 0xe6 <i2c_start_wait>
 102:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
 106:	94 e8       	ldi	r25, 0x84	; 132
 108:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 10c:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 110:	99 23       	and	r25, r25
 112:	e4 f7       	brge	.-8      	; 0x10c <i2c_start_wait+0x26>
 114:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 118:	98 7f       	andi	r25, 0xF8	; 248
 11a:	90 32       	cpi	r25, 0x20	; 32
 11c:	11 f0       	breq	.+4      	; 0x122 <i2c_start_wait+0x3c>
 11e:	98 35       	cpi	r25, 0x58	; 88
 120:	41 f4       	brne	.+16     	; 0x132 <i2c_start_wait+0x4c>
 122:	94 e9       	ldi	r25, 0x94	; 148
 124:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 128:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 12c:	94 fd       	sbrc	r25, 4
 12e:	fc cf       	rjmp	.-8      	; 0x128 <i2c_start_wait+0x42>
 130:	da cf       	rjmp	.-76     	; 0xe6 <i2c_start_wait>
 132:	08 95       	ret

00000134 <i2c_stop>:
 134:	84 e9       	ldi	r24, 0x94	; 148
 136:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 13a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 13e:	84 fd       	sbrc	r24, 4
 140:	fc cf       	rjmp	.-8      	; 0x13a <i2c_stop+0x6>
 142:	08 95       	ret

00000144 <i2c_write>:
 144:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
 148:	84 e8       	ldi	r24, 0x84	; 132
 14a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 14e:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 152:	88 23       	and	r24, r24
 154:	e4 f7       	brge	.-8      	; 0x14e <i2c_write+0xa>
 156:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 15a:	88 7f       	andi	r24, 0xF8	; 248
 15c:	88 32       	cpi	r24, 0x28	; 40
 15e:	11 f0       	breq	.+4      	; 0x164 <i2c_write+0x20>
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	08 95       	ret
 164:	80 e0       	ldi	r24, 0x00	; 0
 166:	08 95       	ret

00000168 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
 168:	84 e8       	ldi	r24, 0x84	; 132
 16a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while(!(TWCR & (1<<TWINT)));
 16e:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 172:	88 23       	and	r24, r24
 174:	e4 f7       	brge	.-8      	; 0x16e <i2c_readNak+0x6>
	
    return TWDR;
 176:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>

}/* i2c_readNak */
 17a:	08 95       	ret

0000017c <main>:
void timer_init()
{
	OCR2A = 100;
	TCCR2A |= (1<<WGM21);
	TCCR2B |= (1<<CS21);
	TIMSK2 |= (1<<OCIE2A);
 17c:	cf 93       	push	r28
 17e:	df 93       	push	r29
 180:	cd b7       	in	r28, 0x3d	; 61
 182:	de b7       	in	r29, 0x3e	; 62
 184:	61 97       	sbiw	r28, 0x11	; 17
 186:	0f b6       	in	r0, 0x3f	; 63
 188:	f8 94       	cli
 18a:	de bf       	out	0x3e, r29	; 62
 18c:	0f be       	out	0x3f, r0	; 63
 18e:	cd bf       	out	0x3d, r28	; 61
 190:	80 e0       	ldi	r24, 0x00	; 0
 192:	91 e0       	ldi	r25, 0x01	; 1
 194:	90 93 be 01 	sts	0x01BE, r25	; 0x8001be <__iob+0x3>
 198:	80 93 bd 01 	sts	0x01BD, r24	; 0x8001bd <__iob+0x2>
 19c:	0e 94 20 03 	call	0x640	; 0x640 <display_port_init>
 1a0:	0e 94 cb 03 	call	0x796	; 0x796 <spi_master_init>
 1a4:	8f e3       	ldi	r24, 0x3F	; 63
 1a6:	9f e1       	ldi	r25, 0x1F	; 31
 1a8:	01 97       	sbiw	r24, 0x01	; 1
 1aa:	f1 f7       	brne	.-4      	; 0x1a8 <main+0x2c>
 1ac:	00 c0       	rjmp	.+0      	; 0x1ae <main+0x32>
 1ae:	00 00       	nop
 1b0:	0e 94 2a 03 	call	0x654	; 0x654 <display_init>
 1b4:	0e 94 fc 03 	call	0x7f8	; 0x7f8 <uart_init>
 1b8:	0e 94 f4 03 	call	0x7e8	; 0x7e8 <uart_flush>
 1bc:	0e 94 ac 02 	call	0x558	; 0x558 <motors_init>
 1c0:	0e 94 14 03 	call	0x628	; 0x628 <piezo_init>
 1c4:	0e 94 6d 00 	call	0xda	; 0xda <i2c_init>
 1c8:	8f ef       	ldi	r24, 0xFF	; 255
 1ca:	0e 94 5f 00 	call	0xbe	; 0xbe <portextender_write>
 1ce:	88 b1       	in	r24, 0x08	; 8
 1d0:	81 60       	ori	r24, 0x01	; 1
 1d2:	88 b9       	out	0x08, r24	; 8
 1d4:	87 b1       	in	r24, 0x07	; 7
 1d6:	81 60       	ori	r24, 0x01	; 1
 1d8:	87 b9       	out	0x07, r24	; 7
 1da:	80 e0       	ldi	r24, 0x00	; 0
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	2c c0       	rjmp	.+88     	; 0x238 <main+0xbc>
 1e0:	fc 01       	movw	r30, r24
 1e2:	ee 0f       	add	r30, r30
 1e4:	ff 1f       	adc	r31, r31
 1e6:	e8 0f       	add	r30, r24
 1e8:	f9 1f       	adc	r31, r25
 1ea:	e8 5a       	subi	r30, 0xA8	; 168
 1ec:	fe 4f       	sbci	r31, 0xFE	; 254
 1ee:	11 82       	std	Z+1, r1	; 0x01
 1f0:	9c 01       	movw	r18, r24
 1f2:	21 70       	andi	r18, 0x01	; 1
 1f4:	30 78       	andi	r19, 0x80	; 128
 1f6:	33 23       	and	r19, r19
 1f8:	34 f4       	brge	.+12     	; 0x206 <main+0x8a>
 1fa:	21 50       	subi	r18, 0x01	; 1
 1fc:	31 09       	sbc	r19, r1
 1fe:	2e 6f       	ori	r18, 0xFE	; 254
 200:	3f 6f       	ori	r19, 0xFF	; 255
 202:	2f 5f       	subi	r18, 0xFF	; 255
 204:	3f 4f       	sbci	r19, 0xFF	; 255
 206:	21 30       	cpi	r18, 0x01	; 1
 208:	31 05       	cpc	r19, r1
 20a:	59 f4       	brne	.+22     	; 0x222 <main+0xa6>
 20c:	fc 01       	movw	r30, r24
 20e:	ee 0f       	add	r30, r30
 210:	ff 1f       	adc	r31, r31
 212:	e8 0f       	add	r30, r24
 214:	f9 1f       	adc	r31, r25
 216:	e8 5a       	subi	r30, 0xA8	; 168
 218:	fe 4f       	sbci	r31, 0xFE	; 254
 21a:	2f ef       	ldi	r18, 0xFF	; 255
 21c:	22 83       	std	Z+2, r18	; 0x02
 21e:	10 82       	st	Z, r1
 220:	0a c0       	rjmp	.+20     	; 0x236 <main+0xba>
 222:	fc 01       	movw	r30, r24
 224:	ee 0f       	add	r30, r30
 226:	ff 1f       	adc	r31, r31
 228:	e8 0f       	add	r30, r24
 22a:	f9 1f       	adc	r31, r25
 22c:	e8 5a       	subi	r30, 0xA8	; 168
 22e:	fe 4f       	sbci	r31, 0xFE	; 254
 230:	12 82       	std	Z+2, r1	; 0x02
 232:	2f ef       	ldi	r18, 0xFF	; 255
 234:	20 83       	st	Z, r18
 236:	01 96       	adiw	r24, 0x01	; 1
 238:	83 31       	cpi	r24, 0x13	; 19
 23a:	91 05       	cpc	r25, r1
 23c:	8c f2       	brlt	.-94     	; 0x1e0 <main+0x64>
 23e:	63 e1       	ldi	r22, 0x13	; 19
 240:	70 e0       	ldi	r23, 0x00	; 0
 242:	88 e5       	ldi	r24, 0x58	; 88
 244:	91 e0       	ldi	r25, 0x01	; 1
 246:	0e 94 07 04 	call	0x80e	; 0x80e <ws2812_setleds>
 24a:	78 94       	sei
 24c:	85 e0       	ldi	r24, 0x05	; 5
 24e:	ee e0       	ldi	r30, 0x0E	; 14
 250:	f1 e0       	ldi	r31, 0x01	; 1
 252:	de 01       	movw	r26, r28
 254:	11 96       	adiw	r26, 0x01	; 1
 256:	01 90       	ld	r0, Z+
 258:	0d 92       	st	X+, r0
 25a:	8a 95       	dec	r24
 25c:	e1 f7       	brne	.-8      	; 0x256 <main+0xda>
 25e:	fe 01       	movw	r30, r28
 260:	36 96       	adiw	r30, 0x06	; 6
 262:	8c e0       	ldi	r24, 0x0C	; 12
 264:	df 01       	movw	r26, r30
 266:	1d 92       	st	X+, r1
 268:	8a 95       	dec	r24
 26a:	e9 f7       	brne	.-6      	; 0x266 <main+0xea>
 26c:	0e 94 53 00 	call	0xa6	; 0xa6 <portextender_read>
 270:	18 2f       	mov	r17, r24
 272:	4a e0       	ldi	r20, 0x0A	; 10
 274:	be 01       	movw	r22, r28
 276:	6b 5f       	subi	r22, 0xFB	; 251
 278:	7f 4f       	sbci	r23, 0xFF	; 255
 27a:	84 e1       	ldi	r24, 0x14	; 20
 27c:	90 e0       	ldi	r25, 0x00	; 0
 27e:	0e 94 33 04 	call	0x866	; 0x866 <__itoa_ncheck>
 282:	fe 01       	movw	r30, r28
 284:	31 96       	adiw	r30, 0x01	; 1
 286:	7f 01       	movw	r14, r30
 288:	01 90       	ld	r0, Z+
 28a:	00 20       	and	r0, r0
 28c:	e9 f7       	brne	.-6      	; 0x288 <main+0x10c>
 28e:	31 97       	sbiw	r30, 0x01	; 1
 290:	ee 19       	sub	r30, r14
 292:	ff 09       	sbc	r31, r15
 294:	d7 01       	movw	r26, r14
 296:	ae 0f       	add	r26, r30
 298:	b1 1d       	adc	r27, r1
 29a:	00 e2       	ldi	r16, 0x20	; 32
 29c:	0c 93       	st	X, r16
 29e:	ef 5f       	subi	r30, 0xFF	; 255
 2a0:	b7 01       	movw	r22, r14
 2a2:	6e 0f       	add	r22, r30
 2a4:	71 1d       	adc	r23, r1
 2a6:	db 01       	movw	r26, r22
 2a8:	1c 92       	st	X, r1
 2aa:	4a e0       	ldi	r20, 0x0A	; 10
 2ac:	84 e1       	ldi	r24, 0x14	; 20
 2ae:	90 e0       	ldi	r25, 0x00	; 0
 2b0:	0e 94 33 04 	call	0x866	; 0x866 <__itoa_ncheck>
 2b4:	f7 01       	movw	r30, r14
 2b6:	01 90       	ld	r0, Z+
 2b8:	00 20       	and	r0, r0
 2ba:	e9 f7       	brne	.-6      	; 0x2b6 <main+0x13a>
 2bc:	31 97       	sbiw	r30, 0x01	; 1
 2be:	ee 19       	sub	r30, r14
 2c0:	ff 09       	sbc	r31, r15
 2c2:	d7 01       	movw	r26, r14
 2c4:	ae 0f       	add	r26, r30
 2c6:	b1 1d       	adc	r27, r1
 2c8:	0c 93       	st	X, r16
 2ca:	ef 5f       	subi	r30, 0xFF	; 255
 2cc:	d7 01       	movw	r26, r14
 2ce:	ae 0f       	add	r26, r30
 2d0:	b1 1d       	adc	r27, r1
 2d2:	1c 92       	st	X, r1
 2d4:	22 e0       	ldi	r18, 0x02	; 2
 2d6:	1e c0       	rjmp	.+60     	; 0x314 <main+0x198>
 2d8:	31 e0       	ldi	r19, 0x01	; 1
 2da:	3e 0f       	add	r19, r30
 2dc:	f0 e0       	ldi	r31, 0x00	; 0
 2de:	81 e0       	ldi	r24, 0x01	; 1
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	02 2e       	mov	r0, r18
 2e4:	02 c0       	rjmp	.+4      	; 0x2ea <main+0x16e>
 2e6:	88 0f       	add	r24, r24
 2e8:	99 1f       	adc	r25, r25
 2ea:	0a 94       	dec	r0
 2ec:	e2 f7       	brpl	.-8      	; 0x2e6 <main+0x16a>
 2ee:	41 2f       	mov	r20, r17
 2f0:	50 e0       	ldi	r21, 0x00	; 0
 2f2:	84 23       	and	r24, r20
 2f4:	95 23       	and	r25, r21
 2f6:	18 16       	cp	r1, r24
 2f8:	19 06       	cpc	r1, r25
 2fa:	14 f4       	brge	.+4      	; 0x300 <main+0x184>
 2fc:	81 e3       	ldi	r24, 0x31	; 49
 2fe:	01 c0       	rjmp	.+2      	; 0x302 <main+0x186>
 300:	80 e3       	ldi	r24, 0x30	; 48
 302:	41 e0       	ldi	r20, 0x01	; 1
 304:	50 e0       	ldi	r21, 0x00	; 0
 306:	4c 0f       	add	r20, r28
 308:	5d 1f       	adc	r21, r29
 30a:	e4 0f       	add	r30, r20
 30c:	f5 1f       	adc	r31, r21
 30e:	80 83       	st	Z, r24
 310:	2f 5f       	subi	r18, 0xFF	; 255
 312:	e3 2f       	mov	r30, r19
 314:	26 30       	cpi	r18, 0x06	; 6
 316:	00 f3       	brcs	.-64     	; 0x2d8 <main+0x15c>
 318:	81 e0       	ldi	r24, 0x01	; 1
 31a:	90 e0       	ldi	r25, 0x00	; 0
 31c:	8c 0f       	add	r24, r28
 31e:	9d 1f       	adc	r25, r29
 320:	8e 0f       	add	r24, r30
 322:	91 1d       	adc	r25, r1
 324:	fc 01       	movw	r30, r24
 326:	10 82       	st	Z, r1
 328:	ce 01       	movw	r24, r28
 32a:	01 96       	adiw	r24, 0x01	; 1
 32c:	0e 94 dd 03 	call	0x7ba	; 0x7ba <uart_send_line>
 330:	9f ef       	ldi	r25, 0xFF	; 255
 332:	a9 e6       	ldi	r26, 0x69	; 105
 334:	b8 e1       	ldi	r27, 0x18	; 24
 336:	91 50       	subi	r25, 0x01	; 1
 338:	a0 40       	sbci	r26, 0x00	; 0
 33a:	b0 40       	sbci	r27, 0x00	; 0
 33c:	e1 f7       	brne	.-8      	; 0x336 <main+0x1ba>
 33e:	00 c0       	rjmp	.+0      	; 0x340 <main+0x1c4>
 340:	00 00       	nop
 342:	94 cf       	rjmp	.-216    	; 0x26c <main+0xf0>

00000344 <__vector_1>:
}

ISR(INT0_vect)
{
 344:	1f 92       	push	r1
 346:	0f 92       	push	r0
 348:	0f b6       	in	r0, 0x3f	; 63
 34a:	0f 92       	push	r0
 34c:	11 24       	eor	r1, r1
	
}
 34e:	0f 90       	pop	r0
 350:	0f be       	out	0x3f, r0	; 63
 352:	0f 90       	pop	r0
 354:	1f 90       	pop	r1
 356:	18 95       	reti

00000358 <__vector_2>:

ISR(INT1_vect)
{
 358:	1f 92       	push	r1
 35a:	0f 92       	push	r0
 35c:	0f b6       	in	r0, 0x3f	; 63
 35e:	0f 92       	push	r0
 360:	11 24       	eor	r1, r1
	
}
 362:	0f 90       	pop	r0
 364:	0f be       	out	0x3f, r0	; 63
 366:	0f 90       	pop	r0
 368:	1f 90       	pop	r1
 36a:	18 95       	reti

0000036c <__vector_7>:

ISR(TIMER2_COMPA_vect)
{
 36c:	1f 92       	push	r1
 36e:	0f 92       	push	r0
 370:	0f b6       	in	r0, 0x3f	; 63
 372:	0f 92       	push	r0
 374:	11 24       	eor	r1, r1
}
 376:	0f 90       	pop	r0
 378:	0f be       	out	0x3f, r0	; 63
 37a:	0f 90       	pop	r0
 37c:	1f 90       	pop	r1
 37e:	18 95       	reti

00000380 <__vector_18>:

ISR(USART_RX_vect){
 380:	1f 92       	push	r1
 382:	0f 92       	push	r0
 384:	0f b6       	in	r0, 0x3f	; 63
 386:	0f 92       	push	r0
 388:	11 24       	eor	r1, r1
 38a:	2f 93       	push	r18
 38c:	3f 93       	push	r19
 38e:	4f 93       	push	r20
 390:	5f 93       	push	r21
 392:	6f 93       	push	r22
 394:	7f 93       	push	r23
 396:	8f 93       	push	r24
 398:	9f 93       	push	r25
 39a:	af 93       	push	r26
 39c:	bf 93       	push	r27
 39e:	cf 93       	push	r28
 3a0:	df 93       	push	r29
 3a2:	ef 93       	push	r30
 3a4:	ff 93       	push	r31
	line_buffer[line_ind] = UDR0;
 3a6:	e0 91 24 01 	lds	r30, 0x0124	; 0x800124 <__data_end>
 3aa:	f0 e0       	ldi	r31, 0x00	; 0
 3ac:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 3b0:	ee 56       	subi	r30, 0x6E	; 110
 3b2:	fe 4f       	sbci	r31, 0xFE	; 254
 3b4:	80 83       	st	Z, r24
	if(line_buffer[line_ind] == '\n'){
 3b6:	e0 91 24 01 	lds	r30, 0x0124	; 0x800124 <__data_end>
 3ba:	f0 e0       	ldi	r31, 0x00	; 0
 3bc:	ee 56       	subi	r30, 0x6E	; 110
 3be:	fe 4f       	sbci	r31, 0xFE	; 254
 3c0:	80 81       	ld	r24, Z
 3c2:	8a 30       	cpi	r24, 0x0A	; 10
 3c4:	09 f0       	breq	.+2      	; 0x3c8 <__vector_18+0x48>
 3c6:	b0 c0       	rjmp	.+352    	; 0x528 <__EEPROM_REGION_LENGTH__+0x128>
		line_buffer[line_ind] = '\0';
 3c8:	e0 91 24 01 	lds	r30, 0x0124	; 0x800124 <__data_end>
 3cc:	f0 e0       	ldi	r31, 0x00	; 0
 3ce:	ee 56       	subi	r30, 0x6E	; 110
 3d0:	fe 4f       	sbci	r31, 0xFE	; 254
 3d2:	10 82       	st	Z, r1
		//Do something
		
		if(line_buffer[2] == '0')
 3d4:	80 91 94 01 	lds	r24, 0x0194	; 0x800194 <line_buffer+0x2>
 3d8:	80 33       	cpi	r24, 0x30	; 48
 3da:	09 f4       	brne	.+2      	; 0x3de <__vector_18+0x5e>
 3dc:	a2 c0       	rjmp	.+324    	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
		{
			//Hearbeat
		}
		else if(line_buffer[2] == '1')
 3de:	80 91 94 01 	lds	r24, 0x0194	; 0x800194 <line_buffer+0x2>
 3e2:	81 33       	cpi	r24, 0x31	; 49
 3e4:	e9 f4       	brne	.+58     	; 0x420 <__EEPROM_REGION_LENGTH__+0x20>
		{
			//Textmeddelande
			display_position_cursor(32);
 3e6:	80 e2       	ldi	r24, 0x20	; 32
 3e8:	90 e0       	ldi	r25, 0x00	; 0
 3ea:	0e 94 9c 03 	call	0x738	; 0x738 <display_position_cursor>
			int i = 3;
 3ee:	c3 e0       	ldi	r28, 0x03	; 3
 3f0:	d0 e0       	ldi	r29, 0x00	; 0
			while(line_buffer[i] != '\0')
 3f2:	07 c0       	rjmp	.+14     	; 0x402 <__EEPROM_REGION_LENGTH__+0x2>
			{
				display_char(line_buffer[i]);
 3f4:	fe 01       	movw	r30, r28
 3f6:	ee 56       	subi	r30, 0x6E	; 110
 3f8:	fe 4f       	sbci	r31, 0xFE	; 254
 3fa:	80 81       	ld	r24, Z
 3fc:	0e 94 8a 03 	call	0x714	; 0x714 <display_char>
				i++;
 400:	21 96       	adiw	r28, 0x01	; 1
		else if(line_buffer[2] == '1')
		{
			//Textmeddelande
			display_position_cursor(32);
			int i = 3;
			while(line_buffer[i] != '\0')
 402:	fe 01       	movw	r30, r28
 404:	ee 56       	subi	r30, 0x6E	; 110
 406:	fe 4f       	sbci	r31, 0xFE	; 254
 408:	80 81       	ld	r24, Z
 40a:	81 11       	cpse	r24, r1
 40c:	f3 cf       	rjmp	.-26     	; 0x3f4 <__vector_18+0x74>
 40e:	04 c0       	rjmp	.+8      	; 0x418 <__EEPROM_REGION_LENGTH__+0x18>
				display_char(line_buffer[i]);
				i++;
			}
			for (;i < 15; i++)
			{
				display_char(' ');
 410:	80 e2       	ldi	r24, 0x20	; 32
 412:	0e 94 8a 03 	call	0x714	; 0x714 <display_char>
			while(line_buffer[i] != '\0')
			{
				display_char(line_buffer[i]);
				i++;
			}
			for (;i < 15; i++)
 416:	21 96       	adiw	r28, 0x01	; 1
 418:	cf 30       	cpi	r28, 0x0F	; 15
 41a:	d1 05       	cpc	r29, r1
 41c:	cc f3       	brlt	.-14     	; 0x410 <__EEPROM_REGION_LENGTH__+0x10>
 41e:	81 c0       	rjmp	.+258    	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
			{
				display_char(' ');
			}
		}
		else if(line_buffer[2] == '2')
 420:	80 91 94 01 	lds	r24, 0x0194	; 0x800194 <line_buffer+0x2>
 424:	82 33       	cpi	r24, 0x32	; 50
 426:	09 f4       	brne	.+2      	; 0x42a <__EEPROM_REGION_LENGTH__+0x2a>
 428:	7c c0       	rjmp	.+248    	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
		{
			//Spela låt / tuta
		}
		else if(line_buffer[2] == '3')
 42a:	80 91 94 01 	lds	r24, 0x0194	; 0x800194 <line_buffer+0x2>
 42e:	83 33       	cpi	r24, 0x33	; 51
 430:	59 f4       	brne	.+22     	; 0x448 <__EEPROM_REGION_LENGTH__+0x48>
		{
			//Sätt hjulfart
			PORTC ^= (1<<PORTC0);
 432:	98 b1       	in	r25, 0x08	; 8
 434:	81 e0       	ldi	r24, 0x01	; 1
 436:	89 27       	eor	r24, r25
 438:	88 b9       	out	0x08, r24	; 8
			motors_set_speed(line_buffer[4], line_buffer[5]);
 43a:	e2 e9       	ldi	r30, 0x92	; 146
 43c:	f1 e0       	ldi	r31, 0x01	; 1
 43e:	65 81       	ldd	r22, Z+5	; 0x05
 440:	84 81       	ldd	r24, Z+4	; 0x04
 442:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <motors_set_speed>
 446:	6d c0       	rjmp	.+218    	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
		}
		else if(line_buffer[2] == '4')
 448:	80 91 94 01 	lds	r24, 0x0194	; 0x800194 <line_buffer+0x2>
 44c:	84 33       	cpi	r24, 0x34	; 52
 44e:	09 f0       	breq	.+2      	; 0x452 <__EEPROM_REGION_LENGTH__+0x52>
 450:	4c c0       	rjmp	.+152    	; 0x4ea <__EEPROM_REGION_LENGTH__+0xea>
		{
			//Deadman set
			if (line_buffer[4] & (1<<1))
 452:	80 91 96 01 	lds	r24, 0x0196	; 0x800196 <line_buffer+0x4>
 456:	81 ff       	sbrs	r24, 1
 458:	10 c0       	rjmp	.+32     	; 0x47a <__EEPROM_REGION_LENGTH__+0x7a>
			{
				if (line_buffer[4] & (1<<0))
 45a:	80 91 96 01 	lds	r24, 0x0196	; 0x800196 <line_buffer+0x4>
 45e:	80 ff       	sbrs	r24, 0
 460:	06 c0       	rjmp	.+12     	; 0x46e <__EEPROM_REGION_LENGTH__+0x6e>
				{
					deadman_switches |= REMOTE_AX;
 462:	80 91 ba 01 	lds	r24, 0x01BA	; 0x8001ba <deadman_switches>
 466:	81 60       	ori	r24, 0x01	; 1
 468:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <deadman_switches>
 46c:	15 c0       	rjmp	.+42     	; 0x498 <__EEPROM_REGION_LENGTH__+0x98>
				}
				else
				{
					deadman_switches &=~ REMOTE_AX;
 46e:	80 91 ba 01 	lds	r24, 0x01BA	; 0x8001ba <deadman_switches>
 472:	8e 7f       	andi	r24, 0xFE	; 254
 474:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <deadman_switches>
 478:	0f c0       	rjmp	.+30     	; 0x498 <__EEPROM_REGION_LENGTH__+0x98>
				}
			}
			else
			{
				if (line_buffer[4] & (1<<0))
 47a:	80 91 96 01 	lds	r24, 0x0196	; 0x800196 <line_buffer+0x4>
 47e:	80 ff       	sbrs	r24, 0
 480:	06 c0       	rjmp	.+12     	; 0x48e <__EEPROM_REGION_LENGTH__+0x8e>
				{
					deadman_switches |= REMOTE_JOY;
 482:	80 91 ba 01 	lds	r24, 0x01BA	; 0x8001ba <deadman_switches>
 486:	82 60       	ori	r24, 0x02	; 2
 488:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <deadman_switches>
 48c:	05 c0       	rjmp	.+10     	; 0x498 <__EEPROM_REGION_LENGTH__+0x98>
				}
				else
				{
					deadman_switches &=~ REMOTE_JOY;
 48e:	80 91 ba 01 	lds	r24, 0x01BA	; 0x8001ba <deadman_switches>
 492:	8d 7f       	andi	r24, 0xFD	; 253
 494:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <deadman_switches>
				}
			}
			if (deadman_switches == 0b00000011)
 498:	80 91 ba 01 	lds	r24, 0x01BA	; 0x8001ba <deadman_switches>
 49c:	83 30       	cpi	r24, 0x03	; 3
 49e:	59 f4       	brne	.+22     	; 0x4b6 <__EEPROM_REGION_LENGTH__+0xb6>
			{
				control |= BOTH_DEADMAN;
 4a0:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <control>
 4a4:	84 60       	ori	r24, 0x04	; 4
 4a6:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <control>
				control &=~ NO_DEADMAN;
 4aa:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <control>
 4ae:	8d 7f       	andi	r24, 0xFD	; 253
 4b0:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <control>
 4b4:	36 c0       	rjmp	.+108    	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
			}
			else if (deadman_switches == 0b00000000)
 4b6:	80 91 ba 01 	lds	r24, 0x01BA	; 0x8001ba <deadman_switches>
 4ba:	81 11       	cpse	r24, r1
 4bc:	0b c0       	rjmp	.+22     	; 0x4d4 <__EEPROM_REGION_LENGTH__+0xd4>
			{
				control &=~ BOTH_DEADMAN;
 4be:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <control>
 4c2:	8b 7f       	andi	r24, 0xFB	; 251
 4c4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <control>
				control |= NO_DEADMAN;
 4c8:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <control>
 4cc:	82 60       	ori	r24, 0x02	; 2
 4ce:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <control>
 4d2:	27 c0       	rjmp	.+78     	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
			}
			else
			{
				control &=~ BOTH_DEADMAN;
 4d4:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <control>
 4d8:	8b 7f       	andi	r24, 0xFB	; 251
 4da:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <control>
				control &=~ NO_DEADMAN;
 4de:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <control>
 4e2:	8d 7f       	andi	r24, 0xFD	; 253
 4e4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <control>
 4e8:	1c c0       	rjmp	.+56     	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
			}
		}
		else if(line_buffer[2] == '5')
 4ea:	80 91 94 01 	lds	r24, 0x0194	; 0x800194 <line_buffer+0x2>
 4ee:	85 33       	cpi	r24, 0x35	; 53
 4f0:	31 f4       	brne	.+12     	; 0x4fe <__EEPROM_REGION_LENGTH__+0xfe>
		{
			//Nödstopp
			control |= EMERGENCY;
 4f2:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <control>
 4f6:	81 60       	ori	r24, 0x01	; 1
 4f8:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <control>
 4fc:	12 c0       	rjmp	.+36     	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
		}
		else if(line_buffer[2] == '6')
 4fe:	80 91 94 01 	lds	r24, 0x0194	; 0x800194 <line_buffer+0x2>
 502:	86 33       	cpi	r24, 0x36	; 54
 504:	31 f4       	brne	.+12     	; 0x512 <__EEPROM_REGION_LENGTH__+0x112>
		{
			//Kvittera nödstopp
			control &=~ EMERGENCY; 
 506:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <control>
 50a:	8e 7f       	andi	r24, 0xFE	; 254
 50c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <control>
 510:	08 c0       	rjmp	.+16     	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
		}
		else if(line_buffer[2] == '7')
 512:	80 91 94 01 	lds	r24, 0x0194	; 0x800194 <line_buffer+0x2>
 516:	87 33       	cpi	r24, 0x37	; 55
 518:	21 f4       	brne	.+8      	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
		{
			//PING
			uart_send_line("1 2");
 51a:	8f e1       	ldi	r24, 0x1F	; 31
 51c:	91 e0       	ldi	r25, 0x01	; 1
 51e:	0e 94 dd 03 	call	0x7ba	; 0x7ba <uart_send_line>
		
		/*if(line_buffer[2] == 'w' || line_buffer[2] == 'W')
		{
			motors_set_speed(line_buffer[4], line_buffer[5], ((line_buffer[6] & 0b00010000)>>4), (line_buffer[6] & 0b00000001));
		}*/
		line_ind = 0;
 522:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <__data_end>
 526:	05 c0       	rjmp	.+10     	; 0x532 <__EEPROM_REGION_LENGTH__+0x132>
		} else{
		line_ind++;
 528:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <__data_end>
 52c:	8f 5f       	subi	r24, 0xFF	; 255
 52e:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <__data_end>
	}
 532:	ff 91       	pop	r31
 534:	ef 91       	pop	r30
 536:	df 91       	pop	r29
 538:	cf 91       	pop	r28
 53a:	bf 91       	pop	r27
 53c:	af 91       	pop	r26
 53e:	9f 91       	pop	r25
 540:	8f 91       	pop	r24
 542:	7f 91       	pop	r23
 544:	6f 91       	pop	r22
 546:	5f 91       	pop	r21
 548:	4f 91       	pop	r20
 54a:	3f 91       	pop	r19
 54c:	2f 91       	pop	r18
 54e:	0f 90       	pop	r0
 550:	0f be       	out	0x3f, r0	; 63
 552:	0f 90       	pop	r0
 554:	1f 90       	pop	r1
 556:	18 95       	reti

00000558 <motors_init>:
#include <stdlib.h>
#include "motor.h"

void motors_init()
{
	MOTOR_PWM_DDR |= MOTOR_L_PWM | MOTOR_R_PWM;
 558:	8a b1       	in	r24, 0x0a	; 10
 55a:	80 66       	ori	r24, 0x60	; 96
 55c:	8a b9       	out	0x0a, r24	; 10
	
	MOTOR_L_F_DDR |= MOTOR_L_FORWARD;
 55e:	84 b1       	in	r24, 0x04	; 4
 560:	80 68       	ori	r24, 0x80	; 128
 562:	84 b9       	out	0x04, r24	; 4
	MOTOR_L_B_DDR |= MOTOR_L_BACKWARD;
 564:	84 b1       	in	r24, 0x04	; 4
 566:	80 64       	ori	r24, 0x40	; 64
 568:	84 b9       	out	0x04, r24	; 4
	
	MOTOR_L_F_PORT |= MOTOR_L_FORWARD;
 56a:	85 b1       	in	r24, 0x05	; 5
 56c:	80 68       	ori	r24, 0x80	; 128
 56e:	85 b9       	out	0x05, r24	; 5
	MOTOR_L_B_PORT |= MOTOR_L_BACKWARD;
 570:	85 b1       	in	r24, 0x05	; 5
 572:	80 64       	ori	r24, 0x40	; 64
 574:	85 b9       	out	0x05, r24	; 5
	
	MOTOR_R_F_DDR |= MOTOR_R_FORWARD;
 576:	84 b1       	in	r24, 0x04	; 4
 578:	80 68       	ori	r24, 0x80	; 128
 57a:	84 b9       	out	0x04, r24	; 4
	MOTOR_R_B_DDR |= MOTOR_R_BACKWARD;
 57c:	8a b1       	in	r24, 0x0a	; 10
 57e:	81 60       	ori	r24, 0x01	; 1
 580:	8a b9       	out	0x0a, r24	; 10
	
	MOTOR_R_F_PORT |= MOTOR_R_FORWARD;
 582:	8b b1       	in	r24, 0x0b	; 11
 584:	80 68       	ori	r24, 0x80	; 128
 586:	8b b9       	out	0x0b, r24	; 11
	MOTOR_R_B_PORT |= MOTOR_R_BACKWARD;
 588:	85 b1       	in	r24, 0x05	; 5
 58a:	81 60       	ori	r24, 0x01	; 1
 58c:	85 b9       	out	0x05, r24	; 5
	
	TCCR0A |= ((1<<COM0A1) | (1<<COM0B1) | (1<<WGM01) | (1<<WGM00));
 58e:	84 b5       	in	r24, 0x24	; 36
 590:	83 6a       	ori	r24, 0xA3	; 163
 592:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (1<<CS00);
 594:	85 b5       	in	r24, 0x25	; 37
 596:	81 60       	ori	r24, 0x01	; 1
 598:	85 bd       	out	0x25, r24	; 37
	
	OCR0A = 0;
 59a:	17 bc       	out	0x27, r1	; 39
	OCR0B = 0;
 59c:	18 bc       	out	0x28, r1	; 40
	
	EIMSK |= (1<<INT0) | (1<<INT1);
 59e:	8d b3       	in	r24, 0x1d	; 29
 5a0:	83 60       	ori	r24, 0x03	; 3
 5a2:	8d bb       	out	0x1d, r24	; 29
	EICRA |= (1<<ISC01) | (1<<ISC11);
 5a4:	e9 e6       	ldi	r30, 0x69	; 105
 5a6:	f0 e0       	ldi	r31, 0x00	; 0
 5a8:	80 81       	ld	r24, Z
 5aa:	8a 60       	ori	r24, 0x0A	; 10
 5ac:	80 83       	st	Z, r24
 5ae:	08 95       	ret

000005b0 <motors_set_speed>:
}

void motors_set_speed(signed char speed_r, signed char speed_l)
{
	if (speed_l == 0)
 5b0:	61 11       	cpse	r22, r1
 5b2:	07 c0       	rjmp	.+14     	; 0x5c2 <motors_set_speed+0x12>
	{
		MOTOR_L_F_PORT &=~ MOTOR_L_FORWARD;
 5b4:	95 b1       	in	r25, 0x05	; 5
 5b6:	9f 77       	andi	r25, 0x7F	; 127
 5b8:	95 b9       	out	0x05, r25	; 5
		MOTOR_L_B_PORT &=~ MOTOR_L_BACKWARD;
 5ba:	95 b1       	in	r25, 0x05	; 5
 5bc:	9f 7b       	andi	r25, 0xBF	; 191
 5be:	95 b9       	out	0x05, r25	; 5
 5c0:	0f c0       	rjmp	.+30     	; 0x5e0 <motors_set_speed+0x30>
	}
	else if (speed_l > 0)
 5c2:	16 16       	cp	r1, r22
 5c4:	3c f4       	brge	.+14     	; 0x5d4 <motors_set_speed+0x24>
	{
		MOTOR_L_F_PORT |= MOTOR_L_FORWARD;
 5c6:	95 b1       	in	r25, 0x05	; 5
 5c8:	90 68       	ori	r25, 0x80	; 128
 5ca:	95 b9       	out	0x05, r25	; 5
		MOTOR_L_B_PORT &=~ MOTOR_L_BACKWARD;
 5cc:	95 b1       	in	r25, 0x05	; 5
 5ce:	9f 7b       	andi	r25, 0xBF	; 191
 5d0:	95 b9       	out	0x05, r25	; 5
 5d2:	06 c0       	rjmp	.+12     	; 0x5e0 <motors_set_speed+0x30>
	}
	else
	{
		MOTOR_L_F_PORT &=~ MOTOR_L_FORWARD;
 5d4:	95 b1       	in	r25, 0x05	; 5
 5d6:	9f 77       	andi	r25, 0x7F	; 127
 5d8:	95 b9       	out	0x05, r25	; 5
		MOTOR_L_B_PORT |= MOTOR_L_BACKWARD;
 5da:	95 b1       	in	r25, 0x05	; 5
 5dc:	90 64       	ori	r25, 0x40	; 64
 5de:	95 b9       	out	0x05, r25	; 5
	}
	
	if (speed_r == 0)
 5e0:	81 11       	cpse	r24, r1
 5e2:	07 c0       	rjmp	.+14     	; 0x5f2 <motors_set_speed+0x42>
	{
		MOTOR_R_F_PORT &=~ MOTOR_R_FORWARD;
 5e4:	9b b1       	in	r25, 0x0b	; 11
 5e6:	9f 77       	andi	r25, 0x7F	; 127
 5e8:	9b b9       	out	0x0b, r25	; 11
		MOTOR_R_B_PORT &=~ MOTOR_R_BACKWARD;
 5ea:	95 b1       	in	r25, 0x05	; 5
 5ec:	9e 7f       	andi	r25, 0xFE	; 254
 5ee:	95 b9       	out	0x05, r25	; 5
 5f0:	0f c0       	rjmp	.+30     	; 0x610 <motors_set_speed+0x60>
	}
	else if (speed_r > 0)
 5f2:	18 16       	cp	r1, r24
 5f4:	3c f4       	brge	.+14     	; 0x604 <motors_set_speed+0x54>
	{
		MOTOR_R_F_PORT |= MOTOR_R_FORWARD;
 5f6:	9b b1       	in	r25, 0x0b	; 11
 5f8:	90 68       	ori	r25, 0x80	; 128
 5fa:	9b b9       	out	0x0b, r25	; 11
		MOTOR_R_B_PORT &=~ MOTOR_R_BACKWARD;
 5fc:	95 b1       	in	r25, 0x05	; 5
 5fe:	9e 7f       	andi	r25, 0xFE	; 254
 600:	95 b9       	out	0x05, r25	; 5
 602:	06 c0       	rjmp	.+12     	; 0x610 <motors_set_speed+0x60>
	}
	else
	{
		MOTOR_R_F_PORT &=~ MOTOR_R_FORWARD;
 604:	9b b1       	in	r25, 0x0b	; 11
 606:	9f 77       	andi	r25, 0x7F	; 127
 608:	9b b9       	out	0x0b, r25	; 11
		MOTOR_R_B_PORT |= MOTOR_R_BACKWARD;
 60a:	95 b1       	in	r25, 0x05	; 5
 60c:	91 60       	ori	r25, 0x01	; 1
 60e:	95 b9       	out	0x05, r25	; 5
	}
	MOTOR_L_SPEED = (abs(speed_r)<<1);
 610:	08 2e       	mov	r0, r24
 612:	00 0c       	add	r0, r0
 614:	99 0b       	sbc	r25, r25
 616:	99 23       	and	r25, r25
 618:	1c f4       	brge	.+6      	; 0x620 <motors_set_speed+0x70>
 61a:	91 95       	neg	r25
 61c:	81 95       	neg	r24
 61e:	91 09       	sbc	r25, r1
 620:	88 0f       	add	r24, r24
 622:	87 bd       	out	0x27, r24	; 39
	MOTOR_R_SPEED = (abs(speed_r)<<1);
 624:	87 bd       	out	0x27, r24	; 39
 626:	08 95       	ret

00000628 <piezo_init>:
/*
 * Initiates the piezo buzzer with OC2B.
 */
void piezo_init()
{
	TCCR1A = (1<<COM0A0);
 628:	80 e4       	ldi	r24, 0x40	; 64
 62a:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
	TCCR1B |= (1<<WGM12);
 62e:	e1 e8       	ldi	r30, 0x81	; 129
 630:	f0 e0       	ldi	r31, 0x00	; 0
 632:	80 81       	ld	r24, Z
 634:	88 60       	ori	r24, 0x08	; 8
 636:	80 83       	st	Z, r24
	DDRB &=~ (1<<DDB1);
 638:	84 b1       	in	r24, 0x04	; 4
 63a:	8d 7f       	andi	r24, 0xFD	; 253
 63c:	84 b9       	out	0x04, r24	; 4
 63e:	08 95       	ret

00000640 <display_port_init>:
		spi_master_transmit(0b00010100);
		_delay_us(30);
	}
	PORTC |= (1<<RS_DISP);
	PORTB |= (1<<SS_DISP);
}
 640:	84 b1       	in	r24, 0x04	; 4
 642:	84 60       	ori	r24, 0x04	; 4
 644:	84 b9       	out	0x04, r24	; 4
 646:	87 b1       	in	r24, 0x07	; 7
 648:	82 60       	ori	r24, 0x02	; 2
 64a:	87 b9       	out	0x07, r24	; 7
 64c:	85 b1       	in	r24, 0x05	; 5
 64e:	84 60       	ori	r24, 0x04	; 4
 650:	85 b9       	out	0x05, r24	; 5
 652:	08 95       	ret

00000654 <display_init>:
 654:	8c b5       	in	r24, 0x2c	; 44
 656:	81 60       	ori	r24, 0x01	; 1
 658:	8c bd       	out	0x2c, r24	; 44
 65a:	8c b5       	in	r24, 0x2c	; 44
 65c:	8d 7f       	andi	r24, 0xFD	; 253
 65e:	8c bd       	out	0x2c, r24	; 44
 660:	85 b1       	in	r24, 0x05	; 5
 662:	8b 7f       	andi	r24, 0xFB	; 251
 664:	85 b9       	out	0x05, r24	; 5
 666:	89 e3       	ldi	r24, 0x39	; 57
 668:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 66c:	80 e5       	ldi	r24, 0x50	; 80
 66e:	8a 95       	dec	r24
 670:	f1 f7       	brne	.-4      	; 0x66e <display_init+0x1a>
 672:	8d e1       	ldi	r24, 0x1D	; 29
 674:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 678:	90 e5       	ldi	r25, 0x50	; 80
 67a:	9a 95       	dec	r25
 67c:	f1 f7       	brne	.-4      	; 0x67a <display_init+0x26>
 67e:	80 e5       	ldi	r24, 0x50	; 80
 680:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 684:	80 e5       	ldi	r24, 0x50	; 80
 686:	8a 95       	dec	r24
 688:	f1 f7       	brne	.-4      	; 0x686 <display_init+0x32>
 68a:	8c e6       	ldi	r24, 0x6C	; 108
 68c:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 690:	90 e5       	ldi	r25, 0x50	; 80
 692:	9a 95       	dec	r25
 694:	f1 f7       	brne	.-4      	; 0x692 <display_init+0x3e>
 696:	8c e7       	ldi	r24, 0x7C	; 124
 698:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 69c:	80 e5       	ldi	r24, 0x50	; 80
 69e:	8a 95       	dec	r24
 6a0:	f1 f7       	brne	.-4      	; 0x69e <display_init+0x4a>
 6a2:	88 e3       	ldi	r24, 0x38	; 56
 6a4:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 6a8:	90 e5       	ldi	r25, 0x50	; 80
 6aa:	9a 95       	dec	r25
 6ac:	f1 f7       	brne	.-4      	; 0x6aa <display_init+0x56>
 6ae:	8f e0       	ldi	r24, 0x0F	; 15
 6b0:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 6b4:	80 e5       	ldi	r24, 0x50	; 80
 6b6:	8a 95       	dec	r24
 6b8:	f1 f7       	brne	.-4      	; 0x6b6 <display_init+0x62>
 6ba:	81 e0       	ldi	r24, 0x01	; 1
 6bc:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 6c0:	8f ec       	ldi	r24, 0xCF	; 207
 6c2:	97 e0       	ldi	r25, 0x07	; 7
 6c4:	01 97       	sbiw	r24, 0x01	; 1
 6c6:	f1 f7       	brne	.-4      	; 0x6c4 <display_init+0x70>
 6c8:	00 c0       	rjmp	.+0      	; 0x6ca <display_init+0x76>
 6ca:	00 00       	nop
 6cc:	86 e0       	ldi	r24, 0x06	; 6
 6ce:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 6d2:	8f e3       	ldi	r24, 0x3F	; 63
 6d4:	9f e1       	ldi	r25, 0x1F	; 31
 6d6:	01 97       	sbiw	r24, 0x01	; 1
 6d8:	f1 f7       	brne	.-4      	; 0x6d6 <display_init+0x82>
 6da:	00 c0       	rjmp	.+0      	; 0x6dc <display_init+0x88>
 6dc:	00 00       	nop
 6de:	88 b1       	in	r24, 0x08	; 8
 6e0:	82 60       	ori	r24, 0x02	; 2
 6e2:	88 b9       	out	0x08, r24	; 8
 6e4:	85 b1       	in	r24, 0x05	; 5
 6e6:	84 60       	ori	r24, 0x04	; 4
 6e8:	85 b9       	out	0x05, r24	; 5
 6ea:	08 95       	ret

000006ec <display_put_char>:
 6ec:	9c b5       	in	r25, 0x2c	; 44
 6ee:	91 60       	ori	r25, 0x01	; 1
 6f0:	9c bd       	out	0x2c, r25	; 44
 6f2:	9c b5       	in	r25, 0x2c	; 44
 6f4:	9d 7f       	andi	r25, 0xFD	; 253
 6f6:	9c bd       	out	0x2c, r25	; 44
 6f8:	95 b1       	in	r25, 0x05	; 5
 6fa:	9b 7f       	andi	r25, 0xFB	; 251
 6fc:	95 b9       	out	0x05, r25	; 5
 6fe:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 702:	80 e5       	ldi	r24, 0x50	; 80
 704:	8a 95       	dec	r24
 706:	f1 f7       	brne	.-4      	; 0x704 <display_put_char+0x18>
 708:	85 b1       	in	r24, 0x05	; 5
 70a:	84 60       	ori	r24, 0x04	; 4
 70c:	85 b9       	out	0x05, r24	; 5
 70e:	80 e0       	ldi	r24, 0x00	; 0
 710:	90 e0       	ldi	r25, 0x00	; 0
 712:	08 95       	ret

00000714 <display_char>:
 714:	9c b5       	in	r25, 0x2c	; 44
 716:	91 60       	ori	r25, 0x01	; 1
 718:	9c bd       	out	0x2c, r25	; 44
 71a:	9c b5       	in	r25, 0x2c	; 44
 71c:	9d 7f       	andi	r25, 0xFD	; 253
 71e:	9c bd       	out	0x2c, r25	; 44
 720:	95 b1       	in	r25, 0x05	; 5
 722:	9b 7f       	andi	r25, 0xFB	; 251
 724:	95 b9       	out	0x05, r25	; 5
 726:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 72a:	80 e5       	ldi	r24, 0x50	; 80
 72c:	8a 95       	dec	r24
 72e:	f1 f7       	brne	.-4      	; 0x72c <display_char+0x18>
 730:	85 b1       	in	r24, 0x05	; 5
 732:	84 60       	ori	r24, 0x04	; 4
 734:	85 b9       	out	0x05, r24	; 5
 736:	08 95       	ret

00000738 <display_position_cursor>:

void display_position_cursor(int position)
{
 738:	0f 93       	push	r16
 73a:	1f 93       	push	r17
 73c:	cf 93       	push	r28
 73e:	df 93       	push	r29
 740:	8c 01       	movw	r16, r24
	SPCR |= (1<<SPR0);
 742:	8c b5       	in	r24, 0x2c	; 44
 744:	81 60       	ori	r24, 0x01	; 1
 746:	8c bd       	out	0x2c, r24	; 44
	SPCR &=~ (1<<SPR1);
 748:	8c b5       	in	r24, 0x2c	; 44
 74a:	8d 7f       	andi	r24, 0xFD	; 253
 74c:	8c bd       	out	0x2c, r24	; 44
	PORTC &=~ (1<<RS_DISP);
 74e:	88 b1       	in	r24, 0x08	; 8
 750:	8d 7f       	andi	r24, 0xFD	; 253
 752:	88 b9       	out	0x08, r24	; 8
	PORTB &=~ (1<<SS_DISP);
 754:	85 b1       	in	r24, 0x05	; 5
 756:	8b 7f       	andi	r24, 0xFB	; 251
 758:	85 b9       	out	0x05, r24	; 5
	spi_master_transmit(0b00000010);
 75a:	82 e0       	ldi	r24, 0x02	; 2
 75c:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 760:	80 e5       	ldi	r24, 0x50	; 80
 762:	8a 95       	dec	r24
 764:	f1 f7       	brne	.-4      	; 0x762 <display_position_cursor+0x2a>
	_delay_us(30);
	for (int i = 0; i < position; i++)
 766:	c0 e0       	ldi	r28, 0x00	; 0
 768:	d0 e0       	ldi	r29, 0x00	; 0
 76a:	07 c0       	rjmp	.+14     	; 0x77a <display_position_cursor+0x42>
	{
		spi_master_transmit(0b00010100);
 76c:	84 e1       	ldi	r24, 0x14	; 20
 76e:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <spi_master_transmit>
 772:	80 e5       	ldi	r24, 0x50	; 80
 774:	8a 95       	dec	r24
 776:	f1 f7       	brne	.-4      	; 0x774 <display_position_cursor+0x3c>
	SPCR &=~ (1<<SPR1);
	PORTC &=~ (1<<RS_DISP);
	PORTB &=~ (1<<SS_DISP);
	spi_master_transmit(0b00000010);
	_delay_us(30);
	for (int i = 0; i < position; i++)
 778:	21 96       	adiw	r28, 0x01	; 1
 77a:	c0 17       	cp	r28, r16
 77c:	d1 07       	cpc	r29, r17
 77e:	b4 f3       	brlt	.-20     	; 0x76c <display_position_cursor+0x34>
	{
		spi_master_transmit(0b00010100);
		_delay_us(30);
	}
	PORTC |= (1<<RS_DISP);
 780:	88 b1       	in	r24, 0x08	; 8
 782:	82 60       	ori	r24, 0x02	; 2
 784:	88 b9       	out	0x08, r24	; 8
	PORTB |= (1<<SS_DISP);
 786:	85 b1       	in	r24, 0x05	; 5
 788:	84 60       	ori	r24, 0x04	; 4
 78a:	85 b9       	out	0x05, r24	; 5
}
 78c:	df 91       	pop	r29
 78e:	cf 91       	pop	r28
 790:	1f 91       	pop	r17
 792:	0f 91       	pop	r16
 794:	08 95       	ret

00000796 <spi_master_init>:
#include <avr/io.h>
#include "spi.h"

void spi_master_init(void)
{
	DDRB |= (1<<SCK) | (1<<MOSI);
 796:	84 b1       	in	r24, 0x04	; 4
 798:	88 62       	ori	r24, 0x28	; 40
 79a:	84 b9       	out	0x04, r24	; 4
	SPCR |= (1<<SPE) | (1<<MSTR);
 79c:	8c b5       	in	r24, 0x2c	; 44
 79e:	80 65       	ori	r24, 0x50	; 80
 7a0:	8c bd       	out	0x2c, r24	; 44
	SPSR |= (1<<SPI2X);
 7a2:	8d b5       	in	r24, 0x2d	; 45
 7a4:	81 60       	ori	r24, 0x01	; 1
 7a6:	8d bd       	out	0x2d, r24	; 45
	SPCR &=~ ((1<<CPOL) | (1<<CPHA)); /* SPI mode 0*/
 7a8:	8c b5       	in	r24, 0x2c	; 44
 7aa:	83 7f       	andi	r24, 0xF3	; 243
 7ac:	8c bd       	out	0x2c, r24	; 44
 7ae:	08 95       	ret

000007b0 <spi_master_transmit>:
}

void spi_master_transmit(char data)
{
	SPDR = data;
 7b0:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
 7b2:	0d b4       	in	r0, 0x2d	; 45
 7b4:	07 fe       	sbrs	r0, 7
 7b6:	fd cf       	rjmp	.-6      	; 0x7b2 <spi_master_transmit+0x2>
 7b8:	08 95       	ret

000007ba <uart_send_line>:

bool uart_receive_byte(uint8_t* buffer){
	if(!( UCSR0A & (1<<RXC0))) return false;
	*buffer = UDR0;
	return true;
}
 7ba:	fc 01       	movw	r30, r24
 7bc:	07 c0       	rjmp	.+14     	; 0x7cc <uart_send_line+0x12>
 7be:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 7c2:	85 ff       	sbrs	r24, 5
 7c4:	fc cf       	rjmp	.-8      	; 0x7be <uart_send_line+0x4>
 7c6:	90 93 c6 00 	sts	0x00C6, r25	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 7ca:	f9 01       	movw	r30, r18
 7cc:	9f 01       	movw	r18, r30
 7ce:	2f 5f       	subi	r18, 0xFF	; 255
 7d0:	3f 4f       	sbci	r19, 0xFF	; 255
 7d2:	90 81       	ld	r25, Z
 7d4:	91 11       	cpse	r25, r1
 7d6:	f3 cf       	rjmp	.-26     	; 0x7be <uart_send_line+0x4>
 7d8:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 7dc:	85 ff       	sbrs	r24, 5
 7de:	fc cf       	rjmp	.-8      	; 0x7d8 <uart_send_line+0x1e>
 7e0:	8a e0       	ldi	r24, 0x0A	; 10
 7e2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 7e6:	08 95       	ret

000007e8 <uart_flush>:

void uart_flush(){
	uint8_t dummy;
	while ( UCSR0A & (1<<RXC0) ) dummy = UDR0;
 7e8:	02 c0       	rjmp	.+4      	; 0x7ee <uart_flush+0x6>
 7ea:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 7ee:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 7f2:	88 23       	and	r24, r24
 7f4:	d4 f3       	brlt	.-12     	; 0x7ea <uart_flush+0x2>
}
 7f6:	08 95       	ret

000007f8 <uart_init>:

void uart_init(){
	UBRR0 = 0;		//0==500000 baud rate.  12==38400 baud rate
 7f8:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 7fc:	10 92 c4 00 	sts	0x00C4, r1	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<<RXCIE0);
 800:	88 e9       	ldi	r24, 0x98	; 152
 802:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (0<<USBS0)|(3<<UCSZ00);
 806:	86 e0       	ldi	r24, 0x06	; 6
 808:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 80c:	08 95       	ret

0000080e <ws2812_setleds>:
// undefine if you want to accept interrupts in that function.
#define interrupt_is_disabled
 
// Setleds for standard RGB 
void inline ws2812_setleds(struct cRGB *ledarray, uint16_t leds)
{
 80e:	fc 01       	movw	r30, r24
   ws2812_setleds_pin(ledarray,leds, _BV(ws2812_pin));
}

void inline ws2812_setleds_pin(struct cRGB *ledarray, uint16_t leds, uint8_t pinmask)
{
  ws2812_sendarray_mask((uint8_t*)ledarray,leds+leds+leds,pinmask);
 810:	9b 01       	movw	r18, r22
 812:	22 0f       	add	r18, r18
 814:	33 1f       	adc	r19, r19
 816:	62 0f       	add	r22, r18
 818:	73 1f       	adc	r23, r19
void inline ws2812_sendarray_mask(uint8_t *data,uint16_t datlen,uint8_t maskhi)
{
  uint8_t curbyte,ctr,masklo;
  uint8_t sreg_prev;
  
  ws2812_DDRREG |= maskhi; // Enable output
 81a:	84 b1       	in	r24, 0x04	; 4
 81c:	84 60       	ori	r24, 0x04	; 4
 81e:	84 b9       	out	0x04, r24	; 4
  
  masklo	=~maskhi&ws2812_PORTREG;
 820:	a5 b1       	in	r26, 0x05	; 5
 822:	ab 7f       	andi	r26, 0xFB	; 251
  maskhi |=        ws2812_PORTREG;
 824:	55 b1       	in	r21, 0x05	; 5
 826:	54 60       	ori	r21, 0x04	; 4
  
  sreg_prev=SREG;
 828:	bf b7       	in	r27, 0x3f	; 63
#ifdef interrupt_is_disabled
  cli();  
 82a:	f8 94       	cli
 82c:	10 c0       	rjmp	.+32     	; 0x84e <loop51+0x16>
#endif  

  while (datlen--) {
    curbyte=*data++;
 82e:	9f 01       	movw	r18, r30
 830:	2f 5f       	subi	r18, 0xFF	; 255
 832:	3f 4f       	sbci	r19, 0xFF	; 255
 834:	40 81       	ld	r20, Z
    
    asm volatile(
 836:	68 e0       	ldi	r22, 0x08	; 8

00000838 <loop51>:
 838:	55 b9       	out	0x05, r21	; 5
 83a:	47 ff       	sbrs	r20, 7
 83c:	a5 b9       	out	0x05, r26	; 5
 83e:	44 0f       	add	r20, r20
 840:	00 00       	nop
 842:	07 f4       	brid	.+0      	; 0x844 <loop51+0xc>
 844:	a5 b9       	out	0x05, r26	; 5
 846:	6a 95       	dec	r22
 848:	b9 f7       	brne	.-18     	; 0x838 <loop51>
  sreg_prev=SREG;
#ifdef interrupt_is_disabled
  cli();  
#endif  

  while (datlen--) {
 84a:	bc 01       	movw	r22, r24
    curbyte=*data++;
 84c:	f9 01       	movw	r30, r18
  sreg_prev=SREG;
#ifdef interrupt_is_disabled
  cli();  
#endif  

  while (datlen--) {
 84e:	cb 01       	movw	r24, r22
 850:	01 97       	sbiw	r24, 0x01	; 1
 852:	67 2b       	or	r22, r23
 854:	61 f7       	brne	.-40     	; 0x82e <ws2812_setleds+0x20>
    :	"=&d" (ctr)
    :	"r" (curbyte), "I" (_SFR_IO_ADDR(ws2812_PORTREG)), "r" (maskhi), "r" (masklo)
    );
  }
  
  SREG=sreg_prev;
 856:	bf bf       	out	0x3f, r27	; 63
 858:	87 e5       	ldi	r24, 0x57	; 87
 85a:	92 e0       	ldi	r25, 0x02	; 2
 85c:	01 97       	sbiw	r24, 0x01	; 1
 85e:	f1 f7       	brne	.-4      	; 0x85c <loop51+0x24>
 860:	00 c0       	rjmp	.+0      	; 0x862 <loop51+0x2a>
 862:	00 00       	nop
 864:	08 95       	ret

00000866 <__itoa_ncheck>:
 866:	bb 27       	eor	r27, r27
 868:	4a 30       	cpi	r20, 0x0A	; 10
 86a:	31 f4       	brne	.+12     	; 0x878 <__itoa_ncheck+0x12>
 86c:	99 23       	and	r25, r25
 86e:	22 f4       	brpl	.+8      	; 0x878 <__itoa_ncheck+0x12>
 870:	bd e2       	ldi	r27, 0x2D	; 45
 872:	90 95       	com	r25
 874:	81 95       	neg	r24
 876:	9f 4f       	sbci	r25, 0xFF	; 255
 878:	0c 94 3f 04 	jmp	0x87e	; 0x87e <__utoa_common>

0000087c <__utoa_ncheck>:
 87c:	bb 27       	eor	r27, r27

0000087e <__utoa_common>:
 87e:	fb 01       	movw	r30, r22
 880:	55 27       	eor	r21, r21
 882:	aa 27       	eor	r26, r26
 884:	88 0f       	add	r24, r24
 886:	99 1f       	adc	r25, r25
 888:	aa 1f       	adc	r26, r26
 88a:	a4 17       	cp	r26, r20
 88c:	10 f0       	brcs	.+4      	; 0x892 <__utoa_common+0x14>
 88e:	a4 1b       	sub	r26, r20
 890:	83 95       	inc	r24
 892:	50 51       	subi	r21, 0x10	; 16
 894:	b9 f7       	brne	.-18     	; 0x884 <__utoa_common+0x6>
 896:	a0 5d       	subi	r26, 0xD0	; 208
 898:	aa 33       	cpi	r26, 0x3A	; 58
 89a:	08 f0       	brcs	.+2      	; 0x89e <__utoa_common+0x20>
 89c:	a9 5d       	subi	r26, 0xD9	; 217
 89e:	a1 93       	st	Z+, r26
 8a0:	00 97       	sbiw	r24, 0x00	; 0
 8a2:	79 f7       	brne	.-34     	; 0x882 <__utoa_common+0x4>
 8a4:	b1 11       	cpse	r27, r1
 8a6:	b1 93       	st	Z+, r27
 8a8:	11 92       	st	Z+, r1
 8aa:	cb 01       	movw	r24, r22
 8ac:	0c 94 58 04 	jmp	0x8b0	; 0x8b0 <strrev>

000008b0 <strrev>:
 8b0:	dc 01       	movw	r26, r24
 8b2:	fc 01       	movw	r30, r24
 8b4:	67 2f       	mov	r22, r23
 8b6:	71 91       	ld	r23, Z+
 8b8:	77 23       	and	r23, r23
 8ba:	e1 f7       	brne	.-8      	; 0x8b4 <strrev+0x4>
 8bc:	32 97       	sbiw	r30, 0x02	; 2
 8be:	04 c0       	rjmp	.+8      	; 0x8c8 <strrev+0x18>
 8c0:	7c 91       	ld	r23, X
 8c2:	6d 93       	st	X+, r22
 8c4:	70 83       	st	Z, r23
 8c6:	62 91       	ld	r22, -Z
 8c8:	ae 17       	cp	r26, r30
 8ca:	bf 07       	cpc	r27, r31
 8cc:	c8 f3       	brcs	.-14     	; 0x8c0 <strrev+0x10>
 8ce:	08 95       	ret

000008d0 <_exit>:
 8d0:	f8 94       	cli

000008d2 <__stop_program>:
 8d2:	ff cf       	rjmp	.-2      	; 0x8d2 <__stop_program>
