// Seed: 2053784152
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = ~id_3;
  localparam id_5 = -1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd3,
    parameter id_4 = 32'd87,
    parameter id_6 = 32'd70
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_13,
      id_3,
      id_16,
      id_16
  );
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire _id_6;
  inout logic [7:0] id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  output wire _id_1;
  bit   id_17;
  logic id_18;
  always
    case (-1 ** id_17 - 1'b0)
      id_18 << id_18: assume (id_2 != 1);
      -1: id_17 <= id_5[1'd0];
    endcase
  wire [-1 : id_6] id_19;
  wire id_20;
  logic [1 : 1] id_21;
  ;
  wire id_22 = id_15;
  logic [-1 : 1  ||  1] id_23;
  wire id_24;
  ;
  logic [1 : id_1] id_25;
  wire id_26;
  ;
  assign id_25[1 : id_4] = "" & -1'b0;
  wire [-1 : -1] id_27;
  wire id_28;
  parameter id_29 = 1;
endmodule
