// Seed: 254973206
module module_0 (
    output wor  id_0,
    input  wand id_1
);
  wire id_3, id_4;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output wand id_0
    , id_9,
    input supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output logic id_5,
    input tri0 id_6,
    input tri id_7
);
  always @(~id_1) id_5 = #1 "";
  initial begin : LABEL_0
    id_9 = 1;
  end
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  wire id_12;
endmodule
