

\begin{longtable}{ | p{4.9cm} | p{6.3cm} | p{1.5cm} | p{1.5cm} | p{1.7cm} | }
\hline\rowcolor{lightgray}
\textbf{Name} & \textbf{Description} &  \textbf{I2S0 Address} & \textbf{I2S1 Address} & \textbf{Access} \\ \hline
\endhead
\multicolumn{5}{|l|}{\textbf{Interrupt registers}} \\ \hline
\hyperref[regdesc:I2SINTRAWREG]{I2S\_INT\_RAW\_REG} & Interrupt raw register & 0x{}000C & 0x{}000C & RO/WTC/SS \\ \hline
\hyperref[regdesc:I2SINTSTREG]{I2S\_INT\_ST\_REG} & Interrupt status register & 0x{}0010 & 0x{}0010 & RO \\ \hline
\hyperref[regdesc:I2SINTENAREG]{I2S\_INT\_ENA\_REG} & Interrupt enable register & 0x{}0014 & 0x{}0014 & R/W \\ \hline
\hyperref[regdesc:I2SINTCLRREG]{I2S\_INT\_CLR\_REG} & Interrupt clear register & 0x{}0018 & 0x{}0018 & WT \\ \hline
\multicolumn{5}{|l|}{\textbf{RX/TX control and configuration registers}} \\ \hline
\hyperref[regdesc:I2SRXCONFREG]{\textcolor{red}{I2S\_RX\_CONF\_REG}} & RX configuration register & 0x{}0020 & 0x{}0020 & varies \\ \hline
\hyperref[regdesc:I2SRXCONF1REG]{I2S\_RX\_CONF1\_REG} & RX configuration register 1 & 0x{}0028 & 0x{}0028 &R/W \\ \hline
\hyperref[regdesc:I2SRXCLKMCONFREG]{I2S\_RX\_CLKM\_CONF\_REG} & RX clock configuration register & 0x{}0030 & 0x{}0030 & R/W \\ \hline
\hyperref[regdesc:I2STXPCM2PDMCONFREG]{\textcolor{red}{I2S\_TX\_PCM2PDM\_CONF\_REG}} & TX PCM-to-PDM configuration register & 0x{}0040 & --- &R/W \\ \hline
\hyperref[regdesc:I2STXPCM2PDMCONF1REG]{\textcolor{red}{I2S\_TX\_PCM2PDM\_CONF1\_REG}} & TX PCM-to-PDM configuration register 1 & 0x{}0044 & --- &R/W \\ \hline
\hyperref[regdesc:I2SRXTDMCTRLREG]{I2S\_RX\_TDM\_CTRL\_REG} & TX TDM mode control register & 0x{}0050 & 0x{}0050 &R/W \\ \hline
\hyperref[regdesc:I2SRXEOFNUMREG]{I2S\_RXEOF\_NUM\_REG} & RX data number control register & 0x{}0064 & 0x{}0064 &R/W \\ \hline
%\multicolumn{5}{|l|}{\textbf{TX Control and configuration registers}} \\ \hline
\hyperref[regdesc:I2STXCONFREG]{I2S\_TX\_CONF\_REG} & TX configuration register & 0x{}0024 & 0x{}0024 & varies \\ \hline
\hyperref[regdesc:I2STXCONF1REG]{I2S\_TX\_CONF1\_REG} & TX configuration register 1 & 0x{}002C & 0x{}002C & R/W \\ \hline
\hyperref[regdesc:I2STXCLKMCONFREG]{I2S\_TX\_CLKM\_CONF\_REG} & TX clock configuration register & 0x{}0034 & 0x{}0034 & R/W \\ \hline
\hyperref[regdesc:I2STXTDMCTRLREG]{I2S\_TX\_TDM\_CTRL\_REG} & TX TDM mode control register & 0x{}0054 & 0x{}0054 & R/W \\ \hline
\multicolumn{5}{|l|}{\textbf{RX clock and timing registers}} \\ \hline
\hyperref[regdesc:I2SRXCLKMDIVCONFREG]{I2S\_RX\_CLKM\_DIV\_CONF\_REG} & RX unit clock divider configuration register & 0x{}0038 & 0x{}0038 & R/W \\ \hline
\hyperref[regdesc:I2SRXTIMINGREG]{\textcolor{red}{I2S\_RX\_TIMING\_REG}} & RX timing control register & 0x{}0058 & 0x{}0058 & R/W \\ \hline
\multicolumn{5}{|l|}{\textbf{TX clock and timing registers}} \\ \hline
\hyperref[regdesc:I2STXCLKMDIVCONFREG]{I2S\_TX\_CLKM\_DIV\_CONF\_REG} & TX unit clock divider configuration register & 0x{}003C & 0x{}003C & R/W \\ \hline
\hyperref[regdesc:I2STXTIMINGREG]{I2S\_TX\_TIMING\_REG} & TX timing control register & 0x{}005C & 0x{}005C & R/W \\ \hline
\multicolumn{5}{|l|}{\textbf{Control and configuration registers}} \\ \hline
\hyperref[regdesc:I2SLCHUNGCONFREG]{I2S\_LC\_HUNG\_CONF\_REG} & Timeout configuration register & 0x{}0060 & 0x{}0060 & R/W \\ \hline
\hyperref[regdesc:I2SCONFSIGLEDATAREG]{I2S\_CONF\_SIGLE\_DATA\_REG} & Single data register & 0x{}0068 & 0x{}0068 & R/W \\ \hline
\multicolumn{5}{|l|}{\textbf{TX status registers}} \\ \hline
\hyperref[regdesc:I2SSTATEREG]{I2S\_STATE\_REG} & TX status register & 0x{}006C & 0x{}006C & RO \\ \hline
\multicolumn{5}{|l|}{\textbf{Version register}} \\ \hline
\hyperref[regdesc:I2SDATEREG]{I2S\_DATE\_REG} & Version control register & 0x{}0080 & 0x{}0080 & R/W \\ \hline
\end{longtable}
