INTSTYLE=ise
INFILE=D:\FPGA\Registerfile_design\Top_Register_file.ncd
OUTFILE=D:\FPGA\Registerfile_design\Top_Register_file.bit
FAMILY=Spartan6
PART=xc6slx16-3csg324
WORKINGDIR=D:\FPGA\Registerfile_design
LICENSE=WebPack
USER_INFO=__0_0_0
