Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 00:36:33 2024
| Host         : eecs-digital-07 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 ball/ball_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            coll/dist_ball_pin_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        13.311ns  (logic 7.900ns (59.349%)  route 5.411ns (40.651%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 11.542 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.654    -5.919 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.713    -4.206    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.110 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.893    -2.217    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.009    -6.226 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018    -4.208    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.112 r  wizard_hdmi/clkout1_buf/O
                         net (fo=58254, estimated)    1.790    -2.322    ball/clk_pixel
    SLICE_X56Y17         FDRE                                         r  ball/ball_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.804 r  ball/ball_x_reg[1]/Q
                         net (fo=73, estimated)       1.159    -0.645    pins/Q[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124    -0.521 r  pins/p_15_in_i_13/O
                         net (fo=1, routed)           0.000    -0.521    pins/p_15_in_i_13_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.029 r  pins/p_15_in_i_3/CO[3]
                         net (fo=1, estimated)        0.000     0.029    pins/p_15_in_i_3_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.143 r  pins/p_15_in_i_2/CO[3]
                         net (fo=1, estimated)        0.000     0.143    pins/p_15_in_i_2_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.456 r  pins/p_15_in_i_1/O[3]
                         net (fo=21, estimated)       1.196     1.652    coll/p_15_in_5[3]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[19]_P[1])
                                                      4.023     5.675 r  coll/p_15_in/P[1]
                         net (fo=4, estimated)        1.507     7.182    coll/p_15_in__0[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.306 r  coll/dist_ball_pin[2][3]_i_19/O
                         net (fo=1, routed)           0.000     7.306    coll/dist_ball_pin[2][3]_i_19_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.839 r  coll/dist_ball_pin_reg[2][3]_i_14/CO[3]
                         net (fo=1, estimated)        0.000     7.839    coll/dist_ball_pin_reg[2][3]_i_14_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.078 r  coll/dist_ball_pin_reg[2][7]_i_14/O[2]
                         net (fo=1, estimated)        0.982     9.060    coll/p_18_out[6]
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.301     9.361 r  coll/dist_ball_pin[2][7]_i_11/O
                         net (fo=1, estimated)        0.567     9.928    coll/dist_ball_pin[2][7]_i_11_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.052 r  coll/dist_ball_pin[2][7]_i_7/O
                         net (fo=1, routed)           0.000    10.052    ball/dist_ball_pin_reg[2][7][2]
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.432 r  ball/dist_ball_pin_reg[2][7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.432    ball/dist_ball_pin_reg[2][7]_i_1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.549 r  ball/dist_ball_pin_reg[2][11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.549    ball/dist_ball_pin_reg[2][11]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.666 r  ball/dist_ball_pin_reg[2][15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.666    ball/dist_ball_pin_reg[2][15]_i_1_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.989 r  ball/dist_ball_pin_reg[2][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.989    coll/dist_ball_pin_reg[2][19]_1[17]
    SLICE_X58Y35         FDRE                                         r  coll/dist_ball_pin_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.070    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.915     8.154 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.627     9.782    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.766    11.639    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.774     7.864 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917     9.782    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.873 r  wizard_hdmi/clkout1_buf/O
                         net (fo=58254, estimated)    1.669    11.542    coll/clk_pixel
    SLICE_X58Y35         FDRE                                         r  coll/dist_ball_pin_reg[2][17]/C
                         clock pessimism             -0.430    11.112    
                         clock uncertainty           -0.210    10.902    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.109    11.011    coll/dist_ball_pin_reg[2][17]
  -------------------------------------------------------------------
                         required time                         11.011    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  0.022    




