<module name="COMPUTE_CLUSTER_J7AHP0_A72SS0_ECC_AGGR_COREPAC_0_VBUSP_CFG0_CFG_ARM_ECC_COREPAC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_aggr_revision" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_aggr_revision" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x1696" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x7" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor version" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ecc_vector" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ecc_vector" offset="0x8" width="32" description="">
		<bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_misc_status" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_misc_status" offset="0xC" width="32" description="">
		<bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x47" description="Indicates the number of RAMS serviced by the ECC aggregator" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_reserved_svbus" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_reserved_svbus" offset="0x10" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_eoi_reg" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_eoi_reg" offset="0x3C" width="32" description="">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_status_reg0" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_status_reg0" offset="0x40" width="32" description="">
		<bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank15_ecc_svbus_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank14_ecc_svbus_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank13_ecc_svbus_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank12_ecc_svbus_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank11_ecc_svbus_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank10_ecc_svbus_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank9_ecc_svbus_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank8_ecc_svbus_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank7_ecc_svbus_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank6_ecc_svbus_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank5_ecc_svbus_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank4_ecc_svbus_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank3_ecc_svbus_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank2_ecc_svbus_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank1_ecc_svbus_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank0_ecc_svbus_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank7_ecc_svbus_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank6_ecc_svbus_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank5_ecc_svbus_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank4_ecc_svbus_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank3_ecc_svbus_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank2_ecc_svbus_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank1_ecc_svbus_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank0_ecc_svbus_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK7_ECC_SVBUS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank7_ecc_svbus_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK6_ECC_SVBUS_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank6_ecc_svbus_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK5_ECC_SVBUS_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank5_ecc_svbus_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK4_ECC_SVBUS_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank4_ecc_svbus_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_status_reg1" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_status_reg1" offset="0x44" width="32" description="">
		<bitfield id="ECCAGG_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_m2m_m2m_vbuss_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_M2M_DST_VBUSS_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_m2m_dst_vbuss_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_dst_m2p_src_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE3_P2P_BRIDGE_VBUSP_ECC_CORE3_BRIDGE_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_vbusp_ecc_core3_p2p_bridge_vbusp_ecc_core3_bridge_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE2_P2P_BRIDGE_VBUSP_ECC_CORE2_BRIDGE_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_vbusp_ecc_core2_p2p_bridge_vbusp_ecc_core2_bridge_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for l2_dirty_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for l2_dirty_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_enable_set_reg0" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_enable_set_reg0" offset="0x80" width="32" description="">
		<bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank15_ecc_svbus_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank14_ecc_svbus_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank13_ecc_svbus_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank12_ecc_svbus_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank11_ecc_svbus_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank10_ecc_svbus_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank9_ecc_svbus_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank8_ecc_svbus_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank7_ecc_svbus_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank6_ecc_svbus_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank5_ecc_svbus_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank4_ecc_svbus_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank3_ecc_svbus_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank2_ecc_svbus_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank1_ecc_svbus_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank0_ecc_svbus_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank7_ecc_svbus_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank6_ecc_svbus_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank5_ecc_svbus_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank4_ecc_svbus_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank3_ecc_svbus_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank2_ecc_svbus_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank1_ecc_svbus_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank0_ecc_svbus_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank7_ecc_svbus_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank6_ecc_svbus_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank5_ecc_svbus_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank4_ecc_svbus_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_enable_set_reg1" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_enable_set_reg1" offset="0x84" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_m2m_m2m_vbuss_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_M2M_DST_VBUSS_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_m2m_dst_vbuss_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_dst_m2p_src_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE3_P2P_BRIDGE_VBUSP_ECC_CORE3_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_vbusp_ecc_core3_p2p_bridge_vbusp_ecc_core3_bridge_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE2_P2P_BRIDGE_VBUSP_ECC_CORE2_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_vbusp_ecc_core2_p2p_bridge_vbusp_ecc_core2_bridge_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for l2_dirty_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for l2_dirty_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_enable_clr_reg0" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_enable_clr_reg0" offset="0xC0" width="32" description="">
		<bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank15_ecc_svbus_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank14_ecc_svbus_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank13_ecc_svbus_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank12_ecc_svbus_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank11_ecc_svbus_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank10_ecc_svbus_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank9_ecc_svbus_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank8_ecc_svbus_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank7_ecc_svbus_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank6_ecc_svbus_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank5_ecc_svbus_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank4_ecc_svbus_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank3_ecc_svbus_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank2_ecc_svbus_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank1_ecc_svbus_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank0_ecc_svbus_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank7_ecc_svbus_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank6_ecc_svbus_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank5_ecc_svbus_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank4_ecc_svbus_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank3_ecc_svbus_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank2_ecc_svbus_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank1_ecc_svbus_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank0_ecc_svbus_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank7_ecc_svbus_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank6_ecc_svbus_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank5_ecc_svbus_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank4_ecc_svbus_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_enable_clr_reg1" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_sec_enable_clr_reg1" offset="0xC4" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_m2m_m2m_vbuss_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_CFG_M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_m2m_dst_vbuss_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_dst_m2p_src_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE3_P2P_BRIDGE_VBUSP_ECC_CORE3_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_vbusp_ecc_core3_p2p_bridge_vbusp_ecc_core3_bridge_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE2_P2P_BRIDGE_VBUSP_ECC_CORE2_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_vbusp_ecc_core2_p2p_bridge_vbusp_ecc_core2_bridge_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for l2_dirty_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for l2_dirty_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_eoi_reg" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_eoi_reg" offset="0x13C" width="32" description="">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_status_reg0" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_status_reg0" offset="0x140" width="32" description="">
		<bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank15_ecc_svbus_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank14_ecc_svbus_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank13_ecc_svbus_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank12_ecc_svbus_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank11_ecc_svbus_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank10_ecc_svbus_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank9_ecc_svbus_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank8_ecc_svbus_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank7_ecc_svbus_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank6_ecc_svbus_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank5_ecc_svbus_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank4_ecc_svbus_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank3_ecc_svbus_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank2_ecc_svbus_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank1_ecc_svbus_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for l2_tag_spram_bank0_ecc_svbus_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank7_ecc_svbus_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank6_ecc_svbus_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank5_ecc_svbus_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank4_ecc_svbus_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank3_ecc_svbus_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank2_ecc_svbus_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank1_ecc_svbus_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for l2_data_spram_bank0_ecc_svbus_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK7_ECC_SVBUS_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank7_ecc_svbus_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK6_ECC_SVBUS_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank6_ecc_svbus_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK5_ECC_SVBUS_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank5_ecc_svbus_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK4_ECC_SVBUS_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank4_ecc_svbus_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_status_reg1" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_status_reg1" offset="0x144" width="32" description="">
		<bitfield id="ECCAGG_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_m2m_m2m_vbuss_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_M2M_DST_VBUSS_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_m2m_dst_vbuss_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for vbusp_cfg_dst_m2p_src_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE3_P2P_BRIDGE_VBUSP_ECC_CORE3_BRIDGE_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_vbusp_ecc_core3_p2p_bridge_vbusp_ecc_core3_bridge_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE2_P2P_BRIDGE_VBUSP_ECC_CORE2_BRIDGE_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_vbusp_ecc_core2_p2p_bridge_vbusp_ecc_core2_bridge_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for l2_dirty_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for l2_dirty_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_enable_set_reg0" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_enable_set_reg0" offset="0x180" width="32" description="">
		<bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank15_ecc_svbus_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank14_ecc_svbus_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank13_ecc_svbus_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank12_ecc_svbus_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank11_ecc_svbus_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank10_ecc_svbus_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank9_ecc_svbus_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank8_ecc_svbus_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank7_ecc_svbus_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank6_ecc_svbus_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank5_ecc_svbus_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank4_ecc_svbus_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank3_ecc_svbus_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank2_ecc_svbus_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank1_ecc_svbus_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for l2_tag_spram_bank0_ecc_svbus_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank7_ecc_svbus_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank6_ecc_svbus_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank5_ecc_svbus_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank4_ecc_svbus_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank3_ecc_svbus_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank2_ecc_svbus_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank1_ecc_svbus_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for l2_data_spram_bank0_ecc_svbus_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank7_ecc_svbus_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank6_ecc_svbus_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank5_ecc_svbus_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank4_ecc_svbus_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_enable_set_reg1" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_enable_set_reg1" offset="0x184" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_m2m_m2m_vbuss_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_M2M_DST_VBUSS_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_m2m_dst_vbuss_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for vbusp_cfg_dst_m2p_src_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE3_P2P_BRIDGE_VBUSP_ECC_CORE3_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_vbusp_ecc_core3_p2p_bridge_vbusp_ecc_core3_bridge_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE2_P2P_BRIDGE_VBUSP_ECC_CORE2_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_vbusp_ecc_core2_p2p_bridge_vbusp_ecc_core2_bridge_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for l2_dirty_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for l2_dirty_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_enable_clr_reg0" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_enable_clr_reg0" offset="0x1C0" width="32" description="">
		<bitfield id="L2_TAG_SPRAM_BANK15_ECC_SVBUS_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank15_ecc_svbus_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK14_ECC_SVBUS_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank14_ecc_svbus_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK13_ECC_SVBUS_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank13_ecc_svbus_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK12_ECC_SVBUS_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank12_ecc_svbus_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK11_ECC_SVBUS_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank11_ecc_svbus_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK10_ECC_SVBUS_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank10_ecc_svbus_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK9_ECC_SVBUS_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank9_ecc_svbus_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK8_ECC_SVBUS_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank8_ecc_svbus_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank7_ecc_svbus_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank6_ecc_svbus_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank5_ecc_svbus_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank4_ecc_svbus_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank3_ecc_svbus_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank2_ecc_svbus_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank1_ecc_svbus_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="L2_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for l2_tag_spram_bank0_ecc_svbus_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank7_ecc_svbus_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank6_ecc_svbus_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank5_ecc_svbus_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank4_ecc_svbus_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank3_ecc_svbus_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank2_ecc_svbus_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank1_ecc_svbus_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DATA_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for l2_data_spram_bank0_ecc_svbus_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK7_ECC_SVBUS_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank7_ecc_svbus_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK6_ECC_SVBUS_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank6_ecc_svbus_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK5_ECC_SVBUS_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank5_ecc_svbus_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK4_ECC_SVBUS_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank4_ecc_svbus_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK3_ECC_SVBUS_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank3_ecc_svbus_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK2_ECC_SVBUS_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank2_ecc_svbus_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="L2_SNP_TAG_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for l2_snp_tag_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_enable_clr_reg1" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_ded_enable_clr_reg1" offset="0x1C4" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_CFG_M2M_M2M_VBUSS_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_m2m_m2m_vbuss_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_CFG_M2M_DST_VBUSS_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_m2m_dst_vbuss_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VBUSP_CFG_DST_M2P_SRC_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for vbusp_cfg_dst_m2p_src_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_DIVH_CLK2_CLK_CLK_EDC_CTRL_CBASS_INT_DIVH_CLK2_CLK_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_divh_clk2_clk_clk_edc_ctrl_cbass_int_divh_clk2_clk_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_SCR1_SCR_A72_J7_COREPAC_CBASS_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_scr1_scr_a72_j7_corepac_cbass_scr1_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_COREPAC_P2P_BRIDGE_VBUSP_ECC_COREPAC_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_vbusp_ecc_corepac_p2p_bridge_vbusp_ecc_corepac_bridge_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE3_P2P_BRIDGE_VBUSP_ECC_CORE3_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_vbusp_ecc_core3_p2p_bridge_vbusp_ecc_core3_bridge_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE2_P2P_BRIDGE_VBUSP_ECC_CORE2_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_vbusp_ecc_core2_p2p_bridge_vbusp_ecc_core2_bridge_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE1_P2P_BRIDGE_VBUSP_ECC_CORE1_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_vbusp_ecc_core1_p2p_bridge_vbusp_ecc_core1_bridge_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="A72_J7_COREPAC_CBASS_VBUSP_ECC_CORE0_P2P_BRIDGE_VBUSP_ECC_CORE0_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for a72_j7_corepac_cbass_vbusp_ecc_core0_p2p_bridge_vbusp_ecc_core0_bridge_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for l2_incl_plru_spram_bank1_ecc_svbus_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="L2_INCL_PLRU_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for l2_incl_plru_spram_bank0_ecc_svbus_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK1_ECC_SVBUS_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for l2_dirty_spram_bank1_ecc_svbus_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="L2_DIRTY_SPRAM_BANK0_ECC_SVBUS_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for l2_dirty_spram_bank0_ecc_svbus_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_aggr_enable_set" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_aggr_enable_set" offset="0x200" width="32" description="">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_aggr_enable_clr" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_aggr_enable_clr" offset="0x204" width="32" description="">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_aggr_status_set" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_aggr_status_set" offset="0x208" width="32" description="">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="3 - 2" rwaccess="R/WI"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="1 - 0" rwaccess="R/WI"/>
	</register>
	<register id="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_aggr_status_clr" acronym="__VBUSP_CFG0__CFG_ARM_ECC_COREPAC_aggr_status_clr" offset="0x20C" width="32" description="">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="3 - 2" rwaccess="R/WD"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="1 - 0" rwaccess="R/WD"/>
	</register>
</module>