// Seed: 2976301859
macromodule module_0 ();
  assign id_1 = -1'b0;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  genvar id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output wand id_0
);
  assign id_0 = id_2 & -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    output wand id_1,
    input  wire id_2
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = 1;
  wire id_6;
endmodule
