// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_32 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_300_p2;
reg   [0:0] icmp_ln86_reg_1298;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1298_pp0_iter1_reg;
wire   [0:0] icmp_ln86_896_fu_306_p2;
reg   [0:0] icmp_ln86_896_reg_1304;
reg   [0:0] icmp_ln86_896_reg_1304_pp0_iter1_reg;
wire   [0:0] icmp_ln86_897_fu_312_p2;
reg   [0:0] icmp_ln86_897_reg_1315;
reg   [0:0] icmp_ln86_897_reg_1315_pp0_iter1_reg;
wire   [0:0] icmp_ln86_898_fu_318_p2;
reg   [0:0] icmp_ln86_898_reg_1321;
wire   [0:0] icmp_ln86_899_fu_324_p2;
reg   [0:0] icmp_ln86_899_reg_1326;
reg   [0:0] icmp_ln86_899_reg_1326_pp0_iter1_reg;
wire   [0:0] icmp_ln86_900_fu_330_p2;
reg   [0:0] icmp_ln86_900_reg_1332;
reg   [0:0] icmp_ln86_900_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_900_reg_1332_pp0_iter2_reg;
wire   [0:0] icmp_ln86_901_fu_336_p2;
reg   [0:0] icmp_ln86_901_reg_1338;
reg   [0:0] icmp_ln86_901_reg_1338_pp0_iter1_reg;
wire   [0:0] icmp_ln86_902_fu_342_p2;
reg   [0:0] icmp_ln86_902_reg_1344;
wire   [0:0] icmp_ln86_903_fu_348_p2;
reg   [0:0] icmp_ln86_903_reg_1350;
reg   [0:0] icmp_ln86_903_reg_1350_pp0_iter1_reg;
wire   [0:0] icmp_ln86_904_fu_354_p2;
reg   [0:0] icmp_ln86_904_reg_1356;
reg   [0:0] icmp_ln86_904_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_904_reg_1356_pp0_iter2_reg;
wire   [0:0] icmp_ln86_905_fu_360_p2;
reg   [0:0] icmp_ln86_905_reg_1362;
reg   [0:0] icmp_ln86_905_reg_1362_pp0_iter1_reg;
reg   [0:0] icmp_ln86_905_reg_1362_pp0_iter2_reg;
wire   [0:0] icmp_ln86_906_fu_366_p2;
reg   [0:0] icmp_ln86_906_reg_1368;
reg   [0:0] icmp_ln86_906_reg_1368_pp0_iter1_reg;
reg   [0:0] icmp_ln86_906_reg_1368_pp0_iter2_reg;
reg   [0:0] icmp_ln86_906_reg_1368_pp0_iter3_reg;
wire   [0:0] icmp_ln86_907_fu_372_p2;
reg   [0:0] icmp_ln86_907_reg_1374;
reg   [0:0] icmp_ln86_907_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_907_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_907_reg_1374_pp0_iter3_reg;
reg   [0:0] icmp_ln86_907_reg_1374_pp0_iter4_reg;
wire   [0:0] icmp_ln86_908_fu_378_p2;
reg   [0:0] icmp_ln86_908_reg_1380;
reg   [0:0] icmp_ln86_908_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_908_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_908_reg_1380_pp0_iter3_reg;
reg   [0:0] icmp_ln86_908_reg_1380_pp0_iter4_reg;
wire   [0:0] icmp_ln86_909_fu_384_p2;
reg   [0:0] icmp_ln86_909_reg_1386;
reg   [0:0] icmp_ln86_909_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_909_reg_1386_pp0_iter2_reg;
reg   [0:0] icmp_ln86_909_reg_1386_pp0_iter3_reg;
reg   [0:0] icmp_ln86_909_reg_1386_pp0_iter4_reg;
reg   [0:0] icmp_ln86_909_reg_1386_pp0_iter5_reg;
reg   [0:0] icmp_ln86_909_reg_1386_pp0_iter6_reg;
wire   [0:0] icmp_ln86_910_fu_390_p2;
reg   [0:0] icmp_ln86_910_reg_1392;
wire   [0:0] icmp_ln86_911_fu_396_p2;
reg   [0:0] icmp_ln86_911_reg_1397;
wire   [0:0] icmp_ln86_912_fu_402_p2;
reg   [0:0] icmp_ln86_912_reg_1402;
reg   [0:0] icmp_ln86_912_reg_1402_pp0_iter1_reg;
wire   [0:0] icmp_ln86_913_fu_408_p2;
reg   [0:0] icmp_ln86_913_reg_1407;
reg   [0:0] icmp_ln86_913_reg_1407_pp0_iter1_reg;
wire   [0:0] icmp_ln86_914_fu_414_p2;
reg   [0:0] icmp_ln86_914_reg_1412;
reg   [0:0] icmp_ln86_914_reg_1412_pp0_iter1_reg;
wire   [0:0] icmp_ln86_915_fu_420_p2;
reg   [0:0] icmp_ln86_915_reg_1417;
reg   [0:0] icmp_ln86_915_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_915_reg_1417_pp0_iter2_reg;
wire   [0:0] icmp_ln86_916_fu_426_p2;
reg   [0:0] icmp_ln86_916_reg_1422;
reg   [0:0] icmp_ln86_916_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_916_reg_1422_pp0_iter2_reg;
wire   [0:0] icmp_ln86_917_fu_432_p2;
reg   [0:0] icmp_ln86_917_reg_1427;
reg   [0:0] icmp_ln86_917_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_917_reg_1427_pp0_iter2_reg;
wire   [0:0] icmp_ln86_918_fu_438_p2;
reg   [0:0] icmp_ln86_918_reg_1432;
reg   [0:0] icmp_ln86_918_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_918_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_918_reg_1432_pp0_iter3_reg;
wire   [0:0] icmp_ln86_919_fu_444_p2;
reg   [0:0] icmp_ln86_919_reg_1437;
reg   [0:0] icmp_ln86_919_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_919_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_919_reg_1437_pp0_iter3_reg;
wire   [0:0] icmp_ln86_920_fu_450_p2;
reg   [0:0] icmp_ln86_920_reg_1442;
reg   [0:0] icmp_ln86_920_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_920_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_920_reg_1442_pp0_iter3_reg;
wire   [0:0] icmp_ln86_921_fu_456_p2;
reg   [0:0] icmp_ln86_921_reg_1447;
reg   [0:0] icmp_ln86_921_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_921_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_921_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_921_reg_1447_pp0_iter4_reg;
wire   [0:0] icmp_ln86_922_fu_462_p2;
reg   [0:0] icmp_ln86_922_reg_1452;
reg   [0:0] icmp_ln86_922_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_922_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_922_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_922_reg_1452_pp0_iter4_reg;
wire   [0:0] icmp_ln86_923_fu_468_p2;
reg   [0:0] icmp_ln86_923_reg_1457;
reg   [0:0] icmp_ln86_923_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_923_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_923_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_923_reg_1457_pp0_iter4_reg;
wire   [0:0] icmp_ln86_924_fu_474_p2;
reg   [0:0] icmp_ln86_924_reg_1462;
reg   [0:0] icmp_ln86_924_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_924_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_924_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_924_reg_1462_pp0_iter4_reg;
reg   [0:0] icmp_ln86_924_reg_1462_pp0_iter5_reg;
wire   [0:0] icmp_ln86_925_fu_480_p2;
reg   [0:0] icmp_ln86_925_reg_1467;
reg   [0:0] icmp_ln86_925_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_925_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_925_reg_1467_pp0_iter3_reg;
reg   [0:0] icmp_ln86_925_reg_1467_pp0_iter4_reg;
reg   [0:0] icmp_ln86_925_reg_1467_pp0_iter5_reg;
reg   [0:0] icmp_ln86_925_reg_1467_pp0_iter6_reg;
wire   [0:0] and_ln102_866_fu_486_p2;
reg   [0:0] and_ln102_866_reg_1472;
reg   [0:0] and_ln102_866_reg_1472_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_497_p2;
reg   [0:0] and_ln104_reg_1481;
wire   [0:0] and_ln104_179_fu_507_p2;
reg   [0:0] and_ln104_179_reg_1487;
wire   [0:0] and_ln102_867_fu_512_p2;
reg   [0:0] and_ln102_867_reg_1492;
reg   [0:0] and_ln102_867_reg_1492_pp0_iter2_reg;
wire   [0:0] and_ln102_871_fu_526_p2;
reg   [0:0] and_ln102_871_reg_1499;
wire   [2:0] select_ln117_870_fu_582_p3;
reg   [2:0] select_ln117_870_reg_1504;
wire   [0:0] or_ln117_824_fu_589_p2;
reg   [0:0] or_ln117_824_reg_1509;
wire   [0:0] xor_ln104_fu_594_p2;
reg   [0:0] xor_ln104_reg_1515;
reg   [0:0] xor_ln104_reg_1515_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1515_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1515_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1515_pp0_iter6_reg;
reg   [0:0] xor_ln104_reg_1515_pp0_iter7_reg;
wire   [0:0] and_ln102_fu_599_p2;
reg   [0:0] and_ln102_reg_1520;
reg   [0:0] and_ln102_reg_1520_pp0_iter3_reg;
wire   [0:0] and_ln104_180_fu_620_p2;
reg   [0:0] and_ln104_180_reg_1527;
wire   [0:0] and_ln102_869_fu_625_p2;
reg   [0:0] and_ln102_869_reg_1532;
reg   [0:0] and_ln102_869_reg_1532_pp0_iter3_reg;
reg   [0:0] and_ln102_869_reg_1532_pp0_iter4_reg;
wire   [0:0] and_ln104_182_fu_635_p2;
reg   [0:0] and_ln104_182_reg_1539;
reg   [0:0] and_ln104_182_reg_1539_pp0_iter3_reg;
reg   [0:0] and_ln104_182_reg_1539_pp0_iter4_reg;
reg   [0:0] and_ln104_182_reg_1539_pp0_iter5_reg;
reg   [0:0] and_ln104_182_reg_1539_pp0_iter6_reg;
wire   [0:0] and_ln102_873_fu_650_p2;
reg   [0:0] and_ln102_873_reg_1545;
wire   [0:0] or_ln117_827_fu_722_p2;
reg   [0:0] or_ln117_827_reg_1551;
wire   [3:0] select_ln117_876_fu_735_p3;
reg   [3:0] select_ln117_876_reg_1556;
wire   [0:0] or_ln117_829_fu_743_p2;
reg   [0:0] or_ln117_829_reg_1561;
wire   [0:0] or_ln117_833_fu_747_p2;
reg   [0:0] or_ln117_833_reg_1568;
reg   [0:0] or_ln117_833_reg_1568_pp0_iter3_reg;
reg   [0:0] or_ln117_833_reg_1568_pp0_iter4_reg;
reg   [0:0] or_ln117_833_reg_1568_pp0_iter5_reg;
reg   [0:0] or_ln117_833_reg_1568_pp0_iter6_reg;
reg   [0:0] or_ln117_833_reg_1568_pp0_iter7_reg;
wire   [0:0] and_ln102_868_fu_751_p2;
reg   [0:0] and_ln102_868_reg_1578;
wire   [0:0] and_ln104_181_fu_760_p2;
reg   [0:0] and_ln104_181_reg_1584;
reg   [0:0] and_ln104_181_reg_1584_pp0_iter4_reg;
wire   [0:0] and_ln102_874_fu_775_p2;
reg   [0:0] and_ln102_874_reg_1590;
wire   [4:0] select_ln117_882_fu_866_p3;
reg   [4:0] select_ln117_882_reg_1595;
wire   [0:0] or_ln117_835_fu_873_p2;
reg   [0:0] or_ln117_835_reg_1600;
wire   [0:0] and_ln102_876_fu_887_p2;
reg   [0:0] and_ln102_876_reg_1606;
wire   [0:0] or_ln117_839_fu_960_p2;
reg   [0:0] or_ln117_839_reg_1612;
wire   [4:0] select_ln117_888_fu_974_p3;
reg   [4:0] select_ln117_888_reg_1617;
wire   [0:0] or_ln117_841_fu_982_p2;
reg   [0:0] or_ln117_841_reg_1622;
wire   [0:0] or_ln117_845_fu_1070_p2;
reg   [0:0] or_ln117_845_reg_1630;
wire   [4:0] select_ln117_894_fu_1082_p3;
reg   [4:0] select_ln117_894_reg_1636;
wire   [0:0] or_ln117_847_fu_1104_p2;
reg   [0:0] or_ln117_847_reg_1641;
wire   [4:0] select_ln117_896_fu_1116_p3;
reg   [4:0] select_ln117_896_reg_1646;
wire   [11:0] tmp_fu_1151_p67;
reg   [11:0] tmp_reg_1651;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_433_fu_492_p2;
wire   [0:0] xor_ln104_435_fu_502_p2;
wire   [0:0] and_ln102_870_fu_517_p2;
wire   [0:0] xor_ln104_439_fu_521_p2;
wire   [0:0] and_ln102_894_fu_536_p2;
wire   [0:0] and_ln102_878_fu_531_p2;
wire   [0:0] xor_ln117_fu_546_p2;
wire   [0:0] and_ln102_879_fu_541_p2;
wire   [1:0] zext_ln117_fu_552_p1;
wire   [0:0] or_ln117_fu_556_p2;
wire   [1:0] select_ln117_fu_562_p3;
wire   [1:0] select_ln117_869_fu_570_p3;
wire   [2:0] zext_ln117_97_fu_578_p1;
wire   [0:0] xor_ln104_434_fu_604_p2;
wire   [0:0] xor_ln104_436_fu_615_p2;
wire   [0:0] and_ln104_178_fu_609_p2;
wire   [0:0] xor_ln104_438_fu_630_p2;
wire   [0:0] xor_ln104_440_fu_641_p2;
wire   [0:0] and_ln102_895_fu_659_p2;
wire   [0:0] and_ln102_872_fu_646_p2;
wire   [0:0] and_ln102_880_fu_655_p2;
wire   [0:0] or_ln117_823_fu_674_p2;
wire   [0:0] and_ln102_881_fu_664_p2;
wire   [2:0] select_ln117_871_fu_679_p3;
wire   [0:0] or_ln117_825_fu_686_p2;
wire   [2:0] select_ln117_872_fu_691_p3;
wire   [2:0] select_ln117_873_fu_698_p3;
wire   [0:0] and_ln102_882_fu_669_p2;
wire   [3:0] zext_ln117_98_fu_706_p1;
wire   [0:0] or_ln117_826_fu_710_p2;
wire   [3:0] select_ln117_874_fu_715_p3;
wire   [3:0] select_ln117_875_fu_727_p3;
wire   [0:0] xor_ln104_437_fu_755_p2;
wire   [0:0] xor_ln104_441_fu_765_p2;
wire   [0:0] and_ln102_896_fu_780_p2;
wire   [0:0] xor_ln104_442_fu_770_p2;
wire   [0:0] and_ln102_897_fu_794_p2;
wire   [0:0] and_ln102_883_fu_785_p2;
wire   [0:0] or_ln117_828_fu_804_p2;
wire   [0:0] and_ln102_884_fu_790_p2;
wire   [3:0] select_ln117_877_fu_809_p3;
wire   [0:0] or_ln117_830_fu_816_p2;
wire   [3:0] select_ln117_878_fu_821_p3;
wire   [0:0] or_ln117_831_fu_828_p2;
wire   [0:0] and_ln102_885_fu_799_p2;
wire   [3:0] select_ln117_879_fu_832_p3;
wire   [0:0] or_ln117_832_fu_840_p2;
wire   [3:0] select_ln117_880_fu_846_p3;
wire   [3:0] select_ln117_881_fu_854_p3;
wire   [4:0] zext_ln117_99_fu_862_p1;
wire   [0:0] xor_ln104_443_fu_878_p2;
wire   [0:0] and_ln102_898_fu_895_p2;
wire   [0:0] and_ln102_875_fu_883_p2;
wire   [0:0] and_ln102_886_fu_891_p2;
wire   [0:0] or_ln117_834_fu_910_p2;
wire   [0:0] and_ln102_887_fu_900_p2;
wire   [4:0] select_ln117_883_fu_915_p3;
wire   [0:0] or_ln117_836_fu_922_p2;
wire   [4:0] select_ln117_884_fu_927_p3;
wire   [0:0] or_ln117_837_fu_934_p2;
wire   [0:0] and_ln102_888_fu_905_p2;
wire   [4:0] select_ln117_885_fu_938_p3;
wire   [0:0] or_ln117_838_fu_946_p2;
wire   [4:0] select_ln117_886_fu_952_p3;
wire   [4:0] select_ln117_887_fu_966_p3;
wire   [0:0] xor_ln104_444_fu_986_p2;
wire   [0:0] and_ln102_899_fu_996_p2;
wire   [0:0] xor_ln104_445_fu_991_p2;
wire   [0:0] and_ln102_900_fu_1010_p2;
wire   [0:0] and_ln102_889_fu_1001_p2;
wire   [0:0] or_ln117_840_fu_1020_p2;
wire   [0:0] and_ln102_890_fu_1006_p2;
wire   [4:0] select_ln117_889_fu_1025_p3;
wire   [0:0] or_ln117_842_fu_1032_p2;
wire   [4:0] select_ln117_890_fu_1037_p3;
wire   [0:0] or_ln117_843_fu_1044_p2;
wire   [0:0] and_ln102_891_fu_1015_p2;
wire   [4:0] select_ln117_891_fu_1048_p3;
wire   [0:0] or_ln117_844_fu_1056_p2;
wire   [4:0] select_ln117_892_fu_1062_p3;
wire   [4:0] select_ln117_893_fu_1074_p3;
wire   [0:0] and_ln102_877_fu_1090_p2;
wire   [0:0] and_ln102_892_fu_1094_p2;
wire   [0:0] or_ln117_846_fu_1099_p2;
wire   [4:0] select_ln117_895_fu_1109_p3;
wire   [0:0] xor_ln104_446_fu_1124_p2;
wire   [0:0] and_ln102_901_fu_1129_p2;
wire   [0:0] and_ln102_893_fu_1134_p2;
wire   [0:0] or_ln117_848_fu_1139_p2;
wire   [11:0] tmp_fu_1151_p65;
wire   [4:0] tmp_fu_1151_p66;
wire   [0:0] or_ln117_849_fu_1287_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
wire   [4:0] tmp_fu_1151_p1;
wire   [4:0] tmp_fu_1151_p3;
wire   [4:0] tmp_fu_1151_p5;
wire   [4:0] tmp_fu_1151_p7;
wire   [4:0] tmp_fu_1151_p9;
wire   [4:0] tmp_fu_1151_p11;
wire   [4:0] tmp_fu_1151_p13;
wire   [4:0] tmp_fu_1151_p15;
wire   [4:0] tmp_fu_1151_p17;
wire   [4:0] tmp_fu_1151_p19;
wire   [4:0] tmp_fu_1151_p21;
wire   [4:0] tmp_fu_1151_p23;
wire   [4:0] tmp_fu_1151_p25;
wire   [4:0] tmp_fu_1151_p27;
wire   [4:0] tmp_fu_1151_p29;
wire   [4:0] tmp_fu_1151_p31;
wire  signed [4:0] tmp_fu_1151_p33;
wire  signed [4:0] tmp_fu_1151_p35;
wire  signed [4:0] tmp_fu_1151_p37;
wire  signed [4:0] tmp_fu_1151_p39;
wire  signed [4:0] tmp_fu_1151_p41;
wire  signed [4:0] tmp_fu_1151_p43;
wire  signed [4:0] tmp_fu_1151_p45;
wire  signed [4:0] tmp_fu_1151_p47;
wire  signed [4:0] tmp_fu_1151_p49;
wire  signed [4:0] tmp_fu_1151_p51;
wire  signed [4:0] tmp_fu_1151_p53;
wire  signed [4:0] tmp_fu_1151_p55;
wire  signed [4:0] tmp_fu_1151_p57;
wire  signed [4:0] tmp_fu_1151_p59;
wire  signed [4:0] tmp_fu_1151_p61;
wire  signed [4:0] tmp_fu_1151_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x_U120(
    .din0(12'd3589),
    .din1(12'd3618),
    .din2(12'd4037),
    .din3(12'd3717),
    .din4(12'd3843),
    .din5(12'd3670),
    .din6(12'd3868),
    .din7(12'd3685),
    .din8(12'd3895),
    .din9(12'd82),
    .din10(12'd1711),
    .din11(12'd341),
    .din12(12'd3815),
    .din13(12'd3671),
    .din14(12'd4018),
    .din15(12'd3783),
    .din16(12'd1483),
    .din17(12'd578),
    .din18(12'd3970),
    .din19(12'd615),
    .din20(12'd145),
    .din21(12'd3752),
    .din22(12'd194),
    .din23(12'd3657),
    .din24(12'd1),
    .din25(12'd308),
    .din26(12'd311),
    .din27(12'd537),
    .din28(12'd3827),
    .din29(12'd3482),
    .din30(12'd242),
    .din31(12'd3865),
    .def(tmp_fu_1151_p65),
    .sel(tmp_fu_1151_p66),
    .dout(tmp_fu_1151_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_866_reg_1472 <= and_ln102_866_fu_486_p2;
        and_ln102_866_reg_1472_pp0_iter1_reg <= and_ln102_866_reg_1472;
        and_ln102_867_reg_1492 <= and_ln102_867_fu_512_p2;
        and_ln102_867_reg_1492_pp0_iter2_reg <= and_ln102_867_reg_1492;
        and_ln102_868_reg_1578 <= and_ln102_868_fu_751_p2;
        and_ln102_869_reg_1532 <= and_ln102_869_fu_625_p2;
        and_ln102_869_reg_1532_pp0_iter3_reg <= and_ln102_869_reg_1532;
        and_ln102_869_reg_1532_pp0_iter4_reg <= and_ln102_869_reg_1532_pp0_iter3_reg;
        and_ln102_871_reg_1499 <= and_ln102_871_fu_526_p2;
        and_ln102_873_reg_1545 <= and_ln102_873_fu_650_p2;
        and_ln102_874_reg_1590 <= and_ln102_874_fu_775_p2;
        and_ln102_876_reg_1606 <= and_ln102_876_fu_887_p2;
        and_ln102_reg_1520 <= and_ln102_fu_599_p2;
        and_ln102_reg_1520_pp0_iter3_reg <= and_ln102_reg_1520;
        and_ln104_179_reg_1487 <= and_ln104_179_fu_507_p2;
        and_ln104_180_reg_1527 <= and_ln104_180_fu_620_p2;
        and_ln104_181_reg_1584 <= and_ln104_181_fu_760_p2;
        and_ln104_181_reg_1584_pp0_iter4_reg <= and_ln104_181_reg_1584;
        and_ln104_182_reg_1539 <= and_ln104_182_fu_635_p2;
        and_ln104_182_reg_1539_pp0_iter3_reg <= and_ln104_182_reg_1539;
        and_ln104_182_reg_1539_pp0_iter4_reg <= and_ln104_182_reg_1539_pp0_iter3_reg;
        and_ln104_182_reg_1539_pp0_iter5_reg <= and_ln104_182_reg_1539_pp0_iter4_reg;
        and_ln104_182_reg_1539_pp0_iter6_reg <= and_ln104_182_reg_1539_pp0_iter5_reg;
        and_ln104_reg_1481 <= and_ln104_fu_497_p2;
        icmp_ln86_896_reg_1304 <= icmp_ln86_896_fu_306_p2;
        icmp_ln86_896_reg_1304_pp0_iter1_reg <= icmp_ln86_896_reg_1304;
        icmp_ln86_897_reg_1315 <= icmp_ln86_897_fu_312_p2;
        icmp_ln86_897_reg_1315_pp0_iter1_reg <= icmp_ln86_897_reg_1315;
        icmp_ln86_898_reg_1321 <= icmp_ln86_898_fu_318_p2;
        icmp_ln86_899_reg_1326 <= icmp_ln86_899_fu_324_p2;
        icmp_ln86_899_reg_1326_pp0_iter1_reg <= icmp_ln86_899_reg_1326;
        icmp_ln86_900_reg_1332 <= icmp_ln86_900_fu_330_p2;
        icmp_ln86_900_reg_1332_pp0_iter1_reg <= icmp_ln86_900_reg_1332;
        icmp_ln86_900_reg_1332_pp0_iter2_reg <= icmp_ln86_900_reg_1332_pp0_iter1_reg;
        icmp_ln86_901_reg_1338 <= icmp_ln86_901_fu_336_p2;
        icmp_ln86_901_reg_1338_pp0_iter1_reg <= icmp_ln86_901_reg_1338;
        icmp_ln86_902_reg_1344 <= icmp_ln86_902_fu_342_p2;
        icmp_ln86_903_reg_1350 <= icmp_ln86_903_fu_348_p2;
        icmp_ln86_903_reg_1350_pp0_iter1_reg <= icmp_ln86_903_reg_1350;
        icmp_ln86_904_reg_1356 <= icmp_ln86_904_fu_354_p2;
        icmp_ln86_904_reg_1356_pp0_iter1_reg <= icmp_ln86_904_reg_1356;
        icmp_ln86_904_reg_1356_pp0_iter2_reg <= icmp_ln86_904_reg_1356_pp0_iter1_reg;
        icmp_ln86_905_reg_1362 <= icmp_ln86_905_fu_360_p2;
        icmp_ln86_905_reg_1362_pp0_iter1_reg <= icmp_ln86_905_reg_1362;
        icmp_ln86_905_reg_1362_pp0_iter2_reg <= icmp_ln86_905_reg_1362_pp0_iter1_reg;
        icmp_ln86_906_reg_1368 <= icmp_ln86_906_fu_366_p2;
        icmp_ln86_906_reg_1368_pp0_iter1_reg <= icmp_ln86_906_reg_1368;
        icmp_ln86_906_reg_1368_pp0_iter2_reg <= icmp_ln86_906_reg_1368_pp0_iter1_reg;
        icmp_ln86_906_reg_1368_pp0_iter3_reg <= icmp_ln86_906_reg_1368_pp0_iter2_reg;
        icmp_ln86_907_reg_1374 <= icmp_ln86_907_fu_372_p2;
        icmp_ln86_907_reg_1374_pp0_iter1_reg <= icmp_ln86_907_reg_1374;
        icmp_ln86_907_reg_1374_pp0_iter2_reg <= icmp_ln86_907_reg_1374_pp0_iter1_reg;
        icmp_ln86_907_reg_1374_pp0_iter3_reg <= icmp_ln86_907_reg_1374_pp0_iter2_reg;
        icmp_ln86_907_reg_1374_pp0_iter4_reg <= icmp_ln86_907_reg_1374_pp0_iter3_reg;
        icmp_ln86_908_reg_1380 <= icmp_ln86_908_fu_378_p2;
        icmp_ln86_908_reg_1380_pp0_iter1_reg <= icmp_ln86_908_reg_1380;
        icmp_ln86_908_reg_1380_pp0_iter2_reg <= icmp_ln86_908_reg_1380_pp0_iter1_reg;
        icmp_ln86_908_reg_1380_pp0_iter3_reg <= icmp_ln86_908_reg_1380_pp0_iter2_reg;
        icmp_ln86_908_reg_1380_pp0_iter4_reg <= icmp_ln86_908_reg_1380_pp0_iter3_reg;
        icmp_ln86_909_reg_1386 <= icmp_ln86_909_fu_384_p2;
        icmp_ln86_909_reg_1386_pp0_iter1_reg <= icmp_ln86_909_reg_1386;
        icmp_ln86_909_reg_1386_pp0_iter2_reg <= icmp_ln86_909_reg_1386_pp0_iter1_reg;
        icmp_ln86_909_reg_1386_pp0_iter3_reg <= icmp_ln86_909_reg_1386_pp0_iter2_reg;
        icmp_ln86_909_reg_1386_pp0_iter4_reg <= icmp_ln86_909_reg_1386_pp0_iter3_reg;
        icmp_ln86_909_reg_1386_pp0_iter5_reg <= icmp_ln86_909_reg_1386_pp0_iter4_reg;
        icmp_ln86_909_reg_1386_pp0_iter6_reg <= icmp_ln86_909_reg_1386_pp0_iter5_reg;
        icmp_ln86_910_reg_1392 <= icmp_ln86_910_fu_390_p2;
        icmp_ln86_911_reg_1397 <= icmp_ln86_911_fu_396_p2;
        icmp_ln86_912_reg_1402 <= icmp_ln86_912_fu_402_p2;
        icmp_ln86_912_reg_1402_pp0_iter1_reg <= icmp_ln86_912_reg_1402;
        icmp_ln86_913_reg_1407 <= icmp_ln86_913_fu_408_p2;
        icmp_ln86_913_reg_1407_pp0_iter1_reg <= icmp_ln86_913_reg_1407;
        icmp_ln86_914_reg_1412 <= icmp_ln86_914_fu_414_p2;
        icmp_ln86_914_reg_1412_pp0_iter1_reg <= icmp_ln86_914_reg_1412;
        icmp_ln86_915_reg_1417 <= icmp_ln86_915_fu_420_p2;
        icmp_ln86_915_reg_1417_pp0_iter1_reg <= icmp_ln86_915_reg_1417;
        icmp_ln86_915_reg_1417_pp0_iter2_reg <= icmp_ln86_915_reg_1417_pp0_iter1_reg;
        icmp_ln86_916_reg_1422 <= icmp_ln86_916_fu_426_p2;
        icmp_ln86_916_reg_1422_pp0_iter1_reg <= icmp_ln86_916_reg_1422;
        icmp_ln86_916_reg_1422_pp0_iter2_reg <= icmp_ln86_916_reg_1422_pp0_iter1_reg;
        icmp_ln86_917_reg_1427 <= icmp_ln86_917_fu_432_p2;
        icmp_ln86_917_reg_1427_pp0_iter1_reg <= icmp_ln86_917_reg_1427;
        icmp_ln86_917_reg_1427_pp0_iter2_reg <= icmp_ln86_917_reg_1427_pp0_iter1_reg;
        icmp_ln86_918_reg_1432 <= icmp_ln86_918_fu_438_p2;
        icmp_ln86_918_reg_1432_pp0_iter1_reg <= icmp_ln86_918_reg_1432;
        icmp_ln86_918_reg_1432_pp0_iter2_reg <= icmp_ln86_918_reg_1432_pp0_iter1_reg;
        icmp_ln86_918_reg_1432_pp0_iter3_reg <= icmp_ln86_918_reg_1432_pp0_iter2_reg;
        icmp_ln86_919_reg_1437 <= icmp_ln86_919_fu_444_p2;
        icmp_ln86_919_reg_1437_pp0_iter1_reg <= icmp_ln86_919_reg_1437;
        icmp_ln86_919_reg_1437_pp0_iter2_reg <= icmp_ln86_919_reg_1437_pp0_iter1_reg;
        icmp_ln86_919_reg_1437_pp0_iter3_reg <= icmp_ln86_919_reg_1437_pp0_iter2_reg;
        icmp_ln86_920_reg_1442 <= icmp_ln86_920_fu_450_p2;
        icmp_ln86_920_reg_1442_pp0_iter1_reg <= icmp_ln86_920_reg_1442;
        icmp_ln86_920_reg_1442_pp0_iter2_reg <= icmp_ln86_920_reg_1442_pp0_iter1_reg;
        icmp_ln86_920_reg_1442_pp0_iter3_reg <= icmp_ln86_920_reg_1442_pp0_iter2_reg;
        icmp_ln86_921_reg_1447 <= icmp_ln86_921_fu_456_p2;
        icmp_ln86_921_reg_1447_pp0_iter1_reg <= icmp_ln86_921_reg_1447;
        icmp_ln86_921_reg_1447_pp0_iter2_reg <= icmp_ln86_921_reg_1447_pp0_iter1_reg;
        icmp_ln86_921_reg_1447_pp0_iter3_reg <= icmp_ln86_921_reg_1447_pp0_iter2_reg;
        icmp_ln86_921_reg_1447_pp0_iter4_reg <= icmp_ln86_921_reg_1447_pp0_iter3_reg;
        icmp_ln86_922_reg_1452 <= icmp_ln86_922_fu_462_p2;
        icmp_ln86_922_reg_1452_pp0_iter1_reg <= icmp_ln86_922_reg_1452;
        icmp_ln86_922_reg_1452_pp0_iter2_reg <= icmp_ln86_922_reg_1452_pp0_iter1_reg;
        icmp_ln86_922_reg_1452_pp0_iter3_reg <= icmp_ln86_922_reg_1452_pp0_iter2_reg;
        icmp_ln86_922_reg_1452_pp0_iter4_reg <= icmp_ln86_922_reg_1452_pp0_iter3_reg;
        icmp_ln86_923_reg_1457 <= icmp_ln86_923_fu_468_p2;
        icmp_ln86_923_reg_1457_pp0_iter1_reg <= icmp_ln86_923_reg_1457;
        icmp_ln86_923_reg_1457_pp0_iter2_reg <= icmp_ln86_923_reg_1457_pp0_iter1_reg;
        icmp_ln86_923_reg_1457_pp0_iter3_reg <= icmp_ln86_923_reg_1457_pp0_iter2_reg;
        icmp_ln86_923_reg_1457_pp0_iter4_reg <= icmp_ln86_923_reg_1457_pp0_iter3_reg;
        icmp_ln86_924_reg_1462 <= icmp_ln86_924_fu_474_p2;
        icmp_ln86_924_reg_1462_pp0_iter1_reg <= icmp_ln86_924_reg_1462;
        icmp_ln86_924_reg_1462_pp0_iter2_reg <= icmp_ln86_924_reg_1462_pp0_iter1_reg;
        icmp_ln86_924_reg_1462_pp0_iter3_reg <= icmp_ln86_924_reg_1462_pp0_iter2_reg;
        icmp_ln86_924_reg_1462_pp0_iter4_reg <= icmp_ln86_924_reg_1462_pp0_iter3_reg;
        icmp_ln86_924_reg_1462_pp0_iter5_reg <= icmp_ln86_924_reg_1462_pp0_iter4_reg;
        icmp_ln86_925_reg_1467 <= icmp_ln86_925_fu_480_p2;
        icmp_ln86_925_reg_1467_pp0_iter1_reg <= icmp_ln86_925_reg_1467;
        icmp_ln86_925_reg_1467_pp0_iter2_reg <= icmp_ln86_925_reg_1467_pp0_iter1_reg;
        icmp_ln86_925_reg_1467_pp0_iter3_reg <= icmp_ln86_925_reg_1467_pp0_iter2_reg;
        icmp_ln86_925_reg_1467_pp0_iter4_reg <= icmp_ln86_925_reg_1467_pp0_iter3_reg;
        icmp_ln86_925_reg_1467_pp0_iter5_reg <= icmp_ln86_925_reg_1467_pp0_iter4_reg;
        icmp_ln86_925_reg_1467_pp0_iter6_reg <= icmp_ln86_925_reg_1467_pp0_iter5_reg;
        icmp_ln86_reg_1298 <= icmp_ln86_fu_300_p2;
        icmp_ln86_reg_1298_pp0_iter1_reg <= icmp_ln86_reg_1298;
        or_ln117_824_reg_1509 <= or_ln117_824_fu_589_p2;
        or_ln117_827_reg_1551 <= or_ln117_827_fu_722_p2;
        or_ln117_829_reg_1561 <= or_ln117_829_fu_743_p2;
        or_ln117_833_reg_1568 <= or_ln117_833_fu_747_p2;
        or_ln117_833_reg_1568_pp0_iter3_reg <= or_ln117_833_reg_1568;
        or_ln117_833_reg_1568_pp0_iter4_reg <= or_ln117_833_reg_1568_pp0_iter3_reg;
        or_ln117_833_reg_1568_pp0_iter5_reg <= or_ln117_833_reg_1568_pp0_iter4_reg;
        or_ln117_833_reg_1568_pp0_iter6_reg <= or_ln117_833_reg_1568_pp0_iter5_reg;
        or_ln117_833_reg_1568_pp0_iter7_reg <= or_ln117_833_reg_1568_pp0_iter6_reg;
        or_ln117_835_reg_1600 <= or_ln117_835_fu_873_p2;
        or_ln117_839_reg_1612 <= or_ln117_839_fu_960_p2;
        or_ln117_841_reg_1622 <= or_ln117_841_fu_982_p2;
        or_ln117_845_reg_1630 <= or_ln117_845_fu_1070_p2;
        or_ln117_847_reg_1641 <= or_ln117_847_fu_1104_p2;
        select_ln117_870_reg_1504 <= select_ln117_870_fu_582_p3;
        select_ln117_876_reg_1556 <= select_ln117_876_fu_735_p3;
        select_ln117_882_reg_1595 <= select_ln117_882_fu_866_p3;
        select_ln117_888_reg_1617 <= select_ln117_888_fu_974_p3;
        select_ln117_894_reg_1636 <= select_ln117_894_fu_1082_p3;
        select_ln117_896_reg_1646 <= select_ln117_896_fu_1116_p3;
        tmp_reg_1651 <= tmp_fu_1151_p67;
        xor_ln104_reg_1515 <= xor_ln104_fu_594_p2;
        xor_ln104_reg_1515_pp0_iter3_reg <= xor_ln104_reg_1515;
        xor_ln104_reg_1515_pp0_iter4_reg <= xor_ln104_reg_1515_pp0_iter3_reg;
        xor_ln104_reg_1515_pp0_iter5_reg <= xor_ln104_reg_1515_pp0_iter4_reg;
        xor_ln104_reg_1515_pp0_iter6_reg <= xor_ln104_reg_1515_pp0_iter5_reg;
        xor_ln104_reg_1515_pp0_iter7_reg <= xor_ln104_reg_1515_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
    end
end

assign and_ln102_866_fu_486_p2 = (icmp_ln86_898_fu_318_p2 & icmp_ln86_896_fu_306_p2);

assign and_ln102_867_fu_512_p2 = (icmp_ln86_899_reg_1326 & and_ln104_fu_497_p2);

assign and_ln102_868_fu_751_p2 = (icmp_ln86_900_reg_1332_pp0_iter2_reg & and_ln102_reg_1520);

assign and_ln102_869_fu_625_p2 = (icmp_ln86_901_reg_1338_pp0_iter1_reg & and_ln104_178_fu_609_p2);

assign and_ln102_870_fu_517_p2 = (icmp_ln86_902_reg_1344 & and_ln102_866_reg_1472);

assign and_ln102_871_fu_526_p2 = (icmp_ln86_903_reg_1350 & and_ln104_179_fu_507_p2);

assign and_ln102_872_fu_646_p2 = (icmp_ln86_904_reg_1356_pp0_iter1_reg & and_ln102_867_reg_1492);

assign and_ln102_873_fu_650_p2 = (icmp_ln86_905_reg_1362_pp0_iter1_reg & and_ln104_180_fu_620_p2);

assign and_ln102_874_fu_775_p2 = (icmp_ln86_906_reg_1368_pp0_iter2_reg & and_ln102_868_fu_751_p2);

assign and_ln102_875_fu_883_p2 = (icmp_ln86_907_reg_1374_pp0_iter3_reg & and_ln104_181_reg_1584);

assign and_ln102_876_fu_887_p2 = (icmp_ln86_908_reg_1380_pp0_iter3_reg & and_ln102_869_reg_1532_pp0_iter3_reg);

assign and_ln102_877_fu_1090_p2 = (icmp_ln86_909_reg_1386_pp0_iter5_reg & and_ln104_182_reg_1539_pp0_iter5_reg);

assign and_ln102_878_fu_531_p2 = (icmp_ln86_910_reg_1392 & and_ln102_870_fu_517_p2);

assign and_ln102_879_fu_541_p2 = (and_ln102_894_fu_536_p2 & and_ln102_866_reg_1472);

assign and_ln102_880_fu_655_p2 = (icmp_ln86_912_reg_1402_pp0_iter1_reg & and_ln102_871_reg_1499);

assign and_ln102_881_fu_664_p2 = (and_ln104_179_reg_1487 & and_ln102_895_fu_659_p2);

assign and_ln102_882_fu_669_p2 = (icmp_ln86_914_reg_1412_pp0_iter1_reg & and_ln102_872_fu_646_p2);

assign and_ln102_883_fu_785_p2 = (and_ln102_896_fu_780_p2 & and_ln102_867_reg_1492_pp0_iter2_reg);

assign and_ln102_884_fu_790_p2 = (icmp_ln86_916_reg_1422_pp0_iter2_reg & and_ln102_873_reg_1545);

assign and_ln102_885_fu_799_p2 = (and_ln104_180_reg_1527 & and_ln102_897_fu_794_p2);

assign and_ln102_886_fu_891_p2 = (icmp_ln86_918_reg_1432_pp0_iter3_reg & and_ln102_874_reg_1590);

assign and_ln102_887_fu_900_p2 = (and_ln102_898_fu_895_p2 & and_ln102_868_reg_1578);

assign and_ln102_888_fu_905_p2 = (icmp_ln86_920_reg_1442_pp0_iter3_reg & and_ln102_875_fu_883_p2);

assign and_ln102_889_fu_1001_p2 = (and_ln104_181_reg_1584_pp0_iter4_reg & and_ln102_899_fu_996_p2);

assign and_ln102_890_fu_1006_p2 = (icmp_ln86_922_reg_1452_pp0_iter4_reg & and_ln102_876_reg_1606);

assign and_ln102_891_fu_1015_p2 = (and_ln102_900_fu_1010_p2 & and_ln102_869_reg_1532_pp0_iter4_reg);

assign and_ln102_892_fu_1094_p2 = (icmp_ln86_924_reg_1462_pp0_iter5_reg & and_ln102_877_fu_1090_p2);

assign and_ln102_893_fu_1134_p2 = (and_ln104_182_reg_1539_pp0_iter6_reg & and_ln102_901_fu_1129_p2);

assign and_ln102_894_fu_536_p2 = (xor_ln104_439_fu_521_p2 & icmp_ln86_911_reg_1397);

assign and_ln102_895_fu_659_p2 = (xor_ln104_440_fu_641_p2 & icmp_ln86_913_reg_1407_pp0_iter1_reg);

assign and_ln102_896_fu_780_p2 = (xor_ln104_441_fu_765_p2 & icmp_ln86_915_reg_1417_pp0_iter2_reg);

assign and_ln102_897_fu_794_p2 = (xor_ln104_442_fu_770_p2 & icmp_ln86_917_reg_1427_pp0_iter2_reg);

assign and_ln102_898_fu_895_p2 = (xor_ln104_443_fu_878_p2 & icmp_ln86_919_reg_1437_pp0_iter3_reg);

assign and_ln102_899_fu_996_p2 = (xor_ln104_444_fu_986_p2 & icmp_ln86_921_reg_1447_pp0_iter4_reg);

assign and_ln102_900_fu_1010_p2 = (xor_ln104_445_fu_991_p2 & icmp_ln86_923_reg_1457_pp0_iter4_reg);

assign and_ln102_901_fu_1129_p2 = (xor_ln104_446_fu_1124_p2 & icmp_ln86_925_reg_1467_pp0_iter6_reg);

assign and_ln102_fu_599_p2 = (xor_ln104_fu_594_p2 & icmp_ln86_897_reg_1315_pp0_iter1_reg);

assign and_ln104_178_fu_609_p2 = (xor_ln104_fu_594_p2 & xor_ln104_434_fu_604_p2);

assign and_ln104_179_fu_507_p2 = (xor_ln104_435_fu_502_p2 & icmp_ln86_896_reg_1304);

assign and_ln104_180_fu_620_p2 = (xor_ln104_436_fu_615_p2 & and_ln104_reg_1481);

assign and_ln104_181_fu_760_p2 = (xor_ln104_437_fu_755_p2 & and_ln102_reg_1520);

assign and_ln104_182_fu_635_p2 = (xor_ln104_438_fu_630_p2 & and_ln104_178_fu_609_p2);

assign and_ln104_fu_497_p2 = (xor_ln104_433_fu_492_p2 & icmp_ln86_reg_1298);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_849_fu_1287_p2[0:0] == 1'b1) ? tmp_reg_1651 : 12'd0);

assign icmp_ln86_896_fu_306_p2 = (($signed(p_read2_int_reg) < $signed(18'd261480)) ? 1'b1 : 1'b0);

assign icmp_ln86_897_fu_312_p2 = (($signed(p_read4_int_reg) < $signed(18'd1554)) ? 1'b1 : 1'b0);

assign icmp_ln86_898_fu_318_p2 = (($signed(p_read8_int_reg) < $signed(18'd261795)) ? 1'b1 : 1'b0);

assign icmp_ln86_899_fu_324_p2 = (($signed(p_read7_int_reg) < $signed(18'd55)) ? 1'b1 : 1'b0);

assign icmp_ln86_900_fu_330_p2 = (($signed(p_read7_int_reg) < $signed(18'd133)) ? 1'b1 : 1'b0);

assign icmp_ln86_901_fu_336_p2 = (($signed(p_read8_int_reg) < $signed(18'd3146)) ? 1'b1 : 1'b0);

assign icmp_ln86_902_fu_342_p2 = (($signed(p_read1_int_reg) < $signed(18'd261388)) ? 1'b1 : 1'b0);

assign icmp_ln86_903_fu_348_p2 = (($signed(p_read3_int_reg) < $signed(18'd261512)) ? 1'b1 : 1'b0);

assign icmp_ln86_904_fu_354_p2 = (($signed(p_read2_int_reg) < $signed(18'd261915)) ? 1'b1 : 1'b0);

assign icmp_ln86_905_fu_360_p2 = (($signed(p_read8_int_reg) < $signed(18'd261417)) ? 1'b1 : 1'b0);

assign icmp_ln86_906_fu_366_p2 = (($signed(p_read7_int_reg) < $signed(18'd82)) ? 1'b1 : 1'b0);

assign icmp_ln86_907_fu_372_p2 = (($signed(p_read2_int_reg) < $signed(18'd25)) ? 1'b1 : 1'b0);

assign icmp_ln86_908_fu_378_p2 = (($signed(p_read7_int_reg) < $signed(18'd1481)) ? 1'b1 : 1'b0);

assign icmp_ln86_909_fu_384_p2 = (($signed(p_read1_int_reg) < $signed(18'd2078)) ? 1'b1 : 1'b0);

assign icmp_ln86_910_fu_390_p2 = (($signed(p_read8_int_reg) < $signed(18'd261322)) ? 1'b1 : 1'b0);

assign icmp_ln86_911_fu_396_p2 = (($signed(p_read5_int_reg) < $signed(18'd261217)) ? 1'b1 : 1'b0);

assign icmp_ln86_912_fu_402_p2 = (($signed(p_read7_int_reg) < $signed(18'd260834)) ? 1'b1 : 1'b0);

assign icmp_ln86_913_fu_408_p2 = (($signed(p_read7_int_reg) < $signed(18'd261429)) ? 1'b1 : 1'b0);

assign icmp_ln86_914_fu_414_p2 = (($signed(p_read2_int_reg) < $signed(18'd261650)) ? 1'b1 : 1'b0);

assign icmp_ln86_915_fu_420_p2 = (($signed(p_read7_int_reg) < $signed(18'd24)) ? 1'b1 : 1'b0);

assign icmp_ln86_916_fu_426_p2 = (($signed(p_read7_int_reg) < $signed(18'd67)) ? 1'b1 : 1'b0);

assign icmp_ln86_917_fu_432_p2 = (($signed(p_read6_int_reg) < $signed(18'd261313)) ? 1'b1 : 1'b0);

assign icmp_ln86_918_fu_438_p2 = (($signed(p_read2_int_reg) < $signed(18'd262005)) ? 1'b1 : 1'b0);

assign icmp_ln86_919_fu_444_p2 = (($signed(p_read2_int_reg) < $signed(18'd261977)) ? 1'b1 : 1'b0);

assign icmp_ln86_920_fu_450_p2 = (($signed(p_read7_int_reg) < $signed(18'd190)) ? 1'b1 : 1'b0);

assign icmp_ln86_921_fu_456_p2 = (($signed(p_read7_int_reg) < $signed(18'd1935)) ? 1'b1 : 1'b0);

assign icmp_ln86_922_fu_462_p2 = (($signed(p_read1_int_reg) < $signed(18'd871)) ? 1'b1 : 1'b0);

assign icmp_ln86_923_fu_468_p2 = (($signed(p_read2_int_reg) < $signed(18'd1841)) ? 1'b1 : 1'b0);

assign icmp_ln86_924_fu_474_p2 = (($signed(p_read8_int_reg) < $signed(18'd3807)) ? 1'b1 : 1'b0);

assign icmp_ln86_925_fu_480_p2 = (($signed(p_read8_int_reg) < $signed(18'd3666)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_300_p2 = (($signed(p_read2_int_reg) < $signed(18'd261957)) ? 1'b1 : 1'b0);

assign or_ln117_823_fu_674_p2 = (and_ln102_880_fu_655_p2 | and_ln102_866_reg_1472_pp0_iter1_reg);

assign or_ln117_824_fu_589_p2 = (and_ln102_871_fu_526_p2 | and_ln102_866_reg_1472);

assign or_ln117_825_fu_686_p2 = (or_ln117_824_reg_1509 | and_ln102_881_fu_664_p2);

assign or_ln117_826_fu_710_p2 = (icmp_ln86_896_reg_1304_pp0_iter1_reg | and_ln102_882_fu_669_p2);

assign or_ln117_827_fu_722_p2 = (icmp_ln86_896_reg_1304_pp0_iter1_reg | and_ln102_872_fu_646_p2);

assign or_ln117_828_fu_804_p2 = (or_ln117_827_reg_1551 | and_ln102_883_fu_785_p2);

assign or_ln117_829_fu_743_p2 = (icmp_ln86_896_reg_1304_pp0_iter1_reg | and_ln102_867_reg_1492);

assign or_ln117_830_fu_816_p2 = (or_ln117_829_reg_1561 | and_ln102_884_fu_790_p2);

assign or_ln117_831_fu_828_p2 = (or_ln117_829_reg_1561 | and_ln102_873_reg_1545);

assign or_ln117_832_fu_840_p2 = (or_ln117_831_fu_828_p2 | and_ln102_885_fu_799_p2);

assign or_ln117_833_fu_747_p2 = (icmp_ln86_896_reg_1304_pp0_iter1_reg | and_ln104_reg_1481);

assign or_ln117_834_fu_910_p2 = (or_ln117_833_reg_1568_pp0_iter3_reg | and_ln102_886_fu_891_p2);

assign or_ln117_835_fu_873_p2 = (or_ln117_833_reg_1568 | and_ln102_874_fu_775_p2);

assign or_ln117_836_fu_922_p2 = (or_ln117_835_reg_1600 | and_ln102_887_fu_900_p2);

assign or_ln117_837_fu_934_p2 = (or_ln117_833_reg_1568_pp0_iter3_reg | and_ln102_868_reg_1578);

assign or_ln117_838_fu_946_p2 = (or_ln117_837_fu_934_p2 | and_ln102_888_fu_905_p2);

assign or_ln117_839_fu_960_p2 = (or_ln117_837_fu_934_p2 | and_ln102_875_fu_883_p2);

assign or_ln117_840_fu_1020_p2 = (or_ln117_839_reg_1612 | and_ln102_889_fu_1001_p2);

assign or_ln117_841_fu_982_p2 = (or_ln117_833_reg_1568_pp0_iter3_reg | and_ln102_reg_1520_pp0_iter3_reg);

assign or_ln117_842_fu_1032_p2 = (or_ln117_841_reg_1622 | and_ln102_890_fu_1006_p2);

assign or_ln117_843_fu_1044_p2 = (or_ln117_841_reg_1622 | and_ln102_876_reg_1606);

assign or_ln117_844_fu_1056_p2 = (or_ln117_843_fu_1044_p2 | and_ln102_891_fu_1015_p2);

assign or_ln117_845_fu_1070_p2 = (or_ln117_841_reg_1622 | and_ln102_869_reg_1532_pp0_iter4_reg);

assign or_ln117_846_fu_1099_p2 = (or_ln117_845_reg_1630 | and_ln102_892_fu_1094_p2);

assign or_ln117_847_fu_1104_p2 = (or_ln117_845_reg_1630 | and_ln102_877_fu_1090_p2);

assign or_ln117_848_fu_1139_p2 = (or_ln117_847_reg_1641 | and_ln102_893_fu_1134_p2);

assign or_ln117_849_fu_1287_p2 = (xor_ln104_reg_1515_pp0_iter7_reg | or_ln117_833_reg_1568_pp0_iter7_reg);

assign or_ln117_fu_556_p2 = (and_ln102_879_fu_541_p2 | and_ln102_870_fu_517_p2);

assign select_ln117_869_fu_570_p3 = ((or_ln117_fu_556_p2[0:0] == 1'b1) ? select_ln117_fu_562_p3 : 2'd3);

assign select_ln117_870_fu_582_p3 = ((and_ln102_866_reg_1472[0:0] == 1'b1) ? zext_ln117_97_fu_578_p1 : 3'd4);

assign select_ln117_871_fu_679_p3 = ((or_ln117_823_fu_674_p2[0:0] == 1'b1) ? select_ln117_870_reg_1504 : 3'd5);

assign select_ln117_872_fu_691_p3 = ((or_ln117_824_reg_1509[0:0] == 1'b1) ? select_ln117_871_fu_679_p3 : 3'd6);

assign select_ln117_873_fu_698_p3 = ((or_ln117_825_fu_686_p2[0:0] == 1'b1) ? select_ln117_872_fu_691_p3 : 3'd7);

assign select_ln117_874_fu_715_p3 = ((icmp_ln86_896_reg_1304_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_98_fu_706_p1 : 4'd8);

assign select_ln117_875_fu_727_p3 = ((or_ln117_826_fu_710_p2[0:0] == 1'b1) ? select_ln117_874_fu_715_p3 : 4'd9);

assign select_ln117_876_fu_735_p3 = ((or_ln117_827_fu_722_p2[0:0] == 1'b1) ? select_ln117_875_fu_727_p3 : 4'd10);

assign select_ln117_877_fu_809_p3 = ((or_ln117_828_fu_804_p2[0:0] == 1'b1) ? select_ln117_876_reg_1556 : 4'd11);

assign select_ln117_878_fu_821_p3 = ((or_ln117_829_reg_1561[0:0] == 1'b1) ? select_ln117_877_fu_809_p3 : 4'd12);

assign select_ln117_879_fu_832_p3 = ((or_ln117_830_fu_816_p2[0:0] == 1'b1) ? select_ln117_878_fu_821_p3 : 4'd13);

assign select_ln117_880_fu_846_p3 = ((or_ln117_831_fu_828_p2[0:0] == 1'b1) ? select_ln117_879_fu_832_p3 : 4'd14);

assign select_ln117_881_fu_854_p3 = ((or_ln117_832_fu_840_p2[0:0] == 1'b1) ? select_ln117_880_fu_846_p3 : 4'd15);

assign select_ln117_882_fu_866_p3 = ((or_ln117_833_reg_1568[0:0] == 1'b1) ? zext_ln117_99_fu_862_p1 : 5'd16);

assign select_ln117_883_fu_915_p3 = ((or_ln117_834_fu_910_p2[0:0] == 1'b1) ? select_ln117_882_reg_1595 : 5'd17);

assign select_ln117_884_fu_927_p3 = ((or_ln117_835_reg_1600[0:0] == 1'b1) ? select_ln117_883_fu_915_p3 : 5'd18);

assign select_ln117_885_fu_938_p3 = ((or_ln117_836_fu_922_p2[0:0] == 1'b1) ? select_ln117_884_fu_927_p3 : 5'd19);

assign select_ln117_886_fu_952_p3 = ((or_ln117_837_fu_934_p2[0:0] == 1'b1) ? select_ln117_885_fu_938_p3 : 5'd20);

assign select_ln117_887_fu_966_p3 = ((or_ln117_838_fu_946_p2[0:0] == 1'b1) ? select_ln117_886_fu_952_p3 : 5'd21);

assign select_ln117_888_fu_974_p3 = ((or_ln117_839_fu_960_p2[0:0] == 1'b1) ? select_ln117_887_fu_966_p3 : 5'd22);

assign select_ln117_889_fu_1025_p3 = ((or_ln117_840_fu_1020_p2[0:0] == 1'b1) ? select_ln117_888_reg_1617 : 5'd23);

assign select_ln117_890_fu_1037_p3 = ((or_ln117_841_reg_1622[0:0] == 1'b1) ? select_ln117_889_fu_1025_p3 : 5'd24);

assign select_ln117_891_fu_1048_p3 = ((or_ln117_842_fu_1032_p2[0:0] == 1'b1) ? select_ln117_890_fu_1037_p3 : 5'd25);

assign select_ln117_892_fu_1062_p3 = ((or_ln117_843_fu_1044_p2[0:0] == 1'b1) ? select_ln117_891_fu_1048_p3 : 5'd26);

assign select_ln117_893_fu_1074_p3 = ((or_ln117_844_fu_1056_p2[0:0] == 1'b1) ? select_ln117_892_fu_1062_p3 : 5'd27);

assign select_ln117_894_fu_1082_p3 = ((or_ln117_845_fu_1070_p2[0:0] == 1'b1) ? select_ln117_893_fu_1074_p3 : 5'd28);

assign select_ln117_895_fu_1109_p3 = ((or_ln117_846_fu_1099_p2[0:0] == 1'b1) ? select_ln117_894_reg_1636 : 5'd29);

assign select_ln117_896_fu_1116_p3 = ((or_ln117_847_fu_1104_p2[0:0] == 1'b1) ? select_ln117_895_fu_1109_p3 : 5'd30);

assign select_ln117_fu_562_p3 = ((and_ln102_870_fu_517_p2[0:0] == 1'b1) ? zext_ln117_fu_552_p1 : 2'd2);

assign tmp_fu_1151_p65 = 'bx;

assign tmp_fu_1151_p66 = ((or_ln117_848_fu_1139_p2[0:0] == 1'b1) ? select_ln117_896_reg_1646 : 5'd31);

assign xor_ln104_433_fu_492_p2 = (icmp_ln86_896_reg_1304 ^ 1'd1);

assign xor_ln104_434_fu_604_p2 = (icmp_ln86_897_reg_1315_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_435_fu_502_p2 = (icmp_ln86_898_reg_1321 ^ 1'd1);

assign xor_ln104_436_fu_615_p2 = (icmp_ln86_899_reg_1326_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_437_fu_755_p2 = (icmp_ln86_900_reg_1332_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_438_fu_630_p2 = (icmp_ln86_901_reg_1338_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_439_fu_521_p2 = (icmp_ln86_902_reg_1344 ^ 1'd1);

assign xor_ln104_440_fu_641_p2 = (icmp_ln86_903_reg_1350_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_441_fu_765_p2 = (icmp_ln86_904_reg_1356_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_442_fu_770_p2 = (icmp_ln86_905_reg_1362_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_443_fu_878_p2 = (icmp_ln86_906_reg_1368_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_444_fu_986_p2 = (icmp_ln86_907_reg_1374_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_445_fu_991_p2 = (icmp_ln86_908_reg_1380_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_446_fu_1124_p2 = (icmp_ln86_909_reg_1386_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_594_p2 = (icmp_ln86_reg_1298_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_546_p2 = (1'd1 ^ and_ln102_878_fu_531_p2);

assign zext_ln117_97_fu_578_p1 = select_ln117_869_fu_570_p3;

assign zext_ln117_98_fu_706_p1 = select_ln117_873_fu_698_p3;

assign zext_ln117_99_fu_862_p1 = select_ln117_881_fu_854_p3;

assign zext_ln117_fu_552_p1 = xor_ln117_fu_546_p2;

endmodule //conifer_jettag_accelerator_decision_function_32
