//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Fri Jan 22 01:17:23 IST 2016
//
//
// Ports:
// Name                         I/O  size props
// fn_fp_comparitor               O     2
// fn_fp_comparitor_fp1           I    64
// fn_fp_comparitor_fp2           I    64
// fn_fp_comparitor_is_dp         I     1
//
// Combinational paths from inputs to outputs:
//   (fn_fp_comparitor_fp1,
//    fn_fp_comparitor_fp2,
//    fn_fp_comparitor_is_dp) -> fn_fp_comparitor
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module module_fn_fp_comparitor(fn_fp_comparitor_fp1,
			       fn_fp_comparitor_fp2,
			       fn_fp_comparitor_is_dp,
			       fn_fp_comparitor);
  // value method fn_fp_comparitor
  input  [63 : 0] fn_fp_comparitor_fp1;
  input  [63 : 0] fn_fp_comparitor_fp2;
  input  fn_fp_comparitor_is_dp;
  output [1 : 0] fn_fp_comparitor;

  // signals for module outputs
  wire [1 : 0] fn_fp_comparitor;

  // remaining internal signals
  wire [52 : 0] _theResult_____2__h36,
		_theResult_____3__h35,
		mantissa1__h302,
		mantissa1__h329,
		mantissa1__h358,
		mantissa1__h386,
		mantissa2__h416,
		mantissa2__h443,
		mantissa2__h472,
		mantissa2__h500;
  wire [10 : 0] exponent1__h30,
		exponent1__h56,
		exponent2__h33,
		exponent2__h58;
  wire [1 : 0] IF_IF_fn_fp_comparitor_is_dp_THEN_fn_fp_compar_ETC___d43,
	       _theResult_____1__h38;
  wire IF_fn_fp_comparitor_is_dp_THEN_fn_fp_comparito_ETC___d8;

  // value method fn_fp_comparitor
  assign fn_fp_comparitor =
	     (fn_fp_comparitor_is_dp ?
		!fn_fp_comparitor_fp1[63] :
		!fn_fp_comparitor_fp1[31]) ?
	       (IF_fn_fp_comparitor_is_dp_THEN_fn_fp_comparito_ETC___d8 ?
		  2'b10 :
		  _theResult_____1__h38) :
	       (IF_fn_fp_comparitor_is_dp_THEN_fn_fp_comparito_ETC___d8 ?
		  { _theResult_____1__h38[0], _theResult_____1__h38[1] } :
		  2'b01) ;

  // remaining internal signals
  assign IF_IF_fn_fp_comparitor_is_dp_THEN_fn_fp_compar_ETC___d43 =
	     (exponent1__h30 == exponent2__h33) ?
	       ((_theResult_____3__h35 < _theResult_____2__h36) ?
		  2'b01 :
		  ((_theResult_____3__h35 == _theResult_____2__h36) ?
		     2'b11 :
		     2'b10)) :
	       2'b10 ;
  assign IF_fn_fp_comparitor_is_dp_THEN_fn_fp_comparito_ETC___d8 =
	     fn_fp_comparitor_is_dp ?
	       fn_fp_comparitor_fp2[63] :
	       fn_fp_comparitor_fp2[31] ;
  assign _theResult_____1__h38 =
	     (exponent1__h30 < exponent2__h33) ?
	       2'b01 :
	       IF_IF_fn_fp_comparitor_is_dp_THEN_fn_fp_compar_ETC___d43 ;
  assign _theResult_____2__h36 =
	     (exponent2__h33 == 11'd0) ?
	       (fn_fp_comparitor_is_dp ? mantissa2__h443 : mantissa2__h416) :
	       (fn_fp_comparitor_is_dp ? mantissa2__h500 : mantissa2__h472) ;
  assign _theResult_____3__h35 =
	     (exponent1__h30 == 11'd0) ?
	       (fn_fp_comparitor_is_dp ? mantissa1__h329 : mantissa1__h302) :
	       (fn_fp_comparitor_is_dp ? mantissa1__h386 : mantissa1__h358) ;
  assign exponent1__h30 =
	     fn_fp_comparitor_is_dp ?
	       fn_fp_comparitor_fp1[62:52] :
	       exponent1__h56 ;
  assign exponent1__h56 = { 3'd0, fn_fp_comparitor_fp1[30:23] } ;
  assign exponent2__h33 =
	     fn_fp_comparitor_is_dp ?
	       fn_fp_comparitor_fp2[62:52] :
	       exponent2__h58 ;
  assign exponent2__h58 = { 3'd0, fn_fp_comparitor_fp2[30:23] } ;
  assign mantissa1__h302 = { 30'd0, fn_fp_comparitor_fp1[22:0] } ;
  assign mantissa1__h329 = { 1'd0, fn_fp_comparitor_fp1[51:0] } ;
  assign mantissa1__h358 = { 30'd1, fn_fp_comparitor_fp1[22:0] } ;
  assign mantissa1__h386 = { 1'd1, fn_fp_comparitor_fp1[51:0] } ;
  assign mantissa2__h416 = { 30'd0, fn_fp_comparitor_fp2[22:0] } ;
  assign mantissa2__h443 = { 1'd0, fn_fp_comparitor_fp2[51:0] } ;
  assign mantissa2__h472 = { 30'd1, fn_fp_comparitor_fp2[22:0] } ;
  assign mantissa2__h500 = { 1'd1, fn_fp_comparitor_fp2[51:0] } ;
endmodule  // module_fn_fp_comparitor

