E:/verilog/leg_7seg/Testbench.v {1 {vlog -work work -vopt -stats=none E:/verilog/leg_7seg/Testbench.v
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
-- Compiling module tb_segment7

Top level modules:
	tb_segment7

} {} {}} E:/verilog/leg_7seg/leg_7seg.v {1 {vlog -work work -vopt -stats=none E:/verilog/leg_7seg/leg_7seg.v
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
-- Compiling module segment7

Top level modules:
	segment7

} {} {}}
