src/main.o src/main.o: ../src/main.c \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xparameters.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xparameters_ps.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xplatform_info.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xil_types.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xspips.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xstatus.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xil_assert.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xspips_hw.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xil_io.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xil_printf.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xparameters.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/bspconfig.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xpseudo_asm.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xreg_cortexa9.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xil_printf.h \
 C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/sleep.h
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xparameters.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xparameters_ps.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xplatform_info.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xil_types.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xspips.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xstatus.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xil_assert.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xspips_hw.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xil_io.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xil_printf.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xparameters.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/bspconfig.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xpseudo_asm.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xreg_cortexa9.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/xil_printf.h:
C\:/Users/auste/FPGA_Projects/Vitis_workspace/ddpuf_spi_final_v3_platform/export/ddpuf_spi_final_v3_platform/sw/ddpuf_spi_final_v3_platform/standalone_domain/bspinclude/include/sleep.h:
