<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1066pt" height="1069pt"
 viewBox="0.00 0.00 1065.52 1069.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1065)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-1065 1061.52,-1065 1061.52,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1026,-8 1026,-8 1032,-8 1038,-14 1038,-20 1038,-20 1038,-1041 1038,-1041 1038,-1047 1032,-1053 1026,-1053 1026,-1053 20,-1053 20,-1053 14,-1053 8,-1047 8,-1041 8,-1041 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="523" y="-1037.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="523" y="-1022.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;kernel_extras&#61;&#10;kvm_vm&#61;Null&#10;load_addr_mask&#61;18446744073709551615&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;0:4294967295:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1018,-16 1018,-16 1024,-16 1030,-22 1030,-28 1030,-28 1030,-995 1030,-995 1030,-1001 1024,-1007 1018,-1007 1018,-1007 28,-1007 28,-1007 22,-1007 16,-1001 16,-995 16,-995 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="523" y="-991.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="523" y="-976.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M659,-608C659,-608 783,-608 783,-608 789,-608 795,-614 795,-620 795,-620 795,-687 795,-687 795,-693 789,-699 783,-699 783,-699 659,-699 659,-699 653,-699 647,-693 647,-687 647,-687 647,-620 647,-620 647,-614 653,-608 659,-608"/>
<text text-anchor="middle" x="721" y="-683.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="721" y="-668.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust5" class="cluster"><title>cluster_system_iocache</title>
<g id="a_clust5"><a xlink:title="addr_ranges&#61;0:4294967295:0:0:0:0&#10;assoc&#61;1&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;50&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;50&#10;sequential_access&#61;false&#10;size&#61;64&#10;system&#61;system&#10;tag_latency&#61;50&#10;tags&#61;system.iocache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M634,-739C634,-739 796,-739 796,-739 802,-739 808,-745 808,-751 808,-751 808,-818 808,-818 808,-824 802,-830 796,-830 796,-830 634,-830 634,-830 628,-830 622,-824 622,-818 622,-818 622,-751 622,-751 622,-745 628,-739 634,-739"/>
<text text-anchor="middle" x="715" y="-814.8" font-family="Arial" font-size="14.00" fill="#000000">iocache </text>
<text text-anchor="middle" x="715" y="-799.8" font-family="Arial" font-size="14.00" fill="#000000">: IOCache</text>
</a>
</g>
</g>
<g id="clust7" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust7"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M697,-155C697,-155 821,-155 821,-155 827,-155 833,-161 833,-167 833,-167 833,-234 833,-234 833,-240 827,-246 821,-246 821,-246 697,-246 697,-246 691,-246 685,-240 685,-234 685,-234 685,-167 685,-167 685,-161 691,-155 697,-155"/>
<text text-anchor="middle" x="759" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="759" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster"><title>cluster_system_smv_datapath</title>
<g id="a_clust9"><a xlink:title="acceleratorId&#61;3&#10;acceleratorName&#61;smv_datapath&#10;acpCacheLatency&#61;1&#10;acpCacheMSHRs&#61;16&#10;acpCacheSize&#61;128B&#10;benchName&#61;smv&#10;cacheAssoc&#61;1&#10;cacheBandwidth&#61;4&#10;cacheHitLatency&#61;1&#10;cacheLineFlushLatency&#61;12&#10;cacheLineInvalidateLatency&#61;12&#10;cacheLineSize&#61;64&#10;cacheQueueSize&#61;32&#10;cacheSize&#61;16kB&#10;cactiCacheConfig&#61;&#10;cactiCacheQueueConfig&#61;&#10;clk_domain&#61;system.smv_datapath.clk_domain&#10;configFileName&#61;./smv&#45;accel.cfg&#10;cycleTime&#61;1&#10;default_p_state&#61;UNDEFINED&#10;dmaChunkSize&#61;64&#10;dmaSetupOverhead&#61;234&#10;enableAcp&#61;false&#10;enableStatsDump&#61;false&#10;eventq_index&#61;0&#10;executeStandalone&#61;false&#10;experimentName&#61;NULL&#10;ignoreCacheFlush&#61;true&#10;invalidateOnDmaStore&#61;true&#10;l2cacheSize&#61;128kB&#10;maxDmaRequests&#61;16&#10;numDmaChannels&#61;1&#10;numOutStandingWalks&#61;4&#10;outputPrefix&#61;./outputs/smv&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pipelinedDma&#61;true&#10;power_model&#61;&#10;recordMemoryTrace&#61;false&#10;spadPorts&#61;1&#10;system&#61;system&#10;tlbAssoc&#61;4&#10;tlbBandwidth&#61;1&#10;tlbCactiConfig&#61;&#10;tlbEntries&#61;0&#10;tlbHitLatency&#61;0&#10;tlbMissLatency&#61;10&#10;tlbPageBytes&#61;4096&#10;traceFileName&#61;./smv_pooling_layer_hw.gz&#10;useAcpCache&#61;true&#10;useAladdinDebugger&#61;false&#10;useDb&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M828,-731C828,-731 1006,-731 1006,-731 1012,-731 1018,-737 1018,-743 1018,-743 1018,-949 1018,-949 1018,-955 1012,-961 1006,-961 1006,-961 828,-961 828,-961 822,-961 816,-955 816,-949 816,-949 816,-743 816,-743 816,-737 822,-731 828,-731"/>
<text text-anchor="middle" x="917" y="-945.8" font-family="Arial" font-size="14.00" fill="#000000">smv_datapath </text>
<text text-anchor="middle" x="917" y="-930.8" font-family="Arial" font-size="14.00" fill="#000000">: HybridDatapath</text>
</a>
</g>
</g>
<g id="clust10" class="cluster"><title>cluster_system_smv_datapath_cache</title>
<g id="a_clust10"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;1&#10;clk_domain&#61;system.smv_datapath.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;1&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;true&#10;prefetcher&#61;system.smv_datapath.cache.prefetcher&#10;response_latency&#61;1&#10;sequential_access&#61;false&#10;size&#61;16384&#10;system&#61;system&#10;tag_latency&#61;1&#10;tags&#61;system.smv_datapath.cache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#9f9c95" stroke="#000000" d="M836,-739C836,-739 998,-739 998,-739 1004,-739 1010,-745 1010,-751 1010,-751 1010,-818 1010,-818 1010,-824 1004,-830 998,-830 998,-830 836,-830 836,-830 830,-830 824,-824 824,-818 824,-818 824,-751 824,-751 824,-745 830,-739 836,-739"/>
<text text-anchor="middle" x="917" y="-814.8" font-family="Arial" font-size="14.00" fill="#000000">cache </text>
<text text-anchor="middle" x="917" y="-799.8" font-family="Arial" font-size="14.00" fill="#000000">: L1TaggedPrefetchCache</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_aladdin_traffic_generator</title>
<g id="a_clust16"><a xlink:title="acpCacheLatency&#61;1&#10;acpCacheMSHRs&#61;16&#10;acpCacheSize&#61;128B&#10;clk_domain&#61;system.smv_datapath.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;dmaChunkSize&#61;64&#10;eventq_index&#61;0&#10;invalidateOnDmaStore&#61;false&#10;maxDmaRequests&#61;16&#10;numDmaChannels&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#bab6ae" stroke="#000000" d="M630,-870C630,-870 776,-870 776,-870 782,-870 788,-876 788,-882 788,-882 788,-949 788,-949 788,-955 782,-961 776,-961 776,-961 630,-961 630,-961 624,-961 618,-955 618,-949 618,-949 618,-882 618,-882 618,-876 624,-870 630,-870"/>
<text text-anchor="middle" x="703" y="-945.8" font-family="Arial" font-size="14.00" fill="#000000">aladdin_traffic_generator </text>
<text text-anchor="middle" x="703" y="-930.8" font-family="Arial" font-size="14.00" fill="#000000">: AladdinTrafficGen</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust17"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;true&#10;prefetcher&#61;system.l2.prefetcher&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;2097152&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M805,-24C805,-24 967,-24 967,-24 973,-24 979,-30 979,-36 979,-36 979,-103 979,-103 979,-109 973,-115 967,-115 967,-115 805,-115 805,-115 799,-115 793,-109 793,-103 793,-103 793,-36 793,-36 793,-30 799,-24 805,-24"/>
<text text-anchor="middle" x="886" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="886" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: L2StridePrefetchCache</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cam_pipe_datapath</title>
<g id="a_clust21"><a xlink:title="acceleratorId&#61;4&#10;acceleratorName&#61;cam_pipe_datapath&#10;acpCacheLatency&#61;1&#10;acpCacheMSHRs&#61;16&#10;acpCacheSize&#61;128B&#10;benchName&#61;cam_pipe&#10;cacheAssoc&#61;1&#10;cacheBandwidth&#61;4&#10;cacheHitLatency&#61;1&#10;cacheLineFlushLatency&#61;12&#10;cacheLineInvalidateLatency&#61;12&#10;cacheLineSize&#61;64&#10;cacheQueueSize&#61;32&#10;cacheSize&#61;16kB&#10;cactiCacheConfig&#61;&#10;cactiCacheQueueConfig&#61;&#10;clk_domain&#61;system.cam_pipe_datapath.clk_domain&#10;configFileName&#61;./cam&#45;pipe.cfg&#10;cycleTime&#61;1&#10;default_p_state&#61;UNDEFINED&#10;dmaChunkSize&#61;64&#10;dmaSetupOverhead&#61;234&#10;enableAcp&#61;false&#10;enableStatsDump&#61;false&#10;eventq_index&#61;0&#10;executeStandalone&#61;false&#10;experimentName&#61;NULL&#10;ignoreCacheFlush&#61;true&#10;invalidateOnDmaStore&#61;true&#10;l2cacheSize&#61;128kB&#10;maxDmaRequests&#61;16&#10;numDmaChannels&#61;1&#10;numOutStandingWalks&#61;4&#10;outputPrefix&#61;./outputs/cam_pipe&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pipelinedDma&#61;true&#10;power_model&#61;&#10;recordMemoryTrace&#61;false&#10;spadPorts&#61;1&#10;system&#61;system&#10;tlbAssoc&#61;4&#10;tlbBandwidth&#61;1&#10;tlbCactiConfig&#61;&#10;tlbEntries&#61;0&#10;tlbHitLatency&#61;0&#10;tlbMissLatency&#61;10&#10;tlbPageBytes&#61;4096&#10;traceFileName&#61;./dynamic_trace.gz&#10;useAcpCache&#61;true&#10;useAladdinDebugger&#61;false&#10;useDb&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M418,-731C418,-731 596,-731 596,-731 602,-731 608,-737 608,-743 608,-743 608,-949 608,-949 608,-955 602,-961 596,-961 596,-961 418,-961 418,-961 412,-961 406,-955 406,-949 406,-949 406,-743 406,-743 406,-737 412,-731 418,-731"/>
<text text-anchor="middle" x="507" y="-945.8" font-family="Arial" font-size="14.00" fill="#000000">cam_pipe_datapath </text>
<text text-anchor="middle" x="507" y="-930.8" font-family="Arial" font-size="14.00" fill="#000000">: HybridDatapath</text>
</a>
</g>
</g>
<g id="clust22" class="cluster"><title>cluster_system_cam_pipe_datapath_cache</title>
<g id="a_clust22"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;1&#10;clk_domain&#61;system.cam_pipe_datapath.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;1&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;true&#10;prefetcher&#61;system.cam_pipe_datapath.cache.prefetcher&#10;response_latency&#61;1&#10;sequential_access&#61;false&#10;size&#61;16384&#10;system&#61;system&#10;tag_latency&#61;1&#10;tags&#61;system.cam_pipe_datapath.cache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#9f9c95" stroke="#000000" d="M426,-739C426,-739 588,-739 588,-739 594,-739 600,-745 600,-751 600,-751 600,-818 600,-818 600,-824 594,-830 588,-830 588,-830 426,-830 426,-830 420,-830 414,-824 414,-818 414,-818 414,-751 414,-751 414,-745 420,-739 426,-739"/>
<text text-anchor="middle" x="507" y="-814.8" font-family="Arial" font-size="14.00" fill="#000000">cache </text>
<text text-anchor="middle" x="507" y="-799.8" font-family="Arial" font-size="14.00" fill="#000000">: L1TaggedPrefetchCache</text>
</a>
</g>
</g>
<g id="clust26" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust26"><a xlink:title="IDD0&#61;0.01&#10;IDD02&#61;0.06&#10;IDD2N&#61;0.0012&#10;IDD2N2&#61;0.036&#10;IDD2P0&#61;0.0012&#10;IDD2P02&#61;0.0014&#10;IDD2P1&#61;0.0012&#10;IDD2P12&#61;0.0014&#10;IDD3N&#61;0.0036&#10;IDD3N2&#61;0.038&#10;IDD3P0&#61;0.0012&#10;IDD3P02&#61;0.01&#10;IDD3P1&#61;0.0012&#10;IDD3P12&#61;0.01&#10;IDD4R&#61;0.0036&#10;IDD4R2&#61;0.5&#10;IDD4W&#61;0.0036&#10;IDD4W2&#61;0.4&#10;IDD5&#61;0.04&#10;IDD52&#61;0.175&#10;IDD6&#61;0.0004&#10;IDD62&#61;0.0015&#10;VDD&#61;1.8&#10;VDD2&#61;1.1&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;16&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;16&#10;device_rowbuffer_size&#61;2048&#10;device_size&#61;1073741824&#10;devices_per_rank&#61;2&#10;dll&#61;false&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;&#10;range&#61;0:4294967295:6:19:0:0&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;625&#10;tCL&#61;17500&#10;tCS&#61;1250&#10;tRAS&#61;42000&#10;tRCD&#61;18000&#10;tREFI&#61;3904000&#10;tRFC&#61;180000&#10;tRP&#61;18000&#10;tRRD&#61;10000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;1250&#10;tWR&#61;18000&#10;tWTR&#61;10000&#10;tXAW&#61;40000&#10;tXP&#61;7500&#10;tXPDLL&#61;0&#10;tXS&#61;0&#10;tXSDLL&#61;187500&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-417C36,-417 164,-417 164,-417 170,-417 176,-423 176,-429 176,-429 176,-496 176,-496 176,-502 170,-508 164,-508 164,-508 36,-508 36,-508 30,-508 24,-502 24,-496 24,-496 24,-429 24,-429 24,-423 30,-417 36,-417"/>
<text text-anchor="middle" x="100" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="100" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: LPDDR4_3200_2x16</text>
</a>
</g>
</g>
<g id="clust29" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust29"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu.branchPred&#10;cacheStorePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;0&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;8&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;8&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;8&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu.interrupts&#10;isa&#61;system.cpu.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;8&#10;itb&#61;system.cpu.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;true&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numPhysVecRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu.tracer&#10;trapLatency&#61;13&#10;wait_for_remote_gdb&#61;false&#10;wbWidth&#61;8&#10;workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M196,-278C196,-278 1000,-278 1000,-278 1006,-278 1012,-284 1012,-290 1012,-290 1012,-588 1012,-588 1012,-594 1006,-600 1000,-600 1000,-600 196,-600 196,-600 190,-600 184,-594 184,-588 184,-588 184,-290 184,-290 184,-284 190,-278 196,-278"/>
<text text-anchor="middle" x="598" y="-584.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="598" y="-569.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust82" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust82"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M848,-409C848,-409 992,-409 992,-409 998,-409 1004,-415 1004,-421 1004,-421 1004,-542 1004,-542 1004,-548 998,-554 992,-554 992,-554 848,-554 848,-554 842,-554 836,-548 836,-542 836,-542 836,-421 836,-421 836,-415 842,-409 848,-409"/>
<text text-anchor="middle" x="920" y="-538.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="920" y="-523.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust83" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust83"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M856,-417C856,-417 984,-417 984,-417 990,-417 996,-423 996,-429 996,-429 996,-496 996,-496 996,-502 990,-508 984,-508 984,-508 856,-508 856,-508 850,-508 844,-502 844,-496 844,-496 844,-429 844,-429 844,-423 850,-417 856,-417"/>
<text text-anchor="middle" x="920" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="920" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust84" class="cluster"><title>cluster_system_cpu_interrupts</title>
<g id="a_clust84"><a xlink:title="clk_domain&#61;system.cpu.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M584,-417C584,-417 816,-417 816,-417 822,-417 828,-423 828,-429 828,-429 828,-496 828,-496 828,-502 822,-508 816,-508 816,-508 584,-508 584,-508 578,-508 572,-502 572,-496 572,-496 572,-429 572,-429 572,-423 578,-417 584,-417"/>
<text text-anchor="middle" x="700" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="700" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust85" class="cluster"><title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust85"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M594,-286C594,-286 756,-286 756,-286 762,-286 768,-292 768,-298 768,-298 768,-365 768,-365 768,-371 762,-377 756,-377 756,-377 594,-377 594,-377 588,-377 582,-371 582,-365 582,-365 582,-298 582,-298 582,-292 588,-286 594,-286"/>
<text text-anchor="middle" x="675" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="675" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust87" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust87"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M408,-409C408,-409 552,-409 552,-409 558,-409 564,-415 564,-421 564,-421 564,-542 564,-542 564,-548 558,-554 552,-554 552,-554 408,-554 408,-554 402,-554 396,-548 396,-542 396,-542 396,-421 396,-421 396,-415 402,-409 408,-409"/>
<text text-anchor="middle" x="480" y="-538.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="480" y="-523.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust88" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust88"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M416,-417C416,-417 544,-417 544,-417 550,-417 556,-423 556,-429 556,-429 556,-496 556,-496 556,-502 550,-508 544,-508 544,-508 416,-508 416,-508 410,-508 404,-502 404,-496 404,-496 404,-429 404,-429 404,-423 410,-417 416,-417"/>
<text text-anchor="middle" x="480" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="480" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust89" class="cluster"><title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M809,-286C809,-286 971,-286 971,-286 977,-286 983,-292 983,-298 983,-298 983,-365 983,-365 983,-371 977,-377 971,-377 971,-377 809,-377 809,-377 803,-377 797,-371 797,-365 797,-365 797,-298 797,-298 797,-292 803,-286 809,-286"/>
<text text-anchor="middle" x="890" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="890" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust91" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust91"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;true&#10;prefetcher&#61;system.cpu.icache.prefetcher&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M400,-286C400,-286 562,-286 562,-286 568,-286 574,-292 574,-298 574,-298 574,-365 574,-365 574,-371 568,-377 562,-377 562,-377 400,-377 400,-377 394,-377 388,-371 388,-365 388,-365 388,-298 388,-298 388,-292 394,-286 400,-286"/>
<text text-anchor="middle" x="481" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="481" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L1TaggedPrefetchCache</text>
</a>
</g>
</g>
<g id="clust94" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust94"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;true&#10;prefetcher&#61;system.cpu.dcache.prefetcher&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M206,-286C206,-286 368,-286 368,-286 374,-286 380,-292 380,-298 380,-298 380,-365 380,-365 380,-371 374,-377 368,-377 368,-377 206,-377 206,-377 200,-377 194,-371 194,-365 194,-365 194,-298 194,-298 194,-292 200,-286 206,-286"/>
<text text-anchor="middle" x="287" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="287" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L1TaggedPrefetchCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M318.5,-747.5C318.5,-747.5 385.5,-747.5 385.5,-747.5 391.5,-747.5 397.5,-753.5 397.5,-759.5 397.5,-759.5 397.5,-771.5 397.5,-771.5 397.5,-777.5 391.5,-783.5 385.5,-783.5 385.5,-783.5 318.5,-783.5 318.5,-783.5 312.5,-783.5 306.5,-777.5 306.5,-771.5 306.5,-771.5 306.5,-759.5 306.5,-759.5 306.5,-753.5 312.5,-747.5 318.5,-747.5"/>
<text text-anchor="middle" x="352" y="-761.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M745,-616.5C745,-616.5 775,-616.5 775,-616.5 781,-616.5 787,-622.5 787,-628.5 787,-628.5 787,-640.5 787,-640.5 787,-646.5 781,-652.5 775,-652.5 775,-652.5 745,-652.5 745,-652.5 739,-652.5 733,-646.5 733,-640.5 733,-640.5 733,-628.5 733,-628.5 733,-622.5 739,-616.5 745,-616.5"/>
<text text-anchor="middle" x="760" y="-630.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M376.324,-747.381C386.312,-741.189 398.272,-734.793 410,-731 476.525,-709.483 664.232,-736.88 723,-699 736.161,-690.517 745.206,-675.575 751.058,-662.316"/>
<polygon fill="black" stroke="black" points="754.464,-663.224 754.925,-652.639 747.964,-660.626 754.464,-663.224"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M667.5,-616.5C667.5,-616.5 702.5,-616.5 702.5,-616.5 708.5,-616.5 714.5,-622.5 714.5,-628.5 714.5,-628.5 714.5,-640.5 714.5,-640.5 714.5,-646.5 708.5,-652.5 702.5,-652.5 702.5,-652.5 667.5,-652.5 667.5,-652.5 661.5,-652.5 655.5,-646.5 655.5,-640.5 655.5,-640.5 655.5,-628.5 655.5,-628.5 655.5,-622.5 661.5,-616.5 667.5,-616.5"/>
<text text-anchor="middle" x="685" y="-630.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node19" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M126,-425.5C126,-425.5 156,-425.5 156,-425.5 162,-425.5 168,-431.5 168,-437.5 168,-437.5 168,-449.5 168,-449.5 168,-455.5 162,-461.5 156,-461.5 156,-461.5 126,-461.5 126,-461.5 120,-461.5 114,-455.5 114,-449.5 114,-449.5 114,-437.5 114,-437.5 114,-431.5 120,-425.5 126,-425.5"/>
<text text-anchor="middle" x="141" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge4" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M655.249,-633.53C552.449,-633.365 216.507,-630.479 180,-600 142.534,-568.72 138.096,-507.33 139.019,-471.757"/>
<polygon fill="black" stroke="black" points="142.522,-471.747 139.446,-461.608 135.528,-471.452 142.522,-471.747"/>
</g>
<!-- system_cpu_interrupts_int_slave -->
<g id="node23" class="node"><title>system_cpu_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M664,-425.5C664,-425.5 710,-425.5 710,-425.5 716,-425.5 722,-431.5 722,-437.5 722,-437.5 722,-449.5 722,-449.5 722,-455.5 716,-461.5 710,-461.5 710,-461.5 664,-461.5 664,-461.5 658,-461.5 652,-455.5 652,-449.5 652,-449.5 652,-437.5 652,-437.5 652,-431.5 658,-425.5 664,-425.5"/>
<text text-anchor="middle" x="687" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu_interrupts_int_slave -->
<g id="edge3" class="edge"><title>system_membus_master&#45;&gt;system_cpu_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M685.181,-616.394C685.529,-583.516 686.294,-511.261 686.712,-471.704"/>
<polygon fill="black" stroke="black" points="690.212,-471.74 686.818,-461.703 683.212,-471.666 690.212,-471.74"/>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node25" class="node"><title>system_cpu_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M592,-425.5C592,-425.5 622,-425.5 622,-425.5 628,-425.5 634,-431.5 634,-437.5 634,-437.5 634,-449.5 634,-449.5 634,-455.5 628,-461.5 622,-461.5 622,-461.5 592,-461.5 592,-461.5 586,-461.5 580,-455.5 580,-449.5 580,-449.5 580,-437.5 580,-437.5 580,-431.5 586,-425.5 592,-425.5"/>
<text text-anchor="middle" x="607" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M657.948,-616.361C652.294,-611.668 646.88,-606.154 643,-600 617.906,-560.196 610.263,-504.781 607.961,-471.977"/>
<polygon fill="black" stroke="black" points="611.442,-471.554 607.367,-461.775 604.454,-471.961 611.442,-471.554"/>
</g>
<!-- system_iocache_mem_side -->
<g id="node4" class="node"><title>system_iocache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M732,-747.5C732,-747.5 788,-747.5 788,-747.5 794,-747.5 800,-753.5 800,-759.5 800,-759.5 800,-771.5 800,-771.5 800,-777.5 794,-783.5 788,-783.5 788,-783.5 732,-783.5 732,-783.5 726,-783.5 720,-777.5 720,-771.5 720,-771.5 720,-759.5 720,-759.5 720,-753.5 726,-747.5 732,-747.5"/>
<text text-anchor="middle" x="760" y="-761.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_iocache_mem_side&#45;&gt;system_membus_slave -->
<g id="edge5" class="edge"><title>system_iocache_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M760,-747.37C760,-725.781 760,-688.412 760,-662.852"/>
<polygon fill="black" stroke="black" points="763.5,-662.701 760,-652.701 756.5,-662.701 763.5,-662.701"/>
</g>
<!-- system_iocache_cpu_side -->
<g id="node5" class="node"><title>system_iocache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M642.5,-747.5C642.5,-747.5 689.5,-747.5 689.5,-747.5 695.5,-747.5 701.5,-753.5 701.5,-759.5 701.5,-759.5 701.5,-771.5 701.5,-771.5 701.5,-777.5 695.5,-783.5 689.5,-783.5 689.5,-783.5 642.5,-783.5 642.5,-783.5 636.5,-783.5 630.5,-777.5 630.5,-771.5 630.5,-771.5 630.5,-759.5 630.5,-759.5 630.5,-753.5 636.5,-747.5 642.5,-747.5"/>
<text text-anchor="middle" x="666" y="-761.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master -->
<g id="node6" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M777.5,-163.5C777.5,-163.5 812.5,-163.5 812.5,-163.5 818.5,-163.5 824.5,-169.5 824.5,-175.5 824.5,-175.5 824.5,-187.5 824.5,-187.5 824.5,-193.5 818.5,-199.5 812.5,-199.5 812.5,-199.5 777.5,-199.5 777.5,-199.5 771.5,-199.5 765.5,-193.5 765.5,-187.5 765.5,-187.5 765.5,-175.5 765.5,-175.5 765.5,-169.5 771.5,-163.5 777.5,-163.5"/>
<text text-anchor="middle" x="795" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node14" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M813.5,-32.5C813.5,-32.5 860.5,-32.5 860.5,-32.5 866.5,-32.5 872.5,-38.5 872.5,-44.5 872.5,-44.5 872.5,-56.5 872.5,-56.5 872.5,-62.5 866.5,-68.5 860.5,-68.5 860.5,-68.5 813.5,-68.5 813.5,-68.5 807.5,-68.5 801.5,-62.5 801.5,-56.5 801.5,-56.5 801.5,-44.5 801.5,-44.5 801.5,-38.5 807.5,-32.5 813.5,-32.5"/>
<text text-anchor="middle" x="837" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge6" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M800.577,-163.37C807.638,-141.685 819.881,-104.078 828.206,-78.5104"/>
<polygon fill="black" stroke="black" points="831.632,-79.2933 831.4,-68.7011 824.976,-77.1262 831.632,-79.2933"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node7" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M705,-163.5C705,-163.5 735,-163.5 735,-163.5 741,-163.5 747,-169.5 747,-175.5 747,-175.5 747,-187.5 747,-187.5 747,-193.5 741,-199.5 735,-199.5 735,-199.5 705,-199.5 705,-199.5 699,-199.5 693,-193.5 693,-187.5 693,-187.5 693,-175.5 693,-175.5 693,-169.5 699,-163.5 705,-163.5"/>
<text text-anchor="middle" x="720" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_smv_datapath_cache_port -->
<g id="node8" class="node"><title>system_smv_datapath_cache_port</title>
<path fill="#94918b" stroke="#000000" d="M838.5,-878.5C838.5,-878.5 897.5,-878.5 897.5,-878.5 903.5,-878.5 909.5,-884.5 909.5,-890.5 909.5,-890.5 909.5,-902.5 909.5,-902.5 909.5,-908.5 903.5,-914.5 897.5,-914.5 897.5,-914.5 838.5,-914.5 838.5,-914.5 832.5,-914.5 826.5,-908.5 826.5,-902.5 826.5,-902.5 826.5,-890.5 826.5,-890.5 826.5,-884.5 832.5,-878.5 838.5,-878.5"/>
<text text-anchor="middle" x="868" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">cache_port</text>
</g>
<!-- system_smv_datapath_cache_cpu_side -->
<g id="node11" class="node"><title>system_smv_datapath_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M844.5,-747.5C844.5,-747.5 891.5,-747.5 891.5,-747.5 897.5,-747.5 903.5,-753.5 903.5,-759.5 903.5,-759.5 903.5,-771.5 903.5,-771.5 903.5,-777.5 897.5,-783.5 891.5,-783.5 891.5,-783.5 844.5,-783.5 844.5,-783.5 838.5,-783.5 832.5,-777.5 832.5,-771.5 832.5,-771.5 832.5,-759.5 832.5,-759.5 832.5,-753.5 838.5,-747.5 844.5,-747.5"/>
<text text-anchor="middle" x="868" y="-761.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_smv_datapath_cache_port&#45;&gt;system_smv_datapath_cache_cpu_side -->
<g id="edge7" class="edge"><title>system_smv_datapath_cache_port&#45;&gt;system_smv_datapath_cache_cpu_side</title>
<path fill="none" stroke="black" d="M868,-878.37C868,-856.781 868,-819.412 868,-793.852"/>
<polygon fill="black" stroke="black" points="871.5,-793.701 868,-783.701 864.5,-793.701 871.5,-793.701"/>
</g>
<!-- system_smv_datapath_spad_port -->
<g id="node9" class="node"><title>system_smv_datapath_spad_port</title>
<path fill="#94918b" stroke="#000000" d="M944.5,-878.5C944.5,-878.5 997.5,-878.5 997.5,-878.5 1003.5,-878.5 1009.5,-884.5 1009.5,-890.5 1009.5,-890.5 1009.5,-902.5 1009.5,-902.5 1009.5,-908.5 1003.5,-914.5 997.5,-914.5 997.5,-914.5 944.5,-914.5 944.5,-914.5 938.5,-914.5 932.5,-908.5 932.5,-902.5 932.5,-902.5 932.5,-890.5 932.5,-890.5 932.5,-884.5 938.5,-878.5 944.5,-878.5"/>
<text text-anchor="middle" x="971" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">spad_port</text>
</g>
<!-- system_smv_datapath_spad_port&#45;&gt;system_membus_slave -->
<g id="edge8" class="edge"><title>system_smv_datapath_spad_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M986.342,-878.313C996.373,-865.87 1008.58,-848.116 1014,-830 1026.6,-787.843 1039.05,-767.176 1014,-731 964.644,-659.713 854.974,-641.567 797.222,-636.997"/>
<polygon fill="black" stroke="black" points="797.287,-633.494 787.069,-636.293 796.802,-640.477 797.287,-633.494"/>
</g>
<!-- system_smv_datapath_cache_mem_side -->
<g id="node10" class="node"><title>system_smv_datapath_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M934,-747.5C934,-747.5 990,-747.5 990,-747.5 996,-747.5 1002,-753.5 1002,-759.5 1002,-759.5 1002,-771.5 1002,-771.5 1002,-777.5 996,-783.5 990,-783.5 990,-783.5 934,-783.5 934,-783.5 928,-783.5 922,-777.5 922,-771.5 922,-771.5 922,-759.5 922,-759.5 922,-753.5 928,-747.5 934,-747.5"/>
<text text-anchor="middle" x="962" y="-761.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_smv_datapath_cache_mem_side&#45;&gt;system_membus_slave -->
<g id="edge9" class="edge"><title>system_smv_datapath_cache_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M936.916,-747.485C928.979,-742.157 920.151,-736.29 912,-731 872.502,-705.368 826.682,-676.727 795.761,-657.557"/>
<polygon fill="black" stroke="black" points="797.404,-654.458 787.059,-652.169 793.719,-660.409 797.404,-654.458"/>
</g>
<!-- system_aladdin_traffic_generator_spad_port -->
<g id="node12" class="node"><title>system_aladdin_traffic_generator_spad_port</title>
<path fill="#94918b" stroke="#000000" d="M639.5,-878.5C639.5,-878.5 692.5,-878.5 692.5,-878.5 698.5,-878.5 704.5,-884.5 704.5,-890.5 704.5,-890.5 704.5,-902.5 704.5,-902.5 704.5,-908.5 698.5,-914.5 692.5,-914.5 692.5,-914.5 639.5,-914.5 639.5,-914.5 633.5,-914.5 627.5,-908.5 627.5,-902.5 627.5,-902.5 627.5,-890.5 627.5,-890.5 627.5,-884.5 633.5,-878.5 639.5,-878.5"/>
<text text-anchor="middle" x="666" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">spad_port</text>
</g>
<!-- system_aladdin_traffic_generator_spad_port&#45;&gt;system_iocache_cpu_side -->
<g id="edge10" class="edge"><title>system_aladdin_traffic_generator_spad_port&#45;&gt;system_iocache_cpu_side</title>
<path fill="none" stroke="black" d="M666,-878.37C666,-856.781 666,-819.412 666,-793.852"/>
<polygon fill="black" stroke="black" points="669.5,-793.701 666,-783.701 662.5,-793.701 669.5,-793.701"/>
</g>
<!-- system_l2_mem_side -->
<g id="node13" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M903,-32.5C903,-32.5 959,-32.5 959,-32.5 965,-32.5 971,-38.5 971,-44.5 971,-44.5 971,-56.5 971,-56.5 971,-62.5 965,-68.5 959,-68.5 959,-68.5 903,-68.5 903,-68.5 897,-68.5 891,-62.5 891,-56.5 891,-56.5 891,-44.5 891,-44.5 891,-38.5 897,-32.5 903,-32.5"/>
<text text-anchor="middle" x="931" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge11" class="edge"><title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M941.437,-68.9435C984.563,-143.497 1140.18,-438.9 1000,-600 974.209,-629.641 858.288,-633.862 797.489,-633.978"/>
<polygon fill="black" stroke="black" points="797.172,-630.477 787.166,-633.959 797.159,-637.477 797.172,-630.477"/>
</g>
<!-- system_cam_pipe_datapath_cache_port -->
<g id="node15" class="node"><title>system_cam_pipe_datapath_cache_port</title>
<path fill="#94918b" stroke="#000000" d="M428.5,-878.5C428.5,-878.5 487.5,-878.5 487.5,-878.5 493.5,-878.5 499.5,-884.5 499.5,-890.5 499.5,-890.5 499.5,-902.5 499.5,-902.5 499.5,-908.5 493.5,-914.5 487.5,-914.5 487.5,-914.5 428.5,-914.5 428.5,-914.5 422.5,-914.5 416.5,-908.5 416.5,-902.5 416.5,-902.5 416.5,-890.5 416.5,-890.5 416.5,-884.5 422.5,-878.5 428.5,-878.5"/>
<text text-anchor="middle" x="458" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">cache_port</text>
</g>
<!-- system_cam_pipe_datapath_cache_cpu_side -->
<g id="node18" class="node"><title>system_cam_pipe_datapath_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M434.5,-747.5C434.5,-747.5 481.5,-747.5 481.5,-747.5 487.5,-747.5 493.5,-753.5 493.5,-759.5 493.5,-759.5 493.5,-771.5 493.5,-771.5 493.5,-777.5 487.5,-783.5 481.5,-783.5 481.5,-783.5 434.5,-783.5 434.5,-783.5 428.5,-783.5 422.5,-777.5 422.5,-771.5 422.5,-771.5 422.5,-759.5 422.5,-759.5 422.5,-753.5 428.5,-747.5 434.5,-747.5"/>
<text text-anchor="middle" x="458" y="-761.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cam_pipe_datapath_cache_port&#45;&gt;system_cam_pipe_datapath_cache_cpu_side -->
<g id="edge12" class="edge"><title>system_cam_pipe_datapath_cache_port&#45;&gt;system_cam_pipe_datapath_cache_cpu_side</title>
<path fill="none" stroke="black" d="M458,-878.37C458,-856.781 458,-819.412 458,-793.852"/>
<polygon fill="black" stroke="black" points="461.5,-793.701 458,-783.701 454.5,-793.701 461.5,-793.701"/>
</g>
<!-- system_cam_pipe_datapath_spad_port -->
<g id="node16" class="node"><title>system_cam_pipe_datapath_spad_port</title>
<path fill="#94918b" stroke="#000000" d="M534.5,-878.5C534.5,-878.5 587.5,-878.5 587.5,-878.5 593.5,-878.5 599.5,-884.5 599.5,-890.5 599.5,-890.5 599.5,-902.5 599.5,-902.5 599.5,-908.5 593.5,-914.5 587.5,-914.5 587.5,-914.5 534.5,-914.5 534.5,-914.5 528.5,-914.5 522.5,-908.5 522.5,-902.5 522.5,-902.5 522.5,-890.5 522.5,-890.5 522.5,-884.5 528.5,-878.5 534.5,-878.5"/>
<text text-anchor="middle" x="561" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">spad_port</text>
</g>
<!-- system_cam_pipe_datapath_spad_port&#45;&gt;system_membus_slave -->
<g id="edge13" class="edge"><title>system_cam_pipe_datapath_spad_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M575.345,-878.318C585.049,-865.737 597.279,-847.819 604,-830 619.684,-788.422 589.111,-764.766 618,-731 649.716,-693.931 684.746,-729.277 723,-699 735.039,-689.472 743.935,-674.872 749.982,-662.073"/>
<polygon fill="black" stroke="black" points="753.259,-663.315 754.057,-652.75 746.845,-660.511 753.259,-663.315"/>
</g>
<!-- system_cam_pipe_datapath_cache_mem_side -->
<g id="node17" class="node"><title>system_cam_pipe_datapath_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M524,-747.5C524,-747.5 580,-747.5 580,-747.5 586,-747.5 592,-753.5 592,-759.5 592,-759.5 592,-771.5 592,-771.5 592,-777.5 586,-783.5 580,-783.5 580,-783.5 524,-783.5 524,-783.5 518,-783.5 512,-777.5 512,-771.5 512,-771.5 512,-759.5 512,-759.5 512,-753.5 518,-747.5 524,-747.5"/>
<text text-anchor="middle" x="552" y="-761.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cam_pipe_datapath_cache_mem_side&#45;&gt;system_membus_slave -->
<g id="edge14" class="edge"><title>system_cam_pipe_datapath_cache_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M576.183,-747.426C585.226,-741.607 595.786,-735.453 606,-731 655.418,-709.456 680.25,-731.844 723,-699 735.255,-689.585 744.197,-674.863 750.216,-661.965"/>
<polygon fill="black" stroke="black" points="753.519,-663.144 754.257,-652.575 747.089,-660.377 753.519,-663.144"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node20" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M314,-425.5C314,-425.5 376,-425.5 376,-425.5 382,-425.5 388,-431.5 388,-437.5 388,-437.5 388,-449.5 388,-449.5 388,-455.5 382,-461.5 376,-461.5 376,-461.5 314,-461.5 314,-461.5 308,-461.5 302,-455.5 302,-449.5 302,-449.5 302,-437.5 302,-437.5 302,-431.5 308,-425.5 314,-425.5"/>
<text text-anchor="middle" x="345" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node32" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M408.5,-294.5C408.5,-294.5 455.5,-294.5 455.5,-294.5 461.5,-294.5 467.5,-300.5 467.5,-306.5 467.5,-306.5 467.5,-318.5 467.5,-318.5 467.5,-324.5 461.5,-330.5 455.5,-330.5 455.5,-330.5 408.5,-330.5 408.5,-330.5 402.5,-330.5 396.5,-324.5 396.5,-318.5 396.5,-318.5 396.5,-306.5 396.5,-306.5 396.5,-300.5 402.5,-294.5 408.5,-294.5"/>
<text text-anchor="middle" x="432" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge15" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M356.553,-425.37C371.438,-403.299 397.445,-364.736 414.696,-339.158"/>
<polygon fill="black" stroke="black" points="417.71,-340.949 420.399,-330.701 411.906,-337.035 417.71,-340.949"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node21" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M204.5,-425.5C204.5,-425.5 271.5,-425.5 271.5,-425.5 277.5,-425.5 283.5,-431.5 283.5,-437.5 283.5,-437.5 283.5,-449.5 283.5,-449.5 283.5,-455.5 277.5,-461.5 271.5,-461.5 271.5,-461.5 204.5,-461.5 204.5,-461.5 198.5,-461.5 192.5,-455.5 192.5,-449.5 192.5,-449.5 192.5,-437.5 192.5,-437.5 192.5,-431.5 198.5,-425.5 204.5,-425.5"/>
<text text-anchor="middle" x="238" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node34" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M214.5,-294.5C214.5,-294.5 261.5,-294.5 261.5,-294.5 267.5,-294.5 273.5,-300.5 273.5,-306.5 273.5,-306.5 273.5,-318.5 273.5,-318.5 273.5,-324.5 267.5,-330.5 261.5,-330.5 261.5,-330.5 214.5,-330.5 214.5,-330.5 208.5,-330.5 202.5,-324.5 202.5,-318.5 202.5,-318.5 202.5,-306.5 202.5,-306.5 202.5,-300.5 208.5,-294.5 214.5,-294.5"/>
<text text-anchor="middle" x="238" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge16" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M238,-425.37C238,-403.781 238,-366.412 238,-340.852"/>
<polygon fill="black" stroke="black" points="241.5,-340.701 238,-330.701 234.5,-340.701 241.5,-340.701"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node22" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M864,-425.5C864,-425.5 894,-425.5 894,-425.5 900,-425.5 906,-431.5 906,-437.5 906,-437.5 906,-449.5 906,-449.5 906,-455.5 900,-461.5 894,-461.5 894,-461.5 864,-461.5 864,-461.5 858,-461.5 852,-455.5 852,-449.5 852,-449.5 852,-437.5 852,-437.5 852,-431.5 858,-425.5 864,-425.5"/>
<text text-anchor="middle" x="879" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node30" class="node"><title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M817.5,-294.5C817.5,-294.5 864.5,-294.5 864.5,-294.5 870.5,-294.5 876.5,-300.5 876.5,-306.5 876.5,-306.5 876.5,-318.5 876.5,-318.5 876.5,-324.5 870.5,-330.5 864.5,-330.5 864.5,-330.5 817.5,-330.5 817.5,-330.5 811.5,-330.5 805.5,-324.5 805.5,-318.5 805.5,-318.5 805.5,-306.5 805.5,-306.5 805.5,-300.5 811.5,-294.5 817.5,-294.5"/>
<text text-anchor="middle" x="841" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge"><title>system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M873.954,-425.37C867.566,-403.685 856.488,-366.078 848.957,-340.51"/>
<polygon fill="black" stroke="black" points="852.25,-339.305 846.067,-330.701 845.535,-341.283 852.25,-339.305"/>
</g>
<!-- system_cpu_interrupts_int_master -->
<g id="node24" class="node"><title>system_cpu_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M752,-425.5C752,-425.5 808,-425.5 808,-425.5 814,-425.5 820,-431.5 820,-437.5 820,-437.5 820,-449.5 820,-449.5 820,-455.5 814,-461.5 808,-461.5 808,-461.5 752,-461.5 752,-461.5 746,-461.5 740,-455.5 740,-449.5 740,-449.5 740,-437.5 740,-437.5 740,-431.5 746,-425.5 752,-425.5"/>
<text text-anchor="middle" x="780" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge18" class="edge"><title>system_cpu_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M778.18,-461.703C774.692,-494.659 767.045,-566.921 762.866,-606.413"/>
<polygon fill="black" stroke="black" points="759.382,-606.081 761.81,-616.394 766.343,-606.818 759.382,-606.081"/>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node26" class="node"><title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M692,-294.5C692,-294.5 748,-294.5 748,-294.5 754,-294.5 760,-300.5 760,-306.5 760,-306.5 760,-318.5 760,-318.5 760,-324.5 754,-330.5 748,-330.5 748,-330.5 692,-330.5 692,-330.5 686,-330.5 680,-324.5 680,-318.5 680,-318.5 680,-306.5 680,-306.5 680,-300.5 686,-294.5 692,-294.5"/>
<text text-anchor="middle" x="720" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge19" class="edge"><title>system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M720,-294.37C720,-272.781 720,-235.412 720,-209.852"/>
<polygon fill="black" stroke="black" points="723.5,-209.701 720,-199.701 716.5,-209.701 723.5,-209.701"/>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node27" class="node"><title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M602.5,-294.5C602.5,-294.5 649.5,-294.5 649.5,-294.5 655.5,-294.5 661.5,-300.5 661.5,-306.5 661.5,-306.5 661.5,-318.5 661.5,-318.5 661.5,-324.5 655.5,-330.5 649.5,-330.5 649.5,-330.5 602.5,-330.5 602.5,-330.5 596.5,-330.5 590.5,-324.5 590.5,-318.5 590.5,-318.5 590.5,-306.5 590.5,-306.5 590.5,-300.5 596.5,-294.5 602.5,-294.5"/>
<text text-anchor="middle" x="626" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node28" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M506,-425.5C506,-425.5 536,-425.5 536,-425.5 542,-425.5 548,-431.5 548,-437.5 548,-437.5 548,-449.5 548,-449.5 548,-455.5 542,-461.5 536,-461.5 536,-461.5 506,-461.5 506,-461.5 500,-461.5 494,-455.5 494,-449.5 494,-449.5 494,-437.5 494,-437.5 494,-431.5 500,-425.5 506,-425.5"/>
<text text-anchor="middle" x="521" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge"><title>system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M536.574,-425.265C548.223,-412.215 564.417,-393.739 578,-377 588.02,-364.652 598.73,-350.575 607.486,-338.818"/>
<polygon fill="black" stroke="black" points="610.34,-340.844 613.478,-330.725 604.714,-336.679 610.34,-340.844"/>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node29" class="node"><title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M907,-294.5C907,-294.5 963,-294.5 963,-294.5 969,-294.5 975,-300.5 975,-306.5 975,-306.5 975,-318.5 975,-318.5 975,-324.5 969,-330.5 963,-330.5 963,-330.5 907,-330.5 907,-330.5 901,-330.5 895,-324.5 895,-318.5 895,-318.5 895,-306.5 895,-306.5 895,-300.5 901,-294.5 907,-294.5"/>
<text text-anchor="middle" x="935" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge21" class="edge"><title>system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M913.068,-294.4C904.663,-288.508 894.746,-282.314 885,-278 830.984,-254.09 803.058,-281.707 756,-246 743.772,-236.721 735.056,-222.008 729.266,-209.079"/>
<polygon fill="black" stroke="black" points="732.435,-207.582 725.399,-199.66 725.959,-210.24 732.435,-207.582"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node31" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M498,-294.5C498,-294.5 554,-294.5 554,-294.5 560,-294.5 566,-300.5 566,-306.5 566,-306.5 566,-318.5 566,-318.5 566,-324.5 560,-330.5 554,-330.5 554,-330.5 498,-330.5 498,-330.5 492,-330.5 486,-324.5 486,-318.5 486,-318.5 486,-306.5 486,-306.5 486,-300.5 492,-294.5 498,-294.5"/>
<text text-anchor="middle" x="526" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge22" class="edge"><title>system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M551.762,-294.37C586.113,-271.528 647.029,-231.022 685.371,-205.527"/>
<polygon fill="black" stroke="black" points="687.743,-208.153 694.132,-199.701 683.867,-202.324 687.743,-208.153"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node33" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M304,-294.5C304,-294.5 360,-294.5 360,-294.5 366,-294.5 372,-300.5 372,-306.5 372,-306.5 372,-318.5 372,-318.5 372,-324.5 366,-330.5 360,-330.5 360,-330.5 304,-330.5 304,-330.5 298,-330.5 292,-324.5 292,-318.5 292,-318.5 292,-306.5 292,-306.5 292,-300.5 298,-294.5 304,-294.5"/>
<text text-anchor="middle" x="332" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge23" class="edge"><title>system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M355.235,-294.443C363.938,-288.625 374.117,-282.468 384,-278 487.642,-231.141 619.774,-201.683 683.017,-189.28"/>
<polygon fill="black" stroke="black" points="683.767,-192.7 692.922,-187.367 682.44,-185.827 683.767,-192.7"/>
</g>
</g>
</svg>
