Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 20 16:34:25 2021
| Host         : zxn running 64-bit major release  (build 9200)
| Command      : report_utilization -file my_project_utilization_placed.rpt -pb my_project_utilization_placed.pb
| Design       : my_project
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 31655 |     0 |    242400 | 13.06 |
|   LUT as Logic             | 27785 |     0 |    242400 | 11.46 |
|   LUT as Memory            |  3870 |     0 |    112800 |  3.43 |
|     LUT as Distributed RAM |   248 |     0 |           |       |
|     LUT as Shift Register  |  3622 |     0 |           |       |
| CLB Registers              | 49118 |     0 |    484800 | 10.13 |
|   Register as Flip Flop    | 49118 |     0 |    484800 | 10.13 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
| CARRY8                     |   948 |     0 |     30300 |  3.13 |
| F7 Muxes                   |   651 |     0 |    121200 |  0.54 |
| F8 Muxes                   |    99 |     0 |     60600 |  0.16 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 476   |          Yes |           - |          Set |
| 2025  |          Yes |           - |        Reset |
| 609   |          Yes |         Set |            - |
| 46008 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  7823 |     0 |     30300 | 25.82 |
|   CLBL                                     |  4588 |     0 |           |       |
|   CLBM                                     |  3235 |     0 |           |       |
| LUT as Logic                               | 27785 |     0 |    242400 | 11.46 |
|   using O5 output only                     |   578 |       |           |       |
|   using O6 output only                     | 22119 |       |           |       |
|   using O5 and O6                          |  5088 |       |           |       |
| LUT as Memory                              |  3870 |     0 |    112800 |  3.43 |
|   LUT as Distributed RAM                   |   248 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     8 |       |           |       |
|     using O5 and O6                        |   240 |       |           |       |
|   LUT as Shift Register                    |  3622 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   499 |       |           |       |
|     using O5 and O6                        |  3123 |       |           |       |
| CLB Registers                              | 49118 |     0 |    484800 | 10.13 |
|   Register driven from within the CLB      | 22751 |       |           |       |
|   Register driven from outside the CLB     | 26367 |       |           |       |
|     LUT in front of the register is unused | 20859 |       |           |       |
|     LUT in front of the register is used   |  5508 |       |           |       |
| Unique Control Sets                        |  1246 |       |     60600 |  2.06 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   95 |     0 |       600 | 15.83 |
|   RAMB36/FIFO*    |   89 |     0 |       600 | 14.83 |
|     RAMB36E2 only |   89 |       |           |       |
|   RAMB18          |   12 |     0 |      1200 |  1.00 |
|     RAMB18E2 only |   12 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |      1920 |  0.05 |
|   DSP48E2 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    3 |     3 |       520 |  0.58 |
| HPIOB            |    2 |     2 |       416 |  0.48 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    1 |     1 |       104 |  0.96 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   22 |     0 |       480 |  4.58 |
|   BUFGCE             |    6 |     0 |       240 |  2.50 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |   16 |     0 |       120 | 13.33 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    4 |     4 |        20 | 20.00 |
| GTHE3_COMMON    |    1 |     0 |         5 | 20.00 |
| IBUFDS_GTE3     |    1 |     1 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 46008 |            Register |
| LUT6          | 13822 |                 CLB |
| LUT3          |  5554 |                 CLB |
| LUT4          |  4938 |                 CLB |
| SRL16E        |  4704 |                 CLB |
| LUT5          |  4407 |                 CLB |
| LUT2          |  3335 |                 CLB |
| SRLC32E       |  2025 |                 CLB |
| FDCE          |  2025 |            Register |
| CARRY8        |   948 |                 CLB |
| LUT1          |   817 |                 CLB |
| MUXF7         |   651 |                 CLB |
| FDSE          |   609 |            Register |
| FDPE          |   476 |            Register |
| RAMD32        |   368 |                 CLB |
| RAMS32        |   112 |                 CLB |
| MUXF8         |    99 |                 CLB |
| RAMB36E2      |    89 |            BLOCKRAM |
| SRLC16E       |    16 |                 CLB |
| BUFG_GT       |    16 |               Clock |
| RAMB18E2      |    12 |            BLOCKRAM |
| RAMS64E       |     8 |                 CLB |
| BUFG_GT_SYNC  |     8 |               Clock |
| BUFGCE        |     6 |               Clock |
| GTHE3_CHANNEL |     4 |            Advanced |
| IBUFCTRL      |     2 |              Others |
| MMCME3_ADV    |     1 |               Clock |
| INBUF         |     1 |                 I/O |
| IBUFDS_GTE3   |     1 |            Advanced |
| GTHE3_COMMON  |     1 |            Advanced |
| DSP48E2       |     1 |          Arithmetic |
| DIFFINBUF     |     1 |                 I/O |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+------------------+------+
|     Ref Name     | Used |
+------------------+------+
| bao_cnt_debug__3 |    1 |
| bao_cnt_debug    |    1 |
+------------------+------+


11. Instantiated Netlists
-------------------------

+------------------+------+
|     Ref Name     | Used |
+------------------+------+
| div_gen_0        |    4 |
| u_ila_4          |    3 |
| fifo_generator_0 |    3 |
| xxv_ethernet_0   |    1 |
| u_ila_7          |    1 |
| u_ila_3          |    1 |
| u_ila_2          |    1 |
| u_ila_1          |    1 |
| u_ila_0          |    1 |
| dbg_hub          |    1 |
| blk_mem_gen_0    |    1 |
+------------------+------+


