
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000042  00800100  00001b9a  00001c0e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b9a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000ac  00800142  00001bdc  00001c50  2**0
                  ALLOC
  3 .debug_aranges 000000c0  00000000  00000000  00001c50  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000047a  00000000  00000000  00001d10  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001bd8  00000000  00000000  0000218a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b07  00000000  00000000  00003d62  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000011d1  00000000  00000000  00004869  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002e0  00000000  00000000  00005a3c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000058e  00000000  00000000  00005d1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000063d  00000000  00000000  000062aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000078  00000000  00000000  000068e7  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 53 01 	jmp	0x2a6	; 0x2a6 <__ctors_end>
       4:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
       8:	0c 94 33 0a 	jmp	0x1466	; 0x1466 <__vector_2>
       c:	0c 94 01 0a 	jmp	0x1402	; 0x1402 <__vector_3>
      10:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      14:	0c 94 7a 07 	jmp	0xef4	; 0xef4 <__vector_5>
      18:	0c 94 f0 06 	jmp	0xde0	; 0xde0 <__vector_6>
      1c:	0c 94 fc 06 	jmp	0xdf8	; 0xdf8 <__vector_7>
      20:	0c 94 0f 07 	jmp	0xe1e	; 0xe1e <__vector_8>
      24:	0c 94 e1 06 	jmp	0xdc2	; 0xdc2 <__vector_9>
      28:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      2c:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      30:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      34:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      38:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      3c:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      40:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      44:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      48:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      4c:	0c 94 28 03 	jmp	0x650	; 0x650 <__vector_19>
      50:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      54:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>
      58:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__bad_interrupt>

0000005c <__c.1772>:
      5c:	0a 0a 49 6e 76 61 6c 69 64 20 49 6e 74 65 72 75     ..Invalid Interu
      6c:	70 74 20 45 6e 61 62 6c 65 64 0a 00                 pt Enabled..

00000078 <__c.1738>:
      78:	0a 43 75 72 72 20 4d 6f 74 6f 72 73 3a 20 4c 3a     .Curr Motors: L:
      88:	25 64 20 25 64 3a 52 00                             %d %d:R.

00000090 <__c.1735>:
      90:	0a 54 75 72 6e 20 49 6e 63 72 65 6d 65 6e 74 3a     .Turn Increment:
      a0:	20 25 64 2c 20 64 69 72 3a 00                        %d, dir:.

000000aa <__c.1730>:
      aa:	0a 4d 61 78 20 43 68 61 6e 20 5b 4c 20 30 20 31     .Max Chan [L 0 1
      ba:	20 32 20 33 20 52 5d 3a 20 25 64 3b 76 3d 25 64      2 3 R]: %d;v=%d
	...

000000cb <__c.1706>:
      cb:	0a 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00           .Init: Done...

000000d9 <__c.1826>:
      d9:	09 5b 64 6f 6e 65 5d 00                             .[done].

000000e1 <__c.1824>:
      e1:	0a 61 64 63 3a 20 69 6e 69 74 3a 20 73 65 74 75     .adc: init: setu
      f1:	70 20 63 6f 6e 76 65 72 74 69 6f 6e 73 00           p convertions.

000000ff <__c.1822>:
      ff:	0a 61 64 63 3a 20 69 6e 69 74 00                    .adc: init.

0000010a <__c.1815>:
     10a:	0a 5b 64 65 62 75 67 5d 20 57 61 72 6e 69 6e 67     .[debug] Warning
     11a:	3a 20 75 6e 69 6d 70 6c 69 6d 65 6e 74 65 64 20     : unimplimented 
     12a:	66 75 6e 63 74 69 6f 6e 20 61 64 63 5f 63 61 6c     function adc_cal
     13a:	69 62 72 61 74 65 5f 73 74 6f 72 65 20 63 61 6c     ibrate_store cal
     14a:	6c 65 64 00                                         led.

0000014e <__c.1758>:
     14e:	0a 5b 64 65 62 75 67 5d 20 41 44 43 20 4f 46 46     .[debug] ADC OFF
     15e:	53 45 54 53 3a 20 00                                SETS: .

00000165 <__c.1745>:
     165:	0a 5b 64 65 62 75 67 5d 20 46 49 58 45 44 20 41     .[debug] FIXED A
     175:	44 43 3a 20 00                                      DC: .

0000017a <__c.1739>:
     17a:	0a 5b 64 65 62 75 67 5d 20 20 20 52 41 57 20 41     .[debug]   RAW A
     18a:	44 43 3a 20 00                                      DC: .

0000018f <__c.1602>:
     18f:	0a 75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61     .usart: init usa
     19f:	72 74 30 09 5b 64 6f 6e 65 5d 00                    rt0.[done].

000001aa <__c.1669>:
     1aa:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 09 5b     .timers: init:.[
     1ba:	64 6f 6e 65 5d 00                                   done].

000001c0 <__c.1667>:
     1c0:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 73     .timers: init: s
     1d0:	74 61 72 74 2e 00                                   tart..

000001d6 <__c.1588>:
     1d6:	09 5b 64 6f 6e 65 5d 00                             .[done].

000001de <__c.1581>:
     1de:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     1ee:	69 6d 65 72 31 00                                   imer1.

000001f4 <__c.1570>:
     1f4:	0a 4d 6f 64 65 3a 20 25 64 00                       .Mode: %d.

000001fe <__c.1531>:
     1fe:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000206 <__c.1523>:
     206:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     216:	69 6d 65 72 32 00                                   imer2.

0000021c <__c.1687>:
     21c:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     22c:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     23c:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

0000024a <__c.1672>:
     24a:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     25a:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     26a:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

00000278 <__c.1650>:
     278:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     288:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     298:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002a6 <__ctors_end>:
     2a6:	11 24       	eor	r1, r1
     2a8:	1f be       	out	0x3f, r1	; 63
     2aa:	cf ef       	ldi	r28, 0xFF	; 255
     2ac:	d4 e0       	ldi	r29, 0x04	; 4
     2ae:	de bf       	out	0x3e, r29	; 62
     2b0:	cd bf       	out	0x3d, r28	; 61

000002b2 <__do_copy_data>:
     2b2:	11 e0       	ldi	r17, 0x01	; 1
     2b4:	a0 e0       	ldi	r26, 0x00	; 0
     2b6:	b1 e0       	ldi	r27, 0x01	; 1
     2b8:	ea e9       	ldi	r30, 0x9A	; 154
     2ba:	fb e1       	ldi	r31, 0x1B	; 27
     2bc:	02 c0       	rjmp	.+4      	; 0x2c2 <.do_copy_data_start>

000002be <.do_copy_data_loop>:
     2be:	05 90       	lpm	r0, Z+
     2c0:	0d 92       	st	X+, r0

000002c2 <.do_copy_data_start>:
     2c2:	a2 34       	cpi	r26, 0x42	; 66
     2c4:	b1 07       	cpc	r27, r17
     2c6:	d9 f7       	brne	.-10     	; 0x2be <.do_copy_data_loop>

000002c8 <__do_clear_bss>:
     2c8:	11 e0       	ldi	r17, 0x01	; 1
     2ca:	a2 e4       	ldi	r26, 0x42	; 66
     2cc:	b1 e0       	ldi	r27, 0x01	; 1
     2ce:	01 c0       	rjmp	.+2      	; 0x2d2 <.do_clear_bss_start>

000002d0 <.do_clear_bss_loop>:
     2d0:	1d 92       	st	X+, r1

000002d2 <.do_clear_bss_start>:
     2d2:	ae 3e       	cpi	r26, 0xEE	; 238
     2d4:	b1 07       	cpc	r27, r17
     2d6:	e1 f7       	brne	.-8      	; 0x2d0 <.do_clear_bss_loop>
     2d8:	0e 94 db 01 	call	0x3b6	; 0x3b6 <main>
     2dc:	0c 94 cb 0d 	jmp	0x1b96	; 0x1b96 <_exit>

000002e0 <__bad_interrupt>:
     2e0:	0c 94 7d 01 	jmp	0x2fa	; 0x2fa <__vector_default>

000002e4 <clock_init>:
#include <util/delay.h>
#include <avr/pgmspace.h>
#include <stdlib.h>


void clock_init(void) {
     2e4:	80 e0       	ldi	r24, 0x00	; 0
     2e6:	90 e0       	ldi	r25, 0x00	; 0
     2e8:	20 e8       	ldi	r18, 0x80	; 128
     2ea:	0f b6       	in	r0, 0x3f	; 63
     2ec:	f8 94       	cli
     2ee:	20 93 61 00 	sts	0x0061, r18
     2f2:	80 93 61 00 	sts	0x0061, r24
     2f6:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     2f8:	08 95       	ret

000002fa <__vector_default>:
			++sp;
		}
	}	
} 
		
ISR(BADISR_vect) {
     2fa:	1f 92       	push	r1
     2fc:	0f 92       	push	r0
     2fe:	0f b6       	in	r0, 0x3f	; 63
     300:	0f 92       	push	r0
     302:	11 24       	eor	r1, r1
     304:	2f 93       	push	r18
     306:	3f 93       	push	r19
     308:	4f 93       	push	r20
     30a:	5f 93       	push	r21
     30c:	6f 93       	push	r22
     30e:	7f 93       	push	r23
     310:	8f 93       	push	r24
     312:	9f 93       	push	r25
     314:	af 93       	push	r26
     316:	bf 93       	push	r27
     318:	ef 93       	push	r30
     31a:	ff 93       	push	r31
	fprintf_P(stderr,PSTR("\n\nInvalid Interupt Enabled\n"));
     31c:	8c e5       	ldi	r24, 0x5C	; 92
     31e:	90 e0       	ldi	r25, 0x00	; 0
     320:	9f 93       	push	r25
     322:	8f 93       	push	r24
     324:	80 91 ec 01 	lds	r24, 0x01EC
     328:	90 91 ed 01 	lds	r25, 0x01ED
     32c:	9f 93       	push	r25
     32e:	8f 93       	push	r24
     330:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
     334:	0f 90       	pop	r0
     336:	0f 90       	pop	r0
     338:	0f 90       	pop	r0
     33a:	0f 90       	pop	r0
}
     33c:	ff 91       	pop	r31
     33e:	ef 91       	pop	r30
     340:	bf 91       	pop	r27
     342:	af 91       	pop	r26
     344:	9f 91       	pop	r25
     346:	8f 91       	pop	r24
     348:	7f 91       	pop	r23
     34a:	6f 91       	pop	r22
     34c:	5f 91       	pop	r21
     34e:	4f 91       	pop	r20
     350:	3f 91       	pop	r19
     352:	2f 91       	pop	r18
     354:	0f 90       	pop	r0
     356:	0f be       	out	0x3f, r0	; 63
     358:	0f 90       	pop	r0
     35a:	1f 90       	pop	r1
     35c:	18 95       	reti

0000035e <init>:
	for(int8_t j=7; j>=0; --j) {
	   	fputc(((inp&(1<<j))>>j)+'0',stdout);
	}
}

void init(void) {
     35e:	f8 94       	cli
	cli(); // Starts with interrupts disabled?
	power_all_enable();
     360:	e4 e6       	ldi	r30, 0x64	; 100
     362:	f0 e0       	ldi	r31, 0x00	; 0
     364:	80 81       	ld	r24, Z
     366:	80 7e       	andi	r24, 0xE0	; 224
     368:	80 83       	st	Z, r24
	PCMSK1=PCMSK0=EIMSK=0; // Butterfly doesn't remove it's interupts, block them.
     36a:	1d ba       	out	0x1d, r1	; 29
     36c:	8d b3       	in	r24, 0x1d	; 29
     36e:	eb e6       	ldi	r30, 0x6B	; 107
     370:	f0 e0       	ldi	r31, 0x00	; 0
     372:	80 83       	st	Z, r24
     374:	80 81       	ld	r24, Z
     376:	80 93 6c 00 	sts	0x006C, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     37a:	80 e0       	ldi	r24, 0x00	; 0
     37c:	90 e0       	ldi	r25, 0x00	; 0
     37e:	20 e8       	ldi	r18, 0x80	; 128
     380:	0f b6       	in	r0, 0x3f	; 63
     382:	f8 94       	cli
     384:	20 93 61 00 	sts	0x0061, r18
     388:	80 93 61 00 	sts	0x0061, r24
     38c:	0f be       	out	0x3f, r0	; 63
void init(void) {
	cli(); // Starts with interrupts disabled?
	power_all_enable();
	PCMSK1=PCMSK0=EIMSK=0; // Butterfly doesn't remove it's interupts, block them.
	clock_init();
	joy_init();
     38e:	0e 94 e7 09 	call	0x13ce	; 0x13ce <joy_init>
	usart_init();
     392:	0e 94 de 06 	call	0xdbc	; 0xdbc <usart_init>
	adc_init();
     396:	0e 94 89 03 	call	0x712	; 0x712 <adc_init>
	timers_init();
     39a:	0e 94 19 08 	call	0x1032	; 0x1032 <timers_init>
	motors_init();
     39e:	0e 94 ce 09 	call	0x139c	; 0x139c <motors_init>
	sei();
     3a2:	78 94       	sei
	#if (DEBUG)
	printf_P(PSTR("\nInit: Done\n\n"));
     3a4:	8b ec       	ldi	r24, 0xCB	; 203
     3a6:	90 e0       	ldi	r25, 0x00	; 0
     3a8:	9f 93       	push	r25
     3aa:	8f 93       	push	r24
     3ac:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <printf_P>
     3b0:	0f 90       	pop	r0
     3b2:	0f 90       	pop	r0
	#endif
}
     3b4:	08 95       	ret

000003b6 <main>:



int main(void) {
     3b6:	2f 92       	push	r2
     3b8:	3f 92       	push	r3
     3ba:	4f 92       	push	r4
     3bc:	5f 92       	push	r5
     3be:	6f 92       	push	r6
     3c0:	7f 92       	push	r7
     3c2:	8f 92       	push	r8
     3c4:	9f 92       	push	r9
     3c6:	af 92       	push	r10
     3c8:	bf 92       	push	r11
     3ca:	cf 92       	push	r12
     3cc:	df 92       	push	r13
     3ce:	ef 92       	push	r14
     3d0:	ff 92       	push	r15
     3d2:	0f 93       	push	r16
     3d4:	1f 93       	push	r17
     3d6:	df 93       	push	r29
     3d8:	cf 93       	push	r28
     3da:	cd b7       	in	r28, 0x3d	; 61
     3dc:	de b7       	in	r29, 0x3e	; 62
     3de:	28 97       	sbiw	r28, 0x08	; 8
     3e0:	0f b6       	in	r0, 0x3f	; 63
     3e2:	f8 94       	cli
     3e4:	de bf       	out	0x3e, r29	; 62
     3e6:	0f be       	out	0x3f, r0	; 63
     3e8:	cd bf       	out	0x3d, r28	; 61
	init();
     3ea:	0e 94 af 01 	call	0x35e	; 0x35e <init>
	c_mode=WAIT;
     3ee:	10 92 d4 01 	sts	0x01D4, r1
	initial=true;
     3f2:	81 e0       	ldi	r24, 0x01	; 1
     3f4:	80 93 e6 01 	sts	0x01E6, r24
		if	(c_mode==FOLLOW && new_adc_data) {
			if (new_adc_data) {
				new_adc_data=false;
				if (initial) {
					initial=false;
					lf_speed_full();
     3f8:	5e 01       	movw	r10, r28
     3fa:	08 94       	sec
     3fc:	a1 1c       	adc	r10, r1
     3fe:	b1 1c       	adc	r11, r1
					}
				}
			
				#ifdef debug
				print_adc_values();
				printf_P(PSTR("\nMax Chan [L 0 1 2 3 R]: %d;v=%d"),max_i,max_v);
     400:	7a ea       	ldi	r23, 0xAA	; 170
     402:	27 2e       	mov	r2, r23
     404:	70 e0       	ldi	r23, 0x00	; 0
     406:	37 2e       	mov	r3, r23
				lf_turn_inc(max_v-next_v,SIGN(max_i_S));				
	
				//lf_turn_inc(abs(LF_INC_SMALL*turn_i),turn_i>=0);


				printf_P(PSTR("\nTurn Increment: %d, dir:"),max_v-next_v,SIGN(max_i_S));
     408:	60 e9       	ldi	r22, 0x90	; 144
     40a:	46 2e       	mov	r4, r22
     40c:	60 e0       	ldi	r22, 0x00	; 0
     40e:	56 2e       	mov	r5, r22
			
				uint16_t cspeed [2] = {	motor_get_speed(LEFT ),\
							motor_get_speed(RIGHT)};
				printf_P(PSTR("\nCurr Motors: L:%d %d:R"),cspeed[0],cspeed[1]);
     410:	58 e7       	ldi	r21, 0x78	; 120
     412:	65 2e       	mov	r6, r21
     414:	50 e0       	ldi	r21, 0x00	; 0
     416:	75 2e       	mov	r7, r21
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     418:	40 ea       	ldi	r20, 0xA0	; 160
     41a:	84 2e       	mov	r8, r20
     41c:	4f e0       	ldi	r20, 0x0F	; 15
     41e:	94 2e       	mov	r9, r20
	init();
	c_mode=WAIT;
	initial=true;
		
	for(;;) {
		if	(c_mode==FOLLOW && new_adc_data) {
     420:	80 91 d4 01 	lds	r24, 0x01D4
     424:	82 30       	cpi	r24, 0x02	; 2
     426:	09 f0       	breq	.+2      	; 0x42a <main+0x74>
     428:	97 c0       	rjmp	.+302    	; 0x558 <__stack+0x59>
     42a:	80 91 e7 01 	lds	r24, 0x01E7
     42e:	88 23       	and	r24, r24
     430:	09 f4       	brne	.+2      	; 0x434 <main+0x7e>
     432:	92 c0       	rjmp	.+292    	; 0x558 <__stack+0x59>
			if (new_adc_data) {
     434:	80 91 e7 01 	lds	r24, 0x01E7
     438:	88 23       	and	r24, r24
     43a:	91 f3       	breq	.-28     	; 0x420 <main+0x6a>
				new_adc_data=false;
     43c:	10 92 e7 01 	sts	0x01E7, r1
				if (initial) {
     440:	80 91 e6 01 	lds	r24, 0x01E6
     444:	88 23       	and	r24, r24
     446:	21 f0       	breq	.+8      	; 0x450 <main+0x9a>
					initial=false;
     448:	10 92 e6 01 	sts	0x01E6, r1
					lf_speed_full();
     44c:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <lf_speed_full>
     450:	65 01       	movw	r12, r10
     452:	75 01       	movw	r14, r10
     454:	00 e0       	ldi	r16, 0x00	; 0
				}
				
				// gen copy of fixed adc inputs.
				uint16_t adc_vc[channel_amt];
				for (uint8_t i=0;i<channel_amt;++i) {
					adc_vc[i]=adc_get_val(i);
     456:	80 2f       	mov	r24, r16
     458:	0e 94 0b 03 	call	0x616	; 0x616 <adc_get_val>
     45c:	f7 01       	movw	r30, r14
     45e:	81 93       	st	Z+, r24
     460:	91 93       	st	Z+, r25
     462:	7f 01       	movw	r14, r30
					lf_speed_full();
				}
				
				// gen copy of fixed adc inputs.
				uint16_t adc_vc[channel_amt];
				for (uint8_t i=0;i<channel_amt;++i) {
     464:	0f 5f       	subi	r16, 0xFF	; 255
     466:	04 30       	cpi	r16, 0x04	; 4
     468:	b1 f7       	brne	.-20     	; 0x456 <main+0xa0>
     46a:	80 e0       	ldi	r24, 0x00	; 0
     46c:	90 e0       	ldi	r25, 0x00	; 0
     46e:	20 e0       	ldi	r18, 0x00	; 0
				}
		
				uint8_t  max_i=channel_amt;
				uint16_t max_v=0;
				for (uint8_t i=0;i<channel_amt;++i) {
					if (adc_vc[i]>max_v) {
     470:	f6 01       	movw	r30, r12
     472:	e0 80       	ld	r14, Z
     474:	f1 80       	ldd	r15, Z+1	; 0x01
     476:	8e 15       	cp	r24, r14
     478:	9f 05       	cpc	r25, r15
     47a:	10 f0       	brcs	.+4      	; 0x480 <main+0xca>
     47c:	7c 01       	movw	r14, r24
     47e:	01 c0       	rjmp	.+2      	; 0x482 <main+0xcc>
     480:	02 2f       	mov	r16, r18
					adc_vc[i]=adc_get_val(i);
				}
		
				uint8_t  max_i=channel_amt;
				uint16_t max_v=0;
				for (uint8_t i=0;i<channel_amt;++i) {
     482:	2f 5f       	subi	r18, 0xFF	; 255
     484:	82 e0       	ldi	r24, 0x02	; 2
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c8 0e       	add	r12, r24
     48a:	d9 1e       	adc	r13, r25
     48c:	24 30       	cpi	r18, 0x04	; 4
     48e:	11 f0       	breq	.+4      	; 0x494 <main+0xde>
     490:	c7 01       	movw	r24, r14
     492:	ee cf       	rjmp	.-36     	; 0x470 <main+0xba>
						max_v=adc_vc[i];
					}
				}
			
				#ifdef debug
				print_adc_values();
     494:	0e 94 0c 05 	call	0xa18	; 0xa18 <print_adc_values>
				printf_P(PSTR("\nMax Chan [L 0 1 2 3 R]: %d;v=%d"),max_i,max_v);
     498:	ff 92       	push	r15
     49a:	ef 92       	push	r14
     49c:	80 2f       	mov	r24, r16
     49e:	90 e0       	ldi	r25, 0x00	; 0
     4a0:	9f 93       	push	r25
     4a2:	8f 93       	push	r24
     4a4:	3f 92       	push	r3
     4a6:	2f 92       	push	r2
     4a8:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <printf_P>
				#endif

				int8_t max_i_S;			
				max_i_S = max_i-channel_amt/2; 
     4ac:	10 2f       	mov	r17, r16
     4ae:	12 50       	subi	r17, 0x02	; 2
				// Correction needed for even numbers of sensors.
				#if SENSOR_NUM_EVEN
				if (max_i_S>0)
     4b0:	ed b7       	in	r30, 0x3d	; 61
     4b2:	fe b7       	in	r31, 0x3e	; 62
     4b4:	36 96       	adiw	r30, 0x06	; 6
     4b6:	0f b6       	in	r0, 0x3f	; 63
     4b8:	f8 94       	cli
     4ba:	fe bf       	out	0x3e, r31	; 62
     4bc:	0f be       	out	0x3f, r0	; 63
     4be:	ed bf       	out	0x3d, r30	; 61
     4c0:	11 16       	cp	r1, r17
     4c2:	1c f4       	brge	.+6      	; 0x4ca <main+0x114>
					++max_i_S;	
     4c4:	1f 5f       	subi	r17, 0xFF	; 255

				//Find Sensor "next to" max sensor.
				uint8_t next_i=0;
				uint16_t next_v;
				if (max_i_S>0)
					next_i=max_i-1;
     4c6:	81 2f       	mov	r24, r17
     4c8:	04 c0       	rjmp	.+8      	; 0x4d2 <main+0x11c>
				else if (max_i_S<0)
     4ca:	11 23       	and	r17, r17
     4cc:	41 f0       	breq	.+16     	; 0x4de <main+0x128>
					next_i=max_i+1;
     4ce:	80 2f       	mov	r24, r16
     4d0:	8f 5f       	subi	r24, 0xFF	; 255
					next_i=0; // should be 1 or -1, which ever is larger.
				#endif
				
				//Hack for lack of zero sensor on even sensored bots.
				#if SENSOR_NUM_EVEN
				if (next_i==0) {
     4d2:	88 23       	and	r24, r24
     4d4:	29 f4       	brne	.+10     	; 0x4e0 <main+0x12a>
					if (max_i_S<0)
     4d6:	17 ff       	sbrs	r17, 7
     4d8:	02 c0       	rjmp	.+4      	; 0x4de <main+0x128>
     4da:	81 e0       	ldi	r24, 0x01	; 1
     4dc:	01 c0       	rjmp	.+2      	; 0x4e0 <main+0x12a>
     4de:	8f ef       	ldi	r24, 0xFF	; 255
				#endif	

				next_v=adc_vc[next_i];
				
				//TODO: Use next[vi], max[vi] to find a turn increment.
				lf_turn_inc(max_v-next_v,SIGN(max_i_S));				
     4e0:	e8 2f       	mov	r30, r24
     4e2:	f0 e0       	ldi	r31, 0x00	; 0
     4e4:	ee 0f       	add	r30, r30
     4e6:	ff 1f       	adc	r31, r31
     4e8:	ea 0d       	add	r30, r10
     4ea:	fb 1d       	adc	r31, r11
     4ec:	80 81       	ld	r24, Z
     4ee:	91 81       	ldd	r25, Z+1	; 0x01
     4f0:	e8 1a       	sub	r14, r24
     4f2:	f9 0a       	sbc	r15, r25
     4f4:	61 2f       	mov	r22, r17
     4f6:	60 95       	com	r22
     4f8:	66 1f       	adc	r22, r22
     4fa:	66 27       	eor	r22, r22
     4fc:	66 1f       	adc	r22, r22
     4fe:	c7 01       	movw	r24, r14
     500:	0e 94 c6 08 	call	0x118c	; 0x118c <lf_turn_inc>
	
				//lf_turn_inc(abs(LF_INC_SMALL*turn_i),turn_i>=0);


				printf_P(PSTR("\nTurn Increment: %d, dir:"),max_v-next_v,SIGN(max_i_S));
     504:	81 2f       	mov	r24, r17
     506:	99 27       	eor	r25, r25
     508:	87 fd       	sbrc	r24, 7
     50a:	90 95       	com	r25
     50c:	80 95       	com	r24
     50e:	90 95       	com	r25
     510:	88 27       	eor	r24, r24
     512:	99 0f       	add	r25, r25
     514:	88 1f       	adc	r24, r24
     516:	99 27       	eor	r25, r25
     518:	9f 93       	push	r25
     51a:	8f 93       	push	r24
     51c:	ff 92       	push	r15
     51e:	ef 92       	push	r14
     520:	5f 92       	push	r5
     522:	4f 92       	push	r4
     524:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <printf_P>
			
				uint16_t cspeed [2] = {	motor_get_speed(LEFT ),\
     528:	80 e0       	ldi	r24, 0x00	; 0
     52a:	0e 94 9a 08 	call	0x1134	; 0x1134 <motor_get_speed>
     52e:	7c 01       	movw	r14, r24
     530:	81 e0       	ldi	r24, 0x01	; 1
     532:	0e 94 9a 08 	call	0x1134	; 0x1134 <motor_get_speed>
							motor_get_speed(RIGHT)};
				printf_P(PSTR("\nCurr Motors: L:%d %d:R"),cspeed[0],cspeed[1]);
     536:	9f 93       	push	r25
     538:	8f 93       	push	r24
     53a:	ff 92       	push	r15
     53c:	ef 92       	push	r14
     53e:	7f 92       	push	r7
     540:	6f 92       	push	r6
     542:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <printf_P>
     546:	8d b7       	in	r24, 0x3d	; 61
     548:	9e b7       	in	r25, 0x3e	; 62
     54a:	0c 96       	adiw	r24, 0x0c	; 12
     54c:	0f b6       	in	r0, 0x3f	; 63
     54e:	f8 94       	cli
     550:	9e bf       	out	0x3e, r25	; 62
     552:	0f be       	out	0x3f, r0	; 63
     554:	8d bf       	out	0x3d, r24	; 61
     556:	64 cf       	rjmp	.-312    	; 0x420 <main+0x6a>
			else { // if !new_adc_data
				// Sleep? (need adc, timers, pwm outputs (IO clock), 
			}
			*/
		}
		else if	(c_mode==TEST) {
     558:	80 91 d4 01 	lds	r24, 0x01D4
     55c:	81 30       	cpi	r24, 0x01	; 1
     55e:	09 f0       	breq	.+2      	; 0x562 <__stack+0x63>
     560:	5f cf       	rjmp	.-322    	; 0x420 <main+0x6a>
			if (initial) {
     562:	80 91 e6 01 	lds	r24, 0x01E6
     566:	88 23       	and	r24, r24
     568:	51 f0       	breq	.+20     	; 0x57e <__stack+0x7f>
				initial=false;
     56a:	10 92 e6 01 	sts	0x01E6, r1
				motor_mode(MOTOR_L_FWD,LEFT);
     56e:	60 e0       	ldi	r22, 0x00	; 0
     570:	81 e0       	ldi	r24, 0x01	; 1
     572:	0e 94 25 09 	call	0x124a	; 0x124a <motor_mode>
				motor_mode(MOTOR_R_FWD,RIGHT);
     576:	61 e0       	ldi	r22, 0x01	; 1
     578:	81 e0       	ldi	r24, 0x01	; 1
     57a:	0e 94 25 09 	call	0x124a	; 0x124a <motor_mode>
			}
			static uint16_t sp;
			
			motor_set_speed(sp,LEFT);
     57e:	60 e0       	ldi	r22, 0x00	; 0
     580:	80 91 42 01 	lds	r24, 0x0142
     584:	90 91 43 01 	lds	r25, 0x0143
     588:	0e 94 72 08 	call	0x10e4	; 0x10e4 <motor_set_speed>
			motor_set_speed(sp,RIGHT);
     58c:	61 e0       	ldi	r22, 0x01	; 1
     58e:	80 91 42 01 	lds	r24, 0x0142
     592:	90 91 43 01 	lds	r25, 0x0143
     596:	0e 94 72 08 	call	0x10e4	; 0x10e4 <motor_set_speed>
     59a:	c4 01       	movw	r24, r8
     59c:	01 97       	sbiw	r24, 0x01	; 1
     59e:	f1 f7       	brne	.-4      	; 0x59c <__stack+0x9d>
			_delay_ms(2);
			//if (!(sp%0x100))
			//	printf("\nsp=%x",sp);
			++sp;
     5a0:	80 91 42 01 	lds	r24, 0x0142
     5a4:	90 91 43 01 	lds	r25, 0x0143
     5a8:	01 96       	adiw	r24, 0x01	; 1
     5aa:	90 93 43 01 	sts	0x0143, r25
     5ae:	80 93 42 01 	sts	0x0142, r24
     5b2:	36 cf       	rjmp	.-404    	; 0x420 <main+0x6a>

000005b4 <print_bin>:
	#endif
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
     5b4:	ef 92       	push	r14
     5b6:	ff 92       	push	r15
     5b8:	0f 93       	push	r16
     5ba:	1f 93       	push	r17
     5bc:	cf 93       	push	r28
     5be:	df 93       	push	r29
     5c0:	c7 e0       	ldi	r28, 0x07	; 7
     5c2:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	fputc(((inp&(1<<j))>>j)+'0',stdout);
     5c4:	e1 e0       	ldi	r30, 0x01	; 1
     5c6:	ee 2e       	mov	r14, r30
     5c8:	f1 2c       	mov	r15, r1
     5ca:	08 2f       	mov	r16, r24
     5cc:	10 e0       	ldi	r17, 0x00	; 0
     5ce:	60 91 ea 01 	lds	r22, 0x01EA
     5d2:	70 91 eb 01 	lds	r23, 0x01EB
     5d6:	c7 01       	movw	r24, r14
     5d8:	0c 2e       	mov	r0, r28
     5da:	02 c0       	rjmp	.+4      	; 0x5e0 <print_bin+0x2c>
     5dc:	88 0f       	add	r24, r24
     5de:	99 1f       	adc	r25, r25
     5e0:	0a 94       	dec	r0
     5e2:	e2 f7       	brpl	.-8      	; 0x5dc <print_bin+0x28>
     5e4:	80 23       	and	r24, r16
     5e6:	91 23       	and	r25, r17
     5e8:	0c 2e       	mov	r0, r28
     5ea:	02 c0       	rjmp	.+4      	; 0x5f0 <print_bin+0x3c>
     5ec:	95 95       	asr	r25
     5ee:	87 95       	ror	r24
     5f0:	0a 94       	dec	r0
     5f2:	e2 f7       	brpl	.-8      	; 0x5ec <print_bin+0x38>
     5f4:	c0 96       	adiw	r24, 0x30	; 48
     5f6:	0e 94 b3 0a 	call	0x1566	; 0x1566 <fputc>
     5fa:	21 97       	sbiw	r28, 0x01	; 1
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     5fc:	8f ef       	ldi	r24, 0xFF	; 255
     5fe:	cf 3f       	cpi	r28, 0xFF	; 255
     600:	d8 07       	cpc	r29, r24
     602:	29 f7       	brne	.-54     	; 0x5ce <print_bin+0x1a>
	   	fputc(((inp&(1<<j))>>j)+'0',stdout);
	}
}
     604:	df 91       	pop	r29
     606:	cf 91       	pop	r28
     608:	1f 91       	pop	r17
     60a:	0f 91       	pop	r16
     60c:	ff 90       	pop	r15
     60e:	ef 90       	pop	r14
     610:	08 95       	ret

00000612 <max>:
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
     612:	86 2f       	mov	r24, r22
		if (val[c]<tmpv) {
			tmpi=c;
			tmpv=val[c];
		}
	return tmpi;
}
     614:	08 95       	ret

00000616 <adc_get_val>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_offset[chan]);
}


uint16_t adc_get_val(uint8_t ch) {
     616:	e8 2f       	mov	r30, r24
     618:	f0 e0       	ldi	r31, 0x00	; 0
     61a:	ee 0f       	add	r30, r30
     61c:	ff 1f       	adc	r31, r31
     61e:	df 01       	movw	r26, r30
     620:	a4 53       	subi	r26, 0x34	; 52
     622:	be 4f       	sbci	r27, 0xFE	; 254
     624:	eb 52       	subi	r30, 0x2B	; 43
     626:	fe 4f       	sbci	r31, 0xFE	; 254
     628:	20 81       	ld	r18, Z
     62a:	31 81       	ldd	r19, Z+1	; 0x01
     62c:	8d 91       	ld	r24, X+
     62e:	9c 91       	ld	r25, X
     630:	28 0f       	add	r18, r24
     632:	39 1f       	adc	r19, r25
	return adc_val[ch]+adc_offset[ch];
}
     634:	c9 01       	movw	r24, r18
     636:	08 95       	ret

00000638 <adc_set_channel>:
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
	#endif
}

void adc_set_channel(uint8_t channel) {
     638:	ac e7       	ldi	r26, 0x7C	; 124
     63a:	b0 e0       	ldi	r27, 0x00	; 0
     63c:	9c 91       	ld	r25, X
     63e:	ee e0       	ldi	r30, 0x0E	; 14
     640:	f1 e0       	ldi	r31, 0x01	; 1
     642:	e8 0f       	add	r30, r24
     644:	f1 1d       	adc	r31, r1
     646:	90 7e       	andi	r25, 0xE0	; 224
     648:	80 81       	ld	r24, Z
     64a:	98 2b       	or	r25, r24
     64c:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     64e:	08 95       	ret

00000650 <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     650:	1f 92       	push	r1
     652:	0f 92       	push	r0
     654:	0f b6       	in	r0, 0x3f	; 63
     656:	0f 92       	push	r0
     658:	11 24       	eor	r1, r1
     65a:	2f 93       	push	r18
     65c:	3f 93       	push	r19
     65e:	4f 93       	push	r20
     660:	8f 93       	push	r24
     662:	9f 93       	push	r25
     664:	af 93       	push	r26
     666:	bf 93       	push	r27
     668:	ef 93       	push	r30
     66a:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     66c:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     670:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;
	static uint8_t ct;
	++ct;
     674:	20 91 44 01 	lds	r18, 0x0144
     678:	2f 5f       	subi	r18, 0xFF	; 255
     67a:	20 93 44 01 	sts	0x0144, r18

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     67e:	80 91 dd 01 	lds	r24, 0x01DD
     682:	88 23       	and	r24, r24
     684:	11 f4       	brne	.+4      	; 0x68a <__vector_19+0x3a>
     686:	e3 e0       	ldi	r30, 0x03	; 3
     688:	03 c0       	rjmp	.+6      	; 0x690 <__vector_19+0x40>
	else		real_channel = curr_ch-1;
     68a:	e0 91 dd 01 	lds	r30, 0x01DD
     68e:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     690:	f0 e0       	ldi	r31, 0x00	; 0
     692:	ee 0f       	add	r30, r30
     694:	ff 1f       	adc	r31, r31
     696:	df 01       	movw	r26, r30
     698:	a4 53       	subi	r26, 0x34	; 52
     69a:	be 4f       	sbci	r27, 0xFE	; 254
     69c:	93 2f       	mov	r25, r19
     69e:	80 e0       	ldi	r24, 0x00	; 0
     6a0:	84 0f       	add	r24, r20
     6a2:	91 1d       	adc	r25, r1
     6a4:	8d 93       	st	X+, r24
     6a6:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     6a8:	e2 52       	subi	r30, 0x22	; 34
     6aa:	fe 4f       	sbci	r31, 0xFE	; 254
     6ac:	80 81       	ld	r24, Z
     6ae:	91 81       	ldd	r25, Z+1	; 0x01
     6b0:	01 96       	adiw	r24, 0x01	; 1
     6b2:	91 83       	std	Z+1, r25	; 0x01
     6b4:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     6b6:	80 91 dd 01 	lds	r24, 0x01DD
     6ba:	8f 5f       	subi	r24, 0xFF	; 255
     6bc:	80 93 dd 01 	sts	0x01DD, r24
     6c0:	80 91 dd 01 	lds	r24, 0x01DD
     6c4:	84 30       	cpi	r24, 0x04	; 4
     6c6:	10 f0       	brcs	.+4      	; 0x6cc <__vector_19+0x7c>
     6c8:	10 92 dd 01 	sts	0x01DD, r1
	
	adc_set_channel(curr_ch);
     6cc:	e0 91 dd 01 	lds	r30, 0x01DD

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     6d0:	80 91 7c 00 	lds	r24, 0x007C
     6d4:	f0 e0       	ldi	r31, 0x00	; 0
     6d6:	e2 5f       	subi	r30, 0xF2	; 242
     6d8:	fe 4f       	sbci	r31, 0xFE	; 254
     6da:	80 7e       	andi	r24, 0xE0	; 224
     6dc:	90 81       	ld	r25, Z
     6de:	89 2b       	or	r24, r25
     6e0:	80 93 7c 00 	sts	0x007C, r24
	//printf("adc_value: %d",adc_value);
	
	//TODO: modify for running average (Ave= (Ave*(ct-1)+New)/ct)
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
	
	if (!(ct%channel_amt)) {
     6e4:	82 2f       	mov	r24, r18
     6e6:	90 e0       	ldi	r25, 0x00	; 0
     6e8:	83 70       	andi	r24, 0x03	; 3
     6ea:	90 70       	andi	r25, 0x00	; 0
     6ec:	89 2b       	or	r24, r25
     6ee:	19 f4       	brne	.+6      	; 0x6f6 <__vector_19+0xa6>
		new_adc_data=true;//all values have been recalculated, update motors.
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	80 93 e7 01 	sts	0x01E7, r24
	}
}
     6f6:	ff 91       	pop	r31
     6f8:	ef 91       	pop	r30
     6fa:	bf 91       	pop	r27
     6fc:	af 91       	pop	r26
     6fe:	9f 91       	pop	r25
     700:	8f 91       	pop	r24
     702:	4f 91       	pop	r20
     704:	3f 91       	pop	r19
     706:	2f 91       	pop	r18
     708:	0f 90       	pop	r0
     70a:	0f be       	out	0x3f, r0	; 63
     70c:	0f 90       	pop	r0
     70e:	1f 90       	pop	r1
     710:	18 95       	reti

00000712 <adc_init>:
	//	adc_offset[j]=0;
	memset(adc_offset,0,sizeof(adc_offset));
	num_calibrations = 0;
}

void adc_init() {
     712:	ef 92       	push	r14
     714:	ff 92       	push	r15
     716:	0f 93       	push	r16
     718:	1f 93       	push	r17
	#ifdef debug
	fprintf_P(stderr,PSTR("\nadc: init"));
     71a:	8f ef       	ldi	r24, 0xFF	; 255
     71c:	90 e0       	ldi	r25, 0x00	; 0
     71e:	9f 93       	push	r25
     720:	8f 93       	push	r24
     722:	80 91 ec 01 	lds	r24, 0x01EC
     726:	90 91 ed 01 	lds	r25, 0x01ED
     72a:	9f 93       	push	r25
     72c:	8f 93       	push	r24
     72e:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
	#endif
	power_adc_enable();
     732:	e4 e6       	ldi	r30, 0x64	; 100
     734:	f0 e0       	ldi	r31, 0x00	; 0
     736:	80 81       	ld	r24, Z
     738:	8e 7f       	andi	r24, 0xFE	; 254
     73a:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     73c:	0c e7       	ldi	r16, 0x7C	; 124
     73e:	10 e0       	ldi	r17, 0x00	; 0
     740:	f8 01       	movw	r30, r16
     742:	80 81       	ld	r24, Z
     744:	80 64       	ori	r24, 0x40	; 64
     746:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     748:	80 81       	ld	r24, Z
     74a:	8f 77       	andi	r24, 0x7F	; 127
     74c:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     74e:	2a e7       	ldi	r18, 0x7A	; 122
     750:	e2 2e       	mov	r14, r18
     752:	f1 2c       	mov	r15, r1
     754:	f7 01       	movw	r30, r14
     756:	80 81       	ld	r24, Z
     758:	88 6a       	ori	r24, 0xA8	; 168
     75a:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     75c:	80 81       	ld	r24, Z
     75e:	88 7f       	andi	r24, 0xF8	; 248
     760:	86 60       	ori	r24, 0x06	; 6
     762:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (1<<7); //reserved bit.
     764:	eb e7       	ldi	r30, 0x7B	; 123
     766:	f0 e0       	ldi	r31, 0x00	; 0
     768:	80 81       	ld	r24, Z
     76a:	80 68       	ori	r24, 0x80	; 128
     76c:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     76e:	80 81       	ld	r24, Z
     770:	88 7f       	andi	r24, 0xF8	; 248
     772:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     774:	ee e7       	ldi	r30, 0x7E	; 126
     776:	f0 e0       	ldi	r31, 0x00	; 0
     778:	80 81       	ld	r24, Z
     77a:	80 6f       	ori	r24, 0xF0	; 240
     77c:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     77e:	83 b7       	in	r24, 0x33	; 51
     780:	81 7f       	andi	r24, 0xF1	; 241
     782:	82 60       	ori	r24, 0x02	; 2
     784:	83 bf       	out	0x33, r24	; 51
	#ifdef debug	
	fprintf_P(stderr,PSTR("\nadc: init: setup convertions"));
     786:	81 ee       	ldi	r24, 0xE1	; 225
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	9f 93       	push	r25
     78c:	8f 93       	push	r24
     78e:	80 91 ec 01 	lds	r24, 0x01EC
     792:	90 91 ed 01 	lds	r25, 0x01ED
     796:	9f 93       	push	r25
     798:	8f 93       	push	r24
     79a:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
	#endif
	adc_set_channel(curr_ch);
     79e:	90 91 dd 01 	lds	r25, 0x01DD

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     7a2:	f8 01       	movw	r30, r16
     7a4:	80 81       	ld	r24, Z
     7a6:	ae e0       	ldi	r26, 0x0E	; 14
     7a8:	b1 e0       	ldi	r27, 0x01	; 1
     7aa:	fd 01       	movw	r30, r26
     7ac:	e9 0f       	add	r30, r25
     7ae:	f1 1d       	adc	r31, r1
     7b0:	80 7e       	andi	r24, 0xE0	; 224
     7b2:	90 81       	ld	r25, Z
     7b4:	89 2b       	or	r24, r25
     7b6:	f8 01       	movw	r30, r16
     7b8:	80 83       	st	Z, r24
	#ifdef debug	
	fprintf_P(stderr,PSTR("\nadc: init: setup convertions"));
	#endif
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (1<<ADSC);
     7ba:	f7 01       	movw	r30, r14
     7bc:	80 81       	ld	r24, Z
     7be:	80 64       	ori	r24, 0x40	; 64
     7c0:	80 83       	st	Z, r24
     7c2:	80 e0       	ldi	r24, 0x00	; 0
     7c4:	90 e0       	ldi	r25, 0x00	; 0
     7c6:	01 97       	sbiw	r24, 0x01	; 1
     7c8:	f1 f7       	brne	.-4      	; 0x7c6 <adc_init+0xb4>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     7ca:	80 91 dd 01 	lds	r24, 0x01DD
     7ce:	8f 5f       	subi	r24, 0xFF	; 255
     7d0:	80 93 dd 01 	sts	0x01DD, r24
     7d4:	90 91 dd 01 	lds	r25, 0x01DD

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     7d8:	f8 01       	movw	r30, r16
     7da:	80 81       	ld	r24, Z
     7dc:	a9 0f       	add	r26, r25
     7de:	b1 1d       	adc	r27, r1
     7e0:	80 7e       	andi	r24, 0xE0	; 224
     7e2:	9c 91       	ld	r25, X
     7e4:	89 2b       	or	r24, r25
     7e6:	80 83       	st	Z, r24
	adc_set_channel(++curr_ch);
	
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
     7e8:	89 ed       	ldi	r24, 0xD9	; 217
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	9f 93       	push	r25
     7ee:	8f 93       	push	r24
     7f0:	80 91 ec 01 	lds	r24, 0x01EC
     7f4:	90 91 ed 01 	lds	r25, 0x01ED
     7f8:	9f 93       	push	r25
     7fa:	8f 93       	push	r24
     7fc:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
     800:	8d b7       	in	r24, 0x3d	; 61
     802:	9e b7       	in	r25, 0x3e	; 62
     804:	0c 96       	adiw	r24, 0x0c	; 12
     806:	0f b6       	in	r0, 0x3f	; 63
     808:	f8 94       	cli
     80a:	9e bf       	out	0x3e, r25	; 62
     80c:	0f be       	out	0x3f, r0	; 63
     80e:	8d bf       	out	0x3d, r24	; 61
	#endif
}
     810:	1f 91       	pop	r17
     812:	0f 91       	pop	r16
     814:	ff 90       	pop	r15
     816:	ef 90       	pop	r14
     818:	08 95       	ret

0000081a <adc_calibrate_store>:
		}
			
	++num_calibrations;
}

void adc_calibrate_store() {
     81a:	8a e0       	ldi	r24, 0x0A	; 10
     81c:	91 e0       	ldi	r25, 0x01	; 1
     81e:	9f 93       	push	r25
     820:	8f 93       	push	r24
     822:	80 91 ec 01 	lds	r24, 0x01EC
     826:	90 91 ed 01 	lds	r25, 0x01ED
     82a:	9f 93       	push	r25
     82c:	8f 93       	push	r24
     82e:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
     832:	0f 90       	pop	r0
     834:	0f 90       	pop	r0
     836:	0f 90       	pop	r0
     838:	0f 90       	pop	r0
	fprintf_P(stderr,PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}
     83a:	08 95       	ret

0000083c <adc_calibrate_clear>:

void adc_calibrate_clear() {
     83c:	88 e0       	ldi	r24, 0x08	; 8
     83e:	e5 ed       	ldi	r30, 0xD5	; 213
     840:	f1 e0       	ldi	r31, 0x01	; 1
     842:	df 01       	movw	r26, r30
     844:	1d 92       	st	X+, r1
     846:	8a 95       	dec	r24
     848:	e9 f7       	brne	.-6      	; 0x844 <adc_calibrate_clear+0x8>
	//for(uint8_t j= 0;j<channel_amt;++j)
	//	adc_offset[j]=0;
	memset(adc_offset,0,sizeof(adc_offset));
	num_calibrations = 0;
     84a:	10 92 45 01 	sts	0x0145, r1
}
     84e:	08 95       	ret

00000850 <adc_calibrate_update>:
uint16_t adc_get_val(uint8_t ch) {
	return adc_val[ch]+adc_offset[ch];
}

static uint8_t num_calibrations;
void adc_calibrate_update() {
     850:	cf 92       	push	r12
     852:	df 92       	push	r13
     854:	ef 92       	push	r14
     856:	ff 92       	push	r15
     858:	0f 93       	push	r16
     85a:	1f 93       	push	r17
     85c:	df 93       	push	r29
     85e:	cf 93       	push	r28
     860:	cd b7       	in	r28, 0x3d	; 61
     862:	de b7       	in	r29, 0x3e	; 62
     864:	60 97       	sbiw	r28, 0x10	; 16
     866:	0f b6       	in	r0, 0x3f	; 63
     868:	f8 94       	cli
     86a:	de bf       	out	0x3e, r29	; 62
     86c:	0f be       	out	0x3f, r0	; 63
     86e:	cd bf       	out	0x3d, r28	; 61
	int16_t offsets[channel_amt];
	uint16_t adc_val_cpy[channel_amt];
	memcpy(adc_val_cpy,adc_val,sizeof(adc_val));
     870:	de 01       	movw	r26, r28
     872:	19 96       	adiw	r26, 0x09	; 9
     874:	ec ec       	ldi	r30, 0xCC	; 204
     876:	f1 e0       	ldi	r31, 0x01	; 1
     878:	88 e0       	ldi	r24, 0x08	; 8
     87a:	01 90       	ld	r0, Z+
     87c:	0d 92       	st	X+, r0
     87e:	81 50       	subi	r24, 0x01	; 1
     880:	e1 f7       	brne	.-8      	; 0x87a <adc_calibrate_update+0x2a>
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
     882:	49 85       	ldd	r20, Y+9	; 0x09
     884:	5a 85       	ldd	r21, Y+10	; 0x0a
     886:	20 e0       	ldi	r18, 0x00	; 0
     888:	30 e0       	ldi	r19, 0x00	; 0
     88a:	8e 01       	movw	r16, r28
     88c:	0f 5f       	subi	r16, 0xFF	; 255
     88e:	1f 4f       	sbci	r17, 0xFF	; 255
     890:	be 01       	movw	r22, r28
     892:	67 5f       	subi	r22, 0xF7	; 247
     894:	7f 4f       	sbci	r23, 0xFF	; 255
     896:	d8 01       	movw	r26, r16
     898:	a2 0f       	add	r26, r18
     89a:	b3 1f       	adc	r27, r19
     89c:	fb 01       	movw	r30, r22
     89e:	e2 0f       	add	r30, r18
     8a0:	f3 1f       	adc	r31, r19
     8a2:	80 81       	ld	r24, Z
     8a4:	91 81       	ldd	r25, Z+1	; 0x01
     8a6:	fa 01       	movw	r30, r20
     8a8:	e8 1b       	sub	r30, r24
     8aa:	f9 0b       	sbc	r31, r25
     8ac:	ed 93       	st	X+, r30
     8ae:	fc 93       	st	X, r31
     8b0:	2e 5f       	subi	r18, 0xFE	; 254
     8b2:	3f 4f       	sbci	r19, 0xFF	; 255
			i=c;
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
     8b4:	28 30       	cpi	r18, 0x08	; 8
     8b6:	31 05       	cpc	r19, r1
     8b8:	71 f7       	brne	.-36     	; 0x896 <adc_calibrate_update+0x46>
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
	}
		
	if (num_calibrations==0)
     8ba:	80 91 45 01 	lds	r24, 0x0145
     8be:	9e 01       	movw	r18, r28
     8c0:	2f 5f       	subi	r18, 0xFF	; 255
     8c2:	3f 4f       	sbci	r19, 0xFF	; 255
     8c4:	88 23       	and	r24, r24
     8c6:	49 f4       	brne	.+18     	; 0x8da <adc_calibrate_update+0x8a>
		memcpy(adc_offset,offsets,sizeof(adc_offset));
     8c8:	a5 ed       	ldi	r26, 0xD5	; 213
     8ca:	b1 e0       	ldi	r27, 0x01	; 1
     8cc:	f9 01       	movw	r30, r18
     8ce:	88 e0       	ldi	r24, 0x08	; 8
     8d0:	01 90       	ld	r0, Z+
     8d2:	0d 92       	st	X+, r0
     8d4:	81 50       	subi	r24, 0x01	; 1
     8d6:	e1 f7       	brne	.-8      	; 0x8d0 <adc_calibrate_update+0x80>
     8d8:	22 c0       	rjmp	.+68     	; 0x91e <adc_calibrate_update+0xce>
     8da:	e5 ed       	ldi	r30, 0xD5	; 213
     8dc:	f1 e0       	ldi	r31, 0x01	; 1
     8de:	79 01       	movw	r14, r18
	else
		for(uint8_t c=0;c<channel_amt;++c) {
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
     8e0:	08 2f       	mov	r16, r24
     8e2:	10 e0       	ldi	r17, 0x00	; 0
     8e4:	68 01       	movw	r12, r16
     8e6:	08 94       	sec
     8e8:	c1 1c       	adc	r12, r1
     8ea:	d1 1c       	adc	r13, r1
     8ec:	80 81       	ld	r24, Z
     8ee:	91 81       	ldd	r25, Z+1	; 0x01
     8f0:	9c 01       	movw	r18, r24
     8f2:	02 9f       	mul	r16, r18
     8f4:	c0 01       	movw	r24, r0
     8f6:	03 9f       	mul	r16, r19
     8f8:	90 0d       	add	r25, r0
     8fa:	12 9f       	mul	r17, r18
     8fc:	90 0d       	add	r25, r0
     8fe:	11 24       	eor	r1, r1
     900:	d7 01       	movw	r26, r14
     902:	2d 91       	ld	r18, X+
     904:	3d 91       	ld	r19, X+
     906:	7d 01       	movw	r14, r26
     908:	82 0f       	add	r24, r18
     90a:	93 1f       	adc	r25, r19
     90c:	b6 01       	movw	r22, r12
     90e:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <__divmodhi4>
     912:	61 93       	st	Z+, r22
     914:	71 93       	st	Z+, r23
	}
		
	if (num_calibrations==0)
		memcpy(adc_offset,offsets,sizeof(adc_offset));
	else
		for(uint8_t c=0;c<channel_amt;++c) {
     916:	b1 e0       	ldi	r27, 0x01	; 1
     918:	ed 3d       	cpi	r30, 0xDD	; 221
     91a:	fb 07       	cpc	r31, r27
     91c:	39 f7       	brne	.-50     	; 0x8ec <adc_calibrate_update+0x9c>
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
		}
			
	++num_calibrations;
     91e:	80 91 45 01 	lds	r24, 0x0145
     922:	8f 5f       	subi	r24, 0xFF	; 255
     924:	80 93 45 01 	sts	0x0145, r24
}
     928:	60 96       	adiw	r28, 0x10	; 16
     92a:	0f b6       	in	r0, 0x3f	; 63
     92c:	f8 94       	cli
     92e:	de bf       	out	0x3e, r29	; 62
     930:	0f be       	out	0x3f, r0	; 63
     932:	cd bf       	out	0x3d, r28	; 61
     934:	cf 91       	pop	r28
     936:	df 91       	pop	r29
     938:	1f 91       	pop	r17
     93a:	0f 91       	pop	r16
     93c:	ff 90       	pop	r15
     93e:	ef 90       	pop	r14
     940:	df 90       	pop	r13
     942:	cf 90       	pop	r12
     944:	08 95       	ret

00000946 <print_adc_calibration>:
	fprintf_P(stderr,PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_get_val(chan));
}

void print_adc_calibration() {
     946:	0f 93       	push	r16
     948:	1f 93       	push	r17
	fprintf_P(stderr,PSTR("\n[debug] ADC OFFSETS: "));
     94a:	8e e4       	ldi	r24, 0x4E	; 78
     94c:	91 e0       	ldi	r25, 0x01	; 1
     94e:	9f 93       	push	r25
     950:	8f 93       	push	r24
     952:	80 91 ec 01 	lds	r24, 0x01EC
     956:	90 91 ed 01 	lds	r25, 0x01ED
     95a:	9f 93       	push	r25
     95c:	8f 93       	push	r24
     95e:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_offset[chan]);
     962:	80 91 d5 01 	lds	r24, 0x01D5
     966:	90 91 d6 01 	lds	r25, 0x01D6
     96a:	9f 93       	push	r25
     96c:	8f 93       	push	r24
     96e:	1f 92       	push	r1
     970:	1f 92       	push	r1
     972:	00 e0       	ldi	r16, 0x00	; 0
     974:	11 e0       	ldi	r17, 0x01	; 1
     976:	1f 93       	push	r17
     978:	0f 93       	push	r16
     97a:	80 91 ec 01 	lds	r24, 0x01EC
     97e:	90 91 ed 01 	lds	r25, 0x01ED
     982:	9f 93       	push	r25
     984:	8f 93       	push	r24
     986:	0e 94 83 0a 	call	0x1506	; 0x1506 <fprintf>
     98a:	80 91 d7 01 	lds	r24, 0x01D7
     98e:	90 91 d8 01 	lds	r25, 0x01D8
     992:	9f 93       	push	r25
     994:	8f 93       	push	r24
     996:	81 e0       	ldi	r24, 0x01	; 1
     998:	90 e0       	ldi	r25, 0x00	; 0
     99a:	9f 93       	push	r25
     99c:	8f 93       	push	r24
     99e:	1f 93       	push	r17
     9a0:	0f 93       	push	r16
     9a2:	80 91 ec 01 	lds	r24, 0x01EC
     9a6:	90 91 ed 01 	lds	r25, 0x01ED
     9aa:	9f 93       	push	r25
     9ac:	8f 93       	push	r24
     9ae:	0e 94 83 0a 	call	0x1506	; 0x1506 <fprintf>
     9b2:	80 91 d9 01 	lds	r24, 0x01D9
     9b6:	90 91 da 01 	lds	r25, 0x01DA
     9ba:	9f 93       	push	r25
     9bc:	8f 93       	push	r24
     9be:	82 e0       	ldi	r24, 0x02	; 2
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	9f 93       	push	r25
     9c4:	8f 93       	push	r24
     9c6:	1f 93       	push	r17
     9c8:	0f 93       	push	r16
     9ca:	80 91 ec 01 	lds	r24, 0x01EC
     9ce:	90 91 ed 01 	lds	r25, 0x01ED
     9d2:	9f 93       	push	r25
     9d4:	8f 93       	push	r24
     9d6:	0e 94 83 0a 	call	0x1506	; 0x1506 <fprintf>
     9da:	80 91 db 01 	lds	r24, 0x01DB
     9de:	90 91 dc 01 	lds	r25, 0x01DC
     9e2:	9f 93       	push	r25
     9e4:	8f 93       	push	r24
     9e6:	83 e0       	ldi	r24, 0x03	; 3
     9e8:	90 e0       	ldi	r25, 0x00	; 0
     9ea:	9f 93       	push	r25
     9ec:	8f 93       	push	r24
     9ee:	1f 93       	push	r17
     9f0:	0f 93       	push	r16
     9f2:	80 91 ec 01 	lds	r24, 0x01EC
     9f6:	90 91 ed 01 	lds	r25, 0x01ED
     9fa:	9f 93       	push	r25
     9fc:	8f 93       	push	r24
     9fe:	0e 94 83 0a 	call	0x1506	; 0x1506 <fprintf>
     a02:	8d b7       	in	r24, 0x3d	; 61
     a04:	9e b7       	in	r25, 0x3e	; 62
     a06:	84 96       	adiw	r24, 0x24	; 36
     a08:	0f b6       	in	r0, 0x3f	; 63
     a0a:	f8 94       	cli
     a0c:	9e bf       	out	0x3e, r25	; 62
     a0e:	0f be       	out	0x3f, r0	; 63
     a10:	8d bf       	out	0x3d, r24	; 61
}
     a12:	1f 91       	pop	r17
     a14:	0f 91       	pop	r16
     a16:	08 95       	ret

00000a18 <print_adc_values>:
			tmpv=val[c];
		}
	return tmpi;
}

void print_adc_values() {
     a18:	cf 92       	push	r12
     a1a:	df 92       	push	r13
     a1c:	ef 92       	push	r14
     a1e:	ff 92       	push	r15
     a20:	0f 93       	push	r16
     a22:	1f 93       	push	r17
     a24:	cf 93       	push	r28
     a26:	df 93       	push	r29
	fprintf_P(stderr,PSTR("\n[debug]   RAW ADC: "));
     a28:	8a e7       	ldi	r24, 0x7A	; 122
     a2a:	91 e0       	ldi	r25, 0x01	; 1
     a2c:	9f 93       	push	r25
     a2e:	8f 93       	push	r24
     a30:	80 91 ec 01 	lds	r24, 0x01EC
     a34:	90 91 ed 01 	lds	r25, 0x01ED
     a38:	9f 93       	push	r25
     a3a:	8f 93       	push	r24
     a3c:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_val[chan]);
     a40:	80 91 cc 01 	lds	r24, 0x01CC
     a44:	90 91 cd 01 	lds	r25, 0x01CD
     a48:	9f 93       	push	r25
     a4a:	8f 93       	push	r24
     a4c:	1f 92       	push	r1
     a4e:	1f 92       	push	r1
     a50:	00 e0       	ldi	r16, 0x00	; 0
     a52:	11 e0       	ldi	r17, 0x01	; 1
     a54:	1f 93       	push	r17
     a56:	0f 93       	push	r16
     a58:	80 91 ec 01 	lds	r24, 0x01EC
     a5c:	90 91 ed 01 	lds	r25, 0x01ED
     a60:	9f 93       	push	r25
     a62:	8f 93       	push	r24
     a64:	0e 94 83 0a 	call	0x1506	; 0x1506 <fprintf>
     a68:	80 91 ce 01 	lds	r24, 0x01CE
     a6c:	90 91 cf 01 	lds	r25, 0x01CF
     a70:	9f 93       	push	r25
     a72:	8f 93       	push	r24
     a74:	81 e0       	ldi	r24, 0x01	; 1
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	9f 93       	push	r25
     a7a:	8f 93       	push	r24
     a7c:	1f 93       	push	r17
     a7e:	0f 93       	push	r16
     a80:	80 91 ec 01 	lds	r24, 0x01EC
     a84:	90 91 ed 01 	lds	r25, 0x01ED
     a88:	9f 93       	push	r25
     a8a:	8f 93       	push	r24
     a8c:	0e 94 83 0a 	call	0x1506	; 0x1506 <fprintf>
     a90:	80 91 d0 01 	lds	r24, 0x01D0
     a94:	90 91 d1 01 	lds	r25, 0x01D1
     a98:	9f 93       	push	r25
     a9a:	8f 93       	push	r24
     a9c:	82 e0       	ldi	r24, 0x02	; 2
     a9e:	90 e0       	ldi	r25, 0x00	; 0
     aa0:	9f 93       	push	r25
     aa2:	8f 93       	push	r24
     aa4:	1f 93       	push	r17
     aa6:	0f 93       	push	r16
     aa8:	80 91 ec 01 	lds	r24, 0x01EC
     aac:	90 91 ed 01 	lds	r25, 0x01ED
     ab0:	9f 93       	push	r25
     ab2:	8f 93       	push	r24
     ab4:	0e 94 83 0a 	call	0x1506	; 0x1506 <fprintf>
     ab8:	80 91 d2 01 	lds	r24, 0x01D2
     abc:	90 91 d3 01 	lds	r25, 0x01D3
     ac0:	9f 93       	push	r25
     ac2:	8f 93       	push	r24
     ac4:	83 e0       	ldi	r24, 0x03	; 3
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	9f 93       	push	r25
     aca:	8f 93       	push	r24
     acc:	1f 93       	push	r17
     ace:	0f 93       	push	r16
     ad0:	80 91 ec 01 	lds	r24, 0x01EC
     ad4:	90 91 ed 01 	lds	r25, 0x01ED
     ad8:	9f 93       	push	r25
     ada:	8f 93       	push	r24
     adc:	0e 94 83 0a 	call	0x1506	; 0x1506 <fprintf>
	
	fprintf_P(stderr,PSTR("\n[debug] FIXED ADC: "));
     ae0:	8d b7       	in	r24, 0x3d	; 61
     ae2:	9e b7       	in	r25, 0x3e	; 62
     ae4:	84 96       	adiw	r24, 0x24	; 36
     ae6:	0f b6       	in	r0, 0x3f	; 63
     ae8:	f8 94       	cli
     aea:	9e bf       	out	0x3e, r25	; 62
     aec:	0f be       	out	0x3f, r0	; 63
     aee:	8d bf       	out	0x3d, r24	; 61
     af0:	85 e6       	ldi	r24, 0x65	; 101
     af2:	91 e0       	ldi	r25, 0x01	; 1
     af4:	9f 93       	push	r25
     af6:	8f 93       	push	r24
     af8:	80 91 ec 01 	lds	r24, 0x01EC
     afc:	90 91 ed 01 	lds	r25, 0x01ED
     b00:	9f 93       	push	r25
     b02:	8f 93       	push	r24
     b04:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
     b08:	4c ec       	ldi	r20, 0xCC	; 204
     b0a:	c4 2e       	mov	r12, r20
     b0c:	41 e0       	ldi	r20, 0x01	; 1
     b0e:	d4 2e       	mov	r13, r20
     b10:	35 ed       	ldi	r19, 0xD5	; 213
     b12:	e3 2e       	mov	r14, r19
     b14:	31 e0       	ldi	r19, 0x01	; 1
     b16:	f3 2e       	mov	r15, r19
     b18:	c0 e0       	ldi	r28, 0x00	; 0
     b1a:	d0 e0       	ldi	r29, 0x00	; 0
     b1c:	0f 90       	pop	r0
     b1e:	0f 90       	pop	r0
     b20:	0f 90       	pop	r0
     b22:	0f 90       	pop	r0
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_get_val(chan));
     b24:	f7 01       	movw	r30, r14
     b26:	81 91       	ld	r24, Z+
     b28:	91 91       	ld	r25, Z+
     b2a:	7f 01       	movw	r14, r30
     b2c:	f6 01       	movw	r30, r12
     b2e:	21 91       	ld	r18, Z+
     b30:	31 91       	ld	r19, Z+
     b32:	6f 01       	movw	r12, r30
     b34:	82 0f       	add	r24, r18
     b36:	93 1f       	adc	r25, r19
     b38:	9f 93       	push	r25
     b3a:	8f 93       	push	r24
     b3c:	df 93       	push	r29
     b3e:	cf 93       	push	r28
     b40:	1f 93       	push	r17
     b42:	0f 93       	push	r16
     b44:	80 91 ec 01 	lds	r24, 0x01EC
     b48:	90 91 ed 01 	lds	r25, 0x01ED
     b4c:	9f 93       	push	r25
     b4e:	8f 93       	push	r24
     b50:	0e 94 83 0a 	call	0x1506	; 0x1506 <fprintf>
     b54:	21 96       	adiw	r28, 0x01	; 1
	fprintf_P(stderr,PSTR("\n[debug]   RAW ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		fprintf(stderr," [ %d : %d ] ", chan, adc_val[chan]);
	
	fprintf_P(stderr,PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
     b56:	8d b7       	in	r24, 0x3d	; 61
     b58:	9e b7       	in	r25, 0x3e	; 62
     b5a:	08 96       	adiw	r24, 0x08	; 8
     b5c:	0f b6       	in	r0, 0x3f	; 63
     b5e:	f8 94       	cli
     b60:	9e bf       	out	0x3e, r25	; 62
     b62:	0f be       	out	0x3f, r0	; 63
     b64:	8d bf       	out	0x3d, r24	; 61
     b66:	c4 30       	cpi	r28, 0x04	; 4
     b68:	d1 05       	cpc	r29, r1
     b6a:	e1 f6       	brne	.-72     	; 0xb24 <print_adc_values+0x10c>
		fprintf(stderr," [ %d : %d ] ", chan, adc_get_val(chan));
}
     b6c:	df 91       	pop	r29
     b6e:	cf 91       	pop	r28
     b70:	1f 91       	pop	r17
     b72:	0f 91       	pop	r16
     b74:	ff 90       	pop	r15
     b76:	ef 90       	pop	r14
     b78:	df 90       	pop	r13
     b7a:	cf 90       	pop	r12
     b7c:	08 95       	ret

00000b7e <usart0_putchar_direct>:
int usart0_getchar(FILE *stream);

static FILE usart0_stderr = FDEV_SETUP_STREAM(usart0_putchar_direct, NULL,_FDEV_SETUP_WRITE);
static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

static int usart0_putchar_direct(char c, FILE *stream) {
     b7e:	1f 93       	push	r17
     b80:	18 2f       	mov	r17, r24
	if (c == '\n')
     b82:	8a 30       	cpi	r24, 0x0A	; 10
     b84:	19 f4       	brne	.+6      	; 0xb8c <usart0_putchar_direct+0xe>
		usart0_putchar_direct('\r', stream);
     b86:	8d e0       	ldi	r24, 0x0D	; 13
     b88:	0e 94 bf 05 	call	0xb7e	; 0xb7e <usart0_putchar_direct>
	loop_until_bit_is_set(UCSR0A, UDRE0);
     b8c:	80 91 c0 00 	lds	r24, 0x00C0
     b90:	85 ff       	sbrs	r24, 5
     b92:	fc cf       	rjmp	.-8      	; 0xb8c <usart0_putchar_direct+0xe>
	UDR0 = c;
     b94:	10 93 c6 00 	sts	0x00C6, r17
	return 0;
}
     b98:	80 e0       	ldi	r24, 0x00	; 0
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	1f 91       	pop	r17
     b9e:	08 95       	ret

00000ba0 <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     ba0:	1f 93       	push	r17
     ba2:	18 2f       	mov	r17, r24
  if (c == '\n')
     ba4:	8a 30       	cpi	r24, 0x0A	; 10
     ba6:	19 f4       	brne	.+6      	; 0xbae <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     ba8:	8d e0       	ldi	r24, 0x0D	; 13
     baa:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>

  // Polled
  loop_until_bit_is_set(UCSR0A, UDRE0);
     bae:	80 91 c0 00 	lds	r24, 0x00C0
     bb2:	85 ff       	sbrs	r24, 5
     bb4:	fc cf       	rjmp	.-8      	; 0xbae <usart0_putchar+0xe>
  UDR0 = c;
     bb6:	10 93 c6 00 	sts	0x00C6, r17
  disable_usart0_tx_inter();
  q_push(&tx_q,c);	
  enable_usart0_tx_inter();
*/
  return 0;
}
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	1f 91       	pop	r17
     bc0:	08 95       	ret

00000bc2 <usart0_getchar>:
	loop_until_bit_is_set(UCSR0A, UDRE0);
	UDR0 = c;
	return 0;
}

int usart0_getchar(FILE *stream) {
     bc2:	ef 92       	push	r14
     bc4:	ff 92       	push	r15
     bc6:	0f 93       	push	r16
     bc8:	1f 93       	push	r17
     bca:	cf 93       	push	r28
     bcc:	df 93       	push	r29
     bce:	7c 01       	movw	r14, r24
	static char b[RX_BUFSIZE];
	static char *rxp;
	//if (UCSR0B&(1<<RXCIE0)) // Disable the interrupt while scanf is working.
	//	UCSR0B &=(uint8_t)~(1<<RXCIE0);
	
	if (rxp == 0) {
     bd0:	80 91 46 01 	lds	r24, 0x0146
     bd4:	90 91 47 01 	lds	r25, 0x0147
     bd8:	89 2b       	or	r24, r25
     bda:	09 f0       	breq	.+2      	; 0xbde <usart0_getchar+0x1c>
     bdc:	a0 c0       	rjmp	.+320    	; 0xd1e <usart0_getchar+0x15c>
     bde:	08 e4       	ldi	r16, 0x48	; 72
     be0:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     be2:	80 91 c0 00 	lds	r24, 0x00C0
     be6:	87 ff       	sbrs	r24, 7
     be8:	fc cf       	rjmp	.-8      	; 0xbe2 <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     bea:	80 91 c0 00 	lds	r24, 0x00C0
     bee:	84 ff       	sbrs	r24, 4
     bf0:	03 c0       	rjmp	.+6      	; 0xbf8 <usart0_getchar+0x36>
     bf2:	2e ef       	ldi	r18, 0xFE	; 254
     bf4:	3f ef       	ldi	r19, 0xFF	; 255
     bf6:	a7 c0       	rjmp	.+334    	; 0xd46 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     bf8:	80 91 c0 00 	lds	r24, 0x00C0
     bfc:	83 fd       	sbrc	r24, 3
     bfe:	a1 c0       	rjmp	.+322    	; 0xd42 <usart0_getchar+0x180>
			c = UDR0;
     c00:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     c04:	9d 30       	cpi	r25, 0x0D	; 13
     c06:	11 f0       	breq	.+4      	; 0xc0c <usart0_getchar+0x4a>
			if (c == '\n') {
     c08:	9a 30       	cpi	r25, 0x0A	; 10
     c0a:	69 f4       	brne	.+26     	; 0xc26 <usart0_getchar+0x64>
				*cp = c;
     c0c:	8a e0       	ldi	r24, 0x0A	; 10
     c0e:	f8 01       	movw	r30, r16
     c10:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     c12:	b7 01       	movw	r22, r14
     c14:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
				rxp = b;
     c18:	88 e4       	ldi	r24, 0x48	; 72
     c1a:	91 e0       	ldi	r25, 0x01	; 1
     c1c:	90 93 47 01 	sts	0x0147, r25
     c20:	80 93 46 01 	sts	0x0146, r24
     c24:	7c c0       	rjmp	.+248    	; 0xd1e <usart0_getchar+0x15c>
			//	UCSR0B |=(1<<RXCIE0); //scanf done?
				break;
			}
			else if (c == '\t') 	c = ' ';
     c26:	99 30       	cpi	r25, 0x09	; 9
     c28:	09 f4       	brne	.+2      	; 0xc2c <usart0_getchar+0x6a>
     c2a:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     c2c:	89 2f       	mov	r24, r25
     c2e:	80 52       	subi	r24, 0x20	; 32
     c30:	8f 35       	cpi	r24, 0x5F	; 95
     c32:	10 f0       	brcs	.+4      	; 0xc38 <usart0_getchar+0x76>
     c34:	90 3a       	cpi	r25, 0xA0	; 160
     c36:	78 f0       	brcs	.+30     	; 0xc56 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     c38:	f1 e0       	ldi	r31, 0x01	; 1
     c3a:	06 3c       	cpi	r16, 0xC6	; 198
     c3c:	1f 07       	cpc	r17, r31
     c3e:	19 f4       	brne	.+6      	; 0xc46 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     c40:	b7 01       	movw	r22, r14
     c42:	87 e0       	ldi	r24, 0x07	; 7
     c44:	05 c0       	rjmp	.+10     	; 0xc50 <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     c46:	f8 01       	movw	r30, r16
     c48:	91 93       	st	Z+, r25
     c4a:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     c4c:	b7 01       	movw	r22, r14
     c4e:	89 2f       	mov	r24, r25
     c50:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
     c54:	c6 cf       	rjmp	.-116    	; 0xbe2 <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     c56:	92 31       	cpi	r25, 0x12	; 18
     c58:	39 f1       	breq	.+78     	; 0xca8 <usart0_getchar+0xe6>
     c5a:	93 31       	cpi	r25, 0x13	; 19
     c5c:	38 f4       	brcc	.+14     	; 0xc6c <usart0_getchar+0xaa>
     c5e:	93 30       	cpi	r25, 0x03	; 3
     c60:	09 f4       	brne	.+2      	; 0xc64 <usart0_getchar+0xa2>
     c62:	6f c0       	rjmp	.+222    	; 0xd42 <usart0_getchar+0x180>
     c64:	98 30       	cpi	r25, 0x08	; 8
     c66:	09 f0       	breq	.+2      	; 0xc6a <usart0_getchar+0xa8>
     c68:	bc cf       	rjmp	.-136    	; 0xbe2 <usart0_getchar+0x20>
     c6a:	09 c0       	rjmp	.+18     	; 0xc7e <usart0_getchar+0xbc>
     c6c:	97 31       	cpi	r25, 0x17	; 23
     c6e:	09 f4       	brne	.+2      	; 0xc72 <usart0_getchar+0xb0>
     c70:	4b c0       	rjmp	.+150    	; 0xd08 <usart0_getchar+0x146>
     c72:	9f 37       	cpi	r25, 0x7F	; 127
     c74:	21 f0       	breq	.+8      	; 0xc7e <usart0_getchar+0xbc>
     c76:	95 31       	cpi	r25, 0x15	; 21
     c78:	09 f0       	breq	.+2      	; 0xc7c <usart0_getchar+0xba>
     c7a:	b3 cf       	rjmp	.-154    	; 0xbe2 <usart0_getchar+0x20>
     c7c:	32 c0       	rjmp	.+100    	; 0xce2 <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     c7e:	f1 e0       	ldi	r31, 0x01	; 1
     c80:	08 34       	cpi	r16, 0x48	; 72
     c82:	1f 07       	cpc	r17, r31
     c84:	09 f0       	breq	.+2      	; 0xc88 <usart0_getchar+0xc6>
     c86:	08 f4       	brcc	.+2      	; 0xc8a <usart0_getchar+0xc8>
     c88:	ac cf       	rjmp	.-168    	; 0xbe2 <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     c8a:	b7 01       	movw	r22, r14
     c8c:	88 e0       	ldi	r24, 0x08	; 8
     c8e:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
					usart0_putchar(' ', stream);
     c92:	b7 01       	movw	r22, r14
     c94:	80 e2       	ldi	r24, 0x20	; 32
     c96:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
					usart0_putchar('\b', stream);
     c9a:	b7 01       	movw	r22, r14
     c9c:	88 e0       	ldi	r24, 0x08	; 8
     c9e:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
					cp--;
     ca2:	01 50       	subi	r16, 0x01	; 1
     ca4:	10 40       	sbci	r17, 0x00	; 0
     ca6:	9d cf       	rjmp	.-198    	; 0xbe2 <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     ca8:	b7 01       	movw	r22, r14
     caa:	8d e0       	ldi	r24, 0x0D	; 13
     cac:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
     cb0:	c8 e4       	ldi	r28, 0x48	; 72
     cb2:	d1 e0       	ldi	r29, 0x01	; 1
     cb4:	04 c0       	rjmp	.+8      	; 0xcbe <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     cb6:	b7 01       	movw	r22, r14
     cb8:	89 91       	ld	r24, Y+
     cba:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     cbe:	c0 17       	cp	r28, r16
     cc0:	d1 07       	cpc	r29, r17
     cc2:	c8 f3       	brcs	.-14     	; 0xcb6 <usart0_getchar+0xf4>
     cc4:	8e cf       	rjmp	.-228    	; 0xbe2 <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     cc6:	b7 01       	movw	r22, r14
     cc8:	88 e0       	ldi	r24, 0x08	; 8
     cca:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
					usart0_putchar(' ', stream);
     cce:	b7 01       	movw	r22, r14
     cd0:	80 e2       	ldi	r24, 0x20	; 32
     cd2:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
					usart0_putchar('\b', stream);
     cd6:	b7 01       	movw	r22, r14
     cd8:	88 e0       	ldi	r24, 0x08	; 8
     cda:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
					cp--;
     cde:	01 50       	subi	r16, 0x01	; 1
     ce0:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     ce2:	81 e0       	ldi	r24, 0x01	; 1
     ce4:	08 34       	cpi	r16, 0x48	; 72
     ce6:	18 07       	cpc	r17, r24
     ce8:	09 f0       	breq	.+2      	; 0xcec <usart0_getchar+0x12a>
     cea:	68 f7       	brcc	.-38     	; 0xcc6 <usart0_getchar+0x104>
     cec:	7a cf       	rjmp	.-268    	; 0xbe2 <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     cee:	b7 01       	movw	r22, r14
     cf0:	88 e0       	ldi	r24, 0x08	; 8
     cf2:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
					usart0_putchar(' ', stream);
     cf6:	b7 01       	movw	r22, r14
     cf8:	80 e2       	ldi	r24, 0x20	; 32
     cfa:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
					usart0_putchar('\b', stream);
     cfe:	b7 01       	movw	r22, r14
     d00:	88 e0       	ldi	r24, 0x08	; 8
     d02:	0e 94 d0 05 	call	0xba0	; 0xba0 <usart0_putchar>
     d06:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     d08:	e1 e0       	ldi	r30, 0x01	; 1
     d0a:	08 34       	cpi	r16, 0x48	; 72
     d0c:	1e 07       	cpc	r17, r30
     d0e:	09 f0       	breq	.+2      	; 0xd12 <usart0_getchar+0x150>
     d10:	08 f4       	brcc	.+2      	; 0xd14 <usart0_getchar+0x152>
     d12:	67 cf       	rjmp	.-306    	; 0xbe2 <usart0_getchar+0x20>
     d14:	e8 01       	movw	r28, r16
     d16:	8a 91       	ld	r24, -Y
     d18:	80 32       	cpi	r24, 0x20	; 32
     d1a:	49 f7       	brne	.-46     	; 0xcee <usart0_getchar+0x12c>
     d1c:	62 cf       	rjmp	.-316    	; 0xbe2 <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     d1e:	e0 91 46 01 	lds	r30, 0x0146
     d22:	f0 91 47 01 	lds	r31, 0x0147
     d26:	81 91       	ld	r24, Z+
     d28:	f0 93 47 01 	sts	0x0147, r31
     d2c:	e0 93 46 01 	sts	0x0146, r30
	if (c == '\n')	rxp = 0;
     d30:	8a 30       	cpi	r24, 0x0A	; 10
     d32:	21 f4       	brne	.+8      	; 0xd3c <usart0_getchar+0x17a>
     d34:	10 92 47 01 	sts	0x0147, r1
     d38:	10 92 46 01 	sts	0x0146, r1
	return c;
     d3c:	28 2f       	mov	r18, r24
     d3e:	30 e0       	ldi	r19, 0x00	; 0
     d40:	02 c0       	rjmp	.+4      	; 0xd46 <usart0_getchar+0x184>
     d42:	2f ef       	ldi	r18, 0xFF	; 255
     d44:	3f ef       	ldi	r19, 0xFF	; 255
}
     d46:	c9 01       	movw	r24, r18
     d48:	df 91       	pop	r29
     d4a:	cf 91       	pop	r28
     d4c:	1f 91       	pop	r17
     d4e:	0f 91       	pop	r16
     d50:	ff 90       	pop	r15
     d52:	ef 90       	pop	r14
     d54:	08 95       	ret

00000d56 <usart0_init>:
		disable_usart0_tx_inter();			
}

*/

void usart0_init(void) {
     d56:	e4 e6       	ldi	r30, 0x64	; 100
     d58:	f0 e0       	ldi	r31, 0x00	; 0
     d5a:	80 81       	ld	r24, Z
     d5c:	8d 7f       	andi	r24, 0xFD	; 253
     d5e:	80 83       	st	Z, r24
	power_usart0_enable();
	
	//q_init(&tx_q);	
	
	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     d60:	89 e1       	ldi	r24, 0x19	; 25
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	90 93 c5 00 	sts	0x00C5, r25
     d68:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     d6c:	e0 ec       	ldi	r30, 0xC0	; 192
     d6e:	f0 e0       	ldi	r31, 0x00	; 0
     d70:	80 81       	ld	r24, Z
     d72:	8d 7f       	andi	r24, 0xFD	; 253
     d74:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     d76:	88 e1       	ldi	r24, 0x18	; 24
     d78:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0);
	//UCSR0B |=(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);
     d7c:	86 e0       	ldi	r24, 0x06	; 6
     d7e:	80 93 c2 00 	sts	0x00C2, r24
	
	
	stdout=stdin=&usart0_stdio;
     d82:	82 e1       	ldi	r24, 0x12	; 18
     d84:	91 e0       	ldi	r25, 0x01	; 1
     d86:	90 93 e9 01 	sts	0x01E9, r25
     d8a:	80 93 e8 01 	sts	0x01E8, r24
     d8e:	90 93 eb 01 	sts	0x01EB, r25
     d92:	80 93 ea 01 	sts	0x01EA, r24
	stderr=&usart0_stderr;
     d96:	20 e2       	ldi	r18, 0x20	; 32
     d98:	31 e0       	ldi	r19, 0x01	; 1
     d9a:	30 93 ed 01 	sts	0x01ED, r19
     d9e:	20 93 ec 01 	sts	0x01EC, r18
	fprintf_P(stderr,PSTR("\nusart: init usart0\t[done]"));
     da2:	8f e8       	ldi	r24, 0x8F	; 143
     da4:	91 e0       	ldi	r25, 0x01	; 1
     da6:	9f 93       	push	r25
     da8:	8f 93       	push	r24
     daa:	3f 93       	push	r19
     dac:	2f 93       	push	r18
     dae:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
     db2:	0f 90       	pop	r0
     db4:	0f 90       	pop	r0
     db6:	0f 90       	pop	r0
     db8:	0f 90       	pop	r0
}
     dba:	08 95       	ret

00000dbc <usart_init>:

void usart_init(void) {
     dbc:	0e 94 ab 06 	call	0xd56	; 0xd56 <usart0_init>
	usart0_init();
}
     dc0:	08 95       	ret

00000dc2 <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     dc2:	1f 92       	push	r1
     dc4:	0f 92       	push	r0
     dc6:	0f b6       	in	r0, 0x3f	; 63
     dc8:	0f 92       	push	r0
     dca:	11 24       	eor	r1, r1
     dcc:	8f 93       	push	r24
	timer_2_dir=UP;
     dce:	81 e0       	ldi	r24, 0x01	; 1
     dd0:	80 93 c9 01 	sts	0x01C9, r24
}
     dd4:	8f 91       	pop	r24
     dd6:	0f 90       	pop	r0
     dd8:	0f be       	out	0x3f, r0	; 63
     dda:	0f 90       	pop	r0
     ddc:	1f 90       	pop	r1
     dde:	18 95       	reti

00000de0 <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     de0:	1f 92       	push	r1
     de2:	0f 92       	push	r0
     de4:	0f b6       	in	r0, 0x3f	; 63
     de6:	0f 92       	push	r0
     de8:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     dea:	10 92 c9 01 	sts	0x01C9, r1
}
     dee:	0f 90       	pop	r0
     df0:	0f be       	out	0x3f, r0	; 63
     df2:	0f 90       	pop	r0
     df4:	1f 90       	pop	r1
     df6:	18 95       	reti

00000df8 <__vector_7>:
		return '?';
}


/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     df8:	1f 92       	push	r1
     dfa:	0f 92       	push	r0
     dfc:	0f b6       	in	r0, 0x3f	; 63
     dfe:	0f 92       	push	r0
     e00:	11 24       	eor	r1, r1
     e02:	8f 93       	push	r24
	if (timer_2_dir==UP)	
     e04:	80 91 c9 01 	lds	r24, 0x01C9
     e08:	81 30       	cpi	r24, 0x01	; 1
     e0a:	11 f4       	brne	.+4      	; 0xe10 <__vector_7+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
     e0c:	2a 98       	cbi	0x05, 2	; 5
     e0e:	01 c0       	rjmp	.+2      	; 0xe12 <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     e10:	2a 9a       	sbi	0x05, 2	; 5
	//debugpf("\nCA:%c:%x",dirtoc(timer_2_dir),TCNT1);	
}
     e12:	8f 91       	pop	r24
     e14:	0f 90       	pop	r0
     e16:	0f be       	out	0x3f, r0	; 63
     e18:	0f 90       	pop	r0
     e1a:	1f 90       	pop	r1
     e1c:	18 95       	reti

00000e1e <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     e1e:	1f 92       	push	r1
     e20:	0f 92       	push	r0
     e22:	0f b6       	in	r0, 0x3f	; 63
     e24:	0f 92       	push	r0
     e26:	11 24       	eor	r1, r1
     e28:	8f 93       	push	r24
	if (timer_2_dir==UP)	
     e2a:	80 91 c9 01 	lds	r24, 0x01C9
     e2e:	81 30       	cpi	r24, 0x01	; 1
     e30:	11 f4       	brne	.+4      	; 0xe36 <__vector_8+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
     e32:	2b 98       	cbi	0x05, 3	; 5
     e34:	01 c0       	rjmp	.+2      	; 0xe38 <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     e36:	2b 9a       	sbi	0x05, 3	; 5
	//debugpf("\nCB:%c:%x",dirtoc(timer_2_dir),TCNT1);
}
     e38:	8f 91       	pop	r24
     e3a:	0f 90       	pop	r0
     e3c:	0f be       	out	0x3f, r0	; 63
     e3e:	0f 90       	pop	r0
     e40:	1f 90       	pop	r1
     e42:	18 95       	reti

00000e44 <timer1_init>:
		#endif
	}

}

void timer1_init(void) { // Runs the PWMs
     e44:	8e ed       	ldi	r24, 0xDE	; 222
     e46:	91 e0       	ldi	r25, 0x01	; 1
     e48:	9f 93       	push	r25
     e4a:	8f 93       	push	r24
     e4c:	80 91 ec 01 	lds	r24, 0x01EC
     e50:	90 91 ed 01 	lds	r25, 0x01ED
     e54:	9f 93       	push	r25
     e56:	8f 93       	push	r24
     e58:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
	#ifdef debug
	fprintf_P(stderr,PSTR("\ntimers: init: timer1"));
	#endif
	power_timer1_enable();
     e5c:	e4 e6       	ldi	r30, 0x64	; 100
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	80 81       	ld	r24, Z
     e62:	87 7f       	andi	r24, 0xF7	; 247
     e64:	80 83       	st	Z, r24
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     e66:	e0 e8       	ldi	r30, 0x80	; 128
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	8f 70       	andi	r24, 0x0F	; 15
     e6e:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	//TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
	
	// Phase correct only
	TCCR1A|= (1<<WGM11);
     e70:	80 81       	ld	r24, Z
     e72:	82 60       	ori	r24, 0x02	; 2
     e74:	80 83       	st	Z, r24
	TCCR1A&= (uint8_t) ~(1<<WGM11);
     e76:	80 81       	ld	r24, Z
     e78:	8d 7f       	andi	r24, 0xFD	; 253
     e7a:	80 83       	st	Z, r24
	
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     e7c:	e1 e8       	ldi	r30, 0x81	; 129
     e7e:	f0 e0       	ldi	r31, 0x00	; 0
     e80:	80 81       	ld	r24, Z
     e82:	80 62       	ori	r24, 0x20	; 32
     e84:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     e86:	80 81       	ld	r24, Z
     e88:	80 61       	ori	r24, 0x10	; 16
     e8a:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     e8c:	80 81       	ld	r24, Z
     e8e:	87 7f       	andi	r24, 0xF7	; 247
     e90:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B&= (uint8_t)~(1<<ICNC1);
     e92:	80 81       	ld	r24, Z
     e94:	8f 77       	andi	r24, 0x7F	; 127
     e96:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     e98:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     e9a:	f8 94       	cli
		ICR1=0xFFFF;
     e9c:	8f ef       	ldi	r24, 0xFF	; 255
     e9e:	9f ef       	ldi	r25, 0xFF	; 255
     ea0:	90 93 87 00 	sts	0x0087, r25
     ea4:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ea8:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     eaa:	e1 e8       	ldi	r30, 0x81	; 129
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	89 7f       	andi	r24, 0xF9	; 249
     eb2:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     eb4:	80 81       	ld	r24, Z
     eb6:	81 60       	ori	r24, 0x01	; 1
     eb8:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// Enable the interupts, used to avoid the fucking speaker.
	TIMSK1|=((1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     eba:	ef e6       	ldi	r30, 0x6F	; 111
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	87 60       	ori	r24, 0x07	; 7
     ec2:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     ec4:	84 b1       	in	r24, 0x04	; 4
     ec6:	8c 60       	ori	r24, 0x0C	; 12
     ec8:	84 b9       	out	0x04, r24	; 4
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
     eca:	86 ed       	ldi	r24, 0xD6	; 214
     ecc:	91 e0       	ldi	r25, 0x01	; 1
     ece:	9f 93       	push	r25
     ed0:	8f 93       	push	r24
     ed2:	80 91 ec 01 	lds	r24, 0x01EC
     ed6:	90 91 ed 01 	lds	r25, 0x01ED
     eda:	9f 93       	push	r25
     edc:	8f 93       	push	r24
     ede:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
     ee2:	8d b7       	in	r24, 0x3d	; 61
     ee4:	9e b7       	in	r25, 0x3e	; 62
     ee6:	08 96       	adiw	r24, 0x08	; 8
     ee8:	0f b6       	in	r0, 0x3f	; 63
     eea:	f8 94       	cli
     eec:	9e bf       	out	0x3e, r25	; 62
     eee:	0f be       	out	0x3f, r0	; 63
     ef0:	8d bf       	out	0x3d, r24	; 61
	#endif
}
     ef2:	08 95       	ret

00000ef4 <__vector_5>:
	#endif
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
     ef4:	1f 92       	push	r1
     ef6:	0f 92       	push	r0
     ef8:	0f b6       	in	r0, 0x3f	; 63
     efa:	0f 92       	push	r0
     efc:	11 24       	eor	r1, r1
     efe:	2f 93       	push	r18
     f00:	3f 93       	push	r19
     f02:	4f 93       	push	r20
     f04:	5f 93       	push	r21
     f06:	6f 93       	push	r22
     f08:	7f 93       	push	r23
     f0a:	8f 93       	push	r24
     f0c:	9f 93       	push	r25
     f0e:	af 93       	push	r26
     f10:	bf 93       	push	r27
     f12:	ef 93       	push	r30
     f14:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
     f16:	80 91 c7 01 	lds	r24, 0x01C7
     f1a:	90 91 c8 01 	lds	r25, 0x01C8
     f1e:	01 96       	adiw	r24, 0x01	; 1
     f20:	90 93 c8 01 	sts	0x01C8, r25
     f24:	80 93 c7 01 	sts	0x01C7, r24
	if (c_mode==WAIT) {
     f28:	80 91 d4 01 	lds	r24, 0x01D4
     f2c:	88 23       	and	r24, r24
     f2e:	c9 f4       	brne	.+50     	; 0xf62 <__vector_5+0x6e>
		//printf("\n\tT: %ds\n",sec);
		#ifdef debug
		fprintf_P(stderr,PSTR("\nMode: %d"),c_mode);
     f30:	80 91 d4 01 	lds	r24, 0x01D4
     f34:	90 e0       	ldi	r25, 0x00	; 0
     f36:	9f 93       	push	r25
     f38:	8f 93       	push	r24
     f3a:	84 ef       	ldi	r24, 0xF4	; 244
     f3c:	91 e0       	ldi	r25, 0x01	; 1
     f3e:	9f 93       	push	r25
     f40:	8f 93       	push	r24
     f42:	80 91 ec 01 	lds	r24, 0x01EC
     f46:	90 91 ed 01 	lds	r25, 0x01ED
     f4a:	9f 93       	push	r25
     f4c:	8f 93       	push	r24
     f4e:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
     f52:	8d b7       	in	r24, 0x3d	; 61
     f54:	9e b7       	in	r25, 0x3e	; 62
     f56:	06 96       	adiw	r24, 0x06	; 6
     f58:	0f b6       	in	r0, 0x3f	; 63
     f5a:	f8 94       	cli
     f5c:	9e bf       	out	0x3e, r25	; 62
     f5e:	0f be       	out	0x3f, r0	; 63
     f60:	8d bf       	out	0x3d, r24	; 61
		#endif
	}

}
     f62:	ff 91       	pop	r31
     f64:	ef 91       	pop	r30
     f66:	bf 91       	pop	r27
     f68:	af 91       	pop	r26
     f6a:	9f 91       	pop	r25
     f6c:	8f 91       	pop	r24
     f6e:	7f 91       	pop	r23
     f70:	6f 91       	pop	r22
     f72:	5f 91       	pop	r21
     f74:	4f 91       	pop	r20
     f76:	3f 91       	pop	r19
     f78:	2f 91       	pop	r18
     f7a:	0f 90       	pop	r0
     f7c:	0f be       	out	0x3f, r0	; 63
     f7e:	0f 90       	pop	r0
     f80:	1f 90       	pop	r1
     f82:	18 95       	reti

00000f84 <timer2_init>:
#include <stdio.h>
#include <avr/pgmspace.h>
#include <avr/power.h>


void timer2_init(void) {
     f84:	86 e0       	ldi	r24, 0x06	; 6
     f86:	92 e0       	ldi	r25, 0x02	; 2
     f88:	9f 93       	push	r25
     f8a:	8f 93       	push	r24
     f8c:	80 91 ec 01 	lds	r24, 0x01EC
     f90:	90 91 ed 01 	lds	r25, 0x01ED
     f94:	9f 93       	push	r25
     f96:	8f 93       	push	r24
     f98:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
     f9c:	80 91 70 00 	lds	r24, 0x0070
     fa0:	8c 7f       	andi	r24, 0xFC	; 252
     fa2:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
     fa6:	80 91 b6 00 	lds	r24, 0x00B6
     faa:	8f 7e       	andi	r24, 0xEF	; 239
     fac:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
     fb0:	80 91 b6 00 	lds	r24, 0x00B6
     fb4:	88 60       	ori	r24, 0x08	; 8
     fb6:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
     fba:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
     fbe:	80 91 b0 00 	lds	r24, 0x00B0
     fc2:	8f 77       	andi	r24, 0x7F	; 127
     fc4:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
     fc8:	80 91 b0 00 	lds	r24, 0x00B0
     fcc:	87 7b       	andi	r24, 0xB7	; 183
     fce:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
     fd2:	80 91 b0 00 	lds	r24, 0x00B0
     fd6:	8f 7c       	andi	r24, 0xCF	; 207
     fd8:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
     fdc:	80 91 b0 00 	lds	r24, 0x00B0
     fe0:	85 60       	ori	r24, 0x05	; 5
     fe2:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
     fe6:	80 91 b0 00 	lds	r24, 0x00B0
     fea:	8d 7f       	andi	r24, 0xFD	; 253
     fec:	80 93 b0 00 	sts	0x00B0, r24
     ff0:	0f 90       	pop	r0
     ff2:	0f 90       	pop	r0
     ff4:	0f 90       	pop	r0
     ff6:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
     ff8:	80 91 b6 00 	lds	r24, 0x00B6
     ffc:	82 fd       	sbrc	r24, 2
     ffe:	fc cf       	rjmp	.-8      	; 0xff8 <timer2_init+0x74>
	loop_until_bit_is_clear(ASSR,OCR2UB);
    1000:	80 91 b6 00 	lds	r24, 0x00B6
    1004:	81 fd       	sbrc	r24, 1
    1006:	fc cf       	rjmp	.-8      	; 0x1000 <timer2_init+0x7c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
    1008:	80 91 b6 00 	lds	r24, 0x00B6
    100c:	80 fd       	sbrc	r24, 0
    100e:	fc cf       	rjmp	.-8      	; 0x1008 <timer2_init+0x84>
	
	// Enable overflow interrupt, disable match.
	//TIMSK2|= (1<<TOIE2);
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	#ifdef debug
	fprintf_P(stderr,PSTR("\t[done]"));
    1010:	8e ef       	ldi	r24, 0xFE	; 254
    1012:	91 e0       	ldi	r25, 0x01	; 1
    1014:	9f 93       	push	r25
    1016:	8f 93       	push	r24
    1018:	80 91 ec 01 	lds	r24, 0x01EC
    101c:	90 91 ed 01 	lds	r25, 0x01ED
    1020:	9f 93       	push	r25
    1022:	8f 93       	push	r24
    1024:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
    1028:	0f 90       	pop	r0
    102a:	0f 90       	pop	r0
    102c:	0f 90       	pop	r0
    102e:	0f 90       	pop	r0
	#endif
}
    1030:	08 95       	ret

00001032 <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
    1032:	80 ec       	ldi	r24, 0xC0	; 192
    1034:	91 e0       	ldi	r25, 0x01	; 1
    1036:	9f 93       	push	r25
    1038:	8f 93       	push	r24
    103a:	80 91 ec 01 	lds	r24, 0x01EC
    103e:	90 91 ed 01 	lds	r25, 0x01ED
    1042:	9f 93       	push	r25
    1044:	8f 93       	push	r24
    1046:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
	fprintf_P(stderr,PSTR("\ntimers: init: start."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
    104a:	0e 94 22 07 	call	0xe44	; 0xe44 <timer1_init>
	timer2_init(); //RTC
    104e:	0e 94 c2 07 	call	0xf84	; 0xf84 <timer2_init>
	fprintf_P(stderr,PSTR("\ntimers: init:\t[done]"));
    1052:	8a ea       	ldi	r24, 0xAA	; 170
    1054:	91 e0       	ldi	r25, 0x01	; 1
    1056:	9f 93       	push	r25
    1058:	8f 93       	push	r24
    105a:	80 91 ec 01 	lds	r24, 0x01EC
    105e:	90 91 ed 01 	lds	r25, 0x01ED
    1062:	9f 93       	push	r25
    1064:	8f 93       	push	r24
    1066:	0e 94 96 0a 	call	0x152c	; 0x152c <fprintf_P>
    106a:	8d b7       	in	r24, 0x3d	; 61
    106c:	9e b7       	in	r25, 0x3e	; 62
    106e:	08 96       	adiw	r24, 0x08	; 8
    1070:	0f b6       	in	r0, 0x3f	; 63
    1072:	f8 94       	cli
    1074:	9e bf       	out	0x3e, r25	; 62
    1076:	0f be       	out	0x3f, r0	; 63
    1078:	8d bf       	out	0x3d, r24	; 61
	
}
    107a:	08 95       	ret

0000107c <inc_limit>:
	#endif
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
    107c:	fc 01       	movw	r30, r24
	uint16_t space_left = lim-(*org);
    107e:	20 81       	ld	r18, Z
    1080:	31 81       	ldd	r19, Z+1	; 0x01
    1082:	42 1b       	sub	r20, r18
    1084:	53 0b       	sbc	r21, r19
	if (inc>space_left) {
    1086:	46 17       	cp	r20, r22
    1088:	57 07       	cpc	r21, r23
    108a:	48 f4       	brcc	.+18     	; 0x109e <inc_limit+0x22>
		*org+=space_left;
    108c:	24 0f       	add	r18, r20
    108e:	35 1f       	adc	r19, r21
    1090:	31 83       	std	Z+1, r19	; 0x01
    1092:	20 83       	st	Z, r18
		//*org=max;
		return (inc-space_left);
    1094:	cb 01       	movw	r24, r22
    1096:	84 1b       	sub	r24, r20
    1098:	95 0b       	sbc	r25, r21
    109a:	ac 01       	movw	r20, r24
    109c:	06 c0       	rjmp	.+12     	; 0x10aa <inc_limit+0x2e>
	}
	else {
		*org+=inc;
    109e:	26 0f       	add	r18, r22
    10a0:	37 1f       	adc	r19, r23
    10a2:	31 83       	std	Z+1, r19	; 0x01
    10a4:	20 83       	st	Z, r18
    10a6:	40 e0       	ldi	r20, 0x00	; 0
    10a8:	50 e0       	ldi	r21, 0x00	; 0
		return 0;
	}
}
    10aa:	ca 01       	movw	r24, r20
    10ac:	08 95       	ret

000010ae <dec_limit>:

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
    10ae:	fc 01       	movw	r30, r24
    10b0:	cb 01       	movw	r24, r22
	uint16_t space_left = (*org)-lim;
    10b2:	20 81       	ld	r18, Z
    10b4:	31 81       	ldd	r19, Z+1	; 0x01
    10b6:	b9 01       	movw	r22, r18
    10b8:	64 1b       	sub	r22, r20
    10ba:	75 0b       	sbc	r23, r21
	if (dec>space_left) {
    10bc:	68 17       	cp	r22, r24
    10be:	79 07       	cpc	r23, r25
    10c0:	48 f4       	brcc	.+18     	; 0x10d4 <dec_limit+0x26>
		*org-=space_left;
    10c2:	26 1b       	sub	r18, r22
    10c4:	37 0b       	sbc	r19, r23
    10c6:	31 83       	std	Z+1, r19	; 0x01
    10c8:	20 83       	st	Z, r18
		return (dec-space_left);
    10ca:	9c 01       	movw	r18, r24
    10cc:	26 1b       	sub	r18, r22
    10ce:	37 0b       	sbc	r19, r23
    10d0:	b9 01       	movw	r22, r18
    10d2:	06 c0       	rjmp	.+12     	; 0x10e0 <dec_limit+0x32>
	}
	else {
		*org-=dec;
    10d4:	28 1b       	sub	r18, r24
    10d6:	39 0b       	sbc	r19, r25
    10d8:	31 83       	std	Z+1, r19	; 0x01
    10da:	20 83       	st	Z, r18
    10dc:	60 e0       	ldi	r22, 0x00	; 0
    10de:	70 e0       	ldi	r23, 0x00	; 0
		return 0;
	}
}
    10e0:	cb 01       	movw	r24, r22
    10e2:	08 95       	ret

000010e4 <motor_set_speed>:
		temp=0;
	}
	return temp;
}

void motor_set_speed(uint16_t speed, uint8_t motor) {
    10e4:	66 23       	and	r22, r22
    10e6:	31 f4       	brne	.+12     	; 0x10f4 <motor_set_speed+0x10>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    10e8:	f8 94       	cli
	if		(motor==LEFT)
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    10ea:	90 93 89 00 	sts	0x0089, r25
    10ee:	80 93 88 00 	sts	0x0088, r24
    10f2:	07 c0       	rjmp	.+14     	; 0x1102 <motor_set_speed+0x1e>
	}
	else if (motor==RIGHT)
    10f4:	61 30       	cpi	r22, 0x01	; 1
    10f6:	39 f4       	brne	.+14     	; 0x1106 <motor_set_speed+0x22>
    10f8:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    10fa:	90 93 8b 00 	sts	0x008B, r25
    10fe:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1102:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1104:	08 95       	ret
	}
	else 
		error_invalid_motor(motor);
    1106:	8b e2       	ldi	r24, 0x2B	; 43
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	9f 93       	push	r25
    110c:	8f 93       	push	r24
    110e:	86 2f       	mov	r24, r22
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	9f 93       	push	r25
    1114:	8f 93       	push	r24
    1116:	8a e4       	ldi	r24, 0x4A	; 74
    1118:	92 e0       	ldi	r25, 0x02	; 2
    111a:	9f 93       	push	r25
    111c:	8f 93       	push	r24
    111e:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <printf_P>
    1122:	8d b7       	in	r24, 0x3d	; 61
    1124:	9e b7       	in	r25, 0x3e	; 62
    1126:	06 96       	adiw	r24, 0x06	; 6
    1128:	0f b6       	in	r0, 0x3f	; 63
    112a:	f8 94       	cli
    112c:	9e bf       	out	0x3e, r25	; 62
    112e:	0f be       	out	0x3f, r0	; 63
    1130:	8d bf       	out	0x3d, r24	; 61
    1132:	08 95       	ret

00001134 <motor_get_speed>:
#define error_invalid_motor(_m) printf_P(PSTR("\n[error] Motor: Invalid Motor Number: %d [%s]"),_m,__LINE__)
#else
#define error_invalid_motor(_m) 
#endif

uint16_t motor_get_speed(uint8_t motor) {
    1134:	28 2f       	mov	r18, r24
	uint16_t temp;
	if		(motor==LEFT)
    1136:	88 23       	and	r24, r24
    1138:	31 f4       	brne	.+12     	; 0x1146 <motor_get_speed+0x12>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    113a:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    113c:	20 91 88 00 	lds	r18, 0x0088
    1140:	30 91 89 00 	lds	r19, 0x0089
    1144:	07 c0       	rjmp	.+14     	; 0x1154 <motor_get_speed+0x20>
	}
	else if	(motor==RIGHT)
    1146:	81 30       	cpi	r24, 0x01	; 1
    1148:	39 f4       	brne	.+14     	; 0x1158 <motor_get_speed+0x24>
    114a:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    114c:	20 91 8a 00 	lds	r18, 0x008A
    1150:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1154:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1156:	18 c0       	rjmp	.+48     	; 0x1188 <motor_get_speed+0x54>
	}
	else {
		error_invalid_motor(motor);
    1158:	8b e1       	ldi	r24, 0x1B	; 27
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	9f 93       	push	r25
    115e:	8f 93       	push	r24
    1160:	82 2f       	mov	r24, r18
    1162:	90 e0       	ldi	r25, 0x00	; 0
    1164:	9f 93       	push	r25
    1166:	8f 93       	push	r24
    1168:	88 e7       	ldi	r24, 0x78	; 120
    116a:	92 e0       	ldi	r25, 0x02	; 2
    116c:	9f 93       	push	r25
    116e:	8f 93       	push	r24
    1170:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <printf_P>
    1174:	20 e0       	ldi	r18, 0x00	; 0
    1176:	30 e0       	ldi	r19, 0x00	; 0
    1178:	8d b7       	in	r24, 0x3d	; 61
    117a:	9e b7       	in	r25, 0x3e	; 62
    117c:	06 96       	adiw	r24, 0x06	; 6
    117e:	0f b6       	in	r0, 0x3f	; 63
    1180:	f8 94       	cli
    1182:	9e bf       	out	0x3e, r25	; 62
    1184:	0f be       	out	0x3f, r0	; 63
    1186:	8d bf       	out	0x3d, r24	; 61
		temp=0;
	}
	return temp;
}
    1188:	c9 01       	movw	r24, r18
    118a:	08 95       	ret

0000118c <lf_turn_inc>:
		*org-=dec;
		return 0;
	}
}

void lf_turn_inc(uint16_t inc,int8_t dir) {
    118c:	df 92       	push	r13
    118e:	ef 92       	push	r14
    1190:	ff 92       	push	r15
    1192:	0f 93       	push	r16
    1194:	1f 93       	push	r17
    1196:	cf 93       	push	r28
    1198:	df 93       	push	r29
    119a:	7c 01       	movw	r14, r24
    119c:	d6 2e       	mov	r13, r22
	uint16_t mr = motor_get_speed(RIGHT);
    119e:	81 e0       	ldi	r24, 0x01	; 1
    11a0:	0e 94 9a 08 	call	0x1134	; 0x1134 <motor_get_speed>
    11a4:	8c 01       	movw	r16, r24
	uint16_t ml = motor_get_speed(LEFT);
    11a6:	80 e0       	ldi	r24, 0x00	; 0
    11a8:	0e 94 9a 08 	call	0x1134	; 0x1134 <motor_get_speed>
    11ac:	ec 01       	movw	r28, r24
	if		(dir==POS)
    11ae:	81 e0       	ldi	r24, 0x01	; 1
    11b0:	d8 16       	cp	r13, r24
    11b2:	e9 f4       	brne	.+58     	; 0x11ee <lf_turn_inc+0x62>
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    11b4:	80 e0       	ldi	r24, 0x00	; 0
    11b6:	90 ec       	ldi	r25, 0xC0	; 192
    11b8:	8c 1b       	sub	r24, r28
    11ba:	9d 0b       	sbc	r25, r29
	if (inc>space_left) {
    11bc:	8e 15       	cp	r24, r14
    11be:	9f 05       	cpc	r25, r15
    11c0:	30 f4       	brcc	.+12     	; 0x11ce <lf_turn_inc+0x42>
		*org+=space_left;
		//*org=max;
		return (inc-space_left);
    11c2:	97 01       	movw	r18, r14
    11c4:	28 1b       	sub	r18, r24
    11c6:	39 0b       	sbc	r19, r25
    11c8:	c0 e0       	ldi	r28, 0x00	; 0
    11ca:	d0 ec       	ldi	r29, 0xC0	; 192
    11cc:	04 c0       	rjmp	.+8      	; 0x11d6 <lf_turn_inc+0x4a>
	}
	else {
		*org+=inc;
    11ce:	ce 0d       	add	r28, r14
    11d0:	df 1d       	adc	r29, r15
    11d2:	20 e0       	ldi	r18, 0x00	; 0
    11d4:	30 e0       	ldi	r19, 0x00	; 0
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    11d6:	c8 01       	movw	r24, r16
    11d8:	80 50       	subi	r24, 0x00	; 0
    11da:	95 40       	sbci	r25, 0x05	; 5
    11dc:	82 17       	cp	r24, r18
    11de:	93 07       	cpc	r25, r19
    11e0:	18 f4       	brcc	.+6      	; 0x11e8 <lf_turn_inc+0x5c>
    11e2:	00 e0       	ldi	r16, 0x00	; 0
    11e4:	15 e0       	ldi	r17, 0x05	; 5
    11e6:	21 c0       	rjmp	.+66     	; 0x122a <lf_turn_inc+0x9e>
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    11e8:	02 1b       	sub	r16, r18
    11ea:	13 0b       	sbc	r17, r19
    11ec:	1e c0       	rjmp	.+60     	; 0x122a <lf_turn_inc+0x9e>
void lf_turn_inc(uint16_t inc,int8_t dir) {
	uint16_t mr = motor_get_speed(RIGHT);
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
    11ee:	dd 20       	and	r13, r13
    11f0:	e1 f4       	brne	.+56     	; 0x122a <lf_turn_inc+0x9e>
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    11f2:	80 e0       	ldi	r24, 0x00	; 0
    11f4:	90 ec       	ldi	r25, 0xC0	; 192
    11f6:	80 1b       	sub	r24, r16
    11f8:	91 0b       	sbc	r25, r17
	if (inc>space_left) {
    11fa:	8e 15       	cp	r24, r14
    11fc:	9f 05       	cpc	r25, r15
    11fe:	30 f4       	brcc	.+12     	; 0x120c <lf_turn_inc+0x80>
		*org+=space_left;
		//*org=max;
		return (inc-space_left);
    1200:	97 01       	movw	r18, r14
    1202:	28 1b       	sub	r18, r24
    1204:	39 0b       	sbc	r19, r25
    1206:	00 e0       	ldi	r16, 0x00	; 0
    1208:	10 ec       	ldi	r17, 0xC0	; 192
    120a:	04 c0       	rjmp	.+8      	; 0x1214 <lf_turn_inc+0x88>
	}
	else {
		*org+=inc;
    120c:	0e 0d       	add	r16, r14
    120e:	1f 1d       	adc	r17, r15
    1210:	20 e0       	ldi	r18, 0x00	; 0
    1212:	30 e0       	ldi	r19, 0x00	; 0
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    1214:	ce 01       	movw	r24, r28
    1216:	80 50       	subi	r24, 0x00	; 0
    1218:	95 40       	sbci	r25, 0x05	; 5
    121a:	82 17       	cp	r24, r18
    121c:	93 07       	cpc	r25, r19
    121e:	18 f4       	brcc	.+6      	; 0x1226 <lf_turn_inc+0x9a>
    1220:	c0 e0       	ldi	r28, 0x00	; 0
    1222:	d5 e0       	ldi	r29, 0x05	; 5
    1224:	02 c0       	rjmp	.+4      	; 0x122a <lf_turn_inc+0x9e>
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    1226:	c2 1b       	sub	r28, r18
    1228:	d3 0b       	sbc	r29, r19
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
    122a:	61 e0       	ldi	r22, 0x01	; 1
    122c:	c8 01       	movw	r24, r16
    122e:	0e 94 72 08 	call	0x10e4	; 0x10e4 <motor_set_speed>
	motor_set_speed(ml,LEFT);
    1232:	60 e0       	ldi	r22, 0x00	; 0
    1234:	ce 01       	movw	r24, r28
    1236:	0e 94 72 08 	call	0x10e4	; 0x10e4 <motor_set_speed>
}
    123a:	df 91       	pop	r29
    123c:	cf 91       	pop	r28
    123e:	1f 91       	pop	r17
    1240:	0f 91       	pop	r16
    1242:	ff 90       	pop	r15
    1244:	ef 90       	pop	r14
    1246:	df 90       	pop	r13
    1248:	08 95       	ret

0000124a <motor_mode>:
	}
	else 
		error_invalid_motor(motor);
}

uint8_t motor_mode(motor_mode_t mode, uint8_t motor) {
    124a:	cf 93       	push	r28
    124c:	df 93       	push	r29
    124e:	78 2f       	mov	r23, r24
	static uint8_t c_modes[2]; //=0;
	uint8_t M_IN1,M_IN2;
	uint8_t * c_mode;
	if (motor==LEFT) {
    1250:	66 23       	and	r22, r22
    1252:	b9 f0       	breq	.+46     	; 0x1282 <motor_mode+0x38>
		M_IN1=M_LIN1;
		M_IN2=M_LIN2;
		c_mode=&c_modes[LEFT];
	}
	else if (motor==RIGHT){
    1254:	61 30       	cpi	r22, 0x01	; 1
    1256:	29 f4       	brne	.+10     	; 0x1262 <motor_mode+0x18>
    1258:	55 e0       	ldi	r21, 0x05	; 5
    125a:	e7 e0       	ldi	r30, 0x07	; 7
    125c:	cb ec       	ldi	r28, 0xCB	; 203
    125e:	d1 e0       	ldi	r29, 0x01	; 1
    1260:	14 c0       	rjmp	.+40     	; 0x128a <motor_mode+0x40>
		M_IN1=M_RIN1;
		M_IN2=M_RIN2;
		c_mode=&c_modes[RIGHT];
	}
	else {
		error_invalid_motor(motor);
    1262:	8d e3       	ldi	r24, 0x3D	; 61
    1264:	90 e0       	ldi	r25, 0x00	; 0
    1266:	9f 93       	push	r25
    1268:	8f 93       	push	r24
    126a:	86 2f       	mov	r24, r22
    126c:	90 e0       	ldi	r25, 0x00	; 0
    126e:	9f 93       	push	r25
    1270:	8f 93       	push	r24
    1272:	8c e1       	ldi	r24, 0x1C	; 28
    1274:	92 e0       	ldi	r25, 0x02	; 2
    1276:	9f 93       	push	r25
    1278:	8f 93       	push	r24
    127a:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <printf_P>
    127e:	87 e0       	ldi	r24, 0x07	; 7
    1280:	6e c0       	rjmp	.+220    	; 0x135e <motor_mode+0x114>
		return MOTOR_MODE_ERROR;
    1282:	51 e0       	ldi	r21, 0x01	; 1
    1284:	e3 e0       	ldi	r30, 0x03	; 3
    1286:	ca ec       	ldi	r28, 0xCA	; 202
    1288:	d1 e0       	ldi	r29, 0x01	; 1
	}
	
	if 	(mode == MOTOR_MODE_CCW ) {
    128a:	72 30       	cpi	r23, 0x02	; 2
    128c:	a1 f4       	brne	.+40     	; 0x12b6 <motor_mode+0x6c>
		MOTOR_CTL_PORT&=~(1<<M_IN1); // IN1 = L, IN2 = H
    128e:	4b b1       	in	r20, 0x0b	; 11
    1290:	21 e0       	ldi	r18, 0x01	; 1
    1292:	30 e0       	ldi	r19, 0x00	; 0
    1294:	c9 01       	movw	r24, r18
    1296:	02 c0       	rjmp	.+4      	; 0x129c <motor_mode+0x52>
    1298:	88 0f       	add	r24, r24
    129a:	99 1f       	adc	r25, r25
    129c:	5a 95       	dec	r21
    129e:	e2 f7       	brpl	.-8      	; 0x1298 <motor_mode+0x4e>
    12a0:	80 95       	com	r24
    12a2:	84 23       	and	r24, r20
    12a4:	8b b9       	out	0x0b, r24	; 11
		MOTOR_CTL_PORT|=(1<<M_IN2);
    12a6:	8b b1       	in	r24, 0x0b	; 11
    12a8:	02 c0       	rjmp	.+4      	; 0x12ae <motor_mode+0x64>
    12aa:	22 0f       	add	r18, r18
    12ac:	33 1f       	adc	r19, r19
    12ae:	ea 95       	dec	r30
    12b0:	e2 f7       	brpl	.-8      	; 0x12aa <motor_mode+0x60>
    12b2:	82 2b       	or	r24, r18
    12b4:	29 c0       	rjmp	.+82     	; 0x1308 <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    12b6:	71 30       	cpi	r23, 0x01	; 1
    12b8:	a1 f4       	brne	.+40     	; 0x12e2 <motor_mode+0x98>
		MOTOR_CTL_PORT|=(1<<M_IN1);
    12ba:	4b b1       	in	r20, 0x0b	; 11
    12bc:	81 e0       	ldi	r24, 0x01	; 1
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	9c 01       	movw	r18, r24
    12c2:	02 c0       	rjmp	.+4      	; 0x12c8 <motor_mode+0x7e>
    12c4:	22 0f       	add	r18, r18
    12c6:	33 1f       	adc	r19, r19
    12c8:	5a 95       	dec	r21
    12ca:	e2 f7       	brpl	.-8      	; 0x12c4 <motor_mode+0x7a>
    12cc:	42 2b       	or	r20, r18
    12ce:	4b b9       	out	0x0b, r20	; 11
		MOTOR_CTL_PORT&=~(1<<M_IN2); // IN1 = H, IN2 = L
    12d0:	2b b1       	in	r18, 0x0b	; 11
    12d2:	02 c0       	rjmp	.+4      	; 0x12d8 <motor_mode+0x8e>
    12d4:	88 0f       	add	r24, r24
    12d6:	99 1f       	adc	r25, r25
    12d8:	ea 95       	dec	r30
    12da:	e2 f7       	brpl	.-8      	; 0x12d4 <motor_mode+0x8a>
    12dc:	80 95       	com	r24
    12de:	82 23       	and	r24, r18
    12e0:	13 c0       	rjmp	.+38     	; 0x1308 <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    12e2:	73 30       	cpi	r23, 0x03	; 3
    12e4:	99 f4       	brne	.+38     	; 0x130c <motor_mode+0xc2>
		MOTOR_CTL_PORT&=~((1<<M_IN1)|(1<<M_IN2)); // IN1 = L, IN2 = L
    12e6:	4b b1       	in	r20, 0x0b	; 11
    12e8:	21 e0       	ldi	r18, 0x01	; 1
    12ea:	30 e0       	ldi	r19, 0x00	; 0
    12ec:	c9 01       	movw	r24, r18
    12ee:	02 c0       	rjmp	.+4      	; 0x12f4 <motor_mode+0xaa>
    12f0:	88 0f       	add	r24, r24
    12f2:	99 1f       	adc	r25, r25
    12f4:	ea 95       	dec	r30
    12f6:	e2 f7       	brpl	.-8      	; 0x12f0 <motor_mode+0xa6>
    12f8:	02 c0       	rjmp	.+4      	; 0x12fe <motor_mode+0xb4>
    12fa:	22 0f       	add	r18, r18
    12fc:	33 1f       	adc	r19, r19
    12fe:	5a 95       	dec	r21
    1300:	e2 f7       	brpl	.-8      	; 0x12fa <motor_mode+0xb0>
    1302:	82 2b       	or	r24, r18
    1304:	80 95       	com	r24
    1306:	84 23       	and	r24, r20
    1308:	8b b9       	out	0x0b, r24	; 11
    130a:	14 c0       	rjmp	.+40     	; 0x1334 <motor_mode+0xea>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    130c:	74 30       	cpi	r23, 0x04	; 4
    130e:	99 f4       	brne	.+38     	; 0x1336 <motor_mode+0xec>
		MOTOR_CTL_PORT|=(1<<M_IN1)|(1<<M_IN2); // IN1 = H, IN2 = H
    1310:	8b b1       	in	r24, 0x0b	; 11
    1312:	21 e0       	ldi	r18, 0x01	; 1
    1314:	30 e0       	ldi	r19, 0x00	; 0
    1316:	d9 01       	movw	r26, r18
    1318:	02 c0       	rjmp	.+4      	; 0x131e <motor_mode+0xd4>
    131a:	aa 0f       	add	r26, r26
    131c:	bb 1f       	adc	r27, r27
    131e:	5a 95       	dec	r21
    1320:	e2 f7       	brpl	.-8      	; 0x131a <motor_mode+0xd0>
    1322:	ad 01       	movw	r20, r26
    1324:	02 c0       	rjmp	.+4      	; 0x132a <motor_mode+0xe0>
    1326:	22 0f       	add	r18, r18
    1328:	33 1f       	adc	r19, r19
    132a:	ea 95       	dec	r30
    132c:	e2 f7       	brpl	.-8      	; 0x1326 <motor_mode+0xdc>
    132e:	42 2b       	or	r20, r18
    1330:	48 2b       	or	r20, r24
    1332:	4b b9       	out	0x0b, r20	; 11
		*c_mode = mode;
    1334:	78 83       	st	Y, r23
	}
	
	#ifdef debug
	char mname;
	if (motor==LEFT)
    1336:	66 23       	and	r22, r22
    1338:	11 f0       	breq	.+4      	; 0x133e <motor_mode+0xf4>
    133a:	22 e5       	ldi	r18, 0x52	; 82
    133c:	01 c0       	rjmp	.+2      	; 0x1340 <motor_mode+0xf6>
    133e:	2c e4       	ldi	r18, 0x4C	; 76
		mname='L';
	else
		mname='R';
	printf("\nMotor: %c mode: %d",mname,*c_mode);
    1340:	88 81       	ld	r24, Y
    1342:	90 e0       	ldi	r25, 0x00	; 0
    1344:	9f 93       	push	r25
    1346:	8f 93       	push	r24
    1348:	82 2f       	mov	r24, r18
    134a:	90 e0       	ldi	r25, 0x00	; 0
    134c:	9f 93       	push	r25
    134e:	8f 93       	push	r24
    1350:	8e e2       	ldi	r24, 0x2E	; 46
    1352:	91 e0       	ldi	r25, 0x01	; 1
    1354:	9f 93       	push	r25
    1356:	8f 93       	push	r24
    1358:	0e 94 df 0a 	call	0x15be	; 0x15be <printf>
	#endif
	
	return *c_mode;
    135c:	88 81       	ld	r24, Y
    135e:	2d b7       	in	r18, 0x3d	; 61
    1360:	3e b7       	in	r19, 0x3e	; 62
    1362:	2a 5f       	subi	r18, 0xFA	; 250
    1364:	3f 4f       	sbci	r19, 0xFF	; 255
    1366:	0f b6       	in	r0, 0x3f	; 63
    1368:	f8 94       	cli
    136a:	3e bf       	out	0x3e, r19	; 62
    136c:	0f be       	out	0x3f, r0	; 63
    136e:	2d bf       	out	0x3d, r18	; 61
}
    1370:	df 91       	pop	r29
    1372:	cf 91       	pop	r28
    1374:	08 95       	ret

00001376 <lf_speed_stop>:
	motor_set_speed(LF_MAX_SPEED,RIGHT);
	motor_mode(MOTOR_L_FWD,LEFT);
	motor_mode(MOTOR_L_FWD,RIGHT);
}

void lf_speed_stop(void) {
    1376:	60 e0       	ldi	r22, 0x00	; 0
    1378:	83 e0       	ldi	r24, 0x03	; 3
    137a:	0e 94 25 09 	call	0x124a	; 0x124a <motor_mode>
	motor_mode(MOTOR_MODE_STOP,LEFT);
	motor_mode(MOTOR_MODE_STOP,RIGHT);
    137e:	61 e0       	ldi	r22, 0x01	; 1
    1380:	83 e0       	ldi	r24, 0x03	; 3
    1382:	0e 94 25 09 	call	0x124a	; 0x124a <motor_mode>
	motor_set_speed(LF_MIN_SPEED,LEFT);
    1386:	60 e0       	ldi	r22, 0x00	; 0
    1388:	80 e0       	ldi	r24, 0x00	; 0
    138a:	95 e0       	ldi	r25, 0x05	; 5
    138c:	0e 94 72 08 	call	0x10e4	; 0x10e4 <motor_set_speed>
	motor_set_speed(LF_MIN_SPEED,RIGHT);
    1390:	61 e0       	ldi	r22, 0x01	; 1
    1392:	80 e0       	ldi	r24, 0x00	; 0
    1394:	95 e0       	ldi	r25, 0x05	; 5
    1396:	0e 94 72 08 	call	0x10e4	; 0x10e4 <motor_set_speed>
}
    139a:	08 95       	ret

0000139c <motors_init>:

void motors_init(void) {
    139c:	8a b1       	in	r24, 0x0a	; 10
    139e:	8a 6a       	ori	r24, 0xAA	; 170
    13a0:	8a b9       	out	0x0a, r24	; 10
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
	lf_speed_stop();
    13a2:	0e 94 bb 09 	call	0x1376	; 0x1376 <lf_speed_stop>
}
    13a6:	08 95       	ret

000013a8 <lf_speed_full>:
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
	motor_set_speed(ml,LEFT);
}

void lf_speed_full(void) {
    13a8:	60 e0       	ldi	r22, 0x00	; 0
    13aa:	80 e0       	ldi	r24, 0x00	; 0
    13ac:	90 ec       	ldi	r25, 0xC0	; 192
    13ae:	0e 94 72 08 	call	0x10e4	; 0x10e4 <motor_set_speed>
	motor_set_speed(LF_MAX_SPEED,LEFT);
	motor_set_speed(LF_MAX_SPEED,RIGHT);
    13b2:	61 e0       	ldi	r22, 0x01	; 1
    13b4:	80 e0       	ldi	r24, 0x00	; 0
    13b6:	90 ec       	ldi	r25, 0xC0	; 192
    13b8:	0e 94 72 08 	call	0x10e4	; 0x10e4 <motor_set_speed>
	motor_mode(MOTOR_L_FWD,LEFT);
    13bc:	60 e0       	ldi	r22, 0x00	; 0
    13be:	81 e0       	ldi	r24, 0x01	; 1
    13c0:	0e 94 25 09 	call	0x124a	; 0x124a <motor_mode>
	motor_mode(MOTOR_L_FWD,RIGHT);
    13c4:	61 e0       	ldi	r22, 0x01	; 1
    13c6:	81 e0       	ldi	r24, 0x01	; 1
    13c8:	0e 94 25 09 	call	0x124a	; 0x124a <motor_mode>
}
    13cc:	08 95       	ret

000013ce <joy_init>:
#include <stdio.h>
#include <avr/io.h>
#include <avr/interrupt.h>
#include <avr/pgmspace.h>

void joy_init(void) {
    13ce:	84 b1       	in	r24, 0x04	; 4
    13d0:	8f 72       	andi	r24, 0x2F	; 47
    13d2:	84 b9       	out	0x04, r24	; 4
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
    13d4:	8d b1       	in	r24, 0x0d	; 13
    13d6:	83 7f       	andi	r24, 0xF3	; 243
    13d8:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
    13da:	85 b1       	in	r24, 0x05	; 5
    13dc:	80 6d       	ori	r24, 0xD0	; 208
    13de:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
    13e0:	8e b1       	in	r24, 0x0e	; 14
    13e2:	8c 60       	ori	r24, 0x0C	; 12
    13e4:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK|=(1<<PCIE1)|(1<<PCIE0);
    13e6:	8d b3       	in	r24, 0x1d	; 29
    13e8:	80 6c       	ori	r24, 0xC0	; 192
    13ea:	8d bb       	out	0x1d, r24	; 29
	PCMSK1|=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
    13ec:	ec e6       	ldi	r30, 0x6C	; 108
    13ee:	f0 e0       	ldi	r31, 0x00	; 0
    13f0:	80 81       	ld	r24, Z
    13f2:	80 6d       	ori	r24, 0xD0	; 208
    13f4:	80 83       	st	Z, r24
	PCMSK0|=(1<<PCINT3)|(1<<PCINT2);	
    13f6:	eb e6       	ldi	r30, 0x6B	; 107
    13f8:	f0 e0       	ldi	r31, 0x00	; 0
    13fa:	80 81       	ld	r24, Z
    13fc:	8c 60       	ori	r24, 0x0C	; 12
    13fe:	80 83       	st	Z, r24
	
}
    1400:	08 95       	ret

00001402 <__vector_3>:
	else
		fprintf_P(stderr,PSTR("\n[debug] PE? Released"));
	#endif
}

ISR(PCINT1_vect) {
    1402:	1f 92       	push	r1
    1404:	0f 92       	push	r0
    1406:	0f b6       	in	r0, 0x3f	; 63
    1408:	0f 92       	push	r0
    140a:	11 24       	eor	r1, r1
    140c:	1f 93       	push	r17
    140e:	2f 93       	push	r18
    1410:	3f 93       	push	r19
    1412:	4f 93       	push	r20
    1414:	5f 93       	push	r21
    1416:	6f 93       	push	r22
    1418:	7f 93       	push	r23
    141a:	8f 93       	push	r24
    141c:	9f 93       	push	r25
    141e:	af 93       	push	r26
    1420:	bf 93       	push	r27
    1422:	ef 93       	push	r30
    1424:	ff 93       	push	r31
	//PB7,4,6
	uint8_t iPINB = (uint8_t)~PINB;
    1426:	93 b1       	in	r25, 0x03	; 3
    1428:	90 95       	com	r25
	if (iPINB&((1<<7)|(1<<6)|(1<<4))) {
    142a:	19 2f       	mov	r17, r25
    142c:	89 2f       	mov	r24, r25
    142e:	80 7d       	andi	r24, 0xD0	; 208
    1430:	41 f0       	breq	.+16     	; 0x1442 <__vector_3+0x40>
		if (iPINB&(1<<7)) {// Down
    1432:	97 ff       	sbrs	r25, 7
    1434:	02 c0       	rjmp	.+4      	; 0x143a <__vector_3+0x38>
			adc_calibrate_update();
    1436:	0e 94 28 04 	call	0x850	; 0x850 <adc_calibrate_update>
			#if DEBUG_L(2)
			print_adc_calibration();
			print_adc_values();
			#endif
		}
		if (iPINB&(1<<6)) {// Up
    143a:	16 ff       	sbrs	r17, 6
    143c:	02 c0       	rjmp	.+4      	; 0x1442 <__vector_3+0x40>
			adc_calibrate_clear();
    143e:	0e 94 1e 04 	call	0x83c	; 0x83c <adc_calibrate_clear>
	}
	#if DEBUG_L(3)
	else
		fprintf_P(stderr,PSTR("\n[debug] PB? Released"));
	#endif
}
    1442:	ff 91       	pop	r31
    1444:	ef 91       	pop	r30
    1446:	bf 91       	pop	r27
    1448:	af 91       	pop	r26
    144a:	9f 91       	pop	r25
    144c:	8f 91       	pop	r24
    144e:	7f 91       	pop	r23
    1450:	6f 91       	pop	r22
    1452:	5f 91       	pop	r21
    1454:	4f 91       	pop	r20
    1456:	3f 91       	pop	r19
    1458:	2f 91       	pop	r18
    145a:	1f 91       	pop	r17
    145c:	0f 90       	pop	r0
    145e:	0f be       	out	0x3f, r0	; 63
    1460:	0f 90       	pop	r0
    1462:	1f 90       	pop	r1
    1464:	18 95       	reti

00001466 <__vector_2>:
	PCMSK1|=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
	PCMSK0|=(1<<PCINT3)|(1<<PCINT2);	
	
}

ISR(PCINT0_vect) {
    1466:	1f 92       	push	r1
    1468:	0f 92       	push	r0
    146a:	0f b6       	in	r0, 0x3f	; 63
    146c:	0f 92       	push	r0
    146e:	11 24       	eor	r1, r1
    1470:	2f 93       	push	r18
    1472:	3f 93       	push	r19
    1474:	4f 93       	push	r20
    1476:	5f 93       	push	r21
    1478:	6f 93       	push	r22
    147a:	7f 93       	push	r23
    147c:	8f 93       	push	r24
    147e:	9f 93       	push	r25
    1480:	af 93       	push	r26
    1482:	bf 93       	push	r27
    1484:	cf 93       	push	r28
    1486:	df 93       	push	r29
    1488:	ef 93       	push	r30
    148a:	ff 93       	push	r31
	//PE2,3
	uint8_t iPINE = (uint8_t)~PINE;
    148c:	8c b1       	in	r24, 0x0c	; 12
	if (iPINE&((1<<2)|(1<<3))) {
    148e:	80 95       	com	r24
    1490:	c8 2f       	mov	r28, r24
    1492:	d0 e0       	ldi	r29, 0x00	; 0
    1494:	ce 01       	movw	r24, r28
    1496:	8c 70       	andi	r24, 0x0C	; 12
    1498:	90 70       	andi	r25, 0x00	; 0
    149a:	89 2b       	or	r24, r25
    149c:	09 f1       	breq	.+66     	; 0x14e0 <__vector_2+0x7a>
		if (iPINE&(1<<2)) {// Left
    149e:	c2 ff       	sbrs	r28, 2
    14a0:	0e c0       	rjmp	.+28     	; 0x14be <__vector_2+0x58>
			if (c_mode!=WAIT) {
    14a2:	80 91 d4 01 	lds	r24, 0x01D4
    14a6:	88 23       	and	r24, r24
    14a8:	29 f0       	breq	.+10     	; 0x14b4 <__vector_2+0x4e>
				c_mode=WAIT;
    14aa:	10 92 d4 01 	sts	0x01D4, r1
				lf_speed_stop();
    14ae:	0e 94 bb 09 	call	0x1376	; 0x1376 <lf_speed_stop>
    14b2:	05 c0       	rjmp	.+10     	; 0x14be <__vector_2+0x58>
			}
			else {
				initial=true;
    14b4:	81 e0       	ldi	r24, 0x01	; 1
    14b6:	80 93 e6 01 	sts	0x01E6, r24
				c_mode=TEST;
    14ba:	80 93 d4 01 	sts	0x01D4, r24
			}
			#if DEBUG_L(2)
			fprintf_P(stderr,PSTR("\nCurrent Mode (T/W) = %d"),c_mode);
			#endif
		}
		if (iPINE&(1<<3)) {// Right
    14be:	c3 ff       	sbrs	r28, 3
    14c0:	0f c0       	rjmp	.+30     	; 0x14e0 <__vector_2+0x7a>
			if (c_mode!=WAIT) {
    14c2:	80 91 d4 01 	lds	r24, 0x01D4
    14c6:	88 23       	and	r24, r24
    14c8:	29 f0       	breq	.+10     	; 0x14d4 <__vector_2+0x6e>
				c_mode=WAIT;
    14ca:	10 92 d4 01 	sts	0x01D4, r1
				lf_speed_stop();
    14ce:	0e 94 bb 09 	call	0x1376	; 0x1376 <lf_speed_stop>
    14d2:	06 c0       	rjmp	.+12     	; 0x14e0 <__vector_2+0x7a>
			}
			else {
				initial=true;
    14d4:	81 e0       	ldi	r24, 0x01	; 1
    14d6:	80 93 e6 01 	sts	0x01E6, r24
				c_mode=FOLLOW;
    14da:	82 e0       	ldi	r24, 0x02	; 2
    14dc:	80 93 d4 01 	sts	0x01D4, r24
	}
	#if DEBUG_L(3)
	else
		fprintf_P(stderr,PSTR("\n[debug] PE? Released"));
	#endif
}
    14e0:	ff 91       	pop	r31
    14e2:	ef 91       	pop	r30
    14e4:	df 91       	pop	r29
    14e6:	cf 91       	pop	r28
    14e8:	bf 91       	pop	r27
    14ea:	af 91       	pop	r26
    14ec:	9f 91       	pop	r25
    14ee:	8f 91       	pop	r24
    14f0:	7f 91       	pop	r23
    14f2:	6f 91       	pop	r22
    14f4:	5f 91       	pop	r21
    14f6:	4f 91       	pop	r20
    14f8:	3f 91       	pop	r19
    14fa:	2f 91       	pop	r18
    14fc:	0f 90       	pop	r0
    14fe:	0f be       	out	0x3f, r0	; 63
    1500:	0f 90       	pop	r0
    1502:	1f 90       	pop	r1
    1504:	18 95       	reti

00001506 <fprintf>:
    1506:	a0 e0       	ldi	r26, 0x00	; 0
    1508:	b0 e0       	ldi	r27, 0x00	; 0
    150a:	e9 e8       	ldi	r30, 0x89	; 137
    150c:	fa e0       	ldi	r31, 0x0A	; 10
    150e:	0c 94 a4 0d 	jmp	0x1b48	; 0x1b48 <__prologue_saves__+0x20>
    1512:	ce 01       	movw	r24, r28
    1514:	09 96       	adiw	r24, 0x09	; 9
    1516:	ac 01       	movw	r20, r24
    1518:	6f 81       	ldd	r22, Y+7	; 0x07
    151a:	78 85       	ldd	r23, Y+8	; 0x08
    151c:	8d 81       	ldd	r24, Y+5	; 0x05
    151e:	9e 81       	ldd	r25, Y+6	; 0x06
    1520:	0e 94 1a 0b 	call	0x1634	; 0x1634 <vfprintf>
    1524:	20 96       	adiw	r28, 0x00	; 0
    1526:	e2 e0       	ldi	r30, 0x02	; 2
    1528:	0c 94 c0 0d 	jmp	0x1b80	; 0x1b80 <__epilogue_restores__+0x20>

0000152c <fprintf_P>:
    152c:	a0 e0       	ldi	r26, 0x00	; 0
    152e:	b0 e0       	ldi	r27, 0x00	; 0
    1530:	ec e9       	ldi	r30, 0x9C	; 156
    1532:	fa e0       	ldi	r31, 0x0A	; 10
    1534:	0c 94 a2 0d 	jmp	0x1b44	; 0x1b44 <__prologue_saves__+0x1c>
    1538:	0f 81       	ldd	r16, Y+7	; 0x07
    153a:	18 85       	ldd	r17, Y+8	; 0x08
    153c:	9e 01       	movw	r18, r28
    153e:	25 5f       	subi	r18, 0xF5	; 245
    1540:	3f 4f       	sbci	r19, 0xFF	; 255
    1542:	f8 01       	movw	r30, r16
    1544:	83 81       	ldd	r24, Z+3	; 0x03
    1546:	88 60       	ori	r24, 0x08	; 8
    1548:	83 83       	std	Z+3, r24	; 0x03
    154a:	a9 01       	movw	r20, r18
    154c:	69 85       	ldd	r22, Y+9	; 0x09
    154e:	7a 85       	ldd	r23, Y+10	; 0x0a
    1550:	c8 01       	movw	r24, r16
    1552:	0e 94 1a 0b 	call	0x1634	; 0x1634 <vfprintf>
    1556:	f8 01       	movw	r30, r16
    1558:	23 81       	ldd	r18, Z+3	; 0x03
    155a:	27 7f       	andi	r18, 0xF7	; 247
    155c:	23 83       	std	Z+3, r18	; 0x03
    155e:	20 96       	adiw	r28, 0x00	; 0
    1560:	e4 e0       	ldi	r30, 0x04	; 4
    1562:	0c 94 be 0d 	jmp	0x1b7c	; 0x1b7c <__epilogue_restores__+0x1c>

00001566 <fputc>:
    1566:	0f 93       	push	r16
    1568:	1f 93       	push	r17
    156a:	cf 93       	push	r28
    156c:	df 93       	push	r29
    156e:	8c 01       	movw	r16, r24
    1570:	eb 01       	movw	r28, r22
    1572:	8b 81       	ldd	r24, Y+3	; 0x03
    1574:	81 ff       	sbrs	r24, 1
    1576:	1b c0       	rjmp	.+54     	; 0x15ae <fputc+0x48>
    1578:	82 ff       	sbrs	r24, 2
    157a:	0d c0       	rjmp	.+26     	; 0x1596 <fputc+0x30>
    157c:	2e 81       	ldd	r18, Y+6	; 0x06
    157e:	3f 81       	ldd	r19, Y+7	; 0x07
    1580:	8c 81       	ldd	r24, Y+4	; 0x04
    1582:	9d 81       	ldd	r25, Y+5	; 0x05
    1584:	28 17       	cp	r18, r24
    1586:	39 07       	cpc	r19, r25
    1588:	64 f4       	brge	.+24     	; 0x15a2 <fputc+0x3c>
    158a:	e8 81       	ld	r30, Y
    158c:	f9 81       	ldd	r31, Y+1	; 0x01
    158e:	01 93       	st	Z+, r16
    1590:	f9 83       	std	Y+1, r31	; 0x01
    1592:	e8 83       	st	Y, r30
    1594:	06 c0       	rjmp	.+12     	; 0x15a2 <fputc+0x3c>
    1596:	e8 85       	ldd	r30, Y+8	; 0x08
    1598:	f9 85       	ldd	r31, Y+9	; 0x09
    159a:	80 2f       	mov	r24, r16
    159c:	09 95       	icall
    159e:	89 2b       	or	r24, r25
    15a0:	31 f4       	brne	.+12     	; 0x15ae <fputc+0x48>
    15a2:	8e 81       	ldd	r24, Y+6	; 0x06
    15a4:	9f 81       	ldd	r25, Y+7	; 0x07
    15a6:	01 96       	adiw	r24, 0x01	; 1
    15a8:	9f 83       	std	Y+7, r25	; 0x07
    15aa:	8e 83       	std	Y+6, r24	; 0x06
    15ac:	02 c0       	rjmp	.+4      	; 0x15b2 <fputc+0x4c>
    15ae:	0f ef       	ldi	r16, 0xFF	; 255
    15b0:	1f ef       	ldi	r17, 0xFF	; 255
    15b2:	c8 01       	movw	r24, r16
    15b4:	df 91       	pop	r29
    15b6:	cf 91       	pop	r28
    15b8:	1f 91       	pop	r17
    15ba:	0f 91       	pop	r16
    15bc:	08 95       	ret

000015be <printf>:
    15be:	a0 e0       	ldi	r26, 0x00	; 0
    15c0:	b0 e0       	ldi	r27, 0x00	; 0
    15c2:	e5 ee       	ldi	r30, 0xE5	; 229
    15c4:	fa e0       	ldi	r31, 0x0A	; 10
    15c6:	0c 94 a4 0d 	jmp	0x1b48	; 0x1b48 <__prologue_saves__+0x20>
    15ca:	fe 01       	movw	r30, r28
    15cc:	35 96       	adiw	r30, 0x05	; 5
    15ce:	61 91       	ld	r22, Z+
    15d0:	71 91       	ld	r23, Z+
    15d2:	af 01       	movw	r20, r30
    15d4:	80 91 ea 01 	lds	r24, 0x01EA
    15d8:	90 91 eb 01 	lds	r25, 0x01EB
    15dc:	0e 94 1a 0b 	call	0x1634	; 0x1634 <vfprintf>
    15e0:	20 96       	adiw	r28, 0x00	; 0
    15e2:	e2 e0       	ldi	r30, 0x02	; 2
    15e4:	0c 94 c0 0d 	jmp	0x1b80	; 0x1b80 <__epilogue_restores__+0x20>

000015e8 <printf_P>:
    15e8:	a0 e0       	ldi	r26, 0x00	; 0
    15ea:	b0 e0       	ldi	r27, 0x00	; 0
    15ec:	ea ef       	ldi	r30, 0xFA	; 250
    15ee:	fa e0       	ldi	r31, 0x0A	; 10
    15f0:	0c 94 a4 0d 	jmp	0x1b48	; 0x1b48 <__prologue_saves__+0x20>
    15f4:	fe 01       	movw	r30, r28
    15f6:	35 96       	adiw	r30, 0x05	; 5
    15f8:	61 91       	ld	r22, Z+
    15fa:	71 91       	ld	r23, Z+
    15fc:	a0 91 ea 01 	lds	r26, 0x01EA
    1600:	b0 91 eb 01 	lds	r27, 0x01EB
    1604:	13 96       	adiw	r26, 0x03	; 3
    1606:	8c 91       	ld	r24, X
    1608:	13 97       	sbiw	r26, 0x03	; 3
    160a:	88 60       	ori	r24, 0x08	; 8
    160c:	13 96       	adiw	r26, 0x03	; 3
    160e:	8c 93       	st	X, r24
    1610:	af 01       	movw	r20, r30
    1612:	80 91 ea 01 	lds	r24, 0x01EA
    1616:	90 91 eb 01 	lds	r25, 0x01EB
    161a:	0e 94 1a 0b 	call	0x1634	; 0x1634 <vfprintf>
    161e:	e0 91 ea 01 	lds	r30, 0x01EA
    1622:	f0 91 eb 01 	lds	r31, 0x01EB
    1626:	23 81       	ldd	r18, Z+3	; 0x03
    1628:	27 7f       	andi	r18, 0xF7	; 247
    162a:	23 83       	std	Z+3, r18	; 0x03
    162c:	20 96       	adiw	r28, 0x00	; 0
    162e:	e2 e0       	ldi	r30, 0x02	; 2
    1630:	0c 94 c0 0d 	jmp	0x1b80	; 0x1b80 <__epilogue_restores__+0x20>

00001634 <vfprintf>:
    1634:	ab e0       	ldi	r26, 0x0B	; 11
    1636:	b0 e0       	ldi	r27, 0x00	; 0
    1638:	e0 e2       	ldi	r30, 0x20	; 32
    163a:	fb e0       	ldi	r31, 0x0B	; 11
    163c:	0c 94 94 0d 	jmp	0x1b28	; 0x1b28 <__prologue_saves__>
    1640:	3c 01       	movw	r6, r24
    1642:	2b 01       	movw	r4, r22
    1644:	5a 01       	movw	r10, r20
    1646:	fc 01       	movw	r30, r24
    1648:	17 82       	std	Z+7, r1	; 0x07
    164a:	16 82       	std	Z+6, r1	; 0x06
    164c:	83 81       	ldd	r24, Z+3	; 0x03
    164e:	81 fd       	sbrc	r24, 1
    1650:	03 c0       	rjmp	.+6      	; 0x1658 <vfprintf+0x24>
    1652:	6f ef       	ldi	r22, 0xFF	; 255
    1654:	7f ef       	ldi	r23, 0xFF	; 255
    1656:	c8 c1       	rjmp	.+912    	; 0x19e8 <vfprintf+0x3b4>
    1658:	9a e0       	ldi	r25, 0x0A	; 10
    165a:	89 2e       	mov	r8, r25
    165c:	1e 01       	movw	r2, r28
    165e:	08 94       	sec
    1660:	21 1c       	adc	r2, r1
    1662:	31 1c       	adc	r3, r1
    1664:	f3 01       	movw	r30, r6
    1666:	23 81       	ldd	r18, Z+3	; 0x03
    1668:	f2 01       	movw	r30, r4
    166a:	23 fd       	sbrc	r18, 3
    166c:	85 91       	lpm	r24, Z+
    166e:	23 ff       	sbrs	r18, 3
    1670:	81 91       	ld	r24, Z+
    1672:	2f 01       	movw	r4, r30
    1674:	88 23       	and	r24, r24
    1676:	09 f4       	brne	.+2      	; 0x167a <vfprintf+0x46>
    1678:	b4 c1       	rjmp	.+872    	; 0x19e2 <vfprintf+0x3ae>
    167a:	85 32       	cpi	r24, 0x25	; 37
    167c:	39 f4       	brne	.+14     	; 0x168c <vfprintf+0x58>
    167e:	23 fd       	sbrc	r18, 3
    1680:	85 91       	lpm	r24, Z+
    1682:	23 ff       	sbrs	r18, 3
    1684:	81 91       	ld	r24, Z+
    1686:	2f 01       	movw	r4, r30
    1688:	85 32       	cpi	r24, 0x25	; 37
    168a:	29 f4       	brne	.+10     	; 0x1696 <vfprintf+0x62>
    168c:	b3 01       	movw	r22, r6
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	0e 94 b3 0a 	call	0x1566	; 0x1566 <fputc>
    1694:	e7 cf       	rjmp	.-50     	; 0x1664 <vfprintf+0x30>
    1696:	98 2f       	mov	r25, r24
    1698:	dd 24       	eor	r13, r13
    169a:	cc 24       	eor	r12, r12
    169c:	99 24       	eor	r9, r9
    169e:	ff e1       	ldi	r31, 0x1F	; 31
    16a0:	fd 15       	cp	r31, r13
    16a2:	d0 f0       	brcs	.+52     	; 0x16d8 <vfprintf+0xa4>
    16a4:	9b 32       	cpi	r25, 0x2B	; 43
    16a6:	69 f0       	breq	.+26     	; 0x16c2 <vfprintf+0x8e>
    16a8:	9c 32       	cpi	r25, 0x2C	; 44
    16aa:	28 f4       	brcc	.+10     	; 0x16b6 <vfprintf+0x82>
    16ac:	90 32       	cpi	r25, 0x20	; 32
    16ae:	59 f0       	breq	.+22     	; 0x16c6 <vfprintf+0x92>
    16b0:	93 32       	cpi	r25, 0x23	; 35
    16b2:	91 f4       	brne	.+36     	; 0x16d8 <vfprintf+0xa4>
    16b4:	0e c0       	rjmp	.+28     	; 0x16d2 <vfprintf+0x9e>
    16b6:	9d 32       	cpi	r25, 0x2D	; 45
    16b8:	49 f0       	breq	.+18     	; 0x16cc <vfprintf+0x98>
    16ba:	90 33       	cpi	r25, 0x30	; 48
    16bc:	69 f4       	brne	.+26     	; 0x16d8 <vfprintf+0xa4>
    16be:	41 e0       	ldi	r20, 0x01	; 1
    16c0:	24 c0       	rjmp	.+72     	; 0x170a <vfprintf+0xd6>
    16c2:	52 e0       	ldi	r21, 0x02	; 2
    16c4:	d5 2a       	or	r13, r21
    16c6:	84 e0       	ldi	r24, 0x04	; 4
    16c8:	d8 2a       	or	r13, r24
    16ca:	28 c0       	rjmp	.+80     	; 0x171c <vfprintf+0xe8>
    16cc:	98 e0       	ldi	r25, 0x08	; 8
    16ce:	d9 2a       	or	r13, r25
    16d0:	25 c0       	rjmp	.+74     	; 0x171c <vfprintf+0xe8>
    16d2:	e0 e1       	ldi	r30, 0x10	; 16
    16d4:	de 2a       	or	r13, r30
    16d6:	22 c0       	rjmp	.+68     	; 0x171c <vfprintf+0xe8>
    16d8:	d7 fc       	sbrc	r13, 7
    16da:	29 c0       	rjmp	.+82     	; 0x172e <vfprintf+0xfa>
    16dc:	89 2f       	mov	r24, r25
    16de:	80 53       	subi	r24, 0x30	; 48
    16e0:	8a 30       	cpi	r24, 0x0A	; 10
    16e2:	70 f4       	brcc	.+28     	; 0x1700 <vfprintf+0xcc>
    16e4:	d6 fe       	sbrs	r13, 6
    16e6:	05 c0       	rjmp	.+10     	; 0x16f2 <vfprintf+0xbe>
    16e8:	98 9c       	mul	r9, r8
    16ea:	90 2c       	mov	r9, r0
    16ec:	11 24       	eor	r1, r1
    16ee:	98 0e       	add	r9, r24
    16f0:	15 c0       	rjmp	.+42     	; 0x171c <vfprintf+0xe8>
    16f2:	c8 9c       	mul	r12, r8
    16f4:	c0 2c       	mov	r12, r0
    16f6:	11 24       	eor	r1, r1
    16f8:	c8 0e       	add	r12, r24
    16fa:	f0 e2       	ldi	r31, 0x20	; 32
    16fc:	df 2a       	or	r13, r31
    16fe:	0e c0       	rjmp	.+28     	; 0x171c <vfprintf+0xe8>
    1700:	9e 32       	cpi	r25, 0x2E	; 46
    1702:	29 f4       	brne	.+10     	; 0x170e <vfprintf+0xda>
    1704:	d6 fc       	sbrc	r13, 6
    1706:	6d c1       	rjmp	.+730    	; 0x19e2 <vfprintf+0x3ae>
    1708:	40 e4       	ldi	r20, 0x40	; 64
    170a:	d4 2a       	or	r13, r20
    170c:	07 c0       	rjmp	.+14     	; 0x171c <vfprintf+0xe8>
    170e:	9c 36       	cpi	r25, 0x6C	; 108
    1710:	19 f4       	brne	.+6      	; 0x1718 <vfprintf+0xe4>
    1712:	50 e8       	ldi	r21, 0x80	; 128
    1714:	d5 2a       	or	r13, r21
    1716:	02 c0       	rjmp	.+4      	; 0x171c <vfprintf+0xe8>
    1718:	98 36       	cpi	r25, 0x68	; 104
    171a:	49 f4       	brne	.+18     	; 0x172e <vfprintf+0xfa>
    171c:	f2 01       	movw	r30, r4
    171e:	23 fd       	sbrc	r18, 3
    1720:	95 91       	lpm	r25, Z+
    1722:	23 ff       	sbrs	r18, 3
    1724:	91 91       	ld	r25, Z+
    1726:	2f 01       	movw	r4, r30
    1728:	99 23       	and	r25, r25
    172a:	09 f0       	breq	.+2      	; 0x172e <vfprintf+0xfa>
    172c:	b8 cf       	rjmp	.-144    	; 0x169e <vfprintf+0x6a>
    172e:	89 2f       	mov	r24, r25
    1730:	85 54       	subi	r24, 0x45	; 69
    1732:	83 30       	cpi	r24, 0x03	; 3
    1734:	18 f0       	brcs	.+6      	; 0x173c <vfprintf+0x108>
    1736:	80 52       	subi	r24, 0x20	; 32
    1738:	83 30       	cpi	r24, 0x03	; 3
    173a:	38 f4       	brcc	.+14     	; 0x174a <vfprintf+0x116>
    173c:	44 e0       	ldi	r20, 0x04	; 4
    173e:	50 e0       	ldi	r21, 0x00	; 0
    1740:	a4 0e       	add	r10, r20
    1742:	b5 1e       	adc	r11, r21
    1744:	5f e3       	ldi	r21, 0x3F	; 63
    1746:	59 83       	std	Y+1, r21	; 0x01
    1748:	0f c0       	rjmp	.+30     	; 0x1768 <vfprintf+0x134>
    174a:	93 36       	cpi	r25, 0x63	; 99
    174c:	31 f0       	breq	.+12     	; 0x175a <vfprintf+0x126>
    174e:	93 37       	cpi	r25, 0x73	; 115
    1750:	79 f0       	breq	.+30     	; 0x1770 <vfprintf+0x13c>
    1752:	93 35       	cpi	r25, 0x53	; 83
    1754:	09 f0       	breq	.+2      	; 0x1758 <vfprintf+0x124>
    1756:	56 c0       	rjmp	.+172    	; 0x1804 <vfprintf+0x1d0>
    1758:	20 c0       	rjmp	.+64     	; 0x179a <vfprintf+0x166>
    175a:	f5 01       	movw	r30, r10
    175c:	80 81       	ld	r24, Z
    175e:	89 83       	std	Y+1, r24	; 0x01
    1760:	42 e0       	ldi	r20, 0x02	; 2
    1762:	50 e0       	ldi	r21, 0x00	; 0
    1764:	a4 0e       	add	r10, r20
    1766:	b5 1e       	adc	r11, r21
    1768:	71 01       	movw	r14, r2
    176a:	01 e0       	ldi	r16, 0x01	; 1
    176c:	10 e0       	ldi	r17, 0x00	; 0
    176e:	12 c0       	rjmp	.+36     	; 0x1794 <vfprintf+0x160>
    1770:	f5 01       	movw	r30, r10
    1772:	e0 80       	ld	r14, Z
    1774:	f1 80       	ldd	r15, Z+1	; 0x01
    1776:	d6 fc       	sbrc	r13, 6
    1778:	03 c0       	rjmp	.+6      	; 0x1780 <vfprintf+0x14c>
    177a:	6f ef       	ldi	r22, 0xFF	; 255
    177c:	7f ef       	ldi	r23, 0xFF	; 255
    177e:	02 c0       	rjmp	.+4      	; 0x1784 <vfprintf+0x150>
    1780:	69 2d       	mov	r22, r9
    1782:	70 e0       	ldi	r23, 0x00	; 0
    1784:	42 e0       	ldi	r20, 0x02	; 2
    1786:	50 e0       	ldi	r21, 0x00	; 0
    1788:	a4 0e       	add	r10, r20
    178a:	b5 1e       	adc	r11, r21
    178c:	c7 01       	movw	r24, r14
    178e:	0e 94 04 0d 	call	0x1a08	; 0x1a08 <strnlen>
    1792:	8c 01       	movw	r16, r24
    1794:	5f e7       	ldi	r21, 0x7F	; 127
    1796:	d5 22       	and	r13, r21
    1798:	14 c0       	rjmp	.+40     	; 0x17c2 <vfprintf+0x18e>
    179a:	f5 01       	movw	r30, r10
    179c:	e0 80       	ld	r14, Z
    179e:	f1 80       	ldd	r15, Z+1	; 0x01
    17a0:	d6 fc       	sbrc	r13, 6
    17a2:	03 c0       	rjmp	.+6      	; 0x17aa <vfprintf+0x176>
    17a4:	6f ef       	ldi	r22, 0xFF	; 255
    17a6:	7f ef       	ldi	r23, 0xFF	; 255
    17a8:	02 c0       	rjmp	.+4      	; 0x17ae <vfprintf+0x17a>
    17aa:	69 2d       	mov	r22, r9
    17ac:	70 e0       	ldi	r23, 0x00	; 0
    17ae:	42 e0       	ldi	r20, 0x02	; 2
    17b0:	50 e0       	ldi	r21, 0x00	; 0
    17b2:	a4 0e       	add	r10, r20
    17b4:	b5 1e       	adc	r11, r21
    17b6:	c7 01       	movw	r24, r14
    17b8:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <strnlen_P>
    17bc:	8c 01       	movw	r16, r24
    17be:	50 e8       	ldi	r21, 0x80	; 128
    17c0:	d5 2a       	or	r13, r21
    17c2:	d3 fe       	sbrs	r13, 3
    17c4:	07 c0       	rjmp	.+14     	; 0x17d4 <vfprintf+0x1a0>
    17c6:	1a c0       	rjmp	.+52     	; 0x17fc <vfprintf+0x1c8>
    17c8:	b3 01       	movw	r22, r6
    17ca:	80 e2       	ldi	r24, 0x20	; 32
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	0e 94 b3 0a 	call	0x1566	; 0x1566 <fputc>
    17d2:	ca 94       	dec	r12
    17d4:	8c 2d       	mov	r24, r12
    17d6:	90 e0       	ldi	r25, 0x00	; 0
    17d8:	08 17       	cp	r16, r24
    17da:	19 07       	cpc	r17, r25
    17dc:	a8 f3       	brcs	.-22     	; 0x17c8 <vfprintf+0x194>
    17de:	0e c0       	rjmp	.+28     	; 0x17fc <vfprintf+0x1c8>
    17e0:	f7 01       	movw	r30, r14
    17e2:	d7 fc       	sbrc	r13, 7
    17e4:	85 91       	lpm	r24, Z+
    17e6:	d7 fe       	sbrs	r13, 7
    17e8:	81 91       	ld	r24, Z+
    17ea:	7f 01       	movw	r14, r30
    17ec:	b3 01       	movw	r22, r6
    17ee:	90 e0       	ldi	r25, 0x00	; 0
    17f0:	0e 94 b3 0a 	call	0x1566	; 0x1566 <fputc>
    17f4:	c1 10       	cpse	r12, r1
    17f6:	ca 94       	dec	r12
    17f8:	01 50       	subi	r16, 0x01	; 1
    17fa:	10 40       	sbci	r17, 0x00	; 0
    17fc:	01 15       	cp	r16, r1
    17fe:	11 05       	cpc	r17, r1
    1800:	79 f7       	brne	.-34     	; 0x17e0 <vfprintf+0x1ac>
    1802:	ec c0       	rjmp	.+472    	; 0x19dc <vfprintf+0x3a8>
    1804:	94 36       	cpi	r25, 0x64	; 100
    1806:	11 f0       	breq	.+4      	; 0x180c <vfprintf+0x1d8>
    1808:	99 36       	cpi	r25, 0x69	; 105
    180a:	71 f5       	brne	.+92     	; 0x1868 <vfprintf+0x234>
    180c:	d7 fe       	sbrs	r13, 7
    180e:	08 c0       	rjmp	.+16     	; 0x1820 <vfprintf+0x1ec>
    1810:	f5 01       	movw	r30, r10
    1812:	e0 80       	ld	r14, Z
    1814:	f1 80       	ldd	r15, Z+1	; 0x01
    1816:	02 81       	ldd	r16, Z+2	; 0x02
    1818:	13 81       	ldd	r17, Z+3	; 0x03
    181a:	44 e0       	ldi	r20, 0x04	; 4
    181c:	50 e0       	ldi	r21, 0x00	; 0
    181e:	0a c0       	rjmp	.+20     	; 0x1834 <vfprintf+0x200>
    1820:	f5 01       	movw	r30, r10
    1822:	80 81       	ld	r24, Z
    1824:	91 81       	ldd	r25, Z+1	; 0x01
    1826:	7c 01       	movw	r14, r24
    1828:	00 27       	eor	r16, r16
    182a:	f7 fc       	sbrc	r15, 7
    182c:	00 95       	com	r16
    182e:	10 2f       	mov	r17, r16
    1830:	42 e0       	ldi	r20, 0x02	; 2
    1832:	50 e0       	ldi	r21, 0x00	; 0
    1834:	a4 0e       	add	r10, r20
    1836:	b5 1e       	adc	r11, r21
    1838:	5f e6       	ldi	r21, 0x6F	; 111
    183a:	d5 22       	and	r13, r21
    183c:	17 ff       	sbrs	r17, 7
    183e:	0a c0       	rjmp	.+20     	; 0x1854 <vfprintf+0x220>
    1840:	10 95       	com	r17
    1842:	00 95       	com	r16
    1844:	f0 94       	com	r15
    1846:	e0 94       	com	r14
    1848:	e1 1c       	adc	r14, r1
    184a:	f1 1c       	adc	r15, r1
    184c:	01 1d       	adc	r16, r1
    184e:	11 1d       	adc	r17, r1
    1850:	80 e8       	ldi	r24, 0x80	; 128
    1852:	d8 2a       	or	r13, r24
    1854:	2a e0       	ldi	r18, 0x0A	; 10
    1856:	30 e0       	ldi	r19, 0x00	; 0
    1858:	a1 01       	movw	r20, r2
    185a:	c8 01       	movw	r24, r16
    185c:	b7 01       	movw	r22, r14
    185e:	0e 94 0f 0d 	call	0x1a1e	; 0x1a1e <__ultoa_invert>
    1862:	f8 2e       	mov	r15, r24
    1864:	f2 18       	sub	r15, r2
    1866:	40 c0       	rjmp	.+128    	; 0x18e8 <vfprintf+0x2b4>
    1868:	95 37       	cpi	r25, 0x75	; 117
    186a:	29 f4       	brne	.+10     	; 0x1876 <vfprintf+0x242>
    186c:	1d 2d       	mov	r17, r13
    186e:	1f 7e       	andi	r17, 0xEF	; 239
    1870:	2a e0       	ldi	r18, 0x0A	; 10
    1872:	30 e0       	ldi	r19, 0x00	; 0
    1874:	1d c0       	rjmp	.+58     	; 0x18b0 <vfprintf+0x27c>
    1876:	1d 2d       	mov	r17, r13
    1878:	19 7f       	andi	r17, 0xF9	; 249
    187a:	9f 36       	cpi	r25, 0x6F	; 111
    187c:	61 f0       	breq	.+24     	; 0x1896 <vfprintf+0x262>
    187e:	90 37       	cpi	r25, 0x70	; 112
    1880:	20 f4       	brcc	.+8      	; 0x188a <vfprintf+0x256>
    1882:	98 35       	cpi	r25, 0x58	; 88
    1884:	09 f0       	breq	.+2      	; 0x1888 <vfprintf+0x254>
    1886:	ad c0       	rjmp	.+346    	; 0x19e2 <vfprintf+0x3ae>
    1888:	0f c0       	rjmp	.+30     	; 0x18a8 <vfprintf+0x274>
    188a:	90 37       	cpi	r25, 0x70	; 112
    188c:	39 f0       	breq	.+14     	; 0x189c <vfprintf+0x268>
    188e:	98 37       	cpi	r25, 0x78	; 120
    1890:	09 f0       	breq	.+2      	; 0x1894 <vfprintf+0x260>
    1892:	a7 c0       	rjmp	.+334    	; 0x19e2 <vfprintf+0x3ae>
    1894:	04 c0       	rjmp	.+8      	; 0x189e <vfprintf+0x26a>
    1896:	28 e0       	ldi	r18, 0x08	; 8
    1898:	30 e0       	ldi	r19, 0x00	; 0
    189a:	0a c0       	rjmp	.+20     	; 0x18b0 <vfprintf+0x27c>
    189c:	10 61       	ori	r17, 0x10	; 16
    189e:	14 fd       	sbrc	r17, 4
    18a0:	14 60       	ori	r17, 0x04	; 4
    18a2:	20 e1       	ldi	r18, 0x10	; 16
    18a4:	30 e0       	ldi	r19, 0x00	; 0
    18a6:	04 c0       	rjmp	.+8      	; 0x18b0 <vfprintf+0x27c>
    18a8:	14 fd       	sbrc	r17, 4
    18aa:	16 60       	ori	r17, 0x06	; 6
    18ac:	20 e1       	ldi	r18, 0x10	; 16
    18ae:	32 e0       	ldi	r19, 0x02	; 2
    18b0:	17 ff       	sbrs	r17, 7
    18b2:	08 c0       	rjmp	.+16     	; 0x18c4 <vfprintf+0x290>
    18b4:	f5 01       	movw	r30, r10
    18b6:	60 81       	ld	r22, Z
    18b8:	71 81       	ldd	r23, Z+1	; 0x01
    18ba:	82 81       	ldd	r24, Z+2	; 0x02
    18bc:	93 81       	ldd	r25, Z+3	; 0x03
    18be:	44 e0       	ldi	r20, 0x04	; 4
    18c0:	50 e0       	ldi	r21, 0x00	; 0
    18c2:	08 c0       	rjmp	.+16     	; 0x18d4 <vfprintf+0x2a0>
    18c4:	f5 01       	movw	r30, r10
    18c6:	80 81       	ld	r24, Z
    18c8:	91 81       	ldd	r25, Z+1	; 0x01
    18ca:	bc 01       	movw	r22, r24
    18cc:	80 e0       	ldi	r24, 0x00	; 0
    18ce:	90 e0       	ldi	r25, 0x00	; 0
    18d0:	42 e0       	ldi	r20, 0x02	; 2
    18d2:	50 e0       	ldi	r21, 0x00	; 0
    18d4:	a4 0e       	add	r10, r20
    18d6:	b5 1e       	adc	r11, r21
    18d8:	a1 01       	movw	r20, r2
    18da:	0e 94 0f 0d 	call	0x1a1e	; 0x1a1e <__ultoa_invert>
    18de:	f8 2e       	mov	r15, r24
    18e0:	f2 18       	sub	r15, r2
    18e2:	8f e7       	ldi	r24, 0x7F	; 127
    18e4:	d8 2e       	mov	r13, r24
    18e6:	d1 22       	and	r13, r17
    18e8:	d6 fe       	sbrs	r13, 6
    18ea:	0b c0       	rjmp	.+22     	; 0x1902 <vfprintf+0x2ce>
    18ec:	5e ef       	ldi	r21, 0xFE	; 254
    18ee:	d5 22       	and	r13, r21
    18f0:	f9 14       	cp	r15, r9
    18f2:	38 f4       	brcc	.+14     	; 0x1902 <vfprintf+0x2ce>
    18f4:	d4 fe       	sbrs	r13, 4
    18f6:	07 c0       	rjmp	.+14     	; 0x1906 <vfprintf+0x2d2>
    18f8:	d2 fc       	sbrc	r13, 2
    18fa:	05 c0       	rjmp	.+10     	; 0x1906 <vfprintf+0x2d2>
    18fc:	8f ee       	ldi	r24, 0xEF	; 239
    18fe:	d8 22       	and	r13, r24
    1900:	02 c0       	rjmp	.+4      	; 0x1906 <vfprintf+0x2d2>
    1902:	1f 2d       	mov	r17, r15
    1904:	01 c0       	rjmp	.+2      	; 0x1908 <vfprintf+0x2d4>
    1906:	19 2d       	mov	r17, r9
    1908:	d4 fe       	sbrs	r13, 4
    190a:	0d c0       	rjmp	.+26     	; 0x1926 <vfprintf+0x2f2>
    190c:	fe 01       	movw	r30, r28
    190e:	ef 0d       	add	r30, r15
    1910:	f1 1d       	adc	r31, r1
    1912:	80 81       	ld	r24, Z
    1914:	80 33       	cpi	r24, 0x30	; 48
    1916:	19 f4       	brne	.+6      	; 0x191e <vfprintf+0x2ea>
    1918:	99 ee       	ldi	r25, 0xE9	; 233
    191a:	d9 22       	and	r13, r25
    191c:	08 c0       	rjmp	.+16     	; 0x192e <vfprintf+0x2fa>
    191e:	1f 5f       	subi	r17, 0xFF	; 255
    1920:	d2 fe       	sbrs	r13, 2
    1922:	05 c0       	rjmp	.+10     	; 0x192e <vfprintf+0x2fa>
    1924:	03 c0       	rjmp	.+6      	; 0x192c <vfprintf+0x2f8>
    1926:	8d 2d       	mov	r24, r13
    1928:	86 78       	andi	r24, 0x86	; 134
    192a:	09 f0       	breq	.+2      	; 0x192e <vfprintf+0x2fa>
    192c:	1f 5f       	subi	r17, 0xFF	; 255
    192e:	0d 2d       	mov	r16, r13
    1930:	d3 fc       	sbrc	r13, 3
    1932:	14 c0       	rjmp	.+40     	; 0x195c <vfprintf+0x328>
    1934:	d0 fe       	sbrs	r13, 0
    1936:	0f c0       	rjmp	.+30     	; 0x1956 <vfprintf+0x322>
    1938:	1c 15       	cp	r17, r12
    193a:	10 f0       	brcs	.+4      	; 0x1940 <vfprintf+0x30c>
    193c:	9f 2c       	mov	r9, r15
    193e:	0b c0       	rjmp	.+22     	; 0x1956 <vfprintf+0x322>
    1940:	9f 2c       	mov	r9, r15
    1942:	9c 0c       	add	r9, r12
    1944:	91 1a       	sub	r9, r17
    1946:	1c 2d       	mov	r17, r12
    1948:	06 c0       	rjmp	.+12     	; 0x1956 <vfprintf+0x322>
    194a:	b3 01       	movw	r22, r6
    194c:	80 e2       	ldi	r24, 0x20	; 32
    194e:	90 e0       	ldi	r25, 0x00	; 0
    1950:	0e 94 b3 0a 	call	0x1566	; 0x1566 <fputc>
    1954:	1f 5f       	subi	r17, 0xFF	; 255
    1956:	1c 15       	cp	r17, r12
    1958:	c0 f3       	brcs	.-16     	; 0x194a <vfprintf+0x316>
    195a:	04 c0       	rjmp	.+8      	; 0x1964 <vfprintf+0x330>
    195c:	1c 15       	cp	r17, r12
    195e:	10 f4       	brcc	.+4      	; 0x1964 <vfprintf+0x330>
    1960:	c1 1a       	sub	r12, r17
    1962:	01 c0       	rjmp	.+2      	; 0x1966 <vfprintf+0x332>
    1964:	cc 24       	eor	r12, r12
    1966:	04 ff       	sbrs	r16, 4
    1968:	10 c0       	rjmp	.+32     	; 0x198a <vfprintf+0x356>
    196a:	b3 01       	movw	r22, r6
    196c:	80 e3       	ldi	r24, 0x30	; 48
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	0e 94 b3 0a 	call	0x1566	; 0x1566 <fputc>
    1974:	02 ff       	sbrs	r16, 2
    1976:	1e c0       	rjmp	.+60     	; 0x19b4 <vfprintf+0x380>
    1978:	01 fd       	sbrc	r16, 1
    197a:	03 c0       	rjmp	.+6      	; 0x1982 <vfprintf+0x34e>
    197c:	88 e7       	ldi	r24, 0x78	; 120
    197e:	90 e0       	ldi	r25, 0x00	; 0
    1980:	02 c0       	rjmp	.+4      	; 0x1986 <vfprintf+0x352>
    1982:	88 e5       	ldi	r24, 0x58	; 88
    1984:	90 e0       	ldi	r25, 0x00	; 0
    1986:	b3 01       	movw	r22, r6
    1988:	0c c0       	rjmp	.+24     	; 0x19a2 <vfprintf+0x36e>
    198a:	80 2f       	mov	r24, r16
    198c:	86 78       	andi	r24, 0x86	; 134
    198e:	91 f0       	breq	.+36     	; 0x19b4 <vfprintf+0x380>
    1990:	01 ff       	sbrs	r16, 1
    1992:	02 c0       	rjmp	.+4      	; 0x1998 <vfprintf+0x364>
    1994:	8b e2       	ldi	r24, 0x2B	; 43
    1996:	01 c0       	rjmp	.+2      	; 0x199a <vfprintf+0x366>
    1998:	80 e2       	ldi	r24, 0x20	; 32
    199a:	d7 fc       	sbrc	r13, 7
    199c:	8d e2       	ldi	r24, 0x2D	; 45
    199e:	b3 01       	movw	r22, r6
    19a0:	90 e0       	ldi	r25, 0x00	; 0
    19a2:	0e 94 b3 0a 	call	0x1566	; 0x1566 <fputc>
    19a6:	06 c0       	rjmp	.+12     	; 0x19b4 <vfprintf+0x380>
    19a8:	b3 01       	movw	r22, r6
    19aa:	80 e3       	ldi	r24, 0x30	; 48
    19ac:	90 e0       	ldi	r25, 0x00	; 0
    19ae:	0e 94 b3 0a 	call	0x1566	; 0x1566 <fputc>
    19b2:	9a 94       	dec	r9
    19b4:	f9 14       	cp	r15, r9
    19b6:	c0 f3       	brcs	.-16     	; 0x19a8 <vfprintf+0x374>
    19b8:	fa 94       	dec	r15
    19ba:	f1 01       	movw	r30, r2
    19bc:	ef 0d       	add	r30, r15
    19be:	f1 1d       	adc	r31, r1
    19c0:	b3 01       	movw	r22, r6
    19c2:	80 81       	ld	r24, Z
    19c4:	90 e0       	ldi	r25, 0x00	; 0
    19c6:	0e 94 b3 0a 	call	0x1566	; 0x1566 <fputc>
    19ca:	ff 20       	and	r15, r15
    19cc:	a9 f7       	brne	.-22     	; 0x19b8 <vfprintf+0x384>
    19ce:	06 c0       	rjmp	.+12     	; 0x19dc <vfprintf+0x3a8>
    19d0:	b3 01       	movw	r22, r6
    19d2:	80 e2       	ldi	r24, 0x20	; 32
    19d4:	90 e0       	ldi	r25, 0x00	; 0
    19d6:	0e 94 b3 0a 	call	0x1566	; 0x1566 <fputc>
    19da:	ca 94       	dec	r12
    19dc:	cc 20       	and	r12, r12
    19de:	c1 f7       	brne	.-16     	; 0x19d0 <vfprintf+0x39c>
    19e0:	41 ce       	rjmp	.-894    	; 0x1664 <vfprintf+0x30>
    19e2:	f3 01       	movw	r30, r6
    19e4:	66 81       	ldd	r22, Z+6	; 0x06
    19e6:	77 81       	ldd	r23, Z+7	; 0x07
    19e8:	cb 01       	movw	r24, r22
    19ea:	2b 96       	adiw	r28, 0x0b	; 11
    19ec:	e2 e1       	ldi	r30, 0x12	; 18
    19ee:	0c 94 b0 0d 	jmp	0x1b60	; 0x1b60 <__epilogue_restores__>

000019f2 <strnlen_P>:
    19f2:	fc 01       	movw	r30, r24
    19f4:	05 90       	lpm	r0, Z+
    19f6:	61 50       	subi	r22, 0x01	; 1
    19f8:	70 40       	sbci	r23, 0x00	; 0
    19fa:	01 10       	cpse	r0, r1
    19fc:	d8 f7       	brcc	.-10     	; 0x19f4 <strnlen_P+0x2>
    19fe:	80 95       	com	r24
    1a00:	90 95       	com	r25
    1a02:	8e 0f       	add	r24, r30
    1a04:	9f 1f       	adc	r25, r31
    1a06:	08 95       	ret

00001a08 <strnlen>:
    1a08:	fc 01       	movw	r30, r24
    1a0a:	61 50       	subi	r22, 0x01	; 1
    1a0c:	70 40       	sbci	r23, 0x00	; 0
    1a0e:	01 90       	ld	r0, Z+
    1a10:	01 10       	cpse	r0, r1
    1a12:	d8 f7       	brcc	.-10     	; 0x1a0a <strnlen+0x2>
    1a14:	80 95       	com	r24
    1a16:	90 95       	com	r25
    1a18:	8e 0f       	add	r24, r30
    1a1a:	9f 1f       	adc	r25, r31
    1a1c:	08 95       	ret

00001a1e <__ultoa_invert>:
    1a1e:	fa 01       	movw	r30, r20
    1a20:	aa 27       	eor	r26, r26
    1a22:	28 30       	cpi	r18, 0x08	; 8
    1a24:	51 f1       	breq	.+84     	; 0x1a7a <__ultoa_invert+0x5c>
    1a26:	20 31       	cpi	r18, 0x10	; 16
    1a28:	81 f1       	breq	.+96     	; 0x1a8a <__ultoa_invert+0x6c>
    1a2a:	e8 94       	clt
    1a2c:	6f 93       	push	r22
    1a2e:	6e 7f       	andi	r22, 0xFE	; 254
    1a30:	6e 5f       	subi	r22, 0xFE	; 254
    1a32:	7f 4f       	sbci	r23, 0xFF	; 255
    1a34:	8f 4f       	sbci	r24, 0xFF	; 255
    1a36:	9f 4f       	sbci	r25, 0xFF	; 255
    1a38:	af 4f       	sbci	r26, 0xFF	; 255
    1a3a:	b1 e0       	ldi	r27, 0x01	; 1
    1a3c:	3e d0       	rcall	.+124    	; 0x1aba <__ultoa_invert+0x9c>
    1a3e:	b4 e0       	ldi	r27, 0x04	; 4
    1a40:	3c d0       	rcall	.+120    	; 0x1aba <__ultoa_invert+0x9c>
    1a42:	67 0f       	add	r22, r23
    1a44:	78 1f       	adc	r23, r24
    1a46:	89 1f       	adc	r24, r25
    1a48:	9a 1f       	adc	r25, r26
    1a4a:	a1 1d       	adc	r26, r1
    1a4c:	68 0f       	add	r22, r24
    1a4e:	79 1f       	adc	r23, r25
    1a50:	8a 1f       	adc	r24, r26
    1a52:	91 1d       	adc	r25, r1
    1a54:	a1 1d       	adc	r26, r1
    1a56:	6a 0f       	add	r22, r26
    1a58:	71 1d       	adc	r23, r1
    1a5a:	81 1d       	adc	r24, r1
    1a5c:	91 1d       	adc	r25, r1
    1a5e:	a1 1d       	adc	r26, r1
    1a60:	20 d0       	rcall	.+64     	; 0x1aa2 <__ultoa_invert+0x84>
    1a62:	09 f4       	brne	.+2      	; 0x1a66 <__ultoa_invert+0x48>
    1a64:	68 94       	set
    1a66:	3f 91       	pop	r19
    1a68:	2a e0       	ldi	r18, 0x0A	; 10
    1a6a:	26 9f       	mul	r18, r22
    1a6c:	11 24       	eor	r1, r1
    1a6e:	30 19       	sub	r19, r0
    1a70:	30 5d       	subi	r19, 0xD0	; 208
    1a72:	31 93       	st	Z+, r19
    1a74:	de f6       	brtc	.-74     	; 0x1a2c <__ultoa_invert+0xe>
    1a76:	cf 01       	movw	r24, r30
    1a78:	08 95       	ret
    1a7a:	46 2f       	mov	r20, r22
    1a7c:	47 70       	andi	r20, 0x07	; 7
    1a7e:	40 5d       	subi	r20, 0xD0	; 208
    1a80:	41 93       	st	Z+, r20
    1a82:	b3 e0       	ldi	r27, 0x03	; 3
    1a84:	0f d0       	rcall	.+30     	; 0x1aa4 <__ultoa_invert+0x86>
    1a86:	c9 f7       	brne	.-14     	; 0x1a7a <__ultoa_invert+0x5c>
    1a88:	f6 cf       	rjmp	.-20     	; 0x1a76 <__ultoa_invert+0x58>
    1a8a:	46 2f       	mov	r20, r22
    1a8c:	4f 70       	andi	r20, 0x0F	; 15
    1a8e:	40 5d       	subi	r20, 0xD0	; 208
    1a90:	4a 33       	cpi	r20, 0x3A	; 58
    1a92:	18 f0       	brcs	.+6      	; 0x1a9a <__ultoa_invert+0x7c>
    1a94:	49 5d       	subi	r20, 0xD9	; 217
    1a96:	31 fd       	sbrc	r19, 1
    1a98:	40 52       	subi	r20, 0x20	; 32
    1a9a:	41 93       	st	Z+, r20
    1a9c:	02 d0       	rcall	.+4      	; 0x1aa2 <__ultoa_invert+0x84>
    1a9e:	a9 f7       	brne	.-22     	; 0x1a8a <__ultoa_invert+0x6c>
    1aa0:	ea cf       	rjmp	.-44     	; 0x1a76 <__ultoa_invert+0x58>
    1aa2:	b4 e0       	ldi	r27, 0x04	; 4
    1aa4:	a6 95       	lsr	r26
    1aa6:	97 95       	ror	r25
    1aa8:	87 95       	ror	r24
    1aaa:	77 95       	ror	r23
    1aac:	67 95       	ror	r22
    1aae:	ba 95       	dec	r27
    1ab0:	c9 f7       	brne	.-14     	; 0x1aa4 <__ultoa_invert+0x86>
    1ab2:	00 97       	sbiw	r24, 0x00	; 0
    1ab4:	61 05       	cpc	r22, r1
    1ab6:	71 05       	cpc	r23, r1
    1ab8:	08 95       	ret
    1aba:	9b 01       	movw	r18, r22
    1abc:	ac 01       	movw	r20, r24
    1abe:	0a 2e       	mov	r0, r26
    1ac0:	06 94       	lsr	r0
    1ac2:	57 95       	ror	r21
    1ac4:	47 95       	ror	r20
    1ac6:	37 95       	ror	r19
    1ac8:	27 95       	ror	r18
    1aca:	ba 95       	dec	r27
    1acc:	c9 f7       	brne	.-14     	; 0x1ac0 <__ultoa_invert+0xa2>
    1ace:	62 0f       	add	r22, r18
    1ad0:	73 1f       	adc	r23, r19
    1ad2:	84 1f       	adc	r24, r20
    1ad4:	95 1f       	adc	r25, r21
    1ad6:	a0 1d       	adc	r26, r0
    1ad8:	08 95       	ret

00001ada <__divmodhi4>:
    1ada:	97 fb       	bst	r25, 7
    1adc:	09 2e       	mov	r0, r25
    1ade:	07 26       	eor	r0, r23
    1ae0:	0a d0       	rcall	.+20     	; 0x1af6 <__divmodhi4_neg1>
    1ae2:	77 fd       	sbrc	r23, 7
    1ae4:	04 d0       	rcall	.+8      	; 0x1aee <__divmodhi4_neg2>
    1ae6:	0c d0       	rcall	.+24     	; 0x1b00 <__udivmodhi4>
    1ae8:	06 d0       	rcall	.+12     	; 0x1af6 <__divmodhi4_neg1>
    1aea:	00 20       	and	r0, r0
    1aec:	1a f4       	brpl	.+6      	; 0x1af4 <__divmodhi4_exit>

00001aee <__divmodhi4_neg2>:
    1aee:	70 95       	com	r23
    1af0:	61 95       	neg	r22
    1af2:	7f 4f       	sbci	r23, 0xFF	; 255

00001af4 <__divmodhi4_exit>:
    1af4:	08 95       	ret

00001af6 <__divmodhi4_neg1>:
    1af6:	f6 f7       	brtc	.-4      	; 0x1af4 <__divmodhi4_exit>
    1af8:	90 95       	com	r25
    1afa:	81 95       	neg	r24
    1afc:	9f 4f       	sbci	r25, 0xFF	; 255
    1afe:	08 95       	ret

00001b00 <__udivmodhi4>:
    1b00:	aa 1b       	sub	r26, r26
    1b02:	bb 1b       	sub	r27, r27
    1b04:	51 e1       	ldi	r21, 0x11	; 17
    1b06:	07 c0       	rjmp	.+14     	; 0x1b16 <__udivmodhi4_ep>

00001b08 <__udivmodhi4_loop>:
    1b08:	aa 1f       	adc	r26, r26
    1b0a:	bb 1f       	adc	r27, r27
    1b0c:	a6 17       	cp	r26, r22
    1b0e:	b7 07       	cpc	r27, r23
    1b10:	10 f0       	brcs	.+4      	; 0x1b16 <__udivmodhi4_ep>
    1b12:	a6 1b       	sub	r26, r22
    1b14:	b7 0b       	sbc	r27, r23

00001b16 <__udivmodhi4_ep>:
    1b16:	88 1f       	adc	r24, r24
    1b18:	99 1f       	adc	r25, r25
    1b1a:	5a 95       	dec	r21
    1b1c:	a9 f7       	brne	.-22     	; 0x1b08 <__udivmodhi4_loop>
    1b1e:	80 95       	com	r24
    1b20:	90 95       	com	r25
    1b22:	bc 01       	movw	r22, r24
    1b24:	cd 01       	movw	r24, r26
    1b26:	08 95       	ret

00001b28 <__prologue_saves__>:
    1b28:	2f 92       	push	r2
    1b2a:	3f 92       	push	r3
    1b2c:	4f 92       	push	r4
    1b2e:	5f 92       	push	r5
    1b30:	6f 92       	push	r6
    1b32:	7f 92       	push	r7
    1b34:	8f 92       	push	r8
    1b36:	9f 92       	push	r9
    1b38:	af 92       	push	r10
    1b3a:	bf 92       	push	r11
    1b3c:	cf 92       	push	r12
    1b3e:	df 92       	push	r13
    1b40:	ef 92       	push	r14
    1b42:	ff 92       	push	r15
    1b44:	0f 93       	push	r16
    1b46:	1f 93       	push	r17
    1b48:	cf 93       	push	r28
    1b4a:	df 93       	push	r29
    1b4c:	cd b7       	in	r28, 0x3d	; 61
    1b4e:	de b7       	in	r29, 0x3e	; 62
    1b50:	ca 1b       	sub	r28, r26
    1b52:	db 0b       	sbc	r29, r27
    1b54:	0f b6       	in	r0, 0x3f	; 63
    1b56:	f8 94       	cli
    1b58:	de bf       	out	0x3e, r29	; 62
    1b5a:	0f be       	out	0x3f, r0	; 63
    1b5c:	cd bf       	out	0x3d, r28	; 61
    1b5e:	09 94       	ijmp

00001b60 <__epilogue_restores__>:
    1b60:	2a 88       	ldd	r2, Y+18	; 0x12
    1b62:	39 88       	ldd	r3, Y+17	; 0x11
    1b64:	48 88       	ldd	r4, Y+16	; 0x10
    1b66:	5f 84       	ldd	r5, Y+15	; 0x0f
    1b68:	6e 84       	ldd	r6, Y+14	; 0x0e
    1b6a:	7d 84       	ldd	r7, Y+13	; 0x0d
    1b6c:	8c 84       	ldd	r8, Y+12	; 0x0c
    1b6e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1b70:	aa 84       	ldd	r10, Y+10	; 0x0a
    1b72:	b9 84       	ldd	r11, Y+9	; 0x09
    1b74:	c8 84       	ldd	r12, Y+8	; 0x08
    1b76:	df 80       	ldd	r13, Y+7	; 0x07
    1b78:	ee 80       	ldd	r14, Y+6	; 0x06
    1b7a:	fd 80       	ldd	r15, Y+5	; 0x05
    1b7c:	0c 81       	ldd	r16, Y+4	; 0x04
    1b7e:	1b 81       	ldd	r17, Y+3	; 0x03
    1b80:	aa 81       	ldd	r26, Y+2	; 0x02
    1b82:	b9 81       	ldd	r27, Y+1	; 0x01
    1b84:	ce 0f       	add	r28, r30
    1b86:	d1 1d       	adc	r29, r1
    1b88:	0f b6       	in	r0, 0x3f	; 63
    1b8a:	f8 94       	cli
    1b8c:	de bf       	out	0x3e, r29	; 62
    1b8e:	0f be       	out	0x3f, r0	; 63
    1b90:	cd bf       	out	0x3d, r28	; 61
    1b92:	ed 01       	movw	r28, r26
    1b94:	08 95       	ret

00001b96 <_exit>:
    1b96:	f8 94       	cli

00001b98 <__stop_program>:
    1b98:	ff cf       	rjmp	.-2      	; 0x1b98 <__stop_program>
