-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_square is
generic (
    C_M_AXI_MEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_MEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_MEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_AWUSER_WIDTH-1 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH/8-1 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_WUSER_WIDTH-1 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ARUSER_WIDTH-1 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_RUSER_WIDTH-1 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_square is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=45,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4045,HLS_SYN_LUT=7331,HLS_VERSION=2023_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv44_13 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000010011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal out1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arg1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal mem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal trunc_ln22_1_reg_1861 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln97_1_reg_1867 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln27_fu_339_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln27_reg_1893 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal mul_ln31_fu_344_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln31_reg_1899 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln61_fu_349_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln61_reg_1905 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln65_fu_354_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln65_reg_1911 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln75_fu_359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln75_reg_1917 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln27_1_fu_434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_1_reg_1925 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal zext_ln27_2_fu_439_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln27_2_reg_1932 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln30_fu_445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln30_reg_1937 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_fu_455_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_reg_1946 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_11_fu_462_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln41_11_reg_1954 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln41_2_fu_471_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_2_reg_1959 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_1_fu_478_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_1_reg_1968 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_fu_483_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln42_reg_1973 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_199_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_3_reg_1979 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln41_6_fu_501_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_6_reg_1984 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_8_fu_513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_8_reg_1991 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_207_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_5_reg_1998 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_211_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln42_3_reg_2003 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln55_fu_598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_reg_2008 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_fu_227_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln68_reg_2014 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln84_10_fu_762_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln84_10_reg_2019 : STD_LOGIC_VECTOR (25 downto 0);
    signal lshr_ln84_1_reg_2025 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln65_fu_852_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln65_reg_2030 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln66_fu_858_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln66_reg_2035 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln66_1_fu_862_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln66_1_reg_2040 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln67_fu_866_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln67_reg_2045 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_fu_870_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln68_reg_2050 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_2_reg_2055 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln63_fu_884_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln63_reg_2060 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln63_2_fu_896_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln63_2_reg_2065 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln63_fu_902_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln63_reg_2070 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln63_1_fu_906_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln63_1_reg_2075 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln80_fu_930_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln80_reg_2080 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln81_fu_936_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln81_reg_2085 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln82_fu_942_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln82_reg_2090 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln85_1_fu_946_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln85_1_reg_2095 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp15_fu_1100_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp15_reg_2101 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal lshr_ln84_5_reg_2106 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln54_fu_1348_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_reg_2111 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_1_fu_1354_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_1_reg_2116 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_fu_1360_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln54_reg_2121 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln54_1_fu_1364_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln54_1_reg_2126 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln54_2_fu_1368_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln54_2_reg_2131 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_6_reg_2136 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln53_fu_1382_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln53_reg_2141 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln53_2_fu_1394_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln53_2_reg_2146 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln53_fu_1400_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln53_reg_2151 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln53_1_fu_1404_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln53_1_reg_2156 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln59_1_fu_1414_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln59_1_reg_2161 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln59_3_fu_1426_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln59_3_reg_2166 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln59_fu_1432_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln59_reg_2171 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln59_1_fu_1436_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln59_1_reg_2176 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln41_fu_1440_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_reg_2181 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_2_fu_1452_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_2_reg_2186 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln41_fu_1458_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln41_reg_2191 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln41_1_fu_1462_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln41_1_reg_2196 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln86_1_fu_1482_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln86_1_reg_2201 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_3_fu_1488_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_3_reg_2206 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_4_fu_1505_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_4_reg_2211 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_5_fu_1517_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_5_reg_2216 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_s_reg_2221 : STD_LOGIC_VECTOR (38 downto 0);
    signal out1_w_6_fu_1689_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_6_reg_2226 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_7_fu_1695_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_7_reg_2231 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_8_fu_1701_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_8_reg_2236 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_9_fu_1707_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_9_reg_2241 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_fu_1731_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_reg_2251 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal out1_w_1_fu_1764_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_1_reg_2256 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_2_fu_1794_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal out1_w_2_reg_2261 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_BREADY : STD_LOGIC;
    signal mem_AWVALID : STD_LOGIC;
    signal mem_AWREADY : STD_LOGIC;
    signal mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_WVALID : STD_LOGIC;
    signal mem_WREADY : STD_LOGIC;
    signal mem_ARVALID : STD_LOGIC;
    signal mem_ARREADY : STD_LOGIC;
    signal mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RVALID : STD_LOGIC;
    signal mem_RREADY : STD_LOGIC;
    signal mem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_BVALID : STD_LOGIC;
    signal mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal sext_ln22_fu_389_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln97_fu_1713_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_199_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_199_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_4_fu_494_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln40_3_fu_986_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_203_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_203_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_207_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_207_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_5_fu_526_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln42_1_fu_1054_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_211_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln41_12_fu_1049_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_211_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln42_2_fu_533_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln42_4_fu_215_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln42_4_fu_215_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_7_fu_219_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_7_fu_219_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln42_5_fu_223_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln42_5_fu_223_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_fu_227_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_fu_613_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln68_fu_227_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln70_fu_231_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln70_fu_618_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln70_fu_231_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln74_fu_235_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln74_fu_235_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln77_fu_239_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln77_fu_239_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_243_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_243_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln27_fu_952_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_247_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln30_1_fu_961_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_247_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_251_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln61_fu_603_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln31_1_fu_971_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln31_fu_966_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_255_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_255_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_259_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln41_9_fu_545_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_1_fu_980_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_259_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_263_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln65_fu_609_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_3_fu_996_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_263_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_267_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_271_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln41_10_fu_573_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_5_fu_1014_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_271_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln41_4_fu_1002_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_275_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln41_7_fu_1042_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_275_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_279_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_279_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_283_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln75_fu_639_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_283_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_2_fu_490_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_287_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_291_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_291_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_295_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln80_fu_739_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln52_fu_1085_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_295_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_299_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_299_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_303_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_303_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln52_2_fu_307_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln52_2_fu_307_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln53_2_fu_311_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln53_2_fu_311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln54_2_fu_315_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln54_2_fu_315_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_2_fu_319_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_2_fu_319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln52_3_fu_323_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln52_3_fu_323_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln53_3_fu_327_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln53_3_fu_327_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln54_3_fu_331_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln54_3_fu_331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln59_fu_335_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln59_fu_335_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln27_fu_339_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln31_fu_344_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln61_fu_349_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln65_fu_354_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln75_fu_359_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln84_fu_364_p0 : STD_LOGIC_VECTOR (38 downto 0);
    signal mul_ln84_fu_364_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln40_fu_467_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_1_fu_478_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_2_fu_490_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_4_fu_494_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln41_4_fu_507_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_203_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln41_5_fu_539_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln42_4_fu_215_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_7_fu_219_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln41_6_fu_567_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln42_5_fu_223_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln55_fu_592_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln70_fu_231_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln74_fu_235_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln77_fu_239_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_283_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_287_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln74_fu_657_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln42_fu_651_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln75_fu_673_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln76_fu_685_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln77_fu_697_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln8_fu_631_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln42_5_fu_584_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln40_2_fu_559_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln77_1_fu_715_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln9_fu_643_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln77_2_fu_721_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln77_fu_709_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln80_fu_733_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1_fu_677_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln2_fu_689_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln74_1_fu_669_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln3_fu_701_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln84_11_fu_750_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln_fu_661_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln84_12_fu_756_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln84_9_fu_744_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal arr_5_fu_727_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln_fu_768_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_fu_279_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln42_4_fu_551_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln7_fu_623_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_247_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln72_1_fu_788_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_275_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln72_fu_782_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln72_2_fu_794_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln72_1_fu_804_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln72_fu_800_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal arr_9_fu_808_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_1_fu_778_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_fu_830_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_271_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_263_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln65_1_fu_846_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_267_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_251_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln42_2_fu_518_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_255_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_243_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln63_1_fu_890_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_259_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_299_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_291_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_295_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_303_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln80_1_fu_910_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln80_2_fu_916_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln80_1_fu_926_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln80_fu_922_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln84_13_fu_824_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln5_fu_814_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln27_fu_952_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln30_fu_956_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln30_fu_956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln31_fu_966_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln41_fu_975_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln41_fu_975_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln40_3_fu_986_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln41_1_fu_991_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln41_1_fu_991_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln41_2_fu_1009_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln41_2_fu_1009_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln41_3_fu_1037_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln41_3_fu_1037_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln42_1_fu_1054_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln52_fu_1080_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln52_fu_1080_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln52_1_fu_1090_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln52_1_fu_1090_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln6_fu_1106_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln40_1_fu_1066_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_2_fu_1113_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_15_fu_1142_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln42_3_fu_1073_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_16_fu_1148_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_14_fu_1137_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_1_fu_1154_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_2_fu_1160_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal arr_8_fu_1174_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_3_fu_1170_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_2_fu_1192_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_3_fu_1198_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln81_fu_1212_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln42_1_fu_1058_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln3_fu_1030_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_4_fu_1208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_19_fu_1246_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_18_fu_1241_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_3_fu_1252_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_4_fu_1258_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln55_2_fu_319_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_fu_1272_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_2_fu_1278_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln55_2_fu_1298_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln55_1_fu_1288_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln55_fu_1284_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln2_fu_1022_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_5_fu_1268_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_20_fu_1326_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_1_fu_1292_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_4_fu_1332_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln54_3_fu_331_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln54_2_fu_315_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln53_2_fu_311_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln53_1_fu_1388_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln53_3_fu_327_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln52_2_fu_307_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln59_fu_1408_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln52_3_fu_323_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln59_2_fu_1420_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln59_fu_335_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_1_fu_1446_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln6_fu_1116_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln8_fu_1130_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln86_3_fu_1471_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln7_fu_1123_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln86_4_fu_1476_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln86_2_fu_1466_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln84_17_fu_1188_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_3_fu_1178_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln4_fu_1216_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln9_fu_1224_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln84_4_fu_1231_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln88_1_fu_1499_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln88_fu_1494_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln10_fu_1302_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_5_fu_1316_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln89_fu_1511_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln55_3_fu_1310_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_fu_1523_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_6_fu_1530_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_21_fu_1548_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_2_fu_1533_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_5_fu_1554_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_6_fu_1560_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal arr_6_fu_1574_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_7_fu_1570_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_6_fu_1592_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_7_fu_1598_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal arr_7_fu_1612_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_8_fu_1608_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_7_fu_1630_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_8_fu_1636_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal arr_fu_1650_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_9_fu_1646_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_8_fu_1668_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln11_fu_1537_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln90_fu_1684_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln54_3_fu_1544_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln84_22_fu_1588_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_7_fu_1578_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln84_23_fu_1626_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln84_8_fu_1616_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln84_24_fu_1664_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_9_fu_1654_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln84_fu_364_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln84_fu_1727_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln85_fu_1737_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal add_ln85_fu_1740_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_s_fu_1746_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln85_2_fu_1760_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln85_1_fu_1756_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln86_fu_1770_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln86_fu_1773_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_1_fu_1779_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln86_2_fu_1791_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln86_1_fu_1787_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal mul_ln40_7_fu_219_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_7_fu_219_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln42_5_fu_223_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln52_2_fu_307_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln52_3_fu_323_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln53_2_fu_311_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln74_fu_235_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln84_fu_364_p00 : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln22 : IN STD_LOGIC_VECTOR (61 downto 0);
        arg1_r_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_9_out_ap_vld : OUT STD_LOGIC;
        arg1_r_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_8_out_ap_vld : OUT STD_LOGIC;
        arg1_r_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_7_out_ap_vld : OUT STD_LOGIC;
        arg1_r_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_6_out_ap_vld : OUT STD_LOGIC;
        arg1_r_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_5_out_ap_vld : OUT STD_LOGIC;
        arg1_r_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_4_out_ap_vld : OUT STD_LOGIC;
        arg1_r_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_3_out_ap_vld : OUT STD_LOGIC;
        arg1_r_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_2_out_ap_vld : OUT STD_LOGIC;
        arg1_r_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_1_out_ap_vld : OUT STD_LOGIC;
        arg1_r_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln97 : IN STD_LOGIC_VECTOR (61 downto 0);
        zext_ln85 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln86 : IN STD_LOGIC_VECTOR (24 downto 0);
        out1_w_2 : IN STD_LOGIC_VECTOR (26 downto 0);
        zext_ln88 : IN STD_LOGIC_VECTOR (24 downto 0);
        zext_ln89 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln90 : IN STD_LOGIC_VECTOR (24 downto 0);
        zext_ln91 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (24 downto 0);
        zext_ln93 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln13 : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32ns_32ns_63_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32s_7ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32s_6ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_39ns_6ns_44_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (38 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component fiat_25519_carry_square_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        out1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        arg1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component fiat_25519_carry_square_mem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_ready,
        m_axi_mem_AWVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => mem_RFIFONUM,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln22 => trunc_ln22_1_reg_1861,
        arg1_r_9_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out,
        arg1_r_9_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out_ap_vld,
        arg1_r_8_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out,
        arg1_r_8_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out_ap_vld,
        arg1_r_7_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out,
        arg1_r_7_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out_ap_vld,
        arg1_r_6_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out,
        arg1_r_6_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out_ap_vld,
        arg1_r_5_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out,
        arg1_r_5_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out_ap_vld,
        arg1_r_4_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out,
        arg1_r_4_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out_ap_vld,
        arg1_r_3_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out,
        arg1_r_3_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out_ap_vld,
        arg1_r_2_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out,
        arg1_r_2_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out_ap_vld,
        arg1_r_1_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out,
        arg1_r_1_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out_ap_vld,
        arg1_r_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_out,
        arg1_r_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_out_ap_vld);

    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_ready,
        m_axi_mem_AWVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => mem_AWREADY,
        m_axi_mem_AWADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WVALID,
        m_axi_mem_WREADY => mem_WREADY,
        m_axi_mem_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => ap_const_logic_0,
        m_axi_mem_ARADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => ap_const_logic_0,
        m_axi_mem_RREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_RREADY,
        m_axi_mem_RDATA => ap_const_lv32_0,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => ap_const_lv9_0,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => mem_BVALID,
        m_axi_mem_BREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln97 => trunc_ln97_1_reg_1867,
        zext_ln85 => out1_w_reg_2251,
        zext_ln86 => out1_w_1_reg_2256,
        out1_w_2 => out1_w_2_reg_2261,
        zext_ln88 => out1_w_3_reg_2206,
        zext_ln89 => out1_w_4_reg_2211,
        zext_ln90 => out1_w_5_reg_2216,
        zext_ln91 => out1_w_6_reg_2226,
        zext_ln92 => out1_w_7_reg_2231,
        zext_ln93 => out1_w_8_reg_2236,
        zext_ln13 => out1_w_9_reg_2241);

    control_s_axi_U : component fiat_25519_carry_square_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        out1 => out1,
        arg1 => arg1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mem_m_axi_U : component fiat_25519_carry_square_mem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_mem_AWVALID,
        AWREADY => m_axi_mem_AWREADY,
        AWADDR => m_axi_mem_AWADDR,
        AWID => m_axi_mem_AWID,
        AWLEN => m_axi_mem_AWLEN,
        AWSIZE => m_axi_mem_AWSIZE,
        AWBURST => m_axi_mem_AWBURST,
        AWLOCK => m_axi_mem_AWLOCK,
        AWCACHE => m_axi_mem_AWCACHE,
        AWPROT => m_axi_mem_AWPROT,
        AWQOS => m_axi_mem_AWQOS,
        AWREGION => m_axi_mem_AWREGION,
        AWUSER => m_axi_mem_AWUSER,
        WVALID => m_axi_mem_WVALID,
        WREADY => m_axi_mem_WREADY,
        WDATA => m_axi_mem_WDATA,
        WSTRB => m_axi_mem_WSTRB,
        WLAST => m_axi_mem_WLAST,
        WID => m_axi_mem_WID,
        WUSER => m_axi_mem_WUSER,
        ARVALID => m_axi_mem_ARVALID,
        ARREADY => m_axi_mem_ARREADY,
        ARADDR => m_axi_mem_ARADDR,
        ARID => m_axi_mem_ARID,
        ARLEN => m_axi_mem_ARLEN,
        ARSIZE => m_axi_mem_ARSIZE,
        ARBURST => m_axi_mem_ARBURST,
        ARLOCK => m_axi_mem_ARLOCK,
        ARCACHE => m_axi_mem_ARCACHE,
        ARPROT => m_axi_mem_ARPROT,
        ARQOS => m_axi_mem_ARQOS,
        ARREGION => m_axi_mem_ARREGION,
        ARUSER => m_axi_mem_ARUSER,
        RVALID => m_axi_mem_RVALID,
        RREADY => m_axi_mem_RREADY,
        RDATA => m_axi_mem_RDATA,
        RLAST => m_axi_mem_RLAST,
        RID => m_axi_mem_RID,
        RUSER => m_axi_mem_RUSER,
        RRESP => m_axi_mem_RRESP,
        BVALID => m_axi_mem_BVALID,
        BREADY => m_axi_mem_BREADY,
        BRESP => m_axi_mem_BRESP,
        BID => m_axi_mem_BID,
        BUSER => m_axi_mem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => mem_ARVALID,
        I_ARREADY => mem_ARREADY,
        I_ARADDR => mem_ARADDR,
        I_ARLEN => mem_ARLEN,
        I_RVALID => mem_RVALID,
        I_RREADY => mem_RREADY,
        I_RDATA => mem_RDATA,
        I_RFIFONUM => mem_RFIFONUM,
        I_AWVALID => mem_AWVALID,
        I_AWREADY => mem_AWREADY,
        I_AWADDR => mem_AWADDR,
        I_AWLEN => mem_AWLEN,
        I_WVALID => mem_WVALID,
        I_WREADY => mem_WREADY,
        I_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WDATA,
        I_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WSTRB,
        I_BVALID => mem_BVALID,
        I_BREADY => mem_BREADY);

    mul_32ns_32ns_63_1_1_U27 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => grp_fu_199_p0,
        din1 => grp_fu_199_p1,
        dout => grp_fu_199_p2);

    mul_32ns_32ns_63_1_1_U28 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => grp_fu_203_p0,
        din1 => grp_fu_203_p1,
        dout => grp_fu_203_p2);

    mul_32ns_32ns_63_1_1_U29 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => grp_fu_207_p0,
        din1 => grp_fu_207_p1,
        dout => grp_fu_207_p2);

    mul_32ns_32ns_63_1_1_U30 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => grp_fu_211_p0,
        din1 => grp_fu_211_p1,
        dout => grp_fu_211_p2);

    mul_32ns_32ns_63_1_1_U31 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln42_4_fu_215_p0,
        din1 => mul_ln42_4_fu_215_p1,
        dout => mul_ln42_4_fu_215_p2);

    mul_32ns_32ns_63_1_1_U32 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln40_7_fu_219_p0,
        din1 => mul_ln40_7_fu_219_p1,
        dout => mul_ln40_7_fu_219_p2);

    mul_32ns_32ns_63_1_1_U33 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln42_5_fu_223_p0,
        din1 => mul_ln42_5_fu_223_p1,
        dout => mul_ln42_5_fu_223_p2);

    mul_32ns_32ns_63_1_1_U34 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln68_fu_227_p0,
        din1 => mul_ln68_fu_227_p1,
        dout => mul_ln68_fu_227_p2);

    mul_32ns_32ns_63_1_1_U35 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln70_fu_231_p0,
        din1 => mul_ln70_fu_231_p1,
        dout => mul_ln70_fu_231_p2);

    mul_32ns_32ns_63_1_1_U36 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln74_fu_235_p0,
        din1 => mul_ln74_fu_235_p1,
        dout => mul_ln74_fu_235_p2);

    mul_32ns_32ns_63_1_1_U37 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln77_fu_239_p0,
        din1 => mul_ln77_fu_239_p1,
        dout => mul_ln77_fu_239_p2);

    mul_32ns_32ns_64_1_1_U38 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_243_p0,
        din1 => grp_fu_243_p1,
        dout => grp_fu_243_p2);

    mul_32ns_32ns_64_1_1_U39 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_247_p0,
        din1 => grp_fu_247_p1,
        dout => grp_fu_247_p2);

    mul_32ns_32ns_64_1_1_U40 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_251_p0,
        din1 => grp_fu_251_p1,
        dout => grp_fu_251_p2);

    mul_32ns_32ns_64_1_1_U41 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_255_p0,
        din1 => grp_fu_255_p1,
        dout => grp_fu_255_p2);

    mul_32ns_32ns_64_1_1_U42 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_259_p0,
        din1 => grp_fu_259_p1,
        dout => grp_fu_259_p2);

    mul_32ns_32ns_64_1_1_U43 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_263_p0,
        din1 => grp_fu_263_p1,
        dout => grp_fu_263_p2);

    mul_32ns_32ns_64_1_1_U44 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_267_p0,
        din1 => grp_fu_267_p1,
        dout => grp_fu_267_p2);

    mul_32ns_32ns_64_1_1_U45 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_271_p0,
        din1 => grp_fu_271_p1,
        dout => grp_fu_271_p2);

    mul_32ns_32ns_64_1_1_U46 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_275_p0,
        din1 => grp_fu_275_p1,
        dout => grp_fu_275_p2);

    mul_32ns_32ns_64_1_1_U47 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_279_p0,
        din1 => grp_fu_279_p1,
        dout => grp_fu_279_p2);

    mul_32ns_32ns_64_1_1_U48 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_283_p0,
        din1 => grp_fu_283_p1,
        dout => grp_fu_283_p2);

    mul_32ns_32ns_64_1_1_U49 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_287_p0,
        din1 => grp_fu_287_p1,
        dout => grp_fu_287_p2);

    mul_32ns_32ns_64_1_1_U50 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_291_p0,
        din1 => grp_fu_291_p1,
        dout => grp_fu_291_p2);

    mul_32ns_32ns_64_1_1_U51 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_295_p0,
        din1 => grp_fu_295_p1,
        dout => grp_fu_295_p2);

    mul_32ns_32ns_64_1_1_U52 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_299_p0,
        din1 => grp_fu_299_p1,
        dout => grp_fu_299_p2);

    mul_32ns_32ns_64_1_1_U53 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_303_p0,
        din1 => grp_fu_303_p1,
        dout => grp_fu_303_p2);

    mul_32ns_32ns_64_1_1_U54 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln52_2_fu_307_p0,
        din1 => mul_ln52_2_fu_307_p1,
        dout => mul_ln52_2_fu_307_p2);

    mul_32ns_32ns_64_1_1_U55 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln53_2_fu_311_p0,
        din1 => mul_ln53_2_fu_311_p1,
        dout => mul_ln53_2_fu_311_p2);

    mul_32ns_32ns_64_1_1_U56 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln54_2_fu_315_p0,
        din1 => mul_ln54_2_fu_315_p1,
        dout => mul_ln54_2_fu_315_p2);

    mul_32ns_32ns_64_1_1_U57 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_2_fu_319_p0,
        din1 => mul_ln55_2_fu_319_p1,
        dout => mul_ln55_2_fu_319_p2);

    mul_32ns_32ns_64_1_1_U58 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln52_3_fu_323_p0,
        din1 => mul_ln52_3_fu_323_p1,
        dout => mul_ln52_3_fu_323_p2);

    mul_32ns_32ns_64_1_1_U59 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln53_3_fu_327_p0,
        din1 => mul_ln53_3_fu_327_p1,
        dout => mul_ln53_3_fu_327_p2);

    mul_32ns_32ns_64_1_1_U60 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln54_3_fu_331_p0,
        din1 => mul_ln54_3_fu_331_p1,
        dout => mul_ln54_3_fu_331_p2);

    mul_32ns_32ns_64_1_1_U61 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln59_fu_335_p0,
        din1 => mul_ln59_fu_335_p1,
        dout => mul_ln59_fu_335_p2);

    mul_32s_7ns_32_1_1_U62 : component fiat_25519_carry_square_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out,
        din1 => mul_ln27_fu_339_p1,
        dout => mul_ln27_fu_339_p2);

    mul_32s_6ns_32_1_1_U63 : component fiat_25519_carry_square_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out,
        din1 => mul_ln31_fu_344_p1,
        dout => mul_ln31_fu_344_p2);

    mul_32s_7ns_32_1_1_U64 : component fiat_25519_carry_square_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out,
        din1 => mul_ln61_fu_349_p1,
        dout => mul_ln61_fu_349_p2);

    mul_32s_6ns_32_1_1_U65 : component fiat_25519_carry_square_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out,
        din1 => mul_ln65_fu_354_p1,
        dout => mul_ln65_fu_354_p2);

    mul_32s_7ns_32_1_1_U66 : component fiat_25519_carry_square_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out,
        din1 => mul_ln75_fu_359_p1,
        dout => mul_ln75_fu_359_p2);

    mul_39ns_6ns_44_1_1_U67 : component fiat_25519_carry_square_mul_39ns_6ns_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 39,
        din1_WIDTH => 6,
        dout_WIDTH => 44)
    port map (
        din0 => mul_ln84_fu_364_p0,
        din1 => mul_ln84_fu_364_p1,
        dout => mul_ln84_fu_364_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                add_ln41_2_reg_2186 <= add_ln41_2_fu_1452_p2;
                add_ln41_reg_2181 <= add_ln41_fu_1440_p2;
                add_ln53_2_reg_2146 <= add_ln53_2_fu_1394_p2;
                add_ln53_reg_2141 <= add_ln53_fu_1382_p2;
                add_ln54_1_reg_2116 <= add_ln54_1_fu_1354_p2;
                add_ln54_reg_2111 <= add_ln54_fu_1348_p2;
                add_ln59_1_reg_2161 <= add_ln59_1_fu_1414_p2;
                add_ln59_3_reg_2166 <= add_ln59_3_fu_1426_p2;
                add_ln86_1_reg_2201 <= add_ln86_1_fu_1482_p2;
                lshr_ln84_5_reg_2106 <= add_ln84_4_fu_1332_p2(63 downto 25);
                out1_w_3_reg_2206 <= out1_w_3_fu_1488_p2;
                out1_w_4_reg_2211 <= out1_w_4_fu_1505_p2;
                out1_w_5_reg_2216 <= out1_w_5_fu_1517_p2;
                tmp15_reg_2101 <= tmp15_fu_1100_p2;
                trunc_ln41_1_reg_2196 <= trunc_ln41_1_fu_1462_p1;
                trunc_ln41_reg_2191 <= trunc_ln41_fu_1458_p1;
                trunc_ln53_1_reg_2156 <= trunc_ln53_1_fu_1404_p1;
                trunc_ln53_reg_2151 <= trunc_ln53_fu_1400_p1;
                trunc_ln54_1_reg_2126 <= trunc_ln54_1_fu_1364_p1;
                trunc_ln54_2_reg_2131 <= trunc_ln54_2_fu_1368_p1;
                trunc_ln54_reg_2121 <= trunc_ln54_fu_1360_p1;
                trunc_ln59_1_reg_2176 <= trunc_ln59_1_fu_1436_p1;
                trunc_ln59_reg_2171 <= trunc_ln59_fu_1432_p1;
                trunc_ln84_6_reg_2136 <= add_ln84_4_fu_1332_p2(50 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_ln63_2_reg_2065 <= add_ln63_2_fu_896_p2;
                add_ln63_reg_2060 <= add_ln63_fu_884_p2;
                add_ln65_reg_2030 <= add_ln65_fu_852_p2;
                add_ln80_reg_2080 <= add_ln80_fu_930_p2;
                add_ln81_reg_2085 <= add_ln81_fu_936_p2;
                add_ln84_10_reg_2019 <= add_ln84_10_fu_762_p2;
                add_ln85_1_reg_2095 <= add_ln85_1_fu_946_p2;
                lshr_ln84_1_reg_2025 <= add_ln84_fu_830_p2(63 downto 25);
                mul_ln40_3_reg_1979 <= grp_fu_199_p2;
                mul_ln40_5_reg_1998 <= grp_fu_207_p2;
                mul_ln42_3_reg_2003 <= grp_fu_211_p2;
                mul_ln68_reg_2014 <= mul_ln68_fu_227_p2;
                trunc_ln63_1_reg_2075 <= trunc_ln63_1_fu_906_p1;
                trunc_ln63_reg_2070 <= trunc_ln63_fu_902_p1;
                trunc_ln66_1_reg_2040 <= trunc_ln66_1_fu_862_p1;
                trunc_ln66_reg_2035 <= trunc_ln66_fu_858_p1;
                trunc_ln67_reg_2045 <= trunc_ln67_fu_866_p1;
                trunc_ln68_reg_2050 <= trunc_ln68_fu_870_p1;
                trunc_ln82_reg_2090 <= trunc_ln82_fu_942_p1;
                trunc_ln84_2_reg_2055 <= add_ln84_fu_830_p2(50 downto 25);
                    zext_ln27_1_reg_1925(31 downto 0) <= zext_ln27_1_fu_434_p1(31 downto 0);
                    zext_ln27_2_reg_1932(31 downto 0) <= zext_ln27_2_fu_439_p1(31 downto 0);
                    zext_ln30_reg_1937(31 downto 0) <= zext_ln30_fu_445_p1(31 downto 0);
                    zext_ln40_1_reg_1968(31 downto 0) <= zext_ln40_1_fu_478_p1(31 downto 0);
                    zext_ln41_11_reg_1954(31 downto 0) <= zext_ln41_11_fu_462_p1(31 downto 0);
                    zext_ln41_2_reg_1959(31 downto 0) <= zext_ln41_2_fu_471_p1(31 downto 0);
                    zext_ln41_6_reg_1984(31 downto 0) <= zext_ln41_6_fu_501_p1(31 downto 0);
                    zext_ln41_8_reg_1991(31 downto 1) <= zext_ln41_8_fu_513_p1(31 downto 1);
                    zext_ln41_reg_1946(31 downto 0) <= zext_ln41_fu_455_p1(31 downto 0);
                    zext_ln42_reg_1973(31 downto 0) <= zext_ln42_fu_483_p1(31 downto 0);
                    zext_ln55_reg_2008(31 downto 1) <= zext_ln55_fu_598_p1(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                mul_ln27_reg_1893 <= mul_ln27_fu_339_p2;
                mul_ln31_reg_1899 <= mul_ln31_fu_344_p2;
                mul_ln61_reg_1905 <= mul_ln61_fu_349_p2;
                mul_ln65_reg_1911 <= mul_ln65_fu_354_p2;
                mul_ln75_reg_1917 <= mul_ln75_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                out1_w_1_reg_2256 <= out1_w_1_fu_1764_p2;
                out1_w_2_reg_2261 <= out1_w_2_fu_1794_p2;
                out1_w_reg_2251 <= out1_w_fu_1731_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                out1_w_6_reg_2226 <= out1_w_6_fu_1689_p2;
                out1_w_7_reg_2231 <= out1_w_7_fu_1695_p2;
                out1_w_8_reg_2236 <= out1_w_8_fu_1701_p2;
                out1_w_9_reg_2241 <= out1_w_9_fu_1707_p2;
                trunc_ln84_s_reg_2221 <= add_ln84_8_fu_1668_p2(63 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln22_1_reg_1861 <= arg1(63 downto 2);
                trunc_ln97_1_reg_1867 <= out1(63 downto 2);
            end if;
        end if;
    end process;
    zext_ln27_1_reg_1925(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln27_2_reg_1932(62 downto 32) <= "0000000000000000000000000000000";
    zext_ln30_reg_1937(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln41_reg_1946(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln41_11_reg_1954(62 downto 32) <= "0000000000000000000000000000000";
    zext_ln41_2_reg_1959(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln40_1_reg_1968(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln42_reg_1973(62 downto 32) <= "0000000000000000000000000000000";
    zext_ln41_6_reg_1984(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln41_8_reg_1991(0) <= '0';
    zext_ln41_8_reg_1991(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln55_reg_2008(0) <= '0';
    zext_ln55_reg_2008(63 downto 32) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state15, ap_CS_fsm_state22, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_done, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_done, mem_AWREADY, mem_ARREADY, mem_BVALID, ap_CS_fsm_state11, ap_CS_fsm_state17)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln41_1_fu_1446_p2 <= std_logic_vector(unsigned(grp_fu_271_p2) + unsigned(grp_fu_247_p2));
    add_ln41_2_fu_1452_p2 <= std_logic_vector(unsigned(add_ln41_1_fu_1446_p2) + unsigned(grp_fu_275_p2));
    add_ln41_fu_1440_p2 <= std_logic_vector(unsigned(grp_fu_263_p2) + unsigned(grp_fu_259_p2));
    add_ln42_fu_651_p2 <= std_logic_vector(unsigned(grp_fu_283_p2) + unsigned(grp_fu_287_p2));
    add_ln53_1_fu_1388_p2 <= std_logic_vector(unsigned(mul_ln53_2_fu_311_p2) + unsigned(grp_fu_255_p2));
    add_ln53_2_fu_1394_p2 <= std_logic_vector(unsigned(add_ln53_1_fu_1388_p2) + unsigned(mul_ln53_3_fu_327_p2));
    add_ln53_fu_1382_p2 <= std_logic_vector(unsigned(grp_fu_299_p2) + unsigned(grp_fu_283_p2));
    add_ln54_1_fu_1354_p2 <= std_logic_vector(unsigned(mul_ln54_2_fu_315_p2) + unsigned(grp_fu_251_p2));
    add_ln54_2_fu_1533_p2 <= std_logic_vector(unsigned(add_ln54_1_reg_2116) + unsigned(add_ln54_reg_2111));
    add_ln54_3_fu_1544_p2 <= std_logic_vector(unsigned(trunc_ln54_1_reg_2126) + unsigned(trunc_ln54_reg_2121));
    add_ln54_fu_1348_p2 <= std_logic_vector(unsigned(mul_ln54_3_fu_331_p2) + unsigned(grp_fu_287_p2));
    add_ln55_1_fu_1292_p2 <= std_logic_vector(unsigned(add_ln55_2_fu_1278_p2) + unsigned(add_ln55_fu_1272_p2));
    add_ln55_2_fu_1278_p2 <= std_logic_vector(unsigned(grp_fu_303_p2) + unsigned(grp_fu_267_p2));
    add_ln55_3_fu_1310_p2 <= std_logic_vector(unsigned(trunc_ln55_1_fu_1288_p1) + unsigned(trunc_ln55_fu_1284_p1));
    add_ln55_fu_1272_p2 <= std_logic_vector(unsigned(mul_ln55_2_fu_319_p2) + unsigned(grp_fu_291_p2));
    add_ln59_1_fu_1414_p2 <= std_logic_vector(unsigned(add_ln59_fu_1408_p2) + unsigned(grp_fu_295_p2));
    add_ln59_2_fu_1420_p2 <= std_logic_vector(unsigned(mul_ln52_3_fu_323_p2) + unsigned(grp_fu_243_p2));
    add_ln59_3_fu_1426_p2 <= std_logic_vector(unsigned(add_ln59_2_fu_1420_p2) + unsigned(mul_ln59_fu_335_p2));
    add_ln59_fu_1408_p2 <= std_logic_vector(unsigned(grp_fu_279_p2) + unsigned(mul_ln52_2_fu_307_p2));
    add_ln63_1_fu_890_p2 <= std_logic_vector(unsigned(grp_fu_255_p2) + unsigned(grp_fu_243_p2));
    add_ln63_2_fu_896_p2 <= std_logic_vector(unsigned(add_ln63_1_fu_890_p2) + unsigned(grp_fu_259_p2));
    add_ln63_fu_884_p2 <= std_logic_vector(unsigned(grp_fu_251_p2) + unsigned(shl_ln42_2_fu_518_p3));
    add_ln65_1_fu_846_p2 <= std_logic_vector(unsigned(grp_fu_271_p2) + unsigned(grp_fu_263_p2));
    add_ln65_fu_852_p2 <= std_logic_vector(unsigned(add_ln65_1_fu_846_p2) + unsigned(grp_fu_267_p2));
    add_ln72_1_fu_788_p2 <= std_logic_vector(unsigned(shl_ln7_fu_623_p3) + unsigned(grp_fu_247_p2));
    add_ln72_2_fu_794_p2 <= std_logic_vector(unsigned(add_ln72_1_fu_788_p2) + unsigned(grp_fu_275_p2));
    add_ln72_fu_782_p2 <= std_logic_vector(unsigned(grp_fu_279_p2) + unsigned(shl_ln42_4_fu_551_p3));
    add_ln77_1_fu_715_p2 <= std_logic_vector(unsigned(shl_ln42_5_fu_584_p3) + unsigned(shl_ln40_2_fu_559_p3));
    add_ln77_2_fu_721_p2 <= std_logic_vector(unsigned(add_ln77_1_fu_715_p2) + unsigned(shl_ln9_fu_643_p3));
    add_ln77_fu_709_p2 <= std_logic_vector(unsigned(add_ln42_fu_651_p2) + unsigned(shl_ln8_fu_631_p3));
    add_ln80_1_fu_910_p2 <= std_logic_vector(unsigned(grp_fu_299_p2) + unsigned(grp_fu_291_p2));
    add_ln80_2_fu_916_p2 <= std_logic_vector(unsigned(grp_fu_295_p2) + unsigned(grp_fu_303_p2));
    add_ln80_fu_930_p2 <= std_logic_vector(unsigned(add_ln80_2_fu_916_p2) + unsigned(add_ln80_1_fu_910_p2));
    add_ln81_fu_936_p2 <= std_logic_vector(unsigned(trunc_ln80_1_fu_926_p1) + unsigned(trunc_ln80_fu_922_p1));
    add_ln84_10_fu_762_p2 <= std_logic_vector(unsigned(add_ln84_12_fu_756_p2) + unsigned(add_ln84_9_fu_744_p2));
    add_ln84_11_fu_750_p2 <= std_logic_vector(unsigned(trunc_ln74_1_fu_669_p1) + unsigned(trunc_ln3_fu_701_p3));
    add_ln84_12_fu_756_p2 <= std_logic_vector(unsigned(add_ln84_11_fu_750_p2) + unsigned(trunc_ln_fu_661_p3));
    add_ln84_13_fu_824_p2 <= std_logic_vector(unsigned(trunc_ln72_1_fu_804_p1) + unsigned(trunc_ln72_fu_800_p1));
    add_ln84_14_fu_1137_p2 <= std_logic_vector(unsigned(add_ln65_reg_2030) + unsigned(shl_ln6_fu_1106_p3));
    add_ln84_15_fu_1142_p2 <= std_logic_vector(unsigned(shl_ln40_1_fu_1066_p3) + unsigned(zext_ln84_2_fu_1113_p1));
    add_ln84_16_fu_1148_p2 <= std_logic_vector(unsigned(add_ln84_15_fu_1142_p2) + unsigned(shl_ln42_3_fu_1073_p3));
    add_ln84_17_fu_1188_p2 <= std_logic_vector(unsigned(trunc_ln63_1_reg_2075) + unsigned(trunc_ln63_reg_2070));
    add_ln84_18_fu_1241_p2 <= std_logic_vector(unsigned(add_ln80_reg_2080) + unsigned(shl_ln42_1_fu_1058_p3));
    add_ln84_19_fu_1246_p2 <= std_logic_vector(unsigned(shl_ln3_fu_1030_p3) + unsigned(zext_ln84_4_fu_1208_p1));
    add_ln84_1_fu_1154_p2 <= std_logic_vector(unsigned(add_ln84_16_fu_1148_p2) + unsigned(add_ln84_14_fu_1137_p2));
    add_ln84_20_fu_1326_p2 <= std_logic_vector(unsigned(shl_ln2_fu_1022_p3) + unsigned(zext_ln84_5_fu_1268_p1));
    add_ln84_21_fu_1548_p2 <= std_logic_vector(unsigned(tmp_fu_1523_p3) + unsigned(zext_ln84_6_fu_1530_p1));
    add_ln84_22_fu_1588_p2 <= std_logic_vector(unsigned(trunc_ln53_1_reg_2156) + unsigned(trunc_ln53_reg_2151));
    add_ln84_23_fu_1626_p2 <= std_logic_vector(unsigned(trunc_ln59_1_reg_2176) + unsigned(trunc_ln59_reg_2171));
    add_ln84_24_fu_1664_p2 <= std_logic_vector(unsigned(trunc_ln41_1_reg_2196) + unsigned(trunc_ln41_reg_2191));
    add_ln84_2_fu_1192_p2 <= std_logic_vector(unsigned(arr_8_fu_1174_p2) + unsigned(zext_ln84_3_fu_1170_p1));
    add_ln84_3_fu_1252_p2 <= std_logic_vector(unsigned(add_ln84_19_fu_1246_p2) + unsigned(add_ln84_18_fu_1241_p2));
    add_ln84_4_fu_1332_p2 <= std_logic_vector(unsigned(add_ln84_20_fu_1326_p2) + unsigned(add_ln55_1_fu_1292_p2));
    add_ln84_5_fu_1554_p2 <= std_logic_vector(unsigned(add_ln84_21_fu_1548_p2) + unsigned(add_ln54_2_fu_1533_p2));
    add_ln84_6_fu_1592_p2 <= std_logic_vector(unsigned(arr_6_fu_1574_p2) + unsigned(zext_ln84_7_fu_1570_p1));
    add_ln84_7_fu_1630_p2 <= std_logic_vector(unsigned(arr_7_fu_1612_p2) + unsigned(zext_ln84_8_fu_1608_p1));
    add_ln84_8_fu_1668_p2 <= std_logic_vector(unsigned(arr_fu_1650_p2) + unsigned(zext_ln84_9_fu_1646_p1));
    add_ln84_9_fu_744_p2 <= std_logic_vector(unsigned(trunc_ln1_fu_677_p3) + unsigned(trunc_ln2_fu_689_p3));
    add_ln84_fu_830_p2 <= std_logic_vector(unsigned(arr_9_fu_808_p2) + unsigned(zext_ln84_1_fu_778_p1));
    add_ln85_1_fu_946_p2 <= std_logic_vector(unsigned(add_ln84_13_fu_824_p2) + unsigned(trunc_ln5_fu_814_p4));
    add_ln85_fu_1740_p2 <= std_logic_vector(unsigned(mul_ln84_fu_364_p2) + unsigned(zext_ln85_fu_1737_p1));
    add_ln86_1_fu_1482_p2 <= std_logic_vector(unsigned(add_ln86_4_fu_1476_p2) + unsigned(add_ln86_2_fu_1466_p2));
    add_ln86_2_fu_1466_p2 <= std_logic_vector(unsigned(trunc_ln66_1_reg_2040) + unsigned(trunc_ln6_fu_1116_p3));
    add_ln86_3_fu_1471_p2 <= std_logic_vector(unsigned(trunc_ln8_fu_1130_p3) + unsigned(trunc_ln84_2_reg_2055));
    add_ln86_4_fu_1476_p2 <= std_logic_vector(unsigned(add_ln86_3_fu_1471_p2) + unsigned(trunc_ln7_fu_1123_p3));
    add_ln86_fu_1773_p2 <= std_logic_vector(unsigned(zext_ln85_1_fu_1756_p1) + unsigned(zext_ln86_fu_1770_p1));
    add_ln88_1_fu_1499_p2 <= std_logic_vector(unsigned(trunc_ln9_fu_1224_p3) + unsigned(trunc_ln84_4_fu_1231_p4));
    add_ln88_fu_1494_p2 <= std_logic_vector(unsigned(add_ln81_reg_2085) + unsigned(trunc_ln4_fu_1216_p3));
    add_ln89_fu_1511_p2 <= std_logic_vector(unsigned(trunc_ln10_fu_1302_p3) + unsigned(trunc_ln84_5_fu_1316_p4));
    add_ln90_fu_1684_p2 <= std_logic_vector(unsigned(trunc_ln11_fu_1537_p3) + unsigned(trunc_ln84_6_reg_2136));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(mem_AWREADY)
    begin
        if ((mem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(mem_BVALID)
    begin
        if ((mem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(mem_ARREADY)
    begin
        if ((mem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state22, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state22, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    arr_5_fu_727_p2 <= std_logic_vector(unsigned(add_ln77_2_fu_721_p2) + unsigned(add_ln77_fu_709_p2));
    arr_6_fu_1574_p2 <= std_logic_vector(unsigned(add_ln53_2_reg_2146) + unsigned(add_ln53_reg_2141));
    arr_7_fu_1612_p2 <= std_logic_vector(unsigned(add_ln59_3_reg_2166) + unsigned(add_ln59_1_reg_2161));
    arr_8_fu_1174_p2 <= std_logic_vector(unsigned(add_ln63_2_reg_2065) + unsigned(add_ln63_reg_2060));
    arr_9_fu_808_p2 <= std_logic_vector(unsigned(add_ln72_2_fu_794_p2) + unsigned(add_ln72_fu_782_p2));
    arr_fu_1650_p2 <= std_logic_vector(unsigned(add_ln41_2_reg_2186) + unsigned(add_ln41_reg_2181));
    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg;

    grp_fu_199_p0_assign_proc : process(ap_CS_fsm_state13, zext_ln27_2_fu_439_p1, zext_ln27_2_reg_1932, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_199_p0 <= zext_ln27_2_reg_1932(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_199_p0 <= zext_ln27_2_fu_439_p1(32 - 1 downto 0);
        else 
            grp_fu_199_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_199_p1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln40_4_fu_494_p1, zext_ln40_3_fu_986_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_199_p1 <= zext_ln40_3_fu_986_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_199_p1 <= zext_ln40_4_fu_494_p1(32 - 1 downto 0);
        else 
            grp_fu_199_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_203_p0_assign_proc : process(ap_CS_fsm_state13, zext_ln42_fu_483_p1, zext_ln42_reg_1973, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_203_p0 <= zext_ln42_reg_1973(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_203_p0 <= zext_ln42_fu_483_p1(32 - 1 downto 0);
        else 
            grp_fu_203_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_203_p1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln40_4_fu_494_p1, zext_ln40_3_fu_986_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_203_p1 <= zext_ln40_3_fu_986_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_203_p1 <= zext_ln40_4_fu_494_p1(32 - 1 downto 0);
        else 
            grp_fu_203_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_207_p0_assign_proc : process(ap_CS_fsm_state13, zext_ln27_2_fu_439_p1, zext_ln42_reg_1973, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_207_p0 <= zext_ln42_reg_1973(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_207_p0 <= zext_ln27_2_fu_439_p1(32 - 1 downto 0);
        else 
            grp_fu_207_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_207_p1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln40_5_fu_526_p1, zext_ln42_1_fu_1054_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_207_p1 <= zext_ln42_1_fu_1054_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_207_p1 <= zext_ln40_5_fu_526_p1(32 - 1 downto 0);
        else 
            grp_fu_207_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_211_p0_assign_proc : process(ap_CS_fsm_state13, zext_ln42_fu_483_p1, ap_CS_fsm_state14, zext_ln41_12_fu_1049_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_211_p0 <= zext_ln41_12_fu_1049_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_211_p0 <= zext_ln42_fu_483_p1(32 - 1 downto 0);
        else 
            grp_fu_211_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_211_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln41_11_reg_1954, ap_CS_fsm_state14, zext_ln42_2_fu_533_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_211_p1 <= zext_ln41_11_reg_1954(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_211_p1 <= zext_ln42_2_fu_533_p1(32 - 1 downto 0);
        else 
            grp_fu_211_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_243_p0_assign_proc : process(zext_ln27_1_fu_434_p1, zext_ln27_1_reg_1925, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_243_p0 <= zext_ln27_1_reg_1925(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_243_p0 <= zext_ln27_1_fu_434_p1(32 - 1 downto 0);
        else 
            grp_fu_243_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_243_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln41_6_fu_501_p1, ap_CS_fsm_state14, zext_ln27_fu_952_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_243_p1 <= zext_ln27_fu_952_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_243_p1 <= zext_ln41_6_fu_501_p1(32 - 1 downto 0);
        else 
            grp_fu_243_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_247_p0_assign_proc : process(zext_ln27_1_fu_434_p1, ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln30_1_fu_961_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_247_p0 <= zext_ln30_1_fu_961_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_247_p0 <= zext_ln27_1_fu_434_p1(32 - 1 downto 0);
        else 
            grp_fu_247_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_247_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln30_reg_1937, zext_ln41_2_fu_471_p1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_247_p1 <= zext_ln30_reg_1937(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_247_p1 <= zext_ln41_2_fu_471_p1(32 - 1 downto 0);
        else 
            grp_fu_247_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_251_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln61_fu_603_p1, zext_ln31_1_fu_971_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_251_p0 <= zext_ln31_1_fu_971_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_251_p0 <= zext_ln61_fu_603_p1(32 - 1 downto 0);
        else 
            grp_fu_251_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_251_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln40_1_fu_478_p1, ap_CS_fsm_state14, zext_ln31_fu_966_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_251_p1 <= zext_ln31_fu_966_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_251_p1 <= zext_ln40_1_fu_478_p1(32 - 1 downto 0);
        else 
            grp_fu_251_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_255_p0_assign_proc : process(zext_ln27_1_reg_1925, ap_CS_fsm_state13, zext_ln55_fu_598_p1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_255_p0 <= zext_ln27_1_reg_1925(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_255_p0 <= zext_ln55_fu_598_p1(32 - 1 downto 0);
        else 
            grp_fu_255_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_255_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln30_fu_445_p1, ap_CS_fsm_state14, zext_ln31_fu_966_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_255_p1 <= zext_ln31_fu_966_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_255_p1 <= zext_ln30_fu_445_p1(32 - 1 downto 0);
        else 
            grp_fu_255_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_259_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln41_9_fu_545_p1, zext_ln41_1_fu_980_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_259_p0 <= zext_ln41_1_fu_980_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_259_p0 <= zext_ln41_9_fu_545_p1(32 - 1 downto 0);
        else 
            grp_fu_259_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_259_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln41_fu_455_p1, zext_ln41_reg_1946, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_259_p1 <= zext_ln41_reg_1946(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_259_p1 <= zext_ln41_fu_455_p1(32 - 1 downto 0);
        else 
            grp_fu_259_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_263_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln65_fu_609_p1, zext_ln41_3_fu_996_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_263_p0 <= zext_ln41_3_fu_996_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_263_p0 <= zext_ln65_fu_609_p1(32 - 1 downto 0);
        else 
            grp_fu_263_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_263_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln41_2_reg_1959, zext_ln40_1_fu_478_p1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_263_p1 <= zext_ln41_2_reg_1959(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_263_p1 <= zext_ln40_1_fu_478_p1(32 - 1 downto 0);
        else 
            grp_fu_263_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_267_p0_assign_proc : process(zext_ln27_1_reg_1925, ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln41_9_fu_545_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_267_p0 <= zext_ln27_1_reg_1925(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_267_p0 <= zext_ln41_9_fu_545_p1(32 - 1 downto 0);
        else 
            grp_fu_267_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_267_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln30_fu_445_p1, zext_ln40_1_reg_1968, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_267_p1 <= zext_ln40_1_reg_1968(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_267_p1 <= zext_ln30_fu_445_p1(32 - 1 downto 0);
        else 
            grp_fu_267_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_271_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln41_10_fu_573_p1, zext_ln41_5_fu_1014_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_271_p0 <= zext_ln41_5_fu_1014_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_271_p0 <= zext_ln41_10_fu_573_p1(32 - 1 downto 0);
        else 
            grp_fu_271_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_271_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln41_fu_455_p1, ap_CS_fsm_state14, zext_ln41_4_fu_1002_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_271_p1 <= zext_ln41_4_fu_1002_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_271_p1 <= zext_ln41_fu_455_p1(32 - 1 downto 0);
        else 
            grp_fu_271_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_275_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln41_10_fu_573_p1, zext_ln41_7_fu_1042_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_275_p0 <= zext_ln41_7_fu_1042_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_275_p0 <= zext_ln41_10_fu_573_p1(32 - 1 downto 0);
        else 
            grp_fu_275_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_275_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln30_fu_445_p1, zext_ln41_6_reg_1984, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_275_p1 <= zext_ln41_6_reg_1984(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_275_p1 <= zext_ln30_fu_445_p1(32 - 1 downto 0);
        else 
            grp_fu_275_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_279_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln61_fu_603_p1, zext_ln41_1_fu_980_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_279_p0 <= zext_ln41_1_fu_980_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_279_p0 <= zext_ln61_fu_603_p1(32 - 1 downto 0);
        else 
            grp_fu_279_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_279_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln30_reg_1937, zext_ln41_6_fu_501_p1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_279_p1 <= zext_ln30_reg_1937(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_279_p1 <= zext_ln41_6_fu_501_p1(32 - 1 downto 0);
        else 
            grp_fu_279_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_283_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln41_3_fu_996_p1, zext_ln75_fu_639_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_283_p0 <= zext_ln41_3_fu_996_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_283_p0 <= zext_ln75_fu_639_p1(32 - 1 downto 0);
        else 
            grp_fu_283_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_283_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln30_reg_1937, ap_CS_fsm_state14, zext_ln40_2_fu_490_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_283_p1 <= zext_ln30_reg_1937(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_283_p1 <= zext_ln40_2_fu_490_p1(32 - 1 downto 0);
        else 
            grp_fu_283_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_287_p0_assign_proc : process(ap_CS_fsm_state13, zext_ln30_fu_445_p1, ap_CS_fsm_state14, zext_ln41_5_fu_1014_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_287_p0 <= zext_ln41_5_fu_1014_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_287_p0 <= zext_ln30_fu_445_p1(32 - 1 downto 0);
        else 
            grp_fu_287_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_287_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln30_fu_445_p1, zext_ln30_reg_1937, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_287_p1 <= zext_ln30_reg_1937(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_287_p1 <= zext_ln30_fu_445_p1(32 - 1 downto 0);
        else 
            grp_fu_287_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_291_p0_assign_proc : process(ap_CS_fsm_state13, zext_ln41_8_fu_513_p1, ap_CS_fsm_state14, zext_ln41_7_fu_1042_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_291_p0 <= zext_ln41_7_fu_1042_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_291_p0 <= zext_ln41_8_fu_513_p1(32 - 1 downto 0);
        else 
            grp_fu_291_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_291_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln30_fu_445_p1, zext_ln30_reg_1937, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_291_p1 <= zext_ln30_reg_1937(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_291_p1 <= zext_ln30_fu_445_p1(32 - 1 downto 0);
        else 
            grp_fu_291_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_295_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state14, zext_ln80_fu_739_p1, zext_ln52_fu_1085_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_295_p0 <= zext_ln52_fu_1085_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_295_p0 <= zext_ln80_fu_739_p1(32 - 1 downto 0);
        else 
            grp_fu_295_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_295_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln41_fu_455_p1, zext_ln41_reg_1946, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_295_p1 <= zext_ln41_reg_1946(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_295_p1 <= zext_ln41_fu_455_p1(32 - 1 downto 0);
        else 
            grp_fu_295_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_299_p0_assign_proc : process(ap_CS_fsm_state13, zext_ln41_2_fu_471_p1, ap_CS_fsm_state14, zext_ln41_5_fu_1014_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_299_p0 <= zext_ln41_5_fu_1014_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_299_p0 <= zext_ln41_2_fu_471_p1(32 - 1 downto 0);
        else 
            grp_fu_299_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_299_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln41_reg_1946, zext_ln41_2_fu_471_p1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_299_p1 <= zext_ln41_reg_1946(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_299_p1 <= zext_ln41_2_fu_471_p1(32 - 1 downto 0);
        else 
            grp_fu_299_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_303_p0_assign_proc : process(ap_CS_fsm_state13, zext_ln41_8_reg_1991, ap_CS_fsm_state14, zext_ln61_fu_603_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_303_p0 <= zext_ln41_8_reg_1991(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_303_p0 <= zext_ln61_fu_603_p1(32 - 1 downto 0);
        else 
            grp_fu_303_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_303_p1_assign_proc : process(ap_CS_fsm_state13, zext_ln41_reg_1946, ap_CS_fsm_state14, zext_ln40_fu_467_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_303_p1 <= zext_ln41_reg_1946(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_303_p1 <= zext_ln40_fu_467_p1(32 - 1 downto 0);
        else 
            grp_fu_303_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    lshr_ln84_2_fu_1160_p4 <= add_ln84_1_fu_1154_p2(63 downto 26);
    lshr_ln84_3_fu_1198_p4 <= add_ln84_2_fu_1192_p2(63 downto 25);
    lshr_ln84_4_fu_1258_p4 <= add_ln84_3_fu_1252_p2(63 downto 26);
    lshr_ln84_6_fu_1560_p4 <= add_ln84_5_fu_1554_p2(63 downto 26);
    lshr_ln84_7_fu_1598_p4 <= add_ln84_6_fu_1592_p2(63 downto 25);
    lshr_ln84_8_fu_1636_p4 <= add_ln84_7_fu_1630_p2(63 downto 26);
    lshr_ln_fu_768_p4 <= arr_5_fu_727_p2(63 downto 26);

    mem_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARADDR, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln22_fu_389_p1)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARADDR <= sext_ln22_fu_389_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARADDR <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARADDR;
        else 
            mem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARLEN, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARLEN <= ap_const_lv32_A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARLEN <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARLEN;
        else 
            mem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARVALID, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARVALID;
        else 
            mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_AWADDR_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state16, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWADDR, mem_AWREADY, ap_CS_fsm_state17, sext_ln97_fu_1713_p1)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            mem_AWADDR <= sext_ln97_fu_1713_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            mem_AWADDR <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWADDR;
        else 
            mem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWLEN_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state16, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWLEN, mem_AWREADY, ap_CS_fsm_state17)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            mem_AWLEN <= ap_const_lv32_A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            mem_AWLEN <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWLEN;
        else 
            mem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWVALID_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state16, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWVALID, mem_AWREADY, ap_CS_fsm_state17)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            mem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            mem_AWVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWVALID;
        else 
            mem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_BREADY_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state16, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_BREADY, mem_BVALID, ap_CS_fsm_state17)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            mem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            mem_BREADY <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_BREADY;
        else 
            mem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_RREADY_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_RREADY <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_RREADY;
        else 
            mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_WVALID_assign_proc : process(ap_CS_fsm_state16, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WVALID, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            mem_WVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WVALID;
        else 
            mem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_blk_n_AR_assign_proc : process(m_axi_mem_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mem_blk_n_AR <= m_axi_mem_ARREADY;
        else 
            mem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_AW_assign_proc : process(m_axi_mem_AWREADY, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            mem_blk_n_AW <= m_axi_mem_AWREADY;
        else 
            mem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_B_assign_proc : process(m_axi_mem_BVALID, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            mem_blk_n_B <= m_axi_mem_BVALID;
        else 
            mem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    mul_ln27_fu_339_p1 <= ap_const_lv32_26(7 - 1 downto 0);
    mul_ln31_fu_344_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln40_7_fu_219_p0 <= mul_ln40_7_fu_219_p00(32 - 1 downto 0);
    mul_ln40_7_fu_219_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln27_reg_1893),63));
    mul_ln40_7_fu_219_p1 <= mul_ln40_7_fu_219_p10(32 - 1 downto 0);
    mul_ln40_7_fu_219_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out),63));
    mul_ln42_4_fu_215_p0 <= zext_ln42_fu_483_p1(32 - 1 downto 0);
    mul_ln42_4_fu_215_p1 <= zext_ln40_5_fu_526_p1(32 - 1 downto 0);
    mul_ln42_5_fu_223_p0 <= zext_ln42_fu_483_p1(32 - 1 downto 0);
    mul_ln42_5_fu_223_p1 <= mul_ln42_5_fu_223_p10(32 - 1 downto 0);
    mul_ln42_5_fu_223_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out),63));
    mul_ln52_2_fu_307_p0 <= mul_ln52_2_fu_307_p00(32 - 1 downto 0);
    mul_ln52_2_fu_307_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_2_fu_1009_p2),64));
    mul_ln52_2_fu_307_p1 <= zext_ln41_2_reg_1959(32 - 1 downto 0);
    mul_ln52_3_fu_323_p0 <= mul_ln52_3_fu_323_p00(32 - 1 downto 0);
    mul_ln52_3_fu_323_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln52_1_fu_1090_p2),64));
    mul_ln52_3_fu_323_p1 <= zext_ln41_4_fu_1002_p1(32 - 1 downto 0);
    mul_ln53_2_fu_311_p0 <= mul_ln53_2_fu_311_p00(32 - 1 downto 0);
    mul_ln53_2_fu_311_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_3_fu_1037_p2),64));
    mul_ln53_2_fu_311_p1 <= zext_ln41_2_reg_1959(32 - 1 downto 0);
    mul_ln53_3_fu_327_p0 <= zext_ln41_8_reg_1991(32 - 1 downto 0);
    mul_ln53_3_fu_327_p1 <= zext_ln41_4_fu_1002_p1(32 - 1 downto 0);
    mul_ln54_2_fu_315_p0 <= zext_ln41_8_reg_1991(32 - 1 downto 0);
    mul_ln54_2_fu_315_p1 <= zext_ln41_2_reg_1959(32 - 1 downto 0);
    mul_ln54_3_fu_331_p0 <= zext_ln55_reg_2008(32 - 1 downto 0);
    mul_ln54_3_fu_331_p1 <= zext_ln41_4_fu_1002_p1(32 - 1 downto 0);
    mul_ln55_2_fu_319_p0 <= zext_ln55_reg_2008(32 - 1 downto 0);
    mul_ln55_2_fu_319_p1 <= zext_ln41_2_reg_1959(32 - 1 downto 0);
    mul_ln59_fu_335_p0 <= zext_ln41_6_reg_1984(32 - 1 downto 0);
    mul_ln59_fu_335_p1 <= zext_ln41_6_reg_1984(32 - 1 downto 0);
    mul_ln61_fu_349_p1 <= ap_const_lv32_26(7 - 1 downto 0);
    mul_ln65_fu_354_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln68_fu_227_p0 <= zext_ln68_fu_613_p1(32 - 1 downto 0);
    mul_ln68_fu_227_p1 <= zext_ln40_4_fu_494_p1(32 - 1 downto 0);
    mul_ln70_fu_231_p0 <= zext_ln70_fu_618_p1(32 - 1 downto 0);
    mul_ln70_fu_231_p1 <= zext_ln40_4_fu_494_p1(32 - 1 downto 0);
    mul_ln74_fu_235_p0 <= zext_ln70_fu_618_p1(32 - 1 downto 0);
    mul_ln74_fu_235_p1 <= mul_ln74_fu_235_p10(32 - 1 downto 0);
    mul_ln74_fu_235_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out),63));
    mul_ln75_fu_359_p1 <= ap_const_lv32_26(7 - 1 downto 0);
    mul_ln77_fu_239_p0 <= zext_ln68_fu_613_p1(32 - 1 downto 0);
    mul_ln77_fu_239_p1 <= zext_ln40_5_fu_526_p1(32 - 1 downto 0);
    mul_ln84_fu_364_p0 <= mul_ln84_fu_364_p00(39 - 1 downto 0);
    mul_ln84_fu_364_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln84_s_reg_2221),44));
    mul_ln84_fu_364_p1 <= ap_const_lv44_13(6 - 1 downto 0);
    out1_w_1_fu_1764_p2 <= std_logic_vector(unsigned(zext_ln85_2_fu_1760_p1) + unsigned(add_ln85_1_reg_2095));
    out1_w_2_fu_1794_p2 <= std_logic_vector(unsigned(zext_ln86_2_fu_1791_p1) + unsigned(zext_ln86_1_fu_1787_p1));
    out1_w_3_fu_1488_p2 <= std_logic_vector(unsigned(add_ln84_17_fu_1188_p2) + unsigned(trunc_ln84_3_fu_1178_p4));
    out1_w_4_fu_1505_p2 <= std_logic_vector(unsigned(add_ln88_1_fu_1499_p2) + unsigned(add_ln88_fu_1494_p2));
    out1_w_5_fu_1517_p2 <= std_logic_vector(unsigned(add_ln89_fu_1511_p2) + unsigned(add_ln55_3_fu_1310_p2));
    out1_w_6_fu_1689_p2 <= std_logic_vector(unsigned(add_ln90_fu_1684_p2) + unsigned(add_ln54_3_fu_1544_p2));
    out1_w_7_fu_1695_p2 <= std_logic_vector(unsigned(add_ln84_22_fu_1588_p2) + unsigned(trunc_ln84_7_fu_1578_p4));
    out1_w_8_fu_1701_p2 <= std_logic_vector(unsigned(add_ln84_23_fu_1626_p2) + unsigned(trunc_ln84_8_fu_1616_p4));
    out1_w_9_fu_1707_p2 <= std_logic_vector(unsigned(add_ln84_24_fu_1664_p2) + unsigned(trunc_ln84_9_fu_1654_p4));
    out1_w_fu_1731_p2 <= std_logic_vector(unsigned(trunc_ln84_fu_1727_p1) + unsigned(add_ln84_10_reg_2019));
        sext_ln22_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln22_1_reg_1861),64));

        sext_ln97_fu_1713_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln97_1_reg_1867),64));

    shl_ln2_fu_1022_p3 <= (grp_fu_203_p2 & ap_const_lv1_0);
    shl_ln30_fu_956_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out;
    shl_ln30_fu_956_p2 <= std_logic_vector(shift_left(unsigned(shl_ln30_fu_956_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln3_fu_1030_p3 <= (mul_ln40_3_reg_1979 & ap_const_lv1_0);
    shl_ln40_1_fu_1066_p3 <= (mul_ln40_5_reg_1998 & ap_const_lv1_0);
    shl_ln40_2_fu_559_p3 <= (mul_ln40_7_fu_219_p2 & ap_const_lv1_0);
    shl_ln41_1_fu_991_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out;
    shl_ln41_1_fu_991_p2 <= std_logic_vector(shift_left(unsigned(shl_ln41_1_fu_991_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln41_2_fu_1009_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out;
    shl_ln41_2_fu_1009_p2 <= std_logic_vector(shift_left(unsigned(shl_ln41_2_fu_1009_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln41_3_fu_1037_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out;
    shl_ln41_3_fu_1037_p2 <= std_logic_vector(shift_left(unsigned(shl_ln41_3_fu_1037_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln41_4_fu_507_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln41_5_fu_539_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln41_6_fu_567_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln41_fu_975_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out;
    shl_ln41_fu_975_p2 <= std_logic_vector(shift_left(unsigned(shl_ln41_fu_975_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln42_1_fu_1058_p3 <= (grp_fu_207_p2 & ap_const_lv1_0);
    shl_ln42_2_fu_518_p3 <= (grp_fu_203_p2 & ap_const_lv1_0);
    shl_ln42_3_fu_1073_p3 <= (mul_ln42_3_reg_2003 & ap_const_lv1_0);
    shl_ln42_4_fu_551_p3 <= (mul_ln42_4_fu_215_p2 & ap_const_lv1_0);
    shl_ln42_5_fu_584_p3 <= (mul_ln42_5_fu_223_p2 & ap_const_lv1_0);
    shl_ln52_1_fu_1090_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out;
    shl_ln52_1_fu_1090_p2 <= std_logic_vector(shift_left(unsigned(shl_ln52_1_fu_1090_p0),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln52_fu_1080_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out;
    shl_ln52_fu_1080_p2 <= std_logic_vector(shift_left(unsigned(shl_ln52_fu_1080_p0),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln55_fu_592_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln6_fu_1106_p3 <= (mul_ln68_reg_2014 & ap_const_lv1_0);
    shl_ln7_fu_623_p3 <= (mul_ln70_fu_231_p2 & ap_const_lv1_0);
    shl_ln80_fu_733_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln8_fu_631_p3 <= (mul_ln74_fu_235_p2 & ap_const_lv1_0);
    shl_ln9_fu_643_p3 <= (mul_ln77_fu_239_p2 & ap_const_lv1_0);
    tmp15_fu_1100_p2 <= std_logic_vector(unsigned(grp_fu_199_p2) + unsigned(grp_fu_211_p2));
    tmp_1_fu_1779_p3 <= add_ln86_fu_1773_p2(25 downto 25);
    tmp_fu_1523_p3 <= (tmp15_reg_2101 & ap_const_lv1_0);
    tmp_s_fu_1746_p4 <= add_ln85_fu_1740_p2(43 downto 26);
    trunc_ln10_fu_1302_p3 <= (trunc_ln55_2_fu_1298_p1 & ap_const_lv1_0);
    trunc_ln11_fu_1537_p3 <= (trunc_ln54_2_reg_2131 & ap_const_lv1_0);
    trunc_ln1_fu_677_p3 <= (trunc_ln75_fu_673_p1 & ap_const_lv1_0);
    trunc_ln2_fu_689_p3 <= (trunc_ln76_fu_685_p1 & ap_const_lv1_0);
    trunc_ln3_fu_701_p3 <= (trunc_ln77_fu_697_p1 & ap_const_lv1_0);
    trunc_ln41_1_fu_1462_p1 <= add_ln41_2_fu_1452_p2(25 - 1 downto 0);
    trunc_ln41_fu_1458_p1 <= add_ln41_fu_1440_p2(25 - 1 downto 0);
    trunc_ln4_fu_1216_p3 <= (trunc_ln81_fu_1212_p1 & ap_const_lv1_0);
    trunc_ln53_1_fu_1404_p1 <= add_ln53_2_fu_1394_p2(25 - 1 downto 0);
    trunc_ln53_fu_1400_p1 <= add_ln53_fu_1382_p2(25 - 1 downto 0);
    trunc_ln54_1_fu_1364_p1 <= add_ln54_1_fu_1354_p2(26 - 1 downto 0);
    trunc_ln54_2_fu_1368_p1 <= tmp15_fu_1100_p2(25 - 1 downto 0);
    trunc_ln54_fu_1360_p1 <= add_ln54_fu_1348_p2(26 - 1 downto 0);
    trunc_ln55_1_fu_1288_p1 <= add_ln55_2_fu_1278_p2(25 - 1 downto 0);
    trunc_ln55_2_fu_1298_p1 <= grp_fu_203_p2(24 - 1 downto 0);
    trunc_ln55_fu_1284_p1 <= add_ln55_fu_1272_p2(25 - 1 downto 0);
    trunc_ln59_1_fu_1436_p1 <= add_ln59_3_fu_1426_p2(26 - 1 downto 0);
    trunc_ln59_fu_1432_p1 <= add_ln59_1_fu_1414_p2(26 - 1 downto 0);
    trunc_ln5_fu_814_p4 <= arr_5_fu_727_p2(50 downto 26);
    trunc_ln63_1_fu_906_p1 <= add_ln63_2_fu_896_p2(25 - 1 downto 0);
    trunc_ln63_fu_902_p1 <= add_ln63_fu_884_p2(25 - 1 downto 0);
    trunc_ln66_1_fu_862_p1 <= add_ln65_fu_852_p2(26 - 1 downto 0);
    trunc_ln66_fu_858_p1 <= mul_ln68_fu_227_p2(25 - 1 downto 0);
    trunc_ln67_fu_866_p1 <= grp_fu_211_p2(25 - 1 downto 0);
    trunc_ln68_fu_870_p1 <= grp_fu_207_p2(25 - 1 downto 0);
    trunc_ln6_fu_1116_p3 <= (trunc_ln66_reg_2035 & ap_const_lv1_0);
    trunc_ln72_1_fu_804_p1 <= add_ln72_2_fu_794_p2(25 - 1 downto 0);
    trunc_ln72_fu_800_p1 <= add_ln72_fu_782_p2(25 - 1 downto 0);
    trunc_ln74_1_fu_669_p1 <= add_ln42_fu_651_p2(26 - 1 downto 0);
    trunc_ln74_fu_657_p1 <= mul_ln74_fu_235_p2(25 - 1 downto 0);
    trunc_ln75_fu_673_p1 <= mul_ln77_fu_239_p2(25 - 1 downto 0);
    trunc_ln76_fu_685_p1 <= mul_ln42_5_fu_223_p2(25 - 1 downto 0);
    trunc_ln77_fu_697_p1 <= mul_ln40_7_fu_219_p2(25 - 1 downto 0);
    trunc_ln7_fu_1123_p3 <= (trunc_ln67_reg_2045 & ap_const_lv1_0);
    trunc_ln80_1_fu_926_p1 <= add_ln80_2_fu_916_p2(26 - 1 downto 0);
    trunc_ln80_fu_922_p1 <= add_ln80_1_fu_910_p2(26 - 1 downto 0);
    trunc_ln81_fu_1212_p1 <= grp_fu_207_p2(25 - 1 downto 0);
    trunc_ln82_fu_942_p1 <= grp_fu_199_p2(25 - 1 downto 0);
    trunc_ln84_3_fu_1178_p4 <= add_ln84_1_fu_1154_p2(50 downto 26);
    trunc_ln84_4_fu_1231_p4 <= add_ln84_2_fu_1192_p2(50 downto 25);
    trunc_ln84_5_fu_1316_p4 <= add_ln84_3_fu_1252_p2(50 downto 26);
    trunc_ln84_7_fu_1578_p4 <= add_ln84_5_fu_1554_p2(50 downto 26);
    trunc_ln84_8_fu_1616_p4 <= add_ln84_6_fu_1592_p2(50 downto 25);
    trunc_ln84_9_fu_1654_p4 <= add_ln84_7_fu_1630_p2(50 downto 26);
    trunc_ln84_fu_1727_p1 <= mul_ln84_fu_364_p2(26 - 1 downto 0);
    trunc_ln8_fu_1130_p3 <= (trunc_ln68_reg_2050 & ap_const_lv1_0);
    trunc_ln9_fu_1224_p3 <= (trunc_ln82_reg_2090 & ap_const_lv1_0);
    trunc_ln_fu_661_p3 <= (trunc_ln74_fu_657_p1 & ap_const_lv1_0);
    zext_ln27_1_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln27_reg_1893),64));
    zext_ln27_2_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln27_reg_1893),63));
    zext_ln27_fu_952_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out;
    zext_ln27_fu_952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln27_fu_952_p0),64));
    zext_ln30_1_fu_961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_fu_956_p2),64));
    zext_ln30_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_out),64));
    zext_ln31_1_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln31_reg_1899),64));
    zext_ln31_fu_966_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out;
    zext_ln31_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln31_fu_966_p0),64));
    zext_ln40_1_fu_478_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out;
    zext_ln40_1_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40_1_fu_478_p0),64));
    zext_ln40_2_fu_490_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out;
    zext_ln40_2_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40_2_fu_490_p0),64));
    zext_ln40_3_fu_986_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out;
    zext_ln40_3_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40_3_fu_986_p0),63));
    zext_ln40_4_fu_494_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out;
    zext_ln40_4_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40_4_fu_494_p0),63));
    zext_ln40_5_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out),63));
    zext_ln40_fu_467_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out;
    zext_ln40_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40_fu_467_p0),64));
    zext_ln41_10_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_6_fu_567_p2),64));
    zext_ln41_11_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out),63));
    zext_ln41_12_fu_1049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_3_fu_1037_p2),63));
    zext_ln41_1_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_fu_975_p2),64));
    zext_ln41_2_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out),64));
    zext_ln41_3_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_1_fu_991_p2),64));
    zext_ln41_4_fu_1002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out),64));
    zext_ln41_5_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_2_fu_1009_p2),64));
    zext_ln41_6_fu_501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out),64));
    zext_ln41_7_fu_1042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_3_fu_1037_p2),64));
    zext_ln41_8_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_4_fu_507_p2),64));
    zext_ln41_9_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_5_fu_539_p2),64));
    zext_ln41_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out),64));
    zext_ln42_1_fu_1054_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out;
    zext_ln42_1_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln42_1_fu_1054_p0),63));
    zext_ln42_2_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out),63));
    zext_ln42_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln31_reg_1899),63));
    zext_ln52_fu_1085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln52_fu_1080_p2),64));
    zext_ln55_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln55_fu_592_p2),64));
    zext_ln61_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln61_reg_1905),64));
    zext_ln65_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln65_reg_1911),64));
    zext_ln68_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln61_reg_1905),63));
    zext_ln70_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln65_reg_1911),63));
    zext_ln75_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln75_reg_1917),64));
    zext_ln80_fu_739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln80_fu_733_p2),64));
    zext_ln84_1_fu_778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_768_p4),64));
    zext_ln84_2_fu_1113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_1_reg_2025),64));
    zext_ln84_3_fu_1170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_2_fu_1160_p4),64));
    zext_ln84_4_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_3_fu_1198_p4),64));
    zext_ln84_5_fu_1268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_4_fu_1258_p4),64));
    zext_ln84_6_fu_1530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_5_reg_2106),64));
    zext_ln84_7_fu_1570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_6_fu_1560_p4),64));
    zext_ln84_8_fu_1608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_7_fu_1598_p4),64));
    zext_ln84_9_fu_1646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_8_fu_1636_p4),64));
    zext_ln85_1_fu_1756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1746_p4),26));
    zext_ln85_2_fu_1760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1746_p4),25));
    zext_ln85_fu_1737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_10_reg_2019),44));
    zext_ln86_1_fu_1787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1779_p3),27));
    zext_ln86_2_fu_1791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln86_1_reg_2201),27));
    zext_ln86_fu_1770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_1_reg_2095),26));
end behav;
