# Generated by Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, g++ 11.5.0 -fPIC -O3)

.model picorv32
.inputs clk resetn mem_ready mem_rdata[0] mem_rdata[1] mem_rdata[2] mem_rdata[3] mem_rdata[4] mem_rdata[5] mem_rdata[6] mem_rdata[7] mem_rdata[8] mem_rdata[9] mem_rdata[10] mem_rdata[11] mem_rdata[12] mem_rdata[13] mem_rdata[14] mem_rdata[15] mem_rdata[16] mem_rdata[17] mem_rdata[18] mem_rdata[19] mem_rdata[20] mem_rdata[21] mem_rdata[22] mem_rdata[23] mem_rdata[24] mem_rdata[25] mem_rdata[26] mem_rdata[27] mem_rdata[28] mem_rdata[29] mem_rdata[30] mem_rdata[31] pcpi_wr pcpi_rd[0] pcpi_rd[1] pcpi_rd[2] pcpi_rd[3] pcpi_rd[4] pcpi_rd[5] pcpi_rd[6] pcpi_rd[7] pcpi_rd[8] pcpi_rd[9] pcpi_rd[10] pcpi_rd[11] pcpi_rd[12] pcpi_rd[13] pcpi_rd[14] pcpi_rd[15] pcpi_rd[16] pcpi_rd[17] pcpi_rd[18] pcpi_rd[19] pcpi_rd[20] pcpi_rd[21] pcpi_rd[22] pcpi_rd[23] pcpi_rd[24] pcpi_rd[25] pcpi_rd[26] pcpi_rd[27] pcpi_rd[28] pcpi_rd[29] pcpi_rd[30] pcpi_rd[31] pcpi_wait pcpi_ready irq[0] irq[1] irq[2] irq[3] irq[4] irq[5] irq[6] irq[7] irq[8] irq[9] irq[10] irq[11] irq[12] irq[13] irq[14] irq[15] irq[16] irq[17] irq[18] irq[19] irq[20] irq[21] irq[22] irq[23] irq[24] irq[25] irq[26] irq[27] irq[28] irq[29] irq[30] irq[31]
.outputs trap mem_valid mem_instr mem_addr[0] mem_addr[1] mem_addr[2] mem_addr[3] mem_addr[4] mem_addr[5] mem_addr[6] mem_addr[7] mem_addr[8] mem_addr[9] mem_addr[10] mem_addr[11] mem_addr[12] mem_addr[13] mem_addr[14] mem_addr[15] mem_addr[16] mem_addr[17] mem_addr[18] mem_addr[19] mem_addr[20] mem_addr[21] mem_addr[22] mem_addr[23] mem_addr[24] mem_addr[25] mem_addr[26] mem_addr[27] mem_addr[28] mem_addr[29] mem_addr[30] mem_addr[31] mem_wdata[0] mem_wdata[1] mem_wdata[2] mem_wdata[3] mem_wdata[4] mem_wdata[5] mem_wdata[6] mem_wdata[7] mem_wdata[8] mem_wdata[9] mem_wdata[10] mem_wdata[11] mem_wdata[12] mem_wdata[13] mem_wdata[14] mem_wdata[15] mem_wdata[16] mem_wdata[17] mem_wdata[18] mem_wdata[19] mem_wdata[20] mem_wdata[21] mem_wdata[22] mem_wdata[23] mem_wdata[24] mem_wdata[25] mem_wdata[26] mem_wdata[27] mem_wdata[28] mem_wdata[29] mem_wdata[30] mem_wdata[31] mem_wstrb[0] mem_wstrb[1] mem_wstrb[2] mem_wstrb[3] mem_la_read mem_la_write mem_la_addr[0] mem_la_addr[1] mem_la_addr[2] mem_la_addr[3] mem_la_addr[4] mem_la_addr[5] mem_la_addr[6] mem_la_addr[7] mem_la_addr[8] mem_la_addr[9] mem_la_addr[10] mem_la_addr[11] mem_la_addr[12] mem_la_addr[13] mem_la_addr[14] mem_la_addr[15] mem_la_addr[16] mem_la_addr[17] mem_la_addr[18] mem_la_addr[19] mem_la_addr[20] mem_la_addr[21] mem_la_addr[22] mem_la_addr[23] mem_la_addr[24] mem_la_addr[25] mem_la_addr[26] mem_la_addr[27] mem_la_addr[28] mem_la_addr[29] mem_la_addr[30] mem_la_addr[31] mem_la_wdata[0] mem_la_wdata[1] mem_la_wdata[2] mem_la_wdata[3] mem_la_wdata[4] mem_la_wdata[5] mem_la_wdata[6] mem_la_wdata[7] mem_la_wdata[8] mem_la_wdata[9] mem_la_wdata[10] mem_la_wdata[11] mem_la_wdata[12] mem_la_wdata[13] mem_la_wdata[14] mem_la_wdata[15] mem_la_wdata[16] mem_la_wdata[17] mem_la_wdata[18] mem_la_wdata[19] mem_la_wdata[20] mem_la_wdata[21] mem_la_wdata[22] mem_la_wdata[23] mem_la_wdata[24] mem_la_wdata[25] mem_la_wdata[26] mem_la_wdata[27] mem_la_wdata[28] mem_la_wdata[29] mem_la_wdata[30] mem_la_wdata[31] mem_la_wstrb[0] mem_la_wstrb[1] mem_la_wstrb[2] mem_la_wstrb[3] pcpi_valid pcpi_insn[0] pcpi_insn[1] pcpi_insn[2] pcpi_insn[3] pcpi_insn[4] pcpi_insn[5] pcpi_insn[6] pcpi_insn[7] pcpi_insn[8] pcpi_insn[9] pcpi_insn[10] pcpi_insn[11] pcpi_insn[12] pcpi_insn[13] pcpi_insn[14] pcpi_insn[15] pcpi_insn[16] pcpi_insn[17] pcpi_insn[18] pcpi_insn[19] pcpi_insn[20] pcpi_insn[21] pcpi_insn[22] pcpi_insn[23] pcpi_insn[24] pcpi_insn[25] pcpi_insn[26] pcpi_insn[27] pcpi_insn[28] pcpi_insn[29] pcpi_insn[30] pcpi_insn[31] pcpi_rs1[0] pcpi_rs1[1] pcpi_rs1[2] pcpi_rs1[3] pcpi_rs1[4] pcpi_rs1[5] pcpi_rs1[6] pcpi_rs1[7] pcpi_rs1[8] pcpi_rs1[9] pcpi_rs1[10] pcpi_rs1[11] pcpi_rs1[12] pcpi_rs1[13] pcpi_rs1[14] pcpi_rs1[15] pcpi_rs1[16] pcpi_rs1[17] pcpi_rs1[18] pcpi_rs1[19] pcpi_rs1[20] pcpi_rs1[21] pcpi_rs1[22] pcpi_rs1[23] pcpi_rs1[24] pcpi_rs1[25] pcpi_rs1[26] pcpi_rs1[27] pcpi_rs1[28] pcpi_rs1[29] pcpi_rs1[30] pcpi_rs1[31] pcpi_rs2[0] pcpi_rs2[1] pcpi_rs2[2] pcpi_rs2[3] pcpi_rs2[4] pcpi_rs2[5] pcpi_rs2[6] pcpi_rs2[7] pcpi_rs2[8] pcpi_rs2[9] pcpi_rs2[10] pcpi_rs2[11] pcpi_rs2[12] pcpi_rs2[13] pcpi_rs2[14] pcpi_rs2[15] pcpi_rs2[16] pcpi_rs2[17] pcpi_rs2[18] pcpi_rs2[19] pcpi_rs2[20] pcpi_rs2[21] pcpi_rs2[22] pcpi_rs2[23] pcpi_rs2[24] pcpi_rs2[25] pcpi_rs2[26] pcpi_rs2[27] pcpi_rs2[28] pcpi_rs2[29] pcpi_rs2[30] pcpi_rs2[31] eoi[0] eoi[1] eoi[2] eoi[3] eoi[4] eoi[5] eoi[6] eoi[7] eoi[8] eoi[9] eoi[10] eoi[11] eoi[12] eoi[13] eoi[14] eoi[15] eoi[16] eoi[17] eoi[18] eoi[19] eoi[20] eoi[21] eoi[22] eoi[23] eoi[24] eoi[25] eoi[26] eoi[27] eoi[28] eoi[29] eoi[30] eoi[31] trace_valid trace_data[0] trace_data[1] trace_data[2] trace_data[3] trace_data[4] trace_data[5] trace_data[6] trace_data[7] trace_data[8] trace_data[9] trace_data[10] trace_data[11] trace_data[12] trace_data[13] trace_data[14] trace_data[15] trace_data[16] trace_data[17] trace_data[18] trace_data[19] trace_data[20] trace_data[21] trace_data[22] trace_data[23] trace_data[24] trace_data[25] trace_data[26] trace_data[27] trace_data[28] trace_data[29] trace_data[30] trace_data[31] trace_data[32] trace_data[33] trace_data[34] trace_data[35]
.names $false
.names $true
1
.names $undef
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpu_state[3] ZN=$abc$30656$new_n3289
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_do_wdata ZN=$abc$30656$new_n3290
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=is_beq_bne_blt_bge_bltu_bgeu ZN=$abc$30656$new_n3291
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=instr_sub ZN=$abc$30656$new_n3292
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=instr_bgeu ZN=$abc$30656$new_n3293
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=latched_branch ZN=$abc$30656$new_n3294
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpu_state[1] ZN=$abc$30656$new_n3295
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_pc[27] ZN=$abc$30656$new_n3296
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_pc[21] ZN=$abc$30656$new_n3297
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_pc[15] ZN=$abc$30656$new_n3298
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_pc[12] ZN=$abc$30656$new_n3299
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_pc[9] ZN=$abc$30656$new_n3300
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_pc[5] ZN=$abc$30656$new_n3301
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_instr[39] ZN=$abc$30656$new_n3302
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_instr[38] ZN=$abc$30656$new_n3303
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_instr[25] ZN=$abc$30656$new_n3304
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=count_instr[5] ZN=$abc$30656$new_n3305
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=resetn ZN=$abc$30656$new_n3306
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_state[1] ZN=$abc$30656$new_n3307
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=trap ZN=$abc$30656$new_n3308
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=latched_rd[3] ZN=$abc$30656$new_n3309
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=latched_rd[4] ZN=$abc$30656$new_n3310
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_wordsize[2] ZN=$abc$30656$new_n3311
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[1] ZN=$abc$30656$new_n3312
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[0] ZN=$abc$30656$new_n3313
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpu_state[0] ZN=$abc$30656$new_n3314
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpu_state[2] ZN=$abc$30656$new_n3315
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpu_state[4] ZN=$abc$30656$new_n3316
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpu_state[6] ZN=$abc$30656$new_n3317
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[0] ZN=$abc$30656$new_n3318
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[1] ZN=$abc$30656$new_n3319
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[3] ZN=$abc$30656$new_n3320
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[3] ZN=$abc$30656$new_n3321
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[2] ZN=$abc$30656$new_n3322
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[2] ZN=$abc$30656$new_n3323
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[7] ZN=$abc$30656$new_n3324
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[7] ZN=$abc$30656$new_n3325
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[6] ZN=$abc$30656$new_n3326
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[5] ZN=$abc$30656$new_n3327
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[5] ZN=$abc$30656$new_n3328
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[4] ZN=$abc$30656$new_n3329
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[4] ZN=$abc$30656$new_n3330
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[15] ZN=$abc$30656$new_n3331
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[15] ZN=$abc$30656$new_n3332
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[14] ZN=$abc$30656$new_n3333
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[13] ZN=$abc$30656$new_n3334
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[12] ZN=$abc$30656$new_n3335
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[11] ZN=$abc$30656$new_n3336
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[11] ZN=$abc$30656$new_n3337
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[10] ZN=$abc$30656$new_n3338
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[10] ZN=$abc$30656$new_n3339
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[9] ZN=$abc$30656$new_n3340
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[8] ZN=$abc$30656$new_n3341
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[31] ZN=$abc$30656$new_n3342
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[31] ZN=$abc$30656$new_n3343
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[30] ZN=$abc$30656$new_n3344
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[30] ZN=$abc$30656$new_n3345
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[29] ZN=$abc$30656$new_n3346
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[28] ZN=$abc$30656$new_n3347
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[27] ZN=$abc$30656$new_n3348
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[26] ZN=$abc$30656$new_n3349
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[25] ZN=$abc$30656$new_n3350
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[25] ZN=$abc$30656$new_n3351
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[24] ZN=$abc$30656$new_n3352
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[24] ZN=$abc$30656$new_n3353
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[23] ZN=$abc$30656$new_n3354
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[22] ZN=$abc$30656$new_n3355
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[21] ZN=$abc$30656$new_n3356
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[20] ZN=$abc$30656$new_n3357
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[19] ZN=$abc$30656$new_n3358
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[18] ZN=$abc$30656$new_n3359
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[17] ZN=$abc$30656$new_n3360
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op1[17] ZN=$abc$30656$new_n3361
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=reg_op2[16] ZN=$abc$30656$new_n3362
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=instr_jal ZN=$abc$30656$new_n3363
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoder_trigger ZN=$abc$30656$new_n3364
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=is_slli_srli_srai ZN=$abc$30656$new_n3365
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=is_lb_lh_lw_lbu_lhu ZN=$abc$30656$new_n3366
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=is_lui_auipc_jal ZN=$abc$30656$new_n3367
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[30] ZN=$abc$30656$new_n3368
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[26] ZN=$abc$30656$new_n3369
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[21] ZN=$abc$30656$new_n3370
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[14] ZN=$abc$30656$new_n3371
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[12] ZN=$abc$30656$new_n3372
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[7] ZN=$abc$30656$new_n3373
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_rs2[0] ZN=$abc$30656$new_n3374
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_rs2[3] ZN=$abc$30656$new_n3375
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[3] ZN=$abc$30656$new_n3376
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=mem_rdata_q[6] ZN=$abc$30656$new_n3377
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$\cpuregs$rdreg[0]$q[1] ZN=$abc$30656$new_n3378
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n3379
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n3380
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpuregs[17][8] ZN=$abc$30656$new_n3381
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpuregs[19][8] ZN=$abc$30656$new_n3382
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[11] ZN=$abc$30656$new_n3383
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[12] ZN=$abc$30656$new_n3384
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[13] ZN=$abc$30656$new_n3385
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[14] ZN=$abc$30656$new_n3386
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpuregs[7][15] ZN=$abc$30656$new_n3387
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpuregs[19][15] ZN=$abc$30656$new_n3388
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpuregs[21][15] ZN=$abc$30656$new_n3389
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[15] ZN=$abc$30656$new_n3390
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[16] ZN=$abc$30656$new_n3391
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[17] ZN=$abc$30656$new_n3392
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[18] ZN=$abc$30656$new_n3393
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[19] ZN=$abc$30656$new_n3394
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpuregs[17][20] ZN=$abc$30656$new_n3395
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpuregs[19][20] ZN=$abc$30656$new_n3396
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[20] ZN=$abc$30656$new_n3397
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[21] ZN=$abc$30656$new_n3398
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[22] ZN=$abc$30656$new_n3399
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[23] ZN=$abc$30656$new_n3400
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[24] ZN=$abc$30656$new_n3401
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[25] ZN=$abc$30656$new_n3402
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[26] ZN=$abc$30656$new_n3403
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpuregs[3][27] ZN=$abc$30656$new_n3404
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[27] ZN=$abc$30656$new_n3405
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=cpuregs[3][28] ZN=$abc$30656$new_n3406
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[28] ZN=$abc$30656$new_n3407
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[29] ZN=$abc$30656$new_n3408
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[30] ZN=$abc$30656$new_n3409
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=decoded_imm[31] ZN=$abc$30656$new_n3410
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_out_q[0] ZN=$abc$30656$new_n3411
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$\cpuregs$rdreg[1]$q[1] ZN=$abc$30656$new_n3412
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n3413
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n3414
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=is_compare ZN=$abc$30656$new_n3415
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3311 A2=$abc$30656$new_n3312 ZN=$abc$30656$new_n3416
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wordsize[2] A2=reg_op1[1] ZN=$abc$30656$new_n3417
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3311 A2=mem_wordsize[1] ZN=$abc$30656$new_n3418
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_wordsize[2] A2=mem_wordsize[1] ZN=$abc$30656$new_n3419
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=mem_wordsize[2] A2=mem_wordsize[1] Z=$abc$30656$new_n3420
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3311 A2=reg_op1[1] B=$abc$30656$new_n3420 ZN=$abc$30656$new_n3421
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3417 A2=$abc$30656$new_n3418 ZN=$abc$30656$new_n3422
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[1] A2=reg_op1[0] B=$abc$30656$new_n3422 ZN=mem_la_wstrb[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=mem_state[0] A2=mem_state[1] Z=$abc$30656$new_n3424
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3290 A2=$abc$30656$new_n3306 A3=$abc$30656$new_n3424 ZN=mem_la_write
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[1] A2=$abc$30656$new_n3313 B=$abc$30656$new_n3422 ZN=mem_la_wstrb[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3312 A2=reg_op1[0] B=$abc$30656$new_n3417 C=$abc$30656$new_n3420 ZN=mem_la_wstrb[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3312 A2=$abc$30656$new_n3313 B=$abc$30656$new_n3417 C=$abc$30656$new_n3420 ZN=mem_la_wstrb[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_do_rinst A2=mem_do_prefetch ZN=$abc$30656$new_n3429
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_do_rdata A2=mem_do_rinst ZN=$abc$30656$new_n3430
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_do_rdata A2=mem_do_rinst A3=mem_do_prefetch ZN=$abc$30656$new_n3431
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n3424 A2=$abc$30656$new_n3431 Z=$abc$30656$new_n3432
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n3432 ZN=mem_la_read
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_rdinstrh A2=instr_rdinstr A3=instr_rdcycleh ZN=$abc$30656$new_n3434
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_sltu A2=instr_slt A3=instr_sltiu A4=instr_slti ZN=$abc$30656$new_n3435
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_sw A2=instr_lhu A3=instr_lw ZN=$abc$30656$new_n3436
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3434 A2=$abc$30656$new_n3435 A3=$abc$30656$new_n3436 ZN=$abc$30656$new_n3437
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_add A2=instr_xori A3=instr_addi A4=instr_bltu ZN=$abc$30656$new_n3438
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_srl A2=instr_xor A3=instr_sll A4=instr_sub ZN=$abc$30656$new_n3439
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_rdcycle A2=instr_srai A3=instr_slli A4=instr_srli ZN=$abc$30656$new_n3440
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_blt A2=instr_bne A3=instr_beq A4=instr_lh ZN=$abc$30656$new_n3441
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n3438 A2=$abc$30656$new_n3439 A3=$abc$30656$new_n3440 A4=$abc$30656$new_n3441 ZN=$abc$30656$new_n3442
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_and A2=instr_andi ZN=$abc$30656$new_n3443
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_and A2=instr_andi Z=$abc$30656$new_n3444
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_jalr A2=instr_jal A3=$abc$30656$new_n3444 ZN=$abc$30656$new_n3445
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_lb A2=instr_sh A3=instr_sb A4=instr_lbu ZN=$abc$30656$new_n3446
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_bgeu A2=instr_bge Z=$abc$30656$new_n3447
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_fence A2=instr_sra A3=$abc$30656$new_n3447 ZN=$abc$30656$new_n3448
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_auipc A2=instr_lui Z=$abc$30656$new_n3449
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_or A2=instr_ori ZN=$abc$30656$new_n3450
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_or A2=instr_ori Z=$abc$30656$new_n3451
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3449 A2=$abc$30656$new_n3451 ZN=$abc$30656$new_n3452
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n3445 A2=$abc$30656$new_n3446 A3=$abc$30656$new_n3448 A4=$abc$30656$new_n3452 ZN=$abc$30656$new_n3453
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3437 A2=$abc$30656$new_n3442 A3=$abc$30656$new_n3453 ZN=$abc$30656$new_n3454
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3454 ZN=$abc$30656$new_n3455
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3311 A2=$abc$30656$new_n3313 ZN=$abc$30656$new_n3456
.subckt gf180mcu_fd_sc_mcu9t5v0__oai222_1 A1=mem_do_wdata A2=mem_do_rdata B1=reg_op1[1] B2=reg_op1[0] C1=mem_wordsize[0] C2=$abc$30656$new_n3456 ZN=$abc$30656$new_n3457
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_do_rinst A2=reg_pc[1] A3=resetn ZN=$abc$30656$new_n3458
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=resetn A2=$abc$30656$new_n3457 A3=$abc$30656$new_n3458 Z=$abc$30656$new_n3459
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=resetn A2=$abc$30656$new_n3457 A3=$abc$30656$new_n3458 ZN=$abc$30656$new_n3460
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3315 A2=$abc$30656$new_n3460 ZN=$abc$30656$new_n3461
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3454 A2=$abc$30656$new_n3461 ZN=$abc$30656$new_n3462
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n3314 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28357
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n3457 Z=$abc$30656$new_n3464
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n3458 A2=$abc$30656$new_n3464 Z=$abc$30656$new_n3465
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n3314 B=$abc$30656$new_n3462 C=$abc$30656$new_n3465 ZN=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=mem_state[0] A2=mem_state[1] Z=$abc$30656$new_n3467
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_ready A2=mem_valid ZN=$abc$30656$new_n3468
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3290 A2=$abc$30656$new_n3430 B=$abc$30656$new_n3468 ZN=$abc$30656$new_n3469
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_do_rinst A2=$abc$30656$new_n3467 B1=$abc$30656$new_n3469 B2=$abc$30656$new_n3424 ZN=$abc$30656$new_n3470
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3470 ZN=$abc$30656$new_n3471
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30656$new_n3471 ZN=$abc$30656$new_n3472
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_do_prefetch A2=$abc$30656$new_n3472 ZN=$abc$30656$new_n3473
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30656$new_n3473 ZN=$abc$30656$new_n3474
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_do_wdata A2=$abc$30656$new_n3474 ZN=$abc$30656$new_n3475
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=cpu_state[5] A2=$abc$30656$new_n3475 Z=$abc$30656$new_n3476
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_sw A2=instr_sh A3=instr_sb ZN=$abc$30656$new_n3477
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3476 A2=$abc$30656$new_n3477 ZN=$abc$30656$new_n3478
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_lh A2=instr_lhu ZN=$abc$30656$new_n3479
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n3317 A2=instr_lb A3=instr_lbu A4=instr_lw ZN=$abc$30656$new_n3480
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3479 A2=$abc$30656$new_n3480 ZN=$abc$30656$new_n3481
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_do_rdata A2=cpu_state[6] B1=cpu_state[5] B2=mem_do_wdata ZN=$abc$30656$new_n3482
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3481 A2=$abc$30656$new_n3482 B=$abc$30656$new_n3474 ZN=$abc$30656$new_n3483
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[6] A2=cpu_state[5] ZN=$abc$30656$new_n3484
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=cpu_state[6] A2=cpu_state[5] Z=$abc$30656$new_n3485
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3473 A2=$abc$30656$new_n3484 B=resetn ZN=$abc$30656$new_n3486
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3295 A2=$abc$30656$new_n3484 B=$abc$30656$new_n3486 C=$abc$30656$new_n3483 ZN=$abc$30656$new_n3487
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[1] A2=$abc$30656$new_n3306 ZN=$abc$30656$new_n3488
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n3471 ZN=$abc$30656$new_n3489
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3478 A2=$abc$30656$new_n3487 ZN=$abc$30656$new_n3490
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wordsize[0] A2=$abc$30656$new_n3490 ZN=$abc$30656$new_n3491
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3295 A2=$abc$30656$new_n3306 ZN=$abc$30656$new_n3492
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[1] A2=resetn ZN=$abc$30656$new_n3493
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[6] A2=$abc$30656$new_n3473 ZN=$abc$30656$new_n3494
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_do_rdata A2=$abc$30656$new_n3306 A3=$abc$30656$new_n3494 ZN=$abc$30656$new_n3495
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=instr_sw A2=$abc$30656$new_n3476 B1=$abc$30656$new_n3495 B2=instr_lw C=$abc$30656$new_n3492 ZN=$abc$30656$new_n3496
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3491 A2=$abc$30656$new_n3496 ZN=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wordsize[1] A2=$abc$30656$new_n3490 ZN=$abc$30656$new_n3498
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sb A2=$abc$30656$new_n3476 ZN=$abc$30656$new_n3499
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_lb A2=instr_lbu B=$abc$30656$new_n3495 ZN=$abc$30656$new_n3500
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3498 A2=$abc$30656$new_n3499 A3=$abc$30656$new_n3500 ZN=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_jal A2=$abc$30656$new_n3449 Z=$0\is_lui_auipc_jal[0:0]
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=instr_slt A2=instr_slti A3=instr_blt Z=$0\is_slti_blt_slt[0:0]
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=instr_sltu A2=instr_sltiu A3=instr_bltu Z=$0\is_sltiu_bltu_sltu[0:0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_do_prefetch A2=$abc$30656$new_n3472 ZN=$abc$30656$new_n3505
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n3505 ZN=$abc$30656$new_n3506
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3506 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29145
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=is_beq_bne_blt_bge_bltu_bgeu ZN=$abc$30656$new_n3508
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_sh[4] A2=reg_sh[2] A3=reg_sh[3] ZN=$abc$30656$new_n3509
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=reg_sh[4] A2=reg_sh[2] A3=reg_sh[3] Z=$abc$30656$new_n3510
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_sh[0] A2=reg_sh[1] A3=$abc$30656$new_n3510 ZN=$abc$30656$new_n3511
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[4] A2=$abc$30656$new_n3511 ZN=$abc$30656$new_n3512
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n3315 ZN=$abc$30656$new_n3513
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=cpu_state[2] ZN=$abc$30656$new_n3514
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_rdinstrh A2=instr_rdinstr A3=instr_rdcycleh A4=instr_rdcycle ZN=$abc$30656$new_n3515
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30656$new_n3291 ZN=$abc$30656$new_n3516
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3363 A2=$abc$30656$new_n3364 ZN=$abc$30656$new_n3517
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=decoder_trigger ZN=$abc$30656$new_n3518
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3295 A2=$abc$30656$new_n3364 ZN=$abc$30656$new_n3519
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[1] A2=decoder_trigger ZN=$abc$30656$new_n3520
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoder_trigger A2=$abc$30656$new_n3492 ZN=$abc$30656$new_n3521
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[1] A2=$abc$30656$new_n3364 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n3517 ZN=$abc$30656$new_n3522
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n3470 A2=$abc$30656$new_n3508 B1=$abc$30656$new_n3514 B2=$abc$30656$new_n3515 C=$abc$30656$new_n3522 ZN=$abc$30656$new_n3523
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3512 A2=$abc$30656$new_n3516 ZN=$abc$30656$new_n3524
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29145 A2=$abc$30656$new_n3523 A3=$abc$30656$new_n3524 B=$abc$30656$new_n3465 ZN=$abc$30656$new_n3525
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30656$new_n3525 ZN=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_jal A2=$abc$30656$new_n3364 ZN=$abc$30656$new_n3527
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3363 A2=decoder_trigger ZN=$abc$30656$new_n3528
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n3465 A2=$abc$30656$new_n3492 A3=$abc$30656$new_n3527 Z=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=cpu_state[3] A2=is_beq_bne_blt_bge_bltu_bgeu A3=$abc$30656$new_n3465 A4=$abc$30656$new_n3489 ZN=$abc$30656$new_n3530
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=is_jalr_addi_slti_sltiu_xori_ori_andi A2=is_lui_auipc_jal ZN=$abc$30656$new_n3531
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=is_jalr_addi_slti_sltiu_xori_ori_andi A2=is_lui_auipc_jal Z=$abc$30656$new_n3532
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3461 A2=$abc$30656$new_n3532 ZN=$abc$30656$new_n3533
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3315 A2=is_slli_srli_srai ZN=$abc$30656$new_n3534
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3531 A2=$abc$30656$new_n3534 ZN=$abc$30656$new_n3535
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=is_sll_srl_sra A2=is_lb_lh_lw_lbu_lhu A3=is_sb_sh_sw A4=$abc$30656$new_n3535 ZN=$abc$30656$new_n3536
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n3455 A2=$abc$30656$new_n3459 A3=$abc$30656$new_n3515 A4=$abc$30656$new_n3536 ZN=$abc$30656$new_n3537
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3530 A2=$abc$30656$new_n3533 A3=$abc$30656$new_n3537 ZN=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_lh A2=instr_lhu B=$abc$30656$new_n3495 ZN=$abc$30656$new_n3539
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_sh A2=$abc$30656$new_n3476 B1=$abc$30656$new_n3490 B2=mem_wordsize[2] ZN=$abc$30656$new_n3540
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3539 A2=$abc$30656$new_n3540 ZN=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3316 A2=$abc$30656$new_n3511 ZN=$abc$30656$new_n3542
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=is_slli_srli_srai A2=$abc$30656$new_n3461 B1=$abc$30656$new_n3542 B2=$abc$30656$new_n3459 ZN=$abc$30656$new_n3543
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_lb_lh_lw_lbu_lhu A2=$abc$30656$new_n3455 ZN=$abc$30656$new_n3544
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n3465 A2=$abc$30656$new_n3515 A3=$abc$30656$new_n3531 A4=$abc$30656$new_n3534 ZN=$abc$30656$new_n3545
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n3306 A2=is_lb_lh_lw_lbu_lhu A3=$abc$30656$new_n3454 A4=$abc$30656$new_n3545 ZN=$abc$30656$new_n3546
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_sll_srl_sra A2=$abc$30656$new_n3546 ZN=$abc$30656$new_n3547
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3543 A2=$abc$30656$new_n3547 ZN=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3460 A2=$abc$30656$new_n3505 ZN=$abc$30656$new_n3549
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=is_sb_sh_sw A2=$abc$30656$new_n3546 B1=$abc$30656$new_n3549 B2=cpu_state[5] ZN=$abc$30656$new_n3550
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3550 ZN=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[6] A2=$abc$30656$new_n3549 ZN=$abc$30656$new_n3552
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3315 A2=$abc$30656$new_n3460 A3=$abc$30656$new_n3544 B=$abc$30656$new_n3552 ZN=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_wordsize[1] A2=reg_op1[1] A3=$abc$30656$new_n3313 ZN=$abc$30656$new_n3554
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3417 A2=$abc$30656$new_n3554 ZN=$abc$30656$new_n3555
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[8] I1=mem_rdata[24] S=reg_op1[1] Z=$abc$30656$new_n3556
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=mem_wordsize[1] A2=reg_op1[0] A3=$abc$30656$new_n3556 Z=$abc$30656$new_n3557
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=mem_rdata[0] A2=mem_la_wstrb[0] B1=$abc$30656$new_n3555 B2=mem_rdata[16] C=$abc$30656$new_n3557 ZN=$abc$30656$new_n3558
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=cpu_state[3] A2=cpu_state[4] A3=cpu_state[6] ZN=$abc$30656$new_n3559
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3316 A3=$abc$30656$new_n3317 ZN=$abc$30656$new_n3560
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[32] A2=instr_rdcycleh ZN=$abc$30656$new_n3561
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[32] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[0] C1=$abc$30656$new_n3434 C2=count_cycle[0] ZN=$abc$30656$new_n3562
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3561 A2=$abc$30656$new_n3562 ZN=$abc$30656$new_n3563
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=reg_op1[0] A2=cpu_state[4] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3563 C1=decoded_imm[0] C2=cpu_state[3] ZN=$abc$30656$new_n3564
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3317 A2=$abc$30656$new_n3558 B=$abc$30656$new_n3564 ZN=$procmux$1296.Y[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[9] I1=mem_rdata[25] S=reg_op1[1] Z=$abc$30656$new_n3566
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=mem_wordsize[1] A2=reg_op1[0] A3=$abc$30656$new_n3566 Z=$abc$30656$new_n3567
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=mem_rdata[1] A2=mem_la_wstrb[0] B1=$abc$30656$new_n3555 B2=mem_rdata[17] C=$abc$30656$new_n3567 ZN=$abc$30656$new_n3568
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[33] A2=instr_rdcycleh ZN=$abc$30656$new_n3569
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[33] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[1] C1=$abc$30656$new_n3434 C2=count_cycle[1] ZN=$abc$30656$new_n3570
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3569 A2=$abc$30656$new_n3570 ZN=$abc$30656$new_n3571
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[1] A2=decoded_imm[1] Z=$abc$30656$new_n3572
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_pc[1] A2=decoded_imm[1] B=cpu_state[3] ZN=$abc$30656$new_n3573
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3572 A2=$abc$30656$new_n3573 ZN=$abc$30656$new_n3574
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=reg_op1[1] A2=cpu_state[4] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3571 C=$abc$30656$new_n3574 ZN=$abc$30656$new_n3575
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3317 A2=$abc$30656$new_n3568 B=$abc$30656$new_n3575 ZN=$procmux$1296.Y[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[10] I1=mem_rdata[26] S=reg_op1[1] Z=$abc$30656$new_n3577
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_wordsize[1] A2=reg_op1[0] A3=$abc$30656$new_n3577 ZN=$abc$30656$new_n3578
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[2] A2=mem_la_wstrb[0] B1=$abc$30656$new_n3555 B2=mem_rdata[18] ZN=$abc$30656$new_n3579
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3578 A2=$abc$30656$new_n3579 ZN=$abc$30656$new_n3580
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[2] A2=decoded_imm[2] Z=$abc$30656$new_n3581
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[2] A2=decoded_imm[2] Z=$abc$30656$new_n3582
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n3572 A2=$abc$30656$new_n3582 Z=$abc$30656$new_n3583
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3572 A2=$abc$30656$new_n3582 ZN=$abc$30656$new_n3584
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[2] A2=instr_rdinstr ZN=$abc$30656$new_n3585
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[34] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[34] C1=$abc$30656$new_n3434 C2=count_cycle[2] ZN=$abc$30656$new_n3586
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3585 A2=$abc$30656$new_n3586 ZN=$abc$30656$new_n3587
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[2] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3587 C1=$abc$30656$new_n3580 C2=cpu_state[6] ZN=$abc$30656$new_n3588
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3583 A3=$abc$30656$new_n3584 B=$abc$30656$new_n3588 ZN=$procmux$1296.Y[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3581 A2=$abc$30656$new_n3583 ZN=$abc$30656$new_n3590
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[3] A2=decoded_imm[3] ZN=$abc$30656$new_n3591
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=reg_pc[3] A2=decoded_imm[3] A3=$abc$30656$new_n3590 Z=$abc$30656$new_n3592
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[11] I1=mem_rdata[27] S=reg_op1[1] Z=$abc$30656$new_n3593
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=mem_wordsize[1] A2=reg_op1[0] A3=$abc$30656$new_n3593 Z=$abc$30656$new_n3594
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=mem_rdata[3] A2=mem_la_wstrb[0] B1=$abc$30656$new_n3555 B2=mem_rdata[19] C=$abc$30656$new_n3594 ZN=$abc$30656$new_n3595
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[35] A2=instr_rdcycleh ZN=$abc$30656$new_n3596
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[35] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[3] C1=$abc$30656$new_n3434 C2=count_cycle[3] ZN=$abc$30656$new_n3597
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3596 A2=$abc$30656$new_n3597 ZN=$abc$30656$new_n3598
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[3] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3598 ZN=$abc$30656$new_n3599
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3592 B1=$abc$30656$new_n3595 B2=$abc$30656$new_n3317 C=$abc$30656$new_n3599 ZN=$procmux$1296.Y[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[4] A2=decoded_imm[4] ZN=$abc$30656$new_n3601
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[4] A2=decoded_imm[4] ZN=$abc$30656$new_n3602
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=reg_pc[3] A2=decoded_imm[3] B1=$abc$30656$new_n3572 B2=$abc$30656$new_n3582 C=$abc$30656$new_n3581 ZN=$abc$30656$new_n3603
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3591 A2=$abc$30656$new_n3603 ZN=$abc$30656$new_n3604
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n3602 A2=$abc$30656$new_n3604 Z=$abc$30656$new_n3605
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[4] A2=mem_la_wstrb[0] ZN=$abc$30656$new_n3606
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[20] A2=$abc$30656$new_n3555 ZN=$abc$30656$new_n3607
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[12] I1=mem_rdata[28] S=reg_op1[1] Z=$abc$30656$new_n3608
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_wordsize[1] A2=reg_op1[0] A3=$abc$30656$new_n3608 ZN=$abc$30656$new_n3609
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3606 A2=$abc$30656$new_n3607 A3=$abc$30656$new_n3609 ZN=$abc$30656$new_n3610
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[36] A2=instr_rdcycleh ZN=$abc$30656$new_n3611
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[36] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[4] C1=$abc$30656$new_n3434 C2=count_cycle[4] ZN=$abc$30656$new_n3612
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3611 A2=$abc$30656$new_n3612 ZN=$abc$30656$new_n3613
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[6] A2=$abc$30656$new_n3610 B1=$abc$30656$new_n3613 B2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3614
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n3316 A2=$abc$30656$new_n3330 B1=$abc$30656$new_n3605 B2=$abc$30656$new_n3289 C=$abc$30656$new_n3614 ZN=$procmux$1296.Y[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3591 A2=$abc$30656$new_n3602 A3=$abc$30656$new_n3603 B=$abc$30656$new_n3601 ZN=$abc$30656$new_n3616
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[5] A2=decoded_imm[5] ZN=$abc$30656$new_n3617
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3617 ZN=$abc$30656$new_n3618
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[5] A2=decoded_imm[5] Z=$abc$30656$new_n3619
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3617 A2=$abc$30656$new_n3619 ZN=$abc$30656$new_n3620
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n3616 A2=$abc$30656$new_n3620 Z=$abc$30656$new_n3621
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[13] I1=mem_rdata[29] S=reg_op1[1] Z=$abc$30656$new_n3622
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_wordsize[1] A2=reg_op1[0] A3=$abc$30656$new_n3622 ZN=$abc$30656$new_n3623
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[5] A2=mem_la_wstrb[0] B1=$abc$30656$new_n3555 B2=mem_rdata[21] ZN=$abc$30656$new_n3624
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3623 A2=$abc$30656$new_n3624 ZN=$abc$30656$new_n3625
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[5] A2=instr_rdinstr ZN=$abc$30656$new_n3626
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[37] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[37] C1=$abc$30656$new_n3434 C2=count_cycle[5] ZN=$abc$30656$new_n3627
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3626 A2=$abc$30656$new_n3627 ZN=$abc$30656$new_n3628
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[6] A2=$abc$30656$new_n3625 B1=$abc$30656$new_n3628 B2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3629
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n3316 A2=$abc$30656$new_n3328 B1=$abc$30656$new_n3621 B2=$abc$30656$new_n3289 C=$abc$30656$new_n3629 ZN=$procmux$1296.Y[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3616 A2=$abc$30656$new_n3619 B=$abc$30656$new_n3618 ZN=$abc$30656$new_n3631
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[6] A2=decoded_imm[6] ZN=$abc$30656$new_n3632
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[6] A2=decoded_imm[6] ZN=$abc$30656$new_n3633
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n3631 A2=$abc$30656$new_n3633 ZN=$abc$30656$new_n3634
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[14] I1=mem_rdata[30] S=reg_op1[1] Z=$abc$30656$new_n3635
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=mem_wordsize[1] A2=reg_op1[0] A3=$abc$30656$new_n3635 Z=$abc$30656$new_n3636
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=mem_rdata[6] A2=mem_la_wstrb[0] B1=$abc$30656$new_n3555 B2=mem_rdata[22] C=$abc$30656$new_n3636 ZN=$abc$30656$new_n3637
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[38] A2=instr_rdcycleh ZN=$abc$30656$new_n3638
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[38] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[6] C1=$abc$30656$new_n3434 C2=count_cycle[6] ZN=$abc$30656$new_n3639
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3638 A2=$abc$30656$new_n3639 ZN=$abc$30656$new_n3640
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[6] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3640 ZN=$abc$30656$new_n3641
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3634 B1=$abc$30656$new_n3637 B2=$abc$30656$new_n3317 C=$abc$30656$new_n3641 ZN=$procmux$1296.Y[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3631 A2=$abc$30656$new_n3633 B=$abc$30656$new_n3632 ZN=$abc$30656$new_n3643
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[7] A2=decoded_imm[7] ZN=$abc$30656$new_n3644
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[7] A2=decoded_imm[7] Z=$abc$30656$new_n3645
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3644 A2=$abc$30656$new_n3645 ZN=$abc$30656$new_n3646
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n3643 A2=$abc$30656$new_n3646 Z=$abc$30656$new_n3647
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[23] A2=$abc$30656$new_n3555 ZN=$abc$30656$new_n3648
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[7] A2=mem_la_wstrb[0] ZN=$abc$30656$new_n3649
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[15] I1=mem_rdata[31] S=reg_op1[1] Z=$abc$30656$new_n3650
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_wordsize[1] A2=reg_op1[0] A3=$abc$30656$new_n3650 ZN=$abc$30656$new_n3651
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3648 A2=$abc$30656$new_n3649 A3=$abc$30656$new_n3651 ZN=$abc$30656$new_n3652
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[7] A2=instr_rdinstr ZN=$abc$30656$new_n3653
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[39] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[39] C1=$abc$30656$new_n3434 C2=count_cycle[7] ZN=$abc$30656$new_n3654
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3653 A2=$abc$30656$new_n3654 ZN=$abc$30656$new_n3655
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[6] A2=$abc$30656$new_n3652 B1=$abc$30656$new_n3655 B2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3656
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n3316 A2=$abc$30656$new_n3325 B1=$abc$30656$new_n3647 B2=$abc$30656$new_n3289 C=$abc$30656$new_n3656 ZN=$procmux$1296.Y[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[8] A2=decoded_imm[8] ZN=$abc$30656$new_n3658
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[8] A2=decoded_imm[8] Z=$abc$30656$new_n3659
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3631 A2=$abc$30656$new_n3633 B=$abc$30656$new_n3644 C=$abc$30656$new_n3632 ZN=$abc$30656$new_n3660
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3645 A2=$abc$30656$new_n3660 B=$abc$30656$new_n3659 ZN=$abc$30656$new_n3661
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3645 A2=$abc$30656$new_n3659 A3=$abc$30656$new_n3660 ZN=$abc$30656$new_n3662
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30656$new_n3662 ZN=$abc$30656$new_n3663
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=latched_is_lb A2=$abc$30656$new_n3652 Z=$abc$30656$new_n3664
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3664 ZN=$abc$30656$new_n3665
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_is_lb A2=latched_is_lh ZN=$abc$30656$new_n3666
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_is_lh A2=$abc$30656$new_n3666 ZN=$abc$30656$new_n3667
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[24] A2=$abc$30656$new_n3416 B1=$abc$30656$new_n3421 B2=mem_rdata[8] ZN=$abc$30656$new_n3668
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3667 A2=$abc$30656$new_n3668 B=$abc$30656$new_n3665 ZN=$abc$30656$new_n3669
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[8] A2=instr_rdinstr ZN=$abc$30656$new_n3670
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[40] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[40] C1=$abc$30656$new_n3434 C2=count_cycle[8] ZN=$abc$30656$new_n3671
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3670 A2=$abc$30656$new_n3671 ZN=$abc$30656$new_n3672
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[8] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3672 C1=$abc$30656$new_n3669 C2=cpu_state[6] ZN=$abc$30656$new_n3673
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3661 A2=$abc$30656$new_n3663 B=$abc$30656$new_n3673 ZN=$procmux$1296.Y[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[9] A2=decoded_imm[9] ZN=$abc$30656$new_n3675
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[9] A2=decoded_imm[9] ZN=$abc$30656$new_n3676
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3676 ZN=$abc$30656$new_n3677
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3658 A2=$abc$30656$new_n3662 ZN=$abc$30656$new_n3678
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n3677 A2=$abc$30656$new_n3678 ZN=$abc$30656$new_n3679
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n3645 A2=$abc$30656$new_n3659 A3=$abc$30656$new_n3660 A4=$abc$30656$new_n3677 ZN=$abc$30656$new_n3680
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata[9] A2=$abc$30656$new_n3420 ZN=$abc$30656$new_n3681
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=mem_wordsize[2] A2=$abc$30656$new_n3566 B=$abc$30656$new_n3419 ZN=$abc$30656$new_n3682
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3667 A2=$abc$30656$new_n3681 A3=$abc$30656$new_n3682 B=$abc$30656$new_n3665 ZN=$abc$30656$new_n3683
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[9] A2=instr_rdinstr ZN=$abc$30656$new_n3684
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[41] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[41] C1=$abc$30656$new_n3434 C2=count_cycle[9] ZN=$abc$30656$new_n3685
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3684 A2=$abc$30656$new_n3685 ZN=$abc$30656$new_n3686
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[9] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3686 C1=$abc$30656$new_n3683 C2=cpu_state[6] ZN=$abc$30656$new_n3687
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3679 B=$abc$30656$new_n3687 ZN=$procmux$1296.Y[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[10] A2=decoded_imm[10] ZN=$abc$30656$new_n3689
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[10] A2=decoded_imm[10] Z=$abc$30656$new_n3690
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[10] A2=decoded_imm[10] ZN=$abc$30656$new_n3691
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3658 A2=$abc$30656$new_n3676 B=$abc$30656$new_n3675 ZN=$abc$30656$new_n3692
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3692 ZN=$abc$30656$new_n3693
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3680 A2=$abc$30656$new_n3693 ZN=$abc$30656$new_n3694
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n3690 A2=$abc$30656$new_n3694 ZN=$abc$30656$new_n3695
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[26] A2=$abc$30656$new_n3416 B1=$abc$30656$new_n3421 B2=mem_rdata[10] ZN=$abc$30656$new_n3696
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3667 A2=$abc$30656$new_n3696 B=$abc$30656$new_n3665 ZN=$abc$30656$new_n3697
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[10] A2=instr_rdinstr ZN=$abc$30656$new_n3698
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[42] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[42] C1=$abc$30656$new_n3434 C2=count_cycle[10] ZN=$abc$30656$new_n3699
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3698 A2=$abc$30656$new_n3699 ZN=$abc$30656$new_n3700
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[10] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3700 C1=$abc$30656$new_n3697 C2=cpu_state[6] ZN=$abc$30656$new_n3701
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3695 B=$abc$30656$new_n3701 ZN=$procmux$1296.Y[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[11] A2=decoded_imm[11] ZN=$abc$30656$new_n3703
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[11] A2=decoded_imm[11] ZN=$abc$30656$new_n3704
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3689 A2=$abc$30656$new_n3704 ZN=$abc$30656$new_n3705
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3690 A2=$abc$30656$new_n3694 B=$abc$30656$new_n3705 ZN=$abc$30656$new_n3706
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3680 A2=$abc$30656$new_n3693 B=$abc$30656$new_n3704 C=$abc$30656$new_n3691 ZN=$abc$30656$new_n3707
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3689 A2=$abc$30656$new_n3704 B=cpu_state[3] ZN=$abc$30656$new_n3708
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata[11] A2=$abc$30656$new_n3420 ZN=$abc$30656$new_n3709
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=mem_wordsize[2] A2=$abc$30656$new_n3593 B=$abc$30656$new_n3419 ZN=$abc$30656$new_n3710
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3667 A2=$abc$30656$new_n3709 A3=$abc$30656$new_n3710 B=$abc$30656$new_n3665 ZN=$abc$30656$new_n3711
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[11] A2=instr_rdinstr ZN=$abc$30656$new_n3712
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[43] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[43] C1=$abc$30656$new_n3434 C2=count_cycle[11] ZN=$abc$30656$new_n3713
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3712 A2=$abc$30656$new_n3713 ZN=$abc$30656$new_n3714
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[11] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3714 C1=$abc$30656$new_n3711 C2=cpu_state[6] ZN=$abc$30656$new_n3715
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3706 A2=$abc$30656$new_n3707 A3=$abc$30656$new_n3708 B=$abc$30656$new_n3715 ZN=$procmux$1296.Y[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[12] A2=decoded_imm[12] ZN=$abc$30656$new_n3717
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3299 A2=$abc$30656$new_n3384 ZN=$abc$30656$new_n3718
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[12] A2=decoded_imm[12] ZN=$abc$30656$new_n3719
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3717 A2=$abc$30656$new_n3718 ZN=$abc$30656$new_n3720
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3689 A2=$abc$30656$new_n3704 B=$abc$30656$new_n3703 ZN=$abc$30656$new_n3721
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n3707 A2=$abc$30656$new_n3721 Z=$abc$30656$new_n3722
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n3720 A2=$abc$30656$new_n3722 ZN=$abc$30656$new_n3723
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[28] A2=$abc$30656$new_n3416 B1=$abc$30656$new_n3421 B2=mem_rdata[12] ZN=$abc$30656$new_n3724
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3667 A2=$abc$30656$new_n3724 B=$abc$30656$new_n3665 ZN=$abc$30656$new_n3725
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[44] A2=instr_rdcycleh ZN=$abc$30656$new_n3726
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[44] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[12] C1=$abc$30656$new_n3434 C2=count_cycle[12] ZN=$abc$30656$new_n3727
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3726 A2=$abc$30656$new_n3727 ZN=$abc$30656$new_n3728
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[12] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3728 C1=$abc$30656$new_n3725 C2=cpu_state[6] ZN=$abc$30656$new_n3729
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3723 B=$abc$30656$new_n3729 ZN=$procmux$1296.Y[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[13] A2=decoded_imm[13] Z=$abc$30656$new_n3731
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[13] A2=decoded_imm[13] ZN=$abc$30656$new_n3732
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3731 A2=$abc$30656$new_n3732 ZN=$abc$30656$new_n3733
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n3731 A2=$abc$30656$new_n3732 Z=$abc$30656$new_n3734
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3720 A2=$abc$30656$new_n3722 B=$abc$30656$new_n3733 C=$abc$30656$new_n3718 ZN=$abc$30656$new_n3735
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3707 A2=$abc$30656$new_n3721 B=$abc$30656$new_n3733 C=$abc$30656$new_n3720 ZN=$abc$30656$new_n3736
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3719 A2=$abc$30656$new_n3734 B=$abc$30656$new_n3736 C=cpu_state[3] ZN=$abc$30656$new_n3737
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[29] A2=$abc$30656$new_n3416 B1=$abc$30656$new_n3421 B2=mem_rdata[13] ZN=$abc$30656$new_n3738
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3667 A2=$abc$30656$new_n3738 B=$abc$30656$new_n3665 ZN=$abc$30656$new_n3739
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[45] A2=instr_rdcycleh ZN=$abc$30656$new_n3740
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[45] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[13] C1=$abc$30656$new_n3434 C2=count_cycle[13] ZN=$abc$30656$new_n3741
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3740 A2=$abc$30656$new_n3741 ZN=$abc$30656$new_n3742
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[13] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3742 C1=$abc$30656$new_n3739 C2=cpu_state[6] ZN=$abc$30656$new_n3743
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3735 A2=$abc$30656$new_n3737 B=$abc$30656$new_n3743 ZN=$procmux$1296.Y[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3718 A2=$abc$30656$new_n3733 B=$abc$30656$new_n3731 ZN=$abc$30656$new_n3745
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3736 A2=$abc$30656$new_n3745 ZN=$abc$30656$new_n3746
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[14] A2=decoded_imm[14] ZN=$abc$30656$new_n3747
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[14] A2=decoded_imm[14] Z=$abc$30656$new_n3748
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[14] A2=decoded_imm[14] ZN=$abc$30656$new_n3749
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3747 A2=$abc$30656$new_n3748 ZN=$abc$30656$new_n3750
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n3747 A2=$abc$30656$new_n3748 Z=$abc$30656$new_n3751
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3746 A2=$abc$30656$new_n3750 ZN=$abc$30656$new_n3752
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3746 A2=$abc$30656$new_n3750 ZN=$abc$30656$new_n3753
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30656$new_n3753 ZN=$abc$30656$new_n3754
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_rdata[30] A2=$abc$30656$new_n3416 B1=$abc$30656$new_n3421 B2=mem_rdata[14] ZN=$abc$30656$new_n3755
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3667 A2=$abc$30656$new_n3755 B=$abc$30656$new_n3665 ZN=$abc$30656$new_n3756
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[14] A2=instr_rdinstr ZN=$abc$30656$new_n3757
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[46] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[46] C1=$abc$30656$new_n3434 C2=count_cycle[14] ZN=$abc$30656$new_n3758
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3757 A2=$abc$30656$new_n3758 ZN=$abc$30656$new_n3759
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[14] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3759 C1=$abc$30656$new_n3756 C2=cpu_state[6] ZN=$abc$30656$new_n3760
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3752 A2=$abc$30656$new_n3754 B=$abc$30656$new_n3760 ZN=$procmux$1296.Y[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3298 A2=$abc$30656$new_n3390 ZN=$abc$30656$new_n3762
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[15] A2=decoded_imm[15] ZN=$abc$30656$new_n3763
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3762 A2=$abc$30656$new_n3763 ZN=$abc$30656$new_n3764
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3749 A2=$abc$30656$new_n3753 A3=$abc$30656$new_n3764 ZN=$abc$30656$new_n3765
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3736 A2=$abc$30656$new_n3745 B=$abc$30656$new_n3751 C=$abc$30656$new_n3764 ZN=$abc$30656$new_n3766
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3749 A2=$abc$30656$new_n3764 B=$abc$30656$new_n3765 C=cpu_state[3] ZN=$abc$30656$new_n3767
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n3766 A2=$abc$30656$new_n3767 Z=$abc$30656$new_n3768
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[15] A2=$abc$30656$new_n3421 ZN=$abc$30656$new_n3769
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[31] A2=$abc$30656$new_n3416 ZN=$abc$30656$new_n3770
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3769 A2=$abc$30656$new_n3770 ZN=$abc$30656$new_n3771
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=latched_is_lh A2=$abc$30656$new_n3771 B=$abc$30656$new_n3666 C=$abc$30656$new_n3664 ZN=$abc$30656$new_n3772
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3317 A2=$abc$30656$new_n3772 ZN=$abc$30656$new_n3773
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=latched_is_lb A2=latched_is_lh A3=$abc$30656$new_n3771 B=$abc$30656$new_n3773 ZN=$abc$30656$new_n3774
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[15] A2=instr_rdinstr ZN=$abc$30656$new_n3775
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[47] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[47] C1=$abc$30656$new_n3434 C2=count_cycle[15] ZN=$abc$30656$new_n3776
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3775 A2=$abc$30656$new_n3776 ZN=$abc$30656$new_n3777
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[4] A2=reg_op1[15] B1=$abc$30656$new_n3559 B2=$abc$30656$new_n3777 ZN=$abc$30656$new_n3778
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3768 A2=$abc$30656$new_n3774 A3=$abc$30656$new_n3778 ZN=$procmux$1296.Y[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[16] A2=decoded_imm[16] ZN=$abc$30656$new_n3780
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[16] A2=decoded_imm[16] ZN=$abc$30656$new_n3781
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3781 ZN=$abc$30656$new_n3782
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3749 A2=$abc$30656$new_n3764 B=$abc$30656$new_n3763 ZN=$abc$30656$new_n3783
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n3766 A2=$abc$30656$new_n3783 Z=$abc$30656$new_n3784
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3782 A2=$abc$30656$new_n3784 ZN=$abc$30656$new_n3785
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3782 A2=$abc$30656$new_n3784 ZN=$abc$30656$new_n3786
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30656$new_n3786 ZN=$abc$30656$new_n3787
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[16] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3788
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3788 ZN=$abc$30656$new_n3789
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[48] A2=instr_rdcycleh ZN=$abc$30656$new_n3790
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[48] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[16] C1=$abc$30656$new_n3434 C2=count_cycle[16] ZN=$abc$30656$new_n3791
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3790 A2=$abc$30656$new_n3791 ZN=$abc$30656$new_n3792
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[16] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3789 C1=$abc$30656$new_n3792 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3793
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3785 A2=$abc$30656$new_n3787 B=$abc$30656$new_n3793 ZN=$procmux$1296.Y[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[17] A2=decoded_imm[17] Z=$abc$30656$new_n3795
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3780 A2=$abc$30656$new_n3786 ZN=$abc$30656$new_n3796
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3766 A2=$abc$30656$new_n3783 B=$abc$30656$new_n3795 C=$abc$30656$new_n3782 ZN=$abc$30656$new_n3797
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=reg_pc[16] A2=decoded_imm[16] A3=$abc$30656$new_n3795 Z=$abc$30656$new_n3798
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3798 ZN=$abc$30656$new_n3799
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3795 A2=$abc$30656$new_n3796 B=$abc$30656$new_n3797 C=$abc$30656$new_n3799 ZN=$abc$30656$new_n3800
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[17] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3801
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3801 ZN=$abc$30656$new_n3802
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[49] A2=instr_rdcycleh ZN=$abc$30656$new_n3803
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[49] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[17] C1=$abc$30656$new_n3434 C2=count_cycle[17] ZN=$abc$30656$new_n3804
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3803 A2=$abc$30656$new_n3804 ZN=$abc$30656$new_n3805
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3773 A2=$abc$30656$new_n3802 B1=$abc$30656$new_n3805 B2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3806
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3316 A2=$abc$30656$new_n3361 B=$abc$30656$new_n3800 C=$abc$30656$new_n3806 ZN=$procmux$1296.Y[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[18] A2=decoded_imm[18] ZN=$abc$30656$new_n3808
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3808 ZN=$abc$30656$new_n3809
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[18] A2=decoded_imm[18] ZN=$abc$30656$new_n3810
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[17] A2=decoded_imm[17] B=$abc$30656$new_n3798 ZN=$abc$30656$new_n3811
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n3797 A2=$abc$30656$new_n3810 A3=$abc$30656$new_n3811 Z=$abc$30656$new_n3812
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3797 A2=$abc$30656$new_n3811 B=$abc$30656$new_n3810 ZN=$abc$30656$new_n3813
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[18] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3814
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3814 ZN=$abc$30656$new_n3815
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[50] A2=instr_rdcycleh ZN=$abc$30656$new_n3816
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[50] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[18] C1=$abc$30656$new_n3434 C2=count_cycle[18] ZN=$abc$30656$new_n3817
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3816 A2=$abc$30656$new_n3817 ZN=$abc$30656$new_n3818
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[18] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3815 C1=$abc$30656$new_n3818 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3819
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3812 A3=$abc$30656$new_n3813 B=$abc$30656$new_n3819 ZN=$procmux$1296.Y[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[19] A2=decoded_imm[19] ZN=$abc$30656$new_n3821
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[19] A2=decoded_imm[19] Z=$abc$30656$new_n3822
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[19] A2=decoded_imm[19] ZN=$abc$30656$new_n3823
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3821 A2=$abc$30656$new_n3822 ZN=$abc$30656$new_n3824
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n3809 A2=$abc$30656$new_n3813 Z=$abc$30656$new_n3825
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3824 A2=$abc$30656$new_n3825 ZN=$abc$30656$new_n3826
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n3824 A2=$abc$30656$new_n3825 Z=$abc$30656$new_n3827
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3809 A2=$abc$30656$new_n3813 B=$abc$30656$new_n3824 ZN=$abc$30656$new_n3828
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[19] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3829
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3829 ZN=$abc$30656$new_n3830
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[19] A2=instr_rdinstr ZN=$abc$30656$new_n3831
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[51] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[51] C1=$abc$30656$new_n3434 C2=count_cycle[19] ZN=$abc$30656$new_n3832
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3831 A2=$abc$30656$new_n3832 B=$abc$30656$new_n3560 ZN=$abc$30656$new_n3833
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=cpu_state[4] A2=reg_op1[19] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3830 C=$abc$30656$new_n3833 ZN=$abc$30656$new_n3834
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3826 A3=$abc$30656$new_n3827 B=$abc$30656$new_n3834 ZN=$procmux$1296.Y[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[20] A2=decoded_imm[20] Z=$abc$30656$new_n3836
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[20] A2=decoded_imm[20] ZN=$abc$30656$new_n3837
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3836 A2=$abc$30656$new_n3837 ZN=$abc$30656$new_n3838
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n3823 A2=$abc$30656$new_n3828 A3=$abc$30656$new_n3838 Z=$abc$30656$new_n3839
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3822 A2=$abc$30656$new_n3827 B=$abc$30656$new_n3836 C=$abc$30656$new_n3837 ZN=$abc$30656$new_n3840
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[3] A2=$abc$30656$new_n3840 ZN=$abc$30656$new_n3841
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[20] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3842
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3842 ZN=$abc$30656$new_n3843
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[20] A2=instr_rdinstr ZN=$abc$30656$new_n3844
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[52] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[52] C1=$abc$30656$new_n3434 C2=count_cycle[20] ZN=$abc$30656$new_n3845
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3844 A2=$abc$30656$new_n3845 ZN=$abc$30656$new_n3846
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[20] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3843 C1=$abc$30656$new_n3846 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3847
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3839 A2=$abc$30656$new_n3841 B=$abc$30656$new_n3847 ZN=$procmux$1296.Y[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3297 A2=$abc$30656$new_n3398 ZN=$abc$30656$new_n3849
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[21] A2=decoded_imm[21] ZN=$abc$30656$new_n3850
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3849 A2=$abc$30656$new_n3850 ZN=$abc$30656$new_n3851
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3837 A2=$abc$30656$new_n3840 ZN=$abc$30656$new_n3852
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3837 A2=$abc$30656$new_n3840 A3=$abc$30656$new_n3851 ZN=$abc$30656$new_n3853
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3849 A2=$abc$30656$new_n3850 A3=$abc$30656$new_n3852 ZN=$abc$30656$new_n3854
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3823 A2=$abc$30656$new_n3828 B=$abc$30656$new_n3838 C=$abc$30656$new_n3851 ZN=$abc$30656$new_n3855
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[3] A2=$abc$30656$new_n3853 A3=$abc$30656$new_n3854 ZN=$abc$30656$new_n3856
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[21] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3857
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3857 ZN=$abc$30656$new_n3858
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[53] A2=instr_rdcycleh ZN=$abc$30656$new_n3859
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[53] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[21] C1=$abc$30656$new_n3434 C2=count_cycle[21] ZN=$abc$30656$new_n3860
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3859 A2=$abc$30656$new_n3860 ZN=$abc$30656$new_n3861
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[21] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3858 C1=$abc$30656$new_n3861 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3862
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3856 A2=$abc$30656$new_n3862 ZN=$procmux$1296.Y[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[22] A2=decoded_imm[22] ZN=$abc$30656$new_n3864
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[22] A2=decoded_imm[22] ZN=$abc$30656$new_n3865
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3837 A2=$abc$30656$new_n3851 B=$abc$30656$new_n3850 ZN=$abc$30656$new_n3866
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3855 A2=$abc$30656$new_n3866 ZN=$abc$30656$new_n3867
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n3865 A2=$abc$30656$new_n3867 Z=$abc$30656$new_n3868
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3865 A2=$abc$30656$new_n3867 ZN=$abc$30656$new_n3869
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[22] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3870
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3870 ZN=$abc$30656$new_n3871
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[22] A2=instr_rdinstr ZN=$abc$30656$new_n3872
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[54] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[54] C1=$abc$30656$new_n3434 C2=count_cycle[22] ZN=$abc$30656$new_n3873
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3872 A2=$abc$30656$new_n3873 ZN=$abc$30656$new_n3874
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[22] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3871 C1=$abc$30656$new_n3874 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3875
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3868 A3=$abc$30656$new_n3869 B=$abc$30656$new_n3875 ZN=$procmux$1296.Y[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[23] A2=decoded_imm[23] Z=$abc$30656$new_n3877
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[23] A2=decoded_imm[23] ZN=$abc$30656$new_n3878
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3877 A2=$abc$30656$new_n3878 ZN=$abc$30656$new_n3879
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[22] A2=decoded_imm[22] B=$abc$30656$new_n3869 ZN=$abc$30656$new_n3880
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3879 A2=$abc$30656$new_n3880 ZN=$abc$30656$new_n3881
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3879 A2=$abc$30656$new_n3880 B=$abc$30656$new_n3881 C=cpu_state[3] ZN=$abc$30656$new_n3882
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[23] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3883
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3883 ZN=$abc$30656$new_n3884
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[55] A2=instr_rdcycleh ZN=$abc$30656$new_n3885
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[55] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[23] C1=$abc$30656$new_n3434 C2=count_cycle[23] ZN=$abc$30656$new_n3886
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3885 A2=$abc$30656$new_n3886 ZN=$abc$30656$new_n3887
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[23] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3884 C1=$abc$30656$new_n3887 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3888
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3882 A2=$abc$30656$new_n3888 ZN=$procmux$1296.Y[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[24] A2=decoded_imm[24] Z=$abc$30656$new_n3890
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[24] A2=decoded_imm[24] Z=$abc$30656$new_n3891
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[24] A2=decoded_imm[24] ZN=$abc$30656$new_n3892
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3890 A2=$abc$30656$new_n3892 ZN=$abc$30656$new_n3893
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3865 A2=$abc$30656$new_n3867 B=$abc$30656$new_n3878 C=$abc$30656$new_n3864 ZN=$abc$30656$new_n3894
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n3877 A2=$abc$30656$new_n3894 Z=$abc$30656$new_n3895
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n3893 A2=$abc$30656$new_n3895 Z=$abc$30656$new_n3896
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[24] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3897
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3897 ZN=$abc$30656$new_n3898
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[24] A2=instr_rdinstr ZN=$abc$30656$new_n3899
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[56] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[56] C1=$abc$30656$new_n3434 C2=count_cycle[24] ZN=$abc$30656$new_n3900
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3899 A2=$abc$30656$new_n3900 ZN=$abc$30656$new_n3901
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[24] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3898 C1=$abc$30656$new_n3901 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3902
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3896 B=$abc$30656$new_n3902 ZN=$procmux$1296.Y[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3890 A2=$abc$30656$new_n3895 B=$abc$30656$new_n3891 ZN=$abc$30656$new_n3904
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[25] A2=decoded_imm[25] ZN=$abc$30656$new_n3905
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[25] A2=decoded_imm[25] ZN=$abc$30656$new_n3906
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_pc[25] A2=$abc$30656$new_n3402 A3=$abc$30656$new_n3904 ZN=$abc$30656$new_n3907
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[25] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3908
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3908 ZN=$abc$30656$new_n3909
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[57] A2=instr_rdcycleh ZN=$abc$30656$new_n3910
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[57] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[25] C1=$abc$30656$new_n3434 C2=count_cycle[25] ZN=$abc$30656$new_n3911
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3910 A2=$abc$30656$new_n3911 ZN=$abc$30656$new_n3912
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3773 A2=$abc$30656$new_n3909 B1=$abc$30656$new_n3912 B2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3913
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n3316 A2=$abc$30656$new_n3351 B1=$abc$30656$new_n3907 B2=$abc$30656$new_n3289 C=$abc$30656$new_n3913 ZN=$procmux$1296.Y[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[26] A2=decoded_imm[26] ZN=$abc$30656$new_n3915
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3904 A2=$abc$30656$new_n3906 B=$abc$30656$new_n3905 ZN=$abc$30656$new_n3916
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3904 A2=$abc$30656$new_n3906 B=$abc$30656$new_n3915 C=$abc$30656$new_n3905 ZN=$abc$30656$new_n3917
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n3915 A2=$abc$30656$new_n3916 Z=$abc$30656$new_n3918
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[26] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3919
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3919 ZN=$abc$30656$new_n3920
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[58] A2=instr_rdcycleh ZN=$abc$30656$new_n3921
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[58] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[26] C1=$abc$30656$new_n3434 C2=count_cycle[26] ZN=$abc$30656$new_n3922
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3921 A2=$abc$30656$new_n3922 ZN=$abc$30656$new_n3923
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[26] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3920 C1=$abc$30656$new_n3923 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3924
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3918 B=$abc$30656$new_n3924 ZN=$procmux$1296.Y[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[26] A2=decoded_imm[26] B=$abc$30656$new_n3917 ZN=$abc$30656$new_n3926
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[27] A2=decoded_imm[27] ZN=$abc$30656$new_n3927
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[27] A2=decoded_imm[27] ZN=$abc$30656$new_n3928
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$30656$new_n3296 A2=decoded_imm[27] A3=$abc$30656$new_n3926 ZN=$abc$30656$new_n3929
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[27] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3930
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3930 ZN=$abc$30656$new_n3931
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[59] A2=instr_rdcycleh ZN=$abc$30656$new_n3932
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[59] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[27] C1=$abc$30656$new_n3434 C2=count_cycle[27] ZN=$abc$30656$new_n3933
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3932 A2=$abc$30656$new_n3933 ZN=$abc$30656$new_n3934
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[27] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3931 C1=$abc$30656$new_n3934 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3935
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3929 B=$abc$30656$new_n3935 ZN=$procmux$1296.Y[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[28] A2=decoded_imm[28] ZN=$abc$30656$new_n3937
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3926 A2=$abc$30656$new_n3928 B=$abc$30656$new_n3927 ZN=$abc$30656$new_n3938
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3926 A2=$abc$30656$new_n3928 B=$abc$30656$new_n3937 C=$abc$30656$new_n3927 ZN=$abc$30656$new_n3939
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n3937 A2=$abc$30656$new_n3938 Z=$abc$30656$new_n3940
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[28] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3941
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3941 ZN=$abc$30656$new_n3942
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[28] A2=instr_rdinstr ZN=$abc$30656$new_n3943
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[60] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[60] C1=$abc$30656$new_n3434 C2=count_cycle[28] ZN=$abc$30656$new_n3944
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3943 A2=$abc$30656$new_n3944 ZN=$abc$30656$new_n3945
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[28] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3942 C1=$abc$30656$new_n3945 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3946
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3940 B=$abc$30656$new_n3946 ZN=$procmux$1296.Y[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[28] A2=decoded_imm[28] B=$abc$30656$new_n3939 ZN=$abc$30656$new_n3948
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[29] A2=decoded_imm[29] ZN=$abc$30656$new_n3949
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[29] A2=decoded_imm[29] ZN=$abc$30656$new_n3950
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_pc[29] A2=$abc$30656$new_n3408 A3=$abc$30656$new_n3948 ZN=$abc$30656$new_n3951
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[29] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3952
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3952 ZN=$abc$30656$new_n3953
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[29] A2=instr_rdinstr ZN=$abc$30656$new_n3954
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[61] A2=instr_rdinstrh B1=instr_rdcycleh B2=count_cycle[61] C1=$abc$30656$new_n3434 C2=count_cycle[29] ZN=$abc$30656$new_n3955
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3954 A2=$abc$30656$new_n3955 ZN=$abc$30656$new_n3956
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[29] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3953 C1=$abc$30656$new_n3956 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3957
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3951 B=$abc$30656$new_n3957 ZN=$procmux$1296.Y[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[30] A2=decoded_imm[30] Z=$abc$30656$new_n3959
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_pc[30] A2=decoded_imm[30] Z=$abc$30656$new_n3960
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3948 A2=$abc$30656$new_n3950 B=$abc$30656$new_n3949 ZN=$abc$30656$new_n3961
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_pc[30] A2=decoded_imm[30] A3=$abc$30656$new_n3961 ZN=$abc$30656$new_n3962
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[30] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3963
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3963 ZN=$abc$30656$new_n3964
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[62] A2=instr_rdcycleh ZN=$abc$30656$new_n3965
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[62] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[30] C1=$abc$30656$new_n3434 C2=count_cycle[30] ZN=$abc$30656$new_n3966
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3965 A2=$abc$30656$new_n3966 ZN=$abc$30656$new_n3967
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=reg_op1[30] B1=$abc$30656$new_n3773 B2=$abc$30656$new_n3964 C1=$abc$30656$new_n3967 C2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3968
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3962 B=$abc$30656$new_n3968 ZN=$procmux$1296.Y[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3960 A2=$abc$30656$new_n3961 B=$abc$30656$new_n3959 ZN=$abc$30656$new_n3970
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_pc[31] A2=$abc$30656$new_n3410 A3=$abc$30656$new_n3970 ZN=$abc$30656$new_n3971
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata[31] A2=$abc$30656$new_n3419 ZN=$abc$30656$new_n3972
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3666 A2=$abc$30656$new_n3972 ZN=$abc$30656$new_n3973
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[63] A2=instr_rdcycleh ZN=$abc$30656$new_n3974
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=count_instr[63] A2=instr_rdinstrh B1=instr_rdinstr B2=count_instr[31] C1=$abc$30656$new_n3434 C2=count_cycle[31] ZN=$abc$30656$new_n3975
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3974 A2=$abc$30656$new_n3975 ZN=$abc$30656$new_n3976
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3773 A2=$abc$30656$new_n3973 B1=$abc$30656$new_n3976 B2=$abc$30656$new_n3559 ZN=$abc$30656$new_n3977
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n3316 A2=$abc$30656$new_n3343 B1=$abc$30656$new_n3971 B2=$abc$30656$new_n3289 C=$abc$30656$new_n3977 ZN=$procmux$1296.Y[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[31] A2=$abc$30656$new_n3343 ZN=$abc$30656$new_n3979
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[31] A2=reg_op1[31] ZN=$abc$30656$new_n3980
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[31] A2=reg_op1[31] ZN=$abc$30656$new_n3981
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[30] A2=reg_op1[30] ZN=$abc$30656$new_n3982
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3344 A2=$abc$30656$new_n3345 ZN=$abc$30656$new_n3983
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[30] A2=reg_op1[30] ZN=$abc$30656$new_n3984
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3983 A2=$abc$30656$new_n3984 ZN=$abc$30656$new_n3985
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3985 ZN=$abc$30656$new_n3986
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3981 A2=$abc$30656$new_n3985 ZN=$abc$30656$new_n3987
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[28] A2=reg_op1[28] ZN=$abc$30656$new_n3988
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[28] A2=reg_op1[28] ZN=$abc$30656$new_n3989
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[28] A2=reg_op1[28] ZN=$abc$30656$new_n3990
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op2[29] A2=reg_op1[29] Z=$abc$30656$new_n3991
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[29] A2=reg_op1[29] ZN=$abc$30656$new_n3992
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3992 ZN=$abc$30656$new_n3993
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n3991 A2=$abc$30656$new_n3992 Z=$abc$30656$new_n3994
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n3994 ZN=$abc$30656$new_n3995
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n3981 A2=$abc$30656$new_n3985 A3=$abc$30656$new_n3990 A4=$abc$30656$new_n3995 ZN=$abc$30656$new_n3996
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op2[27] A2=reg_op1[27] Z=$abc$30656$new_n3997
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op2[27] A2=reg_op1[27] Z=$abc$30656$new_n3998
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op2[26] A2=reg_op1[26] Z=$abc$30656$new_n3999
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op2[26] A2=reg_op1[26] Z=$abc$30656$new_n4000
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3998 A2=$abc$30656$new_n4000 ZN=$abc$30656$new_n4001
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3350 A2=$abc$30656$new_n3351 ZN=$abc$30656$new_n4002
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[25] A2=reg_op1[25] ZN=$abc$30656$new_n4003
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4002 A2=$abc$30656$new_n4003 ZN=$abc$30656$new_n4004
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4004 ZN=$abc$30656$new_n4005
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3352 A2=$abc$30656$new_n3353 ZN=$abc$30656$new_n4006
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[24] A2=reg_op1[24] ZN=$abc$30656$new_n4007
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4006 A2=$abc$30656$new_n4007 Z=$abc$30656$new_n4008
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4006 A2=$abc$30656$new_n4007 ZN=$abc$30656$new_n4009
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4001 A2=$abc$30656$new_n4004 A3=$abc$30656$new_n4009 ZN=$abc$30656$new_n4010
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3996 A2=$abc$30656$new_n4010 ZN=$abc$30656$new_n4011
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[18] A2=reg_op1[18] ZN=$abc$30656$new_n4012
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op2[18] A2=reg_op1[18] Z=$abc$30656$new_n4013
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4012 A2=$abc$30656$new_n4013 ZN=$abc$30656$new_n4014
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n4012 A2=$abc$30656$new_n4013 Z=$abc$30656$new_n4015
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op2[19] A2=reg_op1[19] Z=$abc$30656$new_n4016
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[19] A2=reg_op1[19] ZN=$abc$30656$new_n4017
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4016 A2=$abc$30656$new_n4017 ZN=$abc$30656$new_n4018
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3360 A2=$abc$30656$new_n3361 ZN=$abc$30656$new_n4019
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[17] A2=reg_op1[17] ZN=$abc$30656$new_n4020
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4019 A2=$abc$30656$new_n4020 Z=$abc$30656$new_n4021
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op2[16] A2=reg_op1[16] Z=$abc$30656$new_n4022
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[16] A2=reg_op1[16] ZN=$abc$30656$new_n4023
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4022 A2=$abc$30656$new_n4023 Z=$abc$30656$new_n4024
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4022 A2=$abc$30656$new_n4023 ZN=$abc$30656$new_n4025
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n4014 A2=$abc$30656$new_n4018 A3=$abc$30656$new_n4021 A4=$abc$30656$new_n4024 ZN=$abc$30656$new_n4026
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op2[23] A2=reg_op1[23] Z=$abc$30656$new_n4027
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[23] A2=reg_op1[23] ZN=$abc$30656$new_n4028
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4027 A2=$abc$30656$new_n4028 ZN=$abc$30656$new_n4029
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op2[22] A2=reg_op1[22] Z=$abc$30656$new_n4030
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4029 A2=$abc$30656$new_n4030 ZN=$abc$30656$new_n4031
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op2[21] A2=reg_op1[21] Z=$abc$30656$new_n4032
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[21] A2=reg_op1[21] ZN=$abc$30656$new_n4033
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4032 A2=$abc$30656$new_n4033 Z=$abc$30656$new_n4034
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[20] A2=reg_op1[20] ZN=$abc$30656$new_n4035
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[20] A2=reg_op1[20] ZN=$abc$30656$new_n4036
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op2[20] A2=reg_op1[20] Z=$abc$30656$new_n4037
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op2[20] A2=reg_op1[20] ZN=$abc$30656$new_n4038
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4034 A2=$abc$30656$new_n4037 ZN=$abc$30656$new_n4039
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4031 A2=$abc$30656$new_n4039 ZN=$abc$30656$new_n4040
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n4011 A2=$abc$30656$new_n4026 A3=$abc$30656$new_n4031 A4=$abc$30656$new_n4039 ZN=$abc$30656$new_n4041
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[15] A2=reg_op1[15] ZN=$abc$30656$new_n4042
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[15] A2=reg_op1[15] ZN=$abc$30656$new_n4043
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op2[15] A2=reg_op1[15] Z=$abc$30656$new_n4044
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3333 A2=reg_op1[14] ZN=$abc$30656$new_n4045
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3334 A2=reg_op1[13] ZN=$abc$30656$new_n4046
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op2[12] A2=reg_op1[12] Z=$abc$30656$new_n4047
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[12] A2=reg_op1[12] ZN=$abc$30656$new_n4048
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4047 A2=$abc$30656$new_n4048 Z=$abc$30656$new_n4049
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4049 ZN=$abc$30656$new_n4050
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[11] A2=reg_op1[11] ZN=$abc$30656$new_n4051
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3336 A2=$abc$30656$new_n3337 ZN=$abc$30656$new_n4052
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4051 A2=$abc$30656$new_n4052 ZN=$abc$30656$new_n4053
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3338 A2=$abc$30656$new_n3339 ZN=$abc$30656$new_n4054
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[10] A2=reg_op1[10] ZN=$abc$30656$new_n4055
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4054 A2=$abc$30656$new_n4055 ZN=$abc$30656$new_n4056
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4053 A2=$abc$30656$new_n4056 Z=$abc$30656$new_n4057
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3340 A2=reg_op1[9] ZN=$abc$30656$new_n4058
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op2[9] A2=reg_op1[9] Z=$abc$30656$new_n4059
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[9] A2=reg_op1[9] ZN=$abc$30656$new_n4060
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4060 ZN=$abc$30656$new_n4061
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4059 A2=$abc$30656$new_n4060 Z=$abc$30656$new_n4062
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4059 A2=$abc$30656$new_n4060 ZN=$abc$30656$new_n4063
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3341 A2=reg_op1[8] ZN=$abc$30656$new_n4064
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4062 A2=$abc$30656$new_n4064 B=$abc$30656$new_n4058 ZN=$abc$30656$new_n4065
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4065 ZN=$abc$30656$new_n4066
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4057 A2=$abc$30656$new_n4065 ZN=$abc$30656$new_n4067
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[10] A2=$abc$30656$new_n3339 ZN=$abc$30656$new_n4068
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4053 A2=$abc$30656$new_n4068 ZN=$abc$30656$new_n4069
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op2[11] A2=$abc$30656$new_n3337 B=$abc$30656$new_n4067 C=$abc$30656$new_n4069 ZN=$abc$30656$new_n4070
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4070 ZN=$abc$30656$new_n4071
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3324 A2=reg_op1[7] ZN=$abc$30656$new_n4072
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[7] A2=reg_op1[7] ZN=$abc$30656$new_n4073
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3324 A2=$abc$30656$new_n3325 ZN=$abc$30656$new_n4074
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4073 A2=$abc$30656$new_n4074 Z=$abc$30656$new_n4075
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3326 A2=reg_op1[6] ZN=$abc$30656$new_n4076
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3327 A2=reg_op1[5] ZN=$abc$30656$new_n4077
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[5] A2=reg_op1[5] ZN=$abc$30656$new_n4078
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3327 A2=$abc$30656$new_n3328 ZN=$abc$30656$new_n4079
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4078 A2=$abc$30656$new_n4079 ZN=$abc$30656$new_n4080
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[4] A2=reg_op1[4] ZN=$abc$30656$new_n4081
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[4] A2=reg_op1[4] ZN=$abc$30656$new_n4082
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op2[4] A2=reg_op1[4] Z=$abc$30656$new_n4083
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[2] A2=$abc$30656$new_n3323 ZN=$abc$30656$new_n4084
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3322 A2=$abc$30656$new_n3323 ZN=$abc$30656$new_n4085
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3322 A2=$abc$30656$new_n3323 ZN=$abc$30656$new_n4086
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[2] A2=reg_op1[2] ZN=$abc$30656$new_n4087
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4085 A2=$abc$30656$new_n4087 ZN=$abc$30656$new_n4088
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4088 ZN=$abc$30656$new_n4089
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[1] A2=$abc$30656$new_n3319 ZN=$abc$30656$new_n4090
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[1] A2=reg_op2[1] ZN=$abc$30656$new_n4091
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3312 A2=$abc$30656$new_n3319 ZN=$abc$30656$new_n4092
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[1] A2=reg_op2[1] ZN=$abc$30656$new_n4093
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4091 A2=$abc$30656$new_n4092 ZN=$abc$30656$new_n4094
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[0] A2=$abc$30656$new_n3318 ZN=$abc$30656$new_n4095
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4094 A2=$abc$30656$new_n4095 B=$abc$30656$new_n4090 ZN=$abc$30656$new_n4096
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4088 A2=$abc$30656$new_n4096 B=$abc$30656$new_n4084 ZN=$abc$30656$new_n4097
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3320 A2=reg_op1[3] ZN=$abc$30656$new_n4098
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3320 A2=reg_op1[3] B1=$abc$30656$new_n4088 B2=$abc$30656$new_n4096 C=$abc$30656$new_n4084 ZN=$abc$30656$new_n4099
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n4098 A2=$abc$30656$new_n4099 Z=$abc$30656$new_n4100
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4083 A2=$abc$30656$new_n4100 ZN=$abc$30656$new_n4101
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3329 A2=reg_op1[4] B=$abc$30656$new_n4101 ZN=$abc$30656$new_n4102
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=reg_op2[4] A2=$abc$30656$new_n3330 A3=$abc$30656$new_n4080 B=$abc$30656$new_n4077 ZN=$abc$30656$new_n4103
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n4080 A2=$abc$30656$new_n4083 A3=$abc$30656$new_n4098 A4=$abc$30656$new_n4099 ZN=$abc$30656$new_n4104
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op2[6] A2=reg_op1[6] Z=$abc$30656$new_n4105
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[6] A2=reg_op1[6] ZN=$abc$30656$new_n4106
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4105 A2=$abc$30656$new_n4106 Z=$abc$30656$new_n4107
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4105 A2=$abc$30656$new_n4106 ZN=$abc$30656$new_n4108
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4103 A2=$abc$30656$new_n4108 ZN=$abc$30656$new_n4109
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4076 A2=$abc$30656$new_n4109 ZN=$abc$30656$new_n4110
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4104 A2=$abc$30656$new_n4108 B=$abc$30656$new_n4110 ZN=$abc$30656$new_n4111
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4075 A2=$abc$30656$new_n4111 B=$abc$30656$new_n4072 ZN=$abc$30656$new_n4112
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[8] A2=reg_op1[8] ZN=$abc$30656$new_n4113
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op2[8] A2=reg_op1[8] Z=$abc$30656$new_n4114
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4113 A2=$abc$30656$new_n4114 ZN=$abc$30656$new_n4115
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n4113 A2=$abc$30656$new_n4114 Z=$abc$30656$new_n4116
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4112 A2=$abc$30656$new_n4116 Z=$abc$30656$new_n4117
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4063 A2=$abc$30656$new_n4117 ZN=$abc$30656$new_n4118
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4057 A2=$abc$30656$new_n4063 A3=$abc$30656$new_n4116 ZN=$abc$30656$new_n4119
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4119 ZN=$abc$30656$new_n4120
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4112 A2=$abc$30656$new_n4120 Z=$abc$30656$new_n4121
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4070 A2=$abc$30656$new_n4121 ZN=$abc$30656$new_n4122
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4049 A2=$abc$30656$new_n4122 ZN=$abc$30656$new_n4123
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3335 A2=reg_op1[12] B=$abc$30656$new_n4123 ZN=$abc$30656$new_n4124
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op2[13] A2=reg_op1[13] Z=$abc$30656$new_n4125
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[13] A2=reg_op1[13] ZN=$abc$30656$new_n4126
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4125 A2=$abc$30656$new_n4126 ZN=$abc$30656$new_n4127
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3335 A2=reg_op1[12] A3=$abc$30656$new_n4127 ZN=$abc$30656$new_n4128
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4050 A2=$abc$30656$new_n4127 ZN=$abc$30656$new_n4129
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4071 A2=$abc$30656$new_n4129 B=$abc$30656$new_n4128 C=$abc$30656$new_n4046 ZN=$abc$30656$new_n4130
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$30656$new_n4050 A2=$abc$30656$new_n4112 A3=$abc$30656$new_n4120 A4=$abc$30656$new_n4127 Z=$abc$30656$new_n4131
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4130 A2=$abc$30656$new_n4131 ZN=$abc$30656$new_n4132
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op2[14] A2=reg_op1[14] Z=$abc$30656$new_n4133
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op2[14] A2=reg_op1[14] Z=$abc$30656$new_n4134
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4132 A2=$abc$30656$new_n4134 B=$abc$30656$new_n4045 ZN=$abc$30656$new_n4135
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n4044 A2=$abc$30656$new_n4134 Z=$abc$30656$new_n4136
.subckt gf180mcu_fd_sc_mcu9t5v0__oai222_1 A1=reg_op2[15] A2=$abc$30656$new_n3332 B1=$abc$30656$new_n4044 B2=$abc$30656$new_n4045 C1=$abc$30656$new_n4132 C2=$abc$30656$new_n4136 ZN=$abc$30656$new_n4137
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4137 ZN=$abc$30656$new_n4138
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3359 A2=reg_op1[18] ZN=$abc$30656$new_n4139
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3362 A2=reg_op1[16] ZN=$abc$30656$new_n4140
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4021 A2=$abc$30656$new_n4140 ZN=$abc$30656$new_n4141
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3360 A2=reg_op1[17] B=$abc$30656$new_n4141 ZN=$abc$30656$new_n4142
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n4014 A2=$abc$30656$new_n4142 Z=$abc$30656$new_n4143
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4139 A2=$abc$30656$new_n4143 B=$abc$30656$new_n4018 ZN=$abc$30656$new_n4144
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3358 A2=reg_op1[19] B=$abc$30656$new_n4144 ZN=$abc$30656$new_n4145
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3356 A2=reg_op1[21] ZN=$abc$30656$new_n4146
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3357 A2=reg_op1[20] ZN=$abc$30656$new_n4147
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4034 A2=$abc$30656$new_n4147 B=$abc$30656$new_n4146 ZN=$abc$30656$new_n4148
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3355 A2=reg_op1[22] ZN=$abc$30656$new_n4149
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4029 A2=$abc$30656$new_n4149 ZN=$abc$30656$new_n4150
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3354 A2=reg_op1[23] B1=$abc$30656$new_n4031 B2=$abc$30656$new_n4148 C=$abc$30656$new_n4150 ZN=$abc$30656$new_n4151
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4151 ZN=$abc$30656$new_n4152
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4040 A2=$abc$30656$new_n4145 B=$abc$30656$new_n4151 ZN=$abc$30656$new_n4153
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4011 A2=$abc$30656$new_n4153 ZN=$abc$30656$new_n4154
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3350 A2=reg_op1[25] ZN=$abc$30656$new_n4155
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3352 A2=reg_op1[24] ZN=$abc$30656$new_n4156
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4005 A2=$abc$30656$new_n4156 B=$abc$30656$new_n4155 ZN=$abc$30656$new_n4157
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3349 A2=reg_op1[26] ZN=$abc$30656$new_n4158
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3998 A2=$abc$30656$new_n4158 ZN=$abc$30656$new_n4159
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3348 A2=reg_op1[27] B1=$abc$30656$new_n4001 B2=$abc$30656$new_n4157 C=$abc$30656$new_n4159 ZN=$abc$30656$new_n4160
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n3347 A2=reg_op1[28] A3=$abc$30656$new_n3995 Z=$abc$30656$new_n4161
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3346 A2=reg_op1[29] B=$abc$30656$new_n4161 ZN=$abc$30656$new_n4162
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op2[30] A2=$abc$30656$new_n3345 ZN=$abc$30656$new_n4163
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n4041 A2=$abc$30656$new_n4138 B1=$abc$30656$new_n4160 B2=$abc$30656$new_n3996 ZN=$abc$30656$new_n4164
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=reg_op2[31] A2=$abc$30656$new_n3343 B1=$abc$30656$new_n3987 B2=$abc$30656$new_n4162 C=$abc$30656$new_n4154 ZN=$abc$30656$new_n4165
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3981 A2=$abc$30656$new_n4163 B=$abc$30656$new_n4164 C=$abc$30656$new_n4165 ZN=$abc$30656$new_n4166
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n3981 A2=$abc$30656$new_n4166 Z=$abc$30656$new_n4167
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3979 A2=$abc$30656$new_n4167 ZN=$abc$30656$new_n4168
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3979 A2=$abc$30656$new_n4167 B=is_slti_blt_slt ZN=$abc$30656$new_n4169
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[0] A2=reg_op2[0] ZN=$abc$30656$new_n4170
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3313 A2=$abc$30656$new_n3318 ZN=$abc$30656$new_n4171
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4170 A2=$abc$30656$new_n4171 ZN=$abc$30656$new_n4172
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3320 A2=$abc$30656$new_n3321 ZN=$abc$30656$new_n4173
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op2[3] A2=reg_op1[3] ZN=$abc$30656$new_n4174
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3320 A2=$abc$30656$new_n3321 ZN=$abc$30656$new_n4175
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4174 A2=$abc$30656$new_n4175 ZN=$abc$30656$new_n4176
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4119 A2=$abc$30656$new_n4129 A3=$abc$30656$new_n4136 ZN=$abc$30656$new_n4177
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n4075 A2=$abc$30656$new_n4080 A3=$abc$30656$new_n4083 A4=$abc$30656$new_n4107 ZN=$abc$30656$new_n4178
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n4172 A2=$abc$30656$new_n4176 A3=$abc$30656$new_n4177 A4=$abc$30656$new_n4178 ZN=$abc$30656$new_n4179
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n4041 A2=$abc$30656$new_n4089 A3=$abc$30656$new_n4094 A4=$abc$30656$new_n4179 ZN=$abc$30656$new_n4180
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=instr_bne A2=is_sltiu_bltu_sltu A3=is_slti_blt_slt A4=$abc$30656$new_n3447 ZN=$abc$30656$new_n4181
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=instr_bne I1=$abc$30656$new_n4181 S=$abc$30656$new_n4180 Z=$abc$30656$new_n4182
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=is_sltiu_bltu_sltu A2=$abc$30656$new_n4166 B1=$abc$30656$new_n4168 B2=instr_bge C=$abc$30656$new_n4182 ZN=$abc$30656$new_n4183
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3293 A2=$abc$30656$new_n4166 B=$abc$30656$new_n4169 C=$abc$30656$new_n4183 ZN=$abc$30656$new_n4184
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_xor A2=instr_xori ZN=$abc$30656$new_n4185
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=instr_xor A2=instr_xori Z=$abc$30656$new_n4186
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=is_compare A2=$abc$30656$new_n3444 A3=$abc$30656$new_n3451 A4=$abc$30656$new_n4186 ZN=$abc$30656$new_n4187
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n3415 A2=$abc$30656$new_n3443 A3=$abc$30656$new_n3450 A4=$abc$30656$new_n4185 ZN=$abc$30656$new_n4188
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4185 A2=$abc$30656$new_n4188 B=$abc$30656$new_n4172 ZN=$abc$30656$new_n4189
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4171 B1=$abc$30656$new_n4184 B2=is_compare C=$abc$30656$new_n4189 ZN=$abc$30656$new_n4190
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4170 B=$abc$30656$new_n4190 ZN=alu_out[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sub A2=$abc$30656$new_n4095 ZN=$abc$30656$new_n4192
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_sub A2=$abc$30656$new_n4170 B=$abc$30656$new_n4192 ZN=$abc$30656$new_n4193
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4094 A2=$abc$30656$new_n4193 ZN=$abc$30656$new_n4194
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4094 A2=$abc$30656$new_n4193 B=$abc$30656$new_n4194 C=$abc$30656$new_n4187 ZN=$abc$30656$new_n4195
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3444 A2=$abc$30656$new_n4092 B1=$abc$30656$new_n4094 B2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4196
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3450 A2=$abc$30656$new_n4091 B=$abc$30656$new_n4195 C=$abc$30656$new_n4196 ZN=alu_out[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4091 A2=$abc$30656$new_n4170 ZN=$abc$30656$new_n4198
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sub A2=$abc$30656$new_n4096 ZN=$abc$30656$new_n4199
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_sub A2=$abc$30656$new_n4092 A3=$abc$30656$new_n4198 B=$abc$30656$new_n4199 ZN=$abc$30656$new_n4200
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4088 A2=$abc$30656$new_n4200 B=$abc$30656$new_n4188 ZN=$abc$30656$new_n4201
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4088 A2=$abc$30656$new_n4200 B=$abc$30656$new_n4201 ZN=$abc$30656$new_n4202
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4085 B1=$abc$30656$new_n4086 B2=$abc$30656$new_n3444 ZN=$abc$30656$new_n4203
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4088 A2=$abc$30656$new_n4185 B=$abc$30656$new_n4202 C=$abc$30656$new_n4203 ZN=alu_out[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4176 A2=$abc$30656$new_n4185 ZN=$abc$30656$new_n4205
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3444 A2=$abc$30656$new_n4173 B1=$abc$30656$new_n4175 B2=$abc$30656$new_n3451 C=$abc$30656$new_n4205 ZN=$abc$30656$new_n4206
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3322 A2=$abc$30656$new_n3323 B1=$abc$30656$new_n4093 B2=$abc$30656$new_n4170 C=$abc$30656$new_n4091 ZN=$abc$30656$new_n4207
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n4086 A2=$abc$30656$new_n4207 Z=$abc$30656$new_n4208
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4097 I1=$abc$30656$new_n4208 S=$abc$30656$new_n3292 Z=$abc$30656$new_n4209
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n4176 A2=$abc$30656$new_n4209 Z=$abc$30656$new_n4210
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4210 B=$abc$30656$new_n4206 ZN=alu_out[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4086 A2=$abc$30656$new_n4173 A3=$abc$30656$new_n4207 B=$abc$30656$new_n4175 ZN=$abc$30656$new_n4212
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sub A2=$abc$30656$new_n4100 ZN=$abc$30656$new_n4213
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_sub A2=$abc$30656$new_n4212 B=$abc$30656$new_n4213 ZN=$abc$30656$new_n4214
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4083 A2=$abc$30656$new_n4214 ZN=$abc$30656$new_n4215
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3450 A2=$abc$30656$new_n4081 B1=$abc$30656$new_n4082 B2=$abc$30656$new_n3443 ZN=$abc$30656$new_n4216
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4083 A2=$abc$30656$new_n4186 B=$abc$30656$new_n4216 ZN=$abc$30656$new_n4217
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4215 B=$abc$30656$new_n4217 ZN=alu_out[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n4082 A2=$abc$30656$new_n4212 B=instr_sub C=$abc$30656$new_n4081 ZN=$abc$30656$new_n4219
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=instr_sub A2=$abc$30656$new_n4102 B=$abc$30656$new_n4219 ZN=$abc$30656$new_n4220
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n4080 A2=$abc$30656$new_n4220 Z=$abc$30656$new_n4221
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3450 A2=$abc$30656$new_n4078 ZN=$abc$30656$new_n4222
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3444 A2=$abc$30656$new_n4079 B1=$abc$30656$new_n4080 B2=$abc$30656$new_n4186 C=$abc$30656$new_n4222 ZN=$abc$30656$new_n4223
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4221 B=$abc$30656$new_n4223 ZN=alu_out[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n4082 A2=$abc$30656$new_n4212 B=$abc$30656$new_n4078 C=$abc$30656$new_n4081 ZN=$abc$30656$new_n4225
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4103 A2=$abc$30656$new_n4104 B=instr_sub ZN=$abc$30656$new_n4226
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_sub A2=$abc$30656$new_n4079 A3=$abc$30656$new_n4225 B=$abc$30656$new_n4226 ZN=$abc$30656$new_n4227
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4108 A2=$abc$30656$new_n4227 B=$abc$30656$new_n4188 ZN=$abc$30656$new_n4228
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4108 A2=$abc$30656$new_n4227 B=$abc$30656$new_n4228 ZN=$abc$30656$new_n4229
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4105 B1=$abc$30656$new_n4107 B2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4230
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4106 B=$abc$30656$new_n4229 C=$abc$30656$new_n4230 ZN=alu_out[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4073 ZN=$abc$30656$new_n4232
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4074 B1=$abc$30656$new_n4075 B2=$abc$30656$new_n4186 C=$abc$30656$new_n4232 ZN=$abc$30656$new_n4233
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4079 A2=$abc$30656$new_n4225 B=$abc$30656$new_n4107 ZN=$abc$30656$new_n4234
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4106 A2=$abc$30656$new_n4234 ZN=$abc$30656$new_n4235
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4111 I1=$abc$30656$new_n4235 S=$abc$30656$new_n3292 Z=$abc$30656$new_n4236
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4075 A2=$abc$30656$new_n4236 ZN=$abc$30656$new_n4237
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4237 B=$abc$30656$new_n4233 ZN=alu_out[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3450 A2=$abc$30656$new_n4113 ZN=$abc$30656$new_n4239
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3444 A2=$abc$30656$new_n4114 B1=$abc$30656$new_n4115 B2=$abc$30656$new_n4186 C=$abc$30656$new_n4239 ZN=$abc$30656$new_n4240
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4073 A2=$abc$30656$new_n4106 Z=$abc$30656$new_n4241
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4234 A2=$abc$30656$new_n4241 ZN=$abc$30656$new_n4242
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4074 A3=$abc$30656$new_n4242 ZN=$abc$30656$new_n4243
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4112 B=$abc$30656$new_n4243 ZN=$abc$30656$new_n4244
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4115 A2=$abc$30656$new_n4244 ZN=$abc$30656$new_n4245
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4245 B=$abc$30656$new_n4240 ZN=alu_out[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3324 A2=$abc$30656$new_n3325 B1=$abc$30656$new_n4234 B2=$abc$30656$new_n4241 C=$abc$30656$new_n4116 ZN=$abc$30656$new_n4247
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4114 A2=$abc$30656$new_n4247 ZN=$abc$30656$new_n4248
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sub A2=$abc$30656$new_n4064 ZN=$abc$30656$new_n4249
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=instr_sub A2=$abc$30656$new_n4248 B1=$abc$30656$new_n4249 B2=$abc$30656$new_n4117 ZN=$abc$30656$new_n4250
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4062 A2=$abc$30656$new_n4250 ZN=$abc$30656$new_n4251
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4062 A2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4252
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4059 B1=$abc$30656$new_n4061 B2=$abc$30656$new_n3444 ZN=$abc$30656$new_n4253
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4251 B=$abc$30656$new_n4252 C=$abc$30656$new_n4253 ZN=alu_out[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4061 A2=$abc$30656$new_n4114 A3=$abc$30656$new_n4247 B=$abc$30656$new_n4059 ZN=$abc$30656$new_n4255
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4066 A2=$abc$30656$new_n4118 ZN=$abc$30656$new_n4256
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4255 I1=$abc$30656$new_n4256 S=instr_sub Z=$abc$30656$new_n4257
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4056 A2=$abc$30656$new_n4257 B=$abc$30656$new_n4188 ZN=$abc$30656$new_n4258
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4056 A2=$abc$30656$new_n4257 B=$abc$30656$new_n4258 ZN=$abc$30656$new_n4259
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4055 ZN=$abc$30656$new_n4260
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4054 B=$abc$30656$new_n4260 ZN=$abc$30656$new_n4261
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4056 A2=$abc$30656$new_n4185 B=$abc$30656$new_n4259 C=$abc$30656$new_n4261 ZN=alu_out[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4056 A2=$abc$30656$new_n4255 B=$abc$30656$new_n4055 ZN=$abc$30656$new_n4263
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4056 A2=$abc$30656$new_n4256 B=$abc$30656$new_n4068 ZN=$abc$30656$new_n4264
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4263 I1=$abc$30656$new_n4264 S=instr_sub Z=$abc$30656$new_n4265
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n4053 A2=$abc$30656$new_n4265 Z=$abc$30656$new_n4266
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4051 B1=$abc$30656$new_n4053 B2=$abc$30656$new_n4185 ZN=$abc$30656$new_n4267
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4052 B=$abc$30656$new_n4267 ZN=$abc$30656$new_n4268
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4266 B=$abc$30656$new_n4268 ZN=alu_out[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4056 A2=$abc$30656$new_n4255 B=$abc$30656$new_n4051 C=$abc$30656$new_n4055 ZN=$abc$30656$new_n4270
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4052 A3=$abc$30656$new_n4270 ZN=$abc$30656$new_n4271
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4070 A3=$abc$30656$new_n4121 B=$abc$30656$new_n4271 ZN=$abc$30656$new_n4272
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4049 A2=$abc$30656$new_n4272 ZN=$abc$30656$new_n4273
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4049 A2=$abc$30656$new_n4272 B=$abc$30656$new_n4273 C=$abc$30656$new_n4187 ZN=$abc$30656$new_n4274
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4047 B1=$abc$30656$new_n4049 B2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4275
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4048 B=$abc$30656$new_n4274 C=$abc$30656$new_n4275 ZN=alu_out[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n4049 A2=$abc$30656$new_n4052 A3=$abc$30656$new_n4270 Z=$abc$30656$new_n4277
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4048 ZN=$abc$30656$new_n4278
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4124 B1=$abc$30656$new_n4277 B2=$abc$30656$new_n4278 ZN=$abc$30656$new_n4279
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4127 A2=$abc$30656$new_n4279 ZN=$abc$30656$new_n4280
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4126 B1=$abc$30656$new_n4127 B2=$abc$30656$new_n4185 ZN=$abc$30656$new_n4281
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4125 B=$abc$30656$new_n4281 ZN=$abc$30656$new_n4282
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4280 B=$abc$30656$new_n4282 ZN=alu_out[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4048 A2=$abc$30656$new_n4126 ZN=$abc$30656$new_n4284
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4277 A2=$abc$30656$new_n4284 B=$abc$30656$new_n3292 C=$abc$30656$new_n4125 ZN=$abc$30656$new_n4285
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4130 A3=$abc$30656$new_n4131 B=$abc$30656$new_n4285 ZN=$abc$30656$new_n4286
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4134 A2=$abc$30656$new_n4286 ZN=$abc$30656$new_n4287
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op2[14] A2=reg_op1[14] A3=$abc$30656$new_n3444 ZN=$abc$30656$new_n4288
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4133 B1=$abc$30656$new_n4134 B2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4289
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4287 B=$abc$30656$new_n4288 C=$abc$30656$new_n4289 ZN=alu_out[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4042 B1=$abc$30656$new_n4043 B2=$abc$30656$new_n3450 ZN=$abc$30656$new_n4291
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4044 A2=$abc$30656$new_n4186 B=$abc$30656$new_n4291 ZN=$abc$30656$new_n4292
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4277 A2=$abc$30656$new_n4284 B=$abc$30656$new_n4125 C=$abc$30656$new_n4134 ZN=$abc$30656$new_n4293
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_op2[14] A2=reg_op1[14] B=instr_sub ZN=$abc$30656$new_n4294
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_sub A2=$abc$30656$new_n4135 B1=$abc$30656$new_n4293 B2=$abc$30656$new_n4294 ZN=$abc$30656$new_n4295
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4044 A2=$abc$30656$new_n4295 ZN=$abc$30656$new_n4296
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4296 B=$abc$30656$new_n4292 ZN=alu_out[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_op2[15] A2=reg_op1[15] B1=reg_op2[14] B2=reg_op1[14] ZN=$abc$30656$new_n4298
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4293 A2=$abc$30656$new_n4298 B=$abc$30656$new_n4043 ZN=$abc$30656$new_n4299
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sub A2=$abc$30656$new_n4137 ZN=$abc$30656$new_n4300
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_sub A2=$abc$30656$new_n4299 B=$abc$30656$new_n4300 ZN=$abc$30656$new_n4301
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4025 A2=$abc$30656$new_n4301 ZN=$abc$30656$new_n4302
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4025 A2=$abc$30656$new_n4301 B=$abc$30656$new_n4302 C=$abc$30656$new_n4187 ZN=$abc$30656$new_n4303
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4022 B1=$abc$30656$new_n4024 B2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4304
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4023 B=$abc$30656$new_n4303 C=$abc$30656$new_n4304 ZN=alu_out[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4025 A2=$abc$30656$new_n4137 ZN=$abc$30656$new_n4306
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4140 A2=$abc$30656$new_n4306 ZN=$abc$30656$new_n4307
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n4293 A2=$abc$30656$new_n4298 B=$abc$30656$new_n4025 C=$abc$30656$new_n4043 ZN=$abc$30656$new_n4308
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_op2[16] A2=reg_op1[16] B=$abc$30656$new_n4308 C=instr_sub ZN=$abc$30656$new_n4309
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=instr_sub A2=$abc$30656$new_n4307 B=$abc$30656$new_n4309 ZN=$abc$30656$new_n4310
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4021 A2=$abc$30656$new_n4310 ZN=$abc$30656$new_n4311
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4020 ZN=$abc$30656$new_n4312
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4019 B1=$abc$30656$new_n4021 B2=$abc$30656$new_n4186 C=$abc$30656$new_n4312 ZN=$abc$30656$new_n4313
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4311 B=$abc$30656$new_n4313 ZN=alu_out[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3450 A2=$abc$30656$new_n4012 ZN=$abc$30656$new_n4315
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3444 A2=$abc$30656$new_n4013 B1=$abc$30656$new_n4014 B2=$abc$30656$new_n4186 C=$abc$30656$new_n4315 ZN=$abc$30656$new_n4316
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4021 A2=$abc$30656$new_n4306 B=$abc$30656$new_n4142 ZN=$abc$30656$new_n4317
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4020 A2=$abc$30656$new_n4023 ZN=$abc$30656$new_n4318
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4308 A2=$abc$30656$new_n4318 B=$abc$30656$new_n4019 ZN=$abc$30656$new_n4319
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4317 I1=$abc$30656$new_n4319 S=$abc$30656$new_n3292 Z=$abc$30656$new_n4320
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4015 A2=$abc$30656$new_n4320 ZN=$abc$30656$new_n4321
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4321 B=$abc$30656$new_n4316 ZN=alu_out[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3450 A2=$abc$30656$new_n4017 ZN=$abc$30656$new_n4323
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3444 A2=$abc$30656$new_n4016 B1=$abc$30656$new_n4018 B2=$abc$30656$new_n4186 C=$abc$30656$new_n4323 ZN=$abc$30656$new_n4324
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4015 A2=$abc$30656$new_n4317 ZN=$abc$30656$new_n4325
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4139 A2=$abc$30656$new_n4325 ZN=$abc$30656$new_n4326
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4308 A2=$abc$30656$new_n4318 B=$abc$30656$new_n4014 C=$abc$30656$new_n4019 ZN=$abc$30656$new_n4327
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sub A2=$abc$30656$new_n4013 ZN=$abc$30656$new_n4328
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_sub A2=$abc$30656$new_n4326 B1=$abc$30656$new_n4327 B2=$abc$30656$new_n4328 ZN=$abc$30656$new_n4329
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4018 A2=$abc$30656$new_n4329 ZN=$abc$30656$new_n4330
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4330 B=$abc$30656$new_n4324 ZN=alu_out[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3450 A2=$abc$30656$new_n4035 B1=$abc$30656$new_n4036 B2=$abc$30656$new_n3443 ZN=$abc$30656$new_n4332
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4037 A2=$abc$30656$new_n4186 B=$abc$30656$new_n4332 ZN=$abc$30656$new_n4333
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4026 A2=$abc$30656$new_n4137 ZN=$abc$30656$new_n4334
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4145 A2=$abc$30656$new_n4334 ZN=$abc$30656$new_n4335
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sub A2=$abc$30656$new_n4335 ZN=$abc$30656$new_n4336
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4013 A2=$abc$30656$new_n4016 ZN=$abc$30656$new_n4337
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4327 A2=$abc$30656$new_n4337 B=$abc$30656$new_n4017 ZN=$abc$30656$new_n4338
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_sub A2=$abc$30656$new_n4338 B=$abc$30656$new_n4336 ZN=$abc$30656$new_n4339
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4038 A2=$abc$30656$new_n4339 ZN=$abc$30656$new_n4340
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4340 B=$abc$30656$new_n4333 ZN=alu_out[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4038 A2=$abc$30656$new_n4335 ZN=$abc$30656$new_n4342
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4147 A2=$abc$30656$new_n4342 ZN=$abc$30656$new_n4343
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n4327 A2=$abc$30656$new_n4337 B=$abc$30656$new_n4017 C=$abc$30656$new_n4038 ZN=$abc$30656$new_n4344
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_op2[20] A2=reg_op1[20] B=$abc$30656$new_n4344 C=instr_sub ZN=$abc$30656$new_n4345
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=instr_sub A2=$abc$30656$new_n4343 B=$abc$30656$new_n4345 ZN=$abc$30656$new_n4346
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4034 A2=$abc$30656$new_n4346 ZN=$abc$30656$new_n4347
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4033 ZN=$abc$30656$new_n4348
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4032 B1=$abc$30656$new_n4034 B2=$abc$30656$new_n4186 C=$abc$30656$new_n4348 ZN=$abc$30656$new_n4349
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4347 B=$abc$30656$new_n4349 ZN=alu_out[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4030 A2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4351
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op2[22] A2=reg_op1[22] A3=$abc$30656$new_n3444 ZN=$abc$30656$new_n4352
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op2[22] A2=reg_op1[22] B=$abc$30656$new_n3451 ZN=$abc$30656$new_n4353
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4034 A2=$abc$30656$new_n4342 ZN=$abc$30656$new_n4354
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4148 A2=$abc$30656$new_n4354 ZN=$abc$30656$new_n4355
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4033 A2=$abc$30656$new_n4036 ZN=$abc$30656$new_n4356
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4344 A2=$abc$30656$new_n4356 B=$abc$30656$new_n3292 C=$abc$30656$new_n4032 ZN=$abc$30656$new_n4357
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4148 A3=$abc$30656$new_n4354 B=$abc$30656$new_n4357 ZN=$abc$30656$new_n4358
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n4030 A2=$abc$30656$new_n4358 Z=$abc$30656$new_n4359
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4187 A2=$abc$30656$new_n4359 ZN=$abc$30656$new_n4360
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n4351 A2=$abc$30656$new_n4352 A3=$abc$30656$new_n4353 A4=$abc$30656$new_n4360 ZN=alu_out[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4030 A2=$abc$30656$new_n4355 B=$abc$30656$new_n4149 ZN=$abc$30656$new_n4362
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4344 A2=$abc$30656$new_n4356 B=$abc$30656$new_n4030 C=$abc$30656$new_n4032 ZN=$abc$30656$new_n4363
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_op2[22] A2=reg_op1[22] B=instr_sub ZN=$abc$30656$new_n4364
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_sub A2=$abc$30656$new_n4362 B1=$abc$30656$new_n4363 B2=$abc$30656$new_n4364 ZN=$abc$30656$new_n4365
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4029 A2=$abc$30656$new_n4365 B=$abc$30656$new_n4188 ZN=$abc$30656$new_n4366
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4029 A2=$abc$30656$new_n4365 B=$abc$30656$new_n4366 ZN=$abc$30656$new_n4367
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3444 A2=$abc$30656$new_n4027 B1=$abc$30656$new_n4029 B2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4368
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3450 A2=$abc$30656$new_n4028 B=$abc$30656$new_n4367 C=$abc$30656$new_n4368 ZN=alu_out[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4031 A2=$abc$30656$new_n4354 B=$abc$30656$new_n4152 ZN=$abc$30656$new_n4370
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_op2[22] A2=reg_op1[22] B=$abc$30656$new_n4027 ZN=$abc$30656$new_n4371
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4363 A2=$abc$30656$new_n4371 B=$abc$30656$new_n4028 ZN=$abc$30656$new_n4372
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4372 Z=$abc$30656$new_n4373
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=instr_sub A2=$abc$30656$new_n4370 B=$abc$30656$new_n4373 ZN=$abc$30656$new_n4374
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4009 A2=$abc$30656$new_n4374 B=$abc$30656$new_n4188 ZN=$abc$30656$new_n4375
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4009 A2=$abc$30656$new_n4374 B=$abc$30656$new_n4375 ZN=$abc$30656$new_n4376
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4006 B1=$abc$30656$new_n4008 B2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4377
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4007 B=$abc$30656$new_n4376 C=$abc$30656$new_n4377 ZN=alu_out[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n4002 B1=$abc$30656$new_n4005 B2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4379
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4008 A2=$abc$30656$new_n4370 B=$abc$30656$new_n4156 ZN=$abc$30656$new_n4380
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n4363 A2=$abc$30656$new_n4371 B=$abc$30656$new_n4009 C=$abc$30656$new_n4028 ZN=$abc$30656$new_n4381
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4008 A2=$abc$30656$new_n4372 ZN=$abc$30656$new_n4382
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_op2[24] A2=reg_op1[24] B=instr_sub ZN=$abc$30656$new_n4383
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_sub A2=$abc$30656$new_n4380 B1=$abc$30656$new_n4382 B2=$abc$30656$new_n4383 ZN=$abc$30656$new_n4384
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4004 A2=$abc$30656$new_n4384 ZN=$abc$30656$new_n4385
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4187 A2=$abc$30656$new_n4385 ZN=$abc$30656$new_n4386
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n4003 B=$abc$30656$new_n4379 C=$abc$30656$new_n4386 ZN=alu_out[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4004 A2=$abc$30656$new_n4380 ZN=$abc$30656$new_n4388
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4155 A2=$abc$30656$new_n4388 Z=$abc$30656$new_n4389
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4003 A2=$abc$30656$new_n4007 ZN=$abc$30656$new_n4390
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4381 A2=$abc$30656$new_n4390 B=$abc$30656$new_n4002 ZN=$abc$30656$new_n4391
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4391 ZN=$abc$30656$new_n4392
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4389 B=$abc$30656$new_n4392 ZN=$abc$30656$new_n4393
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n4000 A2=$abc$30656$new_n4393 Z=$abc$30656$new_n4394
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op2[26] A2=reg_op1[26] A3=$abc$30656$new_n3444 ZN=$abc$30656$new_n4395
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n3999 B1=$abc$30656$new_n4000 B2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4396
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4394 B=$abc$30656$new_n4395 C=$abc$30656$new_n4396 ZN=alu_out[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4000 A2=$abc$30656$new_n4389 B=$abc$30656$new_n4158 ZN=$abc$30656$new_n4398
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4381 A2=$abc$30656$new_n4390 B=$abc$30656$new_n4000 C=$abc$30656$new_n4002 ZN=$abc$30656$new_n4399
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_op2[26] A2=reg_op1[26] B=instr_sub ZN=$abc$30656$new_n4400
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_sub A2=$abc$30656$new_n4398 B1=$abc$30656$new_n4399 B2=$abc$30656$new_n4400 ZN=$abc$30656$new_n4401
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n3998 A2=$abc$30656$new_n4401 ZN=$abc$30656$new_n4402
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op2[27] A2=reg_op1[27] A3=$abc$30656$new_n3444 ZN=$abc$30656$new_n4403
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n3997 B1=$abc$30656$new_n3998 B2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4404
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4402 B=$abc$30656$new_n4403 C=$abc$30656$new_n4404 ZN=alu_out[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_op2[27] A2=reg_op1[27] B1=reg_op2[26] B2=reg_op1[26] ZN=$abc$30656$new_n4406
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4399 A2=$abc$30656$new_n4406 ZN=$abc$30656$new_n4407
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3997 A2=$abc$30656$new_n4407 ZN=$abc$30656$new_n4408
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4010 A2=$abc$30656$new_n4370 B=$abc$30656$new_n4160 ZN=$abc$30656$new_n4409
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4408 I1=$abc$30656$new_n4409 S=instr_sub Z=$abc$30656$new_n4410
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n3990 A2=$abc$30656$new_n4410 ZN=$abc$30656$new_n4411
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3990 A2=$abc$30656$new_n4185 ZN=$abc$30656$new_n4412
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3450 A2=$abc$30656$new_n3988 B1=$abc$30656$new_n3989 B2=$abc$30656$new_n3443 ZN=$abc$30656$new_n4413
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4412 A2=$abc$30656$new_n4413 ZN=$abc$30656$new_n4414
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4411 B=$abc$30656$new_n4414 ZN=alu_out[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3989 A2=$abc$30656$new_n4408 B=$abc$30656$new_n3988 ZN=$abc$30656$new_n4416
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3990 A2=$abc$30656$new_n4409 ZN=$abc$30656$new_n4417
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3347 A2=reg_op1[28] B=$abc$30656$new_n3292 ZN=$abc$30656$new_n4418
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n4416 B1=$abc$30656$new_n4417 B2=$abc$30656$new_n4418 ZN=$abc$30656$new_n4419
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n3995 A2=$abc$30656$new_n4419 ZN=$abc$30656$new_n4420
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3994 A2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4421
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n3991 B1=$abc$30656$new_n3993 B2=$abc$30656$new_n3444 ZN=$abc$30656$new_n4422
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4188 A2=$abc$30656$new_n4420 B=$abc$30656$new_n4421 C=$abc$30656$new_n4422 ZN=alu_out[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3993 A2=$abc$30656$new_n4416 B=$abc$30656$new_n3991 ZN=$abc$30656$new_n4424
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3994 A2=$abc$30656$new_n4417 B=$abc$30656$new_n4162 ZN=$abc$30656$new_n4425
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4424 I1=$abc$30656$new_n4425 S=instr_sub Z=$abc$30656$new_n4426
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3985 A2=$abc$30656$new_n4426 ZN=$abc$30656$new_n4427
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3985 A2=$abc$30656$new_n4426 B=$abc$30656$new_n4427 C=$abc$30656$new_n4187 ZN=$abc$30656$new_n4428
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3451 A2=$abc$30656$new_n3983 B1=$abc$30656$new_n3986 B2=$abc$30656$new_n4186 ZN=$abc$30656$new_n4429
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3443 A2=$abc$30656$new_n3984 B=$abc$30656$new_n4428 C=$abc$30656$new_n4429 ZN=alu_out[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3985 A2=$abc$30656$new_n4425 B=$abc$30656$new_n4163 ZN=$abc$30656$new_n4431
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3981 A2=$abc$30656$new_n4431 ZN=$abc$30656$new_n4432
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4167 A2=$abc$30656$new_n4432 B=instr_sub ZN=$abc$30656$new_n4433
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3984 A2=$abc$30656$new_n4424 B=$abc$30656$new_n3982 ZN=$abc$30656$new_n4434
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n3981 A2=$abc$30656$new_n4434 Z=$abc$30656$new_n4435
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_sub A2=$abc$30656$new_n4435 B=$abc$30656$new_n4433 ZN=$abc$30656$new_n4436
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3450 A2=$abc$30656$new_n3980 B1=$abc$30656$new_n3981 B2=$abc$30656$new_n4185 ZN=$abc$30656$new_n4437
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4187 A2=$abc$30656$new_n4436 B=$abc$30656$new_n4437 ZN=$abc$30656$new_n4438
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3342 A2=$abc$30656$new_n3343 A3=$abc$30656$new_n3443 B=$abc$30656$new_n4438 ZN=alu_out[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[0] B1=reg_op2[8] B2=mem_wordsize[2] ZN=$abc$30656$new_n4440
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[0] B1=reg_op2[8] B2=$abc$30656$new_n3418 ZN=$abc$30656$new_n4441
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4441 ZN=mem_la_wdata[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[1] B1=reg_op2[9] B2=mem_wordsize[2] ZN=$abc$30656$new_n4443
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[1] B1=reg_op2[9] B2=$abc$30656$new_n3418 ZN=$abc$30656$new_n4444
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4444 ZN=mem_la_wdata[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[2] B1=reg_op2[10] B2=mem_wordsize[2] ZN=$abc$30656$new_n4446
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[2] B1=reg_op2[10] B2=$abc$30656$new_n3418 ZN=$abc$30656$new_n4447
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4447 ZN=mem_la_wdata[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[3] B1=reg_op2[11] B2=mem_wordsize[2] ZN=$abc$30656$new_n4449
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[3] B1=reg_op2[11] B2=$abc$30656$new_n3418 ZN=$abc$30656$new_n4450
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4450 ZN=mem_la_wdata[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[4] B1=reg_op2[12] B2=mem_wordsize[2] ZN=$abc$30656$new_n4452
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[4] B1=reg_op2[12] B2=$abc$30656$new_n3418 ZN=$abc$30656$new_n4453
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4453 ZN=mem_la_wdata[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[5] B1=reg_op2[13] B2=mem_wordsize[2] ZN=$abc$30656$new_n4455
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[5] B1=reg_op2[13] B2=$abc$30656$new_n3418 ZN=$abc$30656$new_n4456
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4456 ZN=mem_la_wdata[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[6] B1=reg_op2[14] B2=mem_wordsize[2] ZN=$abc$30656$new_n4458
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[6] B1=reg_op2[14] B2=$abc$30656$new_n3418 ZN=$abc$30656$new_n4459
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4459 ZN=mem_la_wdata[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[7] B1=reg_op2[15] B2=mem_wordsize[2] ZN=$abc$30656$new_n4461
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_wordsize[1] A2=reg_op2[7] B1=reg_op2[15] B2=$abc$30656$new_n3418 ZN=$abc$30656$new_n4462
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4462 ZN=mem_la_wdata[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[0] I1=reg_op2[16] S=$abc$30656$new_n3419 Z=mem_la_wdata[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[1] I1=reg_op2[17] S=$abc$30656$new_n3419 Z=mem_la_wdata[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[2] I1=reg_op2[18] S=$abc$30656$new_n3419 Z=mem_la_wdata[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[3] I1=reg_op2[19] S=$abc$30656$new_n3419 Z=mem_la_wdata[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[4] I1=reg_op2[20] S=$abc$30656$new_n3419 Z=mem_la_wdata[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[5] I1=reg_op2[21] S=$abc$30656$new_n3419 Z=mem_la_wdata[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[6] I1=reg_op2[22] S=$abc$30656$new_n3419 Z=mem_la_wdata[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[7] I1=reg_op2[23] S=$abc$30656$new_n3419 Z=mem_la_wdata[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3352 A2=$abc$30656$new_n3420 B=$abc$30656$new_n4440 ZN=mem_la_wdata[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3350 A2=$abc$30656$new_n3420 B=$abc$30656$new_n4443 ZN=mem_la_wdata[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3349 A2=$abc$30656$new_n3420 B=$abc$30656$new_n4446 ZN=mem_la_wdata[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3348 A2=$abc$30656$new_n3420 B=$abc$30656$new_n4449 ZN=mem_la_wdata[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3347 A2=$abc$30656$new_n3420 B=$abc$30656$new_n4452 ZN=mem_la_wdata[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3346 A2=$abc$30656$new_n3420 B=$abc$30656$new_n4455 ZN=mem_la_wdata[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3344 A2=$abc$30656$new_n3420 B=$abc$30656$new_n4458 ZN=mem_la_wdata[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3342 A2=$abc$30656$new_n3420 B=$abc$30656$new_n4461 ZN=mem_la_wdata[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=latched_branch A2=latched_store Z=$abc$30656$new_n4480
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=latched_branch A2=latched_store ZN=$abc$30656$new_n4481
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[2] I1=reg_out[2] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4482
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4482 I1=reg_op1[2] S=$abc$30656$new_n3429 Z=mem_la_addr[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[3] I1=reg_out[3] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4484
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4484 I1=reg_op1[3] S=$abc$30656$new_n3429 Z=mem_la_addr[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[4] I1=reg_out[4] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4486
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4486 I1=reg_op1[4] S=$abc$30656$new_n3429 Z=mem_la_addr[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[5] I1=reg_out[5] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4488
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4488 I1=reg_op1[5] S=$abc$30656$new_n3429 Z=mem_la_addr[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[6] I1=reg_out[6] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4490
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4490 I1=reg_op1[6] S=$abc$30656$new_n3429 Z=mem_la_addr[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[7] I1=reg_out[7] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4492
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4492 I1=reg_op1[7] S=$abc$30656$new_n3429 Z=mem_la_addr[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[8] I1=reg_out[8] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4494
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4494 I1=reg_op1[8] S=$abc$30656$new_n3429 Z=mem_la_addr[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[9] I1=reg_out[9] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4496
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4496 I1=reg_op1[9] S=$abc$30656$new_n3429 Z=mem_la_addr[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_next_pc[10] A2=$abc$30656$new_n4481 Z=$abc$30656$new_n4498
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[10] I1=reg_out[10] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4499
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4499 I1=reg_op1[10] S=$abc$30656$new_n3429 Z=mem_la_addr[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[11] I1=reg_out[11] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4501
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4501 I1=reg_op1[11] S=$abc$30656$new_n3429 Z=mem_la_addr[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[12] I1=reg_out[12] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4503
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4503 I1=reg_op1[12] S=$abc$30656$new_n3429 Z=mem_la_addr[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[13] I1=reg_out[13] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4505
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4505 I1=reg_op1[13] S=$abc$30656$new_n3429 Z=mem_la_addr[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_next_pc[14] A2=$abc$30656$new_n4481 Z=$abc$30656$new_n4507
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[14] A2=$abc$30656$new_n4480 B=$abc$30656$new_n4507 ZN=$abc$30656$new_n4508
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[14] A2=$abc$30656$new_n3429 ZN=$abc$30656$new_n4509
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3429 A2=$abc$30656$new_n4508 B=$abc$30656$new_n4509 ZN=mem_la_addr[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[15] I1=reg_out[15] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4511
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4511 I1=reg_op1[15] S=$abc$30656$new_n3429 Z=mem_la_addr[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[16] I1=reg_out[16] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4513
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4513 I1=reg_op1[16] S=$abc$30656$new_n3429 Z=mem_la_addr[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[17] I1=reg_out[17] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4515
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4515 I1=reg_op1[17] S=$abc$30656$new_n3429 Z=mem_la_addr[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_next_pc[18] A2=$abc$30656$new_n4481 Z=$abc$30656$new_n4517
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_out[18] A2=$abc$30656$new_n4480 B=$abc$30656$new_n4517 ZN=$abc$30656$new_n4518
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[18] A2=$abc$30656$new_n3429 ZN=$abc$30656$new_n4519
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3429 A2=$abc$30656$new_n4518 B=$abc$30656$new_n4519 ZN=mem_la_addr[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[19] I1=reg_out[19] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4521
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4521 I1=reg_op1[19] S=$abc$30656$new_n3429 Z=mem_la_addr[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[20] I1=reg_out[20] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4523
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4523 I1=reg_op1[20] S=$abc$30656$new_n3429 Z=mem_la_addr[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[21] I1=reg_out[21] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4525
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4525 I1=reg_op1[21] S=$abc$30656$new_n3429 Z=mem_la_addr[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[22] I1=reg_out[22] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4527
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4527 I1=reg_op1[22] S=$abc$30656$new_n3429 Z=mem_la_addr[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[23] I1=reg_out[23] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4529
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4529 I1=reg_op1[23] S=$abc$30656$new_n3429 Z=mem_la_addr[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[24] I1=reg_out[24] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4531
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4531 I1=reg_op1[24] S=$abc$30656$new_n3429 Z=mem_la_addr[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[25] I1=reg_out[25] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4533
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4533 I1=reg_op1[25] S=$abc$30656$new_n3429 Z=mem_la_addr[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[26] I1=reg_out[26] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4535
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4535 I1=reg_op1[26] S=$abc$30656$new_n3429 Z=mem_la_addr[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[27] I1=reg_out[27] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4537
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4537 I1=reg_op1[27] S=$abc$30656$new_n3429 Z=mem_la_addr[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[28] I1=reg_out[28] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4539
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4539 I1=reg_op1[28] S=$abc$30656$new_n3429 Z=mem_la_addr[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[29] I1=reg_out[29] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4541
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4541 I1=reg_op1[29] S=$abc$30656$new_n3429 Z=mem_la_addr[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_next_pc[30] A2=$abc$30656$new_n4481 Z=$abc$30656$new_n4543
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[30] I1=reg_out[30] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4544
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4544 I1=reg_op1[30] S=$abc$30656$new_n3429 Z=mem_la_addr[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[31] I1=reg_out[31] S=$abc$30656$new_n4480 Z=$abc$30656$new_n4546
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4546 I1=reg_op1[31] S=$abc$30656$new_n3429 Z=mem_la_addr[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_do_rinst A2=resetn A3=$abc$30656$new_n3471 ZN=$abc$30656$new_n4548
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4548 ZN=$abc$30656$new_n4549
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[20] I1=mem_rdata_q[20] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29797
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29797 I1=decoded_rs2[0] S=$abc$30656$new_n4548 Z=$abc$20796$auto$rtlil.cc:3270:Mux$4272[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[21] I1=mem_rdata_q[21] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29799
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29799 I1=decoded_rs2[1] S=$abc$30656$new_n4548 Z=$abc$20796$auto$rtlil.cc:3270:Mux$4272[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[22] I1=mem_rdata_q[22] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29801
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29801 I1=decoded_rs2[2] S=$abc$30656$new_n4548 Z=$abc$20796$auto$rtlil.cc:3270:Mux$4272[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[23] I1=mem_rdata_q[23] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29803
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29803 I1=decoded_rs2[3] S=$abc$30656$new_n4548 Z=$abc$20796$auto$rtlil.cc:3270:Mux$4272[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[24] I1=mem_rdata_q[24] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29805
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29805 I1=decoded_imm_j[4] S=$abc$30656$new_n4548 Z=$abc$20796$auto$rtlil.cc:3270:Mux$4272[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[15] I1=mem_rdata_q[15] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29787
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29787 I1=decoded_rs1[0] S=$abc$30656$new_n4548 Z=$abc$20796$auto$rtlil.cc:3270:Mux$4275[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[16] I1=mem_rdata_q[16] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29789
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29789 I1=decoded_rs1[1] S=$abc$30656$new_n4548 Z=$abc$20796$auto$rtlil.cc:3270:Mux$4275[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[17] I1=mem_rdata_q[17] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29791
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29791 I1=decoded_rs1[2] S=$abc$30656$new_n4548 Z=$abc$20796$auto$rtlil.cc:3270:Mux$4275[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[18] I1=mem_rdata_q[18] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29793
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29793 I1=decoded_rs1[3] S=$abc$30656$new_n4548 Z=$abc$20796$auto$rtlil.cc:3270:Mux$4275[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[19] I1=mem_rdata_q[19] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29795
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29795 I1=decoded_imm_j[19] S=$abc$30656$new_n4548 Z=$abc$20796$auto$rtlil.cc:3270:Mux$4275[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=$abc$30656$new_n4184 ZN=$abc$30656$new_n4570
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3289 A2=$abc$30656$new_n3485 A3=$abc$30656$new_n4570 B=$abc$30656$new_n4549 ZN=$abc$30656$new_n4571
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3506 A2=$abc$30656$new_n4571 ZN=$0\decoder_trigger[0:0]
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_rs2[0] A2=decoded_imm_j[4] Z=$abc$30656$new_n4573
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=decoded_rs2[3] A2=decoded_rs2[2] A3=decoded_rs2[1] A4=$abc$30656$new_n4573 ZN=$abc$30656$new_n4574
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4574 ZN=$abc$30656$new_n4575
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][2] I1=cpuregs[19][2] I2=cpuregs[22][2] I3=cpuregs[23][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4576
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n4576 ZN=$abc$30656$new_n4577
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][2] I1=cpuregs[17][2] I2=cpuregs[20][2] I3=cpuregs[21][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4578
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n4578 B=$abc$30656$new_n3379 ZN=$abc$30656$new_n4579
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][2] I1=cpuregs[25][2] I2=cpuregs[28][2] I3=cpuregs[29][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4580
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n4580 ZN=$abc$30656$new_n4581
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][2] I1=cpuregs[27][2] I2=cpuregs[30][2] I3=cpuregs[31][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4582
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n4582 B=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n4583
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][2] I1=cpuregs[3][2] I2=cpuregs[6][2] I3=cpuregs[7][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4584
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n4584 ZN=$abc$30656$new_n4585
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][2] I1=cpuregs[1][2] I2=cpuregs[4][2] I3=cpuregs[5][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4586
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n4586 B=$abc$30656$new_n3379 ZN=$abc$30656$new_n4587
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][2] I1=cpuregs[11][2] I2=cpuregs[14][2] I3=cpuregs[15][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4588
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][2] I1=cpuregs[9][2] I2=cpuregs[12][2] I3=cpuregs[13][2] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4589
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n4589 ZN=$abc$30656$new_n4590
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n4588 B=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n4591
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n4577 A2=$abc$30656$new_n4579 B1=$abc$30656$new_n4581 B2=$abc$30656$new_n4583 C=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n4592
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n4585 A2=$abc$30656$new_n4587 B1=$abc$30656$new_n4590 B2=$abc$30656$new_n4591 C=$abc$30656$new_n3380 ZN=$abc$30656$new_n4593
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n4575 A2=$abc$30656$new_n4592 A3=$abc$30656$new_n4593 Z=$abc$30656$new_n4594
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=is_slli_srli_srai A2=$abc$30656$new_n4594 ZN=$abc$30656$new_n4595
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3365 A2=decoded_rs2[2] B=$abc$30656$new_n3316 ZN=$abc$30656$new_n4596
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3316 A2=$abc$30656$new_n3509 ZN=$abc$30656$new_n4597
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[4] A2=$abc$30656$new_n3510 ZN=$abc$30656$new_n4598
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n4595 A2=$abc$30656$new_n4596 B1=$abc$30656$new_n4598 B2=reg_sh[2] C=$abc$30656$new_n3512 ZN=$0\reg_sh[4:0][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][3] I1=cpuregs[27][3] I2=cpuregs[30][3] I3=cpuregs[31][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4600
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][3] I1=cpuregs[25][3] I2=cpuregs[28][3] I3=cpuregs[29][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4601
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][3] I1=cpuregs[19][3] I2=cpuregs[22][3] I3=cpuregs[23][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4602
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][3] I1=cpuregs[17][3] I2=cpuregs[20][3] I3=cpuregs[21][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4603
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n4600 I1=$abc$30656$new_n4601 I2=$abc$30656$new_n4602 I3=$abc$30656$new_n4603 S0=$abc$30656$new_n3378 S1=$abc$30656$new_n3379 Z=$abc$30656$new_n4604
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][3] I1=cpuregs[3][3] I2=cpuregs[6][3] I3=cpuregs[7][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4605
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][3] I1=cpuregs[1][3] I2=cpuregs[4][3] I3=cpuregs[5][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4606
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4605 I1=$abc$30656$new_n4606 S=$abc$30656$new_n3378 Z=$abc$30656$new_n4607
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][3] I1=cpuregs[11][3] I2=cpuregs[14][3] I3=cpuregs[15][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4608
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n4608 ZN=$abc$30656$new_n4609
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][3] I1=cpuregs[9][3] I2=cpuregs[12][3] I3=cpuregs[13][3] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4610
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n4610 ZN=$abc$30656$new_n4611
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4609 A2=$abc$30656$new_n4611 B=$abc$30656$new_n3379 ZN=$abc$30656$new_n4612
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3380 A2=$abc$30656$new_n4604 ZN=$abc$30656$new_n4613
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3379 A2=$abc$30656$new_n4607 B=$abc$30656$new_n4612 C=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n4614
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4574 A2=$abc$30656$new_n4613 A3=$abc$30656$new_n4614 ZN=$abc$30656$new_n4615
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_slli_srli_srai A2=$abc$30656$new_n3375 ZN=$abc$30656$new_n4616
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=is_slli_srli_srai A2=$abc$30656$new_n4615 B=$abc$30656$new_n4616 C=$abc$30656$new_n3316 ZN=$abc$30656$new_n4617
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_sh[2] A2=reg_sh[3] Z=$abc$30656$new_n4618
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n4618 B=$abc$30656$new_n4617 C=$abc$30656$new_n3512 ZN=$0\reg_sh[4:0][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_sh[2] A2=reg_sh[3] B=reg_sh[4] ZN=$abc$30656$new_n4620
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][4] I1=cpuregs[19][4] I2=cpuregs[22][4] I3=cpuregs[23][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4621
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n4621 ZN=$abc$30656$new_n4622
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][4] I1=cpuregs[17][4] I2=cpuregs[20][4] I3=cpuregs[21][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4623
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n4623 B=$abc$30656$new_n3379 ZN=$abc$30656$new_n4624
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][4] I1=cpuregs[25][4] I2=cpuregs[28][4] I3=cpuregs[29][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4625
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n4625 ZN=$abc$30656$new_n4626
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][4] I1=cpuregs[27][4] I2=cpuregs[30][4] I3=cpuregs[31][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4627
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n4627 B=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n4628
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][4] I1=cpuregs[3][4] I2=cpuregs[6][4] I3=cpuregs[7][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4629
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n4629 ZN=$abc$30656$new_n4630
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][4] I1=cpuregs[1][4] I2=cpuregs[4][4] I3=cpuregs[5][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4631
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n4631 B=$abc$30656$new_n3379 ZN=$abc$30656$new_n4632
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][4] I1=cpuregs[11][4] I2=cpuregs[14][4] I3=cpuregs[15][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4633
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][4] I1=cpuregs[9][4] I2=cpuregs[12][4] I3=cpuregs[13][4] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n4634
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n4634 ZN=$abc$30656$new_n4635
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n4633 B=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n4636
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n4622 A2=$abc$30656$new_n4624 B1=$abc$30656$new_n4626 B2=$abc$30656$new_n4628 C=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n4637
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n4630 A2=$abc$30656$new_n4632 B1=$abc$30656$new_n4635 B2=$abc$30656$new_n4636 C=$abc$30656$new_n3380 ZN=$abc$30656$new_n4638
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4575 A2=$abc$30656$new_n4637 A3=$abc$30656$new_n4638 ZN=$abc$30656$new_n4639
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=is_slli_srli_srai A2=$abc$30656$new_n4639 ZN=$abc$30656$new_n4640
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=is_slli_srli_srai A2=decoded_imm_j[4] B=$abc$30656$new_n4640 C=cpu_state[4] ZN=$abc$30656$new_n4641
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3542 A2=$abc$30656$new_n4620 B=$abc$30656$new_n4641 ZN=$0\reg_sh[4:0][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3309 A2=latched_rd[4] A3=latched_rd[2] ZN=$abc$30656$new_n4643
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=latched_rd[3] A2=latched_rd[4] A3=latched_rd[2] Z=$abc$30656$new_n4644
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_branch A2=latched_store ZN=$abc$30656$new_n4645
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3493 A2=$abc$30656$new_n4645 ZN=$abc$30656$new_n4646
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=latched_rd[1] A2=latched_rd[0] A3=$abc$30656$new_n4644 B=$abc$30656$new_n4646 ZN=$abc$30656$new_n4647
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=latched_rd[1] A2=$abc$30656$new_n4646 ZN=$abc$30656$new_n4648
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=latched_rd[1] A2=latched_rd[0] A3=$abc$30656$new_n4646 Z=$abc$30656$new_n4649
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=latched_rd[1] A2=latched_rd[0] A3=$abc$30656$new_n4646 ZN=$abc$30656$new_n4650
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4643 A2=$abc$30656$new_n4649 ZN=$abc$30656$new_n4651
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3294 A2=latched_store ZN=$abc$30656$new_n4652
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_stalu A2=reg_out[0] ZN=$abc$30656$new_n4653
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=latched_stalu A2=$abc$30656$new_n3411 B=$abc$30656$new_n4652 C=$abc$30656$new_n4653 ZN=$abc$30656$new_n4654
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[11][0] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27247
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[1] I1=alu_out_q[1] S=latched_stalu Z=$abc$30656$new_n4656
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4656 I1=reg_pc[1] S=$abc$30656$new_n4652 Z=$abc$30656$new_n4657
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[11][1] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27249
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[2] I1=alu_out_q[2] S=latched_stalu Z=$abc$30656$new_n4659
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4652 A2=$abc$30656$new_n4659 ZN=$abc$30656$new_n4660
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[2] A2=$abc$30656$new_n4652 B=$abc$30656$new_n4660 ZN=$abc$30656$new_n4661
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[11][2] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27251
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[3] A2=reg_pc[2] ZN=$abc$30656$new_n4663
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[3] A2=reg_pc[2] Z=$abc$30656$new_n4664
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[3] I1=alu_out_q[3] S=latched_stalu Z=$abc$30656$new_n4665
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4665 I1=$abc$30656$new_n4664 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4666
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[11][3] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27253
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_pc[4] A2=reg_pc[3] A3=reg_pc[2] ZN=$abc$30656$new_n4668
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[4] A2=$abc$30656$new_n4663 ZN=$abc$30656$new_n4669
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[4] I1=alu_out_q[4] S=latched_stalu Z=$abc$30656$new_n4670
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4670 I1=$abc$30656$new_n4669 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4671
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[11][4] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27255
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3301 A2=$abc$30656$new_n4668 ZN=$abc$30656$new_n4673
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[5] A2=$abc$30656$new_n4668 ZN=$abc$30656$new_n4674
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[5] I1=alu_out_q[5] S=latched_stalu Z=$abc$30656$new_n4675
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4675 I1=$abc$30656$new_n4674 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4676
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[11][5] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27257
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[6] A2=$abc$30656$new_n4673 Z=$abc$30656$new_n4678
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_pc[6] A2=$abc$30656$new_n4673 ZN=$abc$30656$new_n4679
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4678 A2=$abc$30656$new_n4679 ZN=$abc$30656$new_n4680
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[6] I1=alu_out_q[6] S=latched_stalu Z=$abc$30656$new_n4681
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4681 I1=$abc$30656$new_n4680 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4682
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[11][6] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27259
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[7] A2=$abc$30656$new_n4678 ZN=$abc$30656$new_n4684
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[7] A2=$abc$30656$new_n4678 Z=$abc$30656$new_n4685
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[7] I1=alu_out_q[7] S=latched_stalu Z=$abc$30656$new_n4686
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4686 I1=$abc$30656$new_n4685 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4687
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[11][7] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27261
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_pc[8] A2=reg_pc[7] A3=$abc$30656$new_n4678 ZN=$abc$30656$new_n4689
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[8] A2=$abc$30656$new_n4684 ZN=$abc$30656$new_n4690
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[8] I1=alu_out_q[8] S=latched_stalu Z=$abc$30656$new_n4691
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4691 I1=$abc$30656$new_n4690 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4692
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[11][8] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27263
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3300 A2=$abc$30656$new_n4689 ZN=$abc$30656$new_n4694
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[9] A2=$abc$30656$new_n4689 ZN=$abc$30656$new_n4695
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[9] I1=alu_out_q[9] S=latched_stalu Z=$abc$30656$new_n4696
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4696 I1=$abc$30656$new_n4695 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4697
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[11][9] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27265
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[10] A2=$abc$30656$new_n4694 ZN=$abc$30656$new_n4699
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[10] A2=$abc$30656$new_n4694 Z=$abc$30656$new_n4700
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[10] I1=alu_out_q[10] S=latched_stalu Z=$abc$30656$new_n4701
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4701 I1=$abc$30656$new_n4700 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4702
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[11][10] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27267
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_pc[11] A2=reg_pc[10] A3=$abc$30656$new_n4694 ZN=$abc$30656$new_n4704
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[11] A2=$abc$30656$new_n4699 ZN=$abc$30656$new_n4705
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[11] I1=alu_out_q[11] S=latched_stalu Z=$abc$30656$new_n4706
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4706 I1=$abc$30656$new_n4705 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4707
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[11][11] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27269
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[12] I1=alu_out_q[12] S=latched_stalu Z=$abc$30656$new_n4709
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3299 A2=$abc$30656$new_n4704 ZN=$abc$30656$new_n4710
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[12] A2=$abc$30656$new_n4704 ZN=$abc$30656$new_n4711
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4709 I1=$abc$30656$new_n4711 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4712
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[11][12] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27271
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[13] I1=alu_out_q[13] S=latched_stalu Z=$abc$30656$new_n4714
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[13] A2=$abc$30656$new_n4710 ZN=$abc$30656$new_n4715
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[13] A2=$abc$30656$new_n4710 Z=$abc$30656$new_n4716
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4714 I1=$abc$30656$new_n4716 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4717
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[11][13] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27273
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[14] I1=alu_out_q[14] S=latched_stalu Z=$abc$30656$new_n4719
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_pc[14] A2=reg_pc[13] A3=$abc$30656$new_n4710 ZN=$abc$30656$new_n4720
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[14] A2=$abc$30656$new_n4715 ZN=$abc$30656$new_n4721
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4719 I1=$abc$30656$new_n4721 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4722
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[11][14] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27275
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[15] I1=alu_out_q[15] S=latched_stalu Z=$abc$30656$new_n4724
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3298 A2=$abc$30656$new_n4720 ZN=$abc$30656$new_n4725
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[15] A2=$abc$30656$new_n4720 ZN=$abc$30656$new_n4726
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4724 I1=$abc$30656$new_n4726 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4727
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[11][15] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27277
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[16] I1=alu_out_q[16] S=latched_stalu Z=$abc$30656$new_n4729
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3294 A2=latched_store A3=$abc$30656$new_n4729 ZN=$abc$30656$new_n4730
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[16] A2=$abc$30656$new_n4725 Z=$abc$30656$new_n4731
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_pc[16] A2=$abc$30656$new_n4725 B=$abc$30656$new_n4652 ZN=$abc$30656$new_n4732
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4731 A2=$abc$30656$new_n4732 B=$abc$30656$new_n4730 ZN=$abc$30656$new_n4733
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[11][16] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27279
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[17] I1=alu_out_q[17] S=latched_stalu Z=$abc$30656$new_n4735
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[17] A2=$abc$30656$new_n4731 Z=$abc$30656$new_n4736
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4735 I1=$abc$30656$new_n4736 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4737
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[11][17] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27281
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[18] I1=alu_out_q[18] S=latched_stalu Z=$abc$30656$new_n4739
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=reg_pc[18] A2=reg_pc[17] A3=$abc$30656$new_n4731 Z=$abc$30656$new_n4740
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[17] A2=$abc$30656$new_n4731 B=reg_pc[18] ZN=$abc$30656$new_n4741
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4740 A2=$abc$30656$new_n4741 ZN=$abc$30656$new_n4742
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4739 I1=$abc$30656$new_n4742 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4743
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[11][18] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27283
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[19] I1=alu_out_q[19] S=latched_stalu Z=$abc$30656$new_n4745
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[19] A2=$abc$30656$new_n4740 ZN=$abc$30656$new_n4746
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[19] A2=$abc$30656$new_n4740 Z=$abc$30656$new_n4747
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4745 I1=$abc$30656$new_n4747 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4748
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[11][19] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27285
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[20] I1=alu_out_q[20] S=latched_stalu Z=$abc$30656$new_n4750
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_pc[20] A2=reg_pc[19] A3=$abc$30656$new_n4740 ZN=$abc$30656$new_n4751
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[20] A2=$abc$30656$new_n4746 ZN=$abc$30656$new_n4752
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4750 I1=$abc$30656$new_n4752 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4753
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[11][20] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27287
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[21] I1=alu_out_q[21] S=latched_stalu Z=$abc$30656$new_n4755
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3297 A2=$abc$30656$new_n4751 ZN=$abc$30656$new_n4756
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[21] A2=$abc$30656$new_n4751 ZN=$abc$30656$new_n4757
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4755 I1=$abc$30656$new_n4757 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4758
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[11][21] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27289
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[22] I1=alu_out_q[22] S=latched_stalu Z=$abc$30656$new_n4760
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3294 A2=latched_store A3=$abc$30656$new_n4760 ZN=$abc$30656$new_n4761
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_pc[22] A2=$abc$30656$new_n4756 Z=$abc$30656$new_n4762
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_pc[22] A2=$abc$30656$new_n4756 B=$abc$30656$new_n4652 ZN=$abc$30656$new_n4763
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4762 A2=$abc$30656$new_n4763 B=$abc$30656$new_n4761 ZN=$abc$30656$new_n4764
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[11][22] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27291
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[23] I1=alu_out_q[23] S=latched_stalu Z=$abc$30656$new_n4766
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[23] A2=$abc$30656$new_n4762 Z=$abc$30656$new_n4767
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4766 I1=$abc$30656$new_n4767 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4768
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[11][23] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27293
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[24] I1=alu_out_q[24] S=latched_stalu Z=$abc$30656$new_n4770
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=reg_pc[24] A2=reg_pc[23] A3=$abc$30656$new_n4762 Z=$abc$30656$new_n4771
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[23] A2=$abc$30656$new_n4762 B=reg_pc[24] ZN=$abc$30656$new_n4772
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4771 A2=$abc$30656$new_n4772 ZN=$abc$30656$new_n4773
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4770 I1=$abc$30656$new_n4773 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4774
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[11][24] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27295
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[25] I1=alu_out_q[25] S=latched_stalu Z=$abc$30656$new_n4776
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[25] A2=$abc$30656$new_n4771 ZN=$abc$30656$new_n4777
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[25] A2=$abc$30656$new_n4771 Z=$abc$30656$new_n4778
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4776 I1=$abc$30656$new_n4778 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4779
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[11][25] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27297
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[26] I1=alu_out_q[26] S=latched_stalu Z=$abc$30656$new_n4781
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_pc[26] A2=reg_pc[25] A3=$abc$30656$new_n4771 ZN=$abc$30656$new_n4782
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[26] A2=$abc$30656$new_n4777 ZN=$abc$30656$new_n4783
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4781 I1=$abc$30656$new_n4783 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4784
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[11][26] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27299
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[27] I1=alu_out_q[27] S=latched_stalu Z=$abc$30656$new_n4786
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3296 A2=$abc$30656$new_n4782 ZN=$abc$30656$new_n4787
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[27] A2=$abc$30656$new_n4782 ZN=$abc$30656$new_n4788
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4786 I1=$abc$30656$new_n4788 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4789
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[11][27] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27301
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[28] I1=alu_out_q[28] S=latched_stalu Z=$abc$30656$new_n4791
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[28] A2=$abc$30656$new_n4787 Z=$abc$30656$new_n4792
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4791 I1=$abc$30656$new_n4792 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4793
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[11][28] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27303
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[29] I1=alu_out_q[29] S=latched_stalu Z=$abc$30656$new_n4795
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=reg_pc[29] A2=reg_pc[28] A3=$abc$30656$new_n4787 Z=$abc$30656$new_n4796
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[28] A2=$abc$30656$new_n4787 B=reg_pc[29] ZN=$abc$30656$new_n4797
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4796 A2=$abc$30656$new_n4797 ZN=$abc$30656$new_n4798
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4795 I1=$abc$30656$new_n4798 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4799
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[11][29] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27305
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[30] I1=alu_out_q[30] S=latched_stalu Z=$abc$30656$new_n4801
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[30] A2=$abc$30656$new_n4796 ZN=$abc$30656$new_n4802
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_pc[30] A2=$abc$30656$new_n4796 Z=$abc$30656$new_n4803
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4801 I1=$abc$30656$new_n4803 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4804
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[11][30] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27307
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_out[31] I1=alu_out_q[31] S=latched_stalu Z=$abc$30656$new_n4806
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_pc[31] A2=$abc$30656$new_n4802 ZN=$abc$30656$new_n4807
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4806 I1=$abc$30656$new_n4807 S=$abc$30656$new_n4652 Z=$abc$30656$new_n4808
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[11][31] S=$abc$30656$new_n4651 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27309
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_sra A2=instr_srai ZN=$abc$30656$new_n4810
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_srl A2=instr_srli ZN=$abc$30656$new_n4811
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4810 A2=$abc$30656$new_n4811 Z=$abc$30656$new_n4812
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4810 A2=$abc$30656$new_n4811 ZN=$abc$30656$new_n4813
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=instr_sll A2=$abc$30656$new_n3316 A3=instr_slli ZN=$abc$30656$new_n4814
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4812 A2=$abc$30656$new_n4814 ZN=$abc$30656$new_n4815
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3315 A2=$abc$30656$new_n3316 ZN=$abc$30656$new_n4816
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[4] A2=$abc$30656$new_n3485 ZN=$abc$30656$new_n4817
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3316 A2=$abc$30656$new_n3484 ZN=$abc$30656$new_n4818
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=cpu_state[2] A2=$abc$30656$new_n4818 B=$abc$30656$new_n3512 C=$abc$30656$new_n3482 ZN=$abc$30656$new_n4819
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n3486 A2=$abc$30656$new_n4819 Z=$abc$30656$new_n4820
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4820 ZN=$abc$30656$new_n4821
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4812 A2=$abc$30656$new_n4814 B=$abc$30656$new_n4820 ZN=$abc$30656$new_n4822
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4815 A2=$abc$30656$new_n4821 ZN=$abc$30656$new_n4823
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm_j[19] A2=decoded_rs1[3] Z=$abc$30656$new_n4824
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=decoded_rs1[2] A2=decoded_rs1[1] A3=decoded_rs1[0] A4=$abc$30656$new_n4824 ZN=$abc$30656$new_n4825
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=is_lui_auipc_jal A2=$abc$30656$new_n4825 ZN=$abc$30656$new_n4826
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=is_lui_auipc_jal A2=$abc$30656$new_n4825 Z=$abc$30656$new_n4827
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4818 A2=$abc$30656$new_n4827 ZN=$abc$30656$new_n4828
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][0] I1=cpuregs[19][0] I2=cpuregs[22][0] I3=cpuregs[23][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4829
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n4829 ZN=$abc$30656$new_n4830
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][0] I1=cpuregs[17][0] I2=cpuregs[20][0] I3=cpuregs[21][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4831
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n4831 B=$abc$30656$new_n3413 ZN=$abc$30656$new_n4832
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][0] I1=cpuregs[25][0] I2=cpuregs[28][0] I3=cpuregs[29][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4833
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n4833 ZN=$abc$30656$new_n4834
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][0] I1=cpuregs[27][0] I2=cpuregs[30][0] I3=cpuregs[31][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4835
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n4835 B=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n4836
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][0] I1=cpuregs[1][0] I2=cpuregs[4][0] I3=cpuregs[5][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4837
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n4837 ZN=$abc$30656$new_n4838
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][0] I1=cpuregs[3][0] I2=cpuregs[6][0] I3=cpuregs[7][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4839
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n4839 B=$abc$30656$new_n3413 ZN=$abc$30656$new_n4840
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][0] I1=cpuregs[11][0] I2=cpuregs[14][0] I3=cpuregs[15][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4841
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][0] I1=cpuregs[9][0] I2=cpuregs[12][0] I3=cpuregs[13][0] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4842
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n4842 ZN=$abc$30656$new_n4843
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n4841 B=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n4844
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n4830 A2=$abc$30656$new_n4832 B1=$abc$30656$new_n4834 B2=$abc$30656$new_n4836 C=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n4845
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n4838 A2=$abc$30656$new_n4840 B1=$abc$30656$new_n4843 B2=$abc$30656$new_n4844 C=$abc$30656$new_n3414 ZN=$abc$30656$new_n4846
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4828 A2=$abc$30656$new_n4845 A3=$abc$30656$new_n4846 ZN=$abc$30656$new_n4847
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3316 A2=$abc$30656$new_n3510 ZN=$abc$30656$new_n4848
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpu_state[4] A2=$abc$30656$new_n3509 ZN=$abc$30656$new_n4849
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[1] A2=$abc$30656$new_n4813 A3=$abc$30656$new_n4848 ZN=$abc$30656$new_n4850
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[4] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n4851
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[4] A2=$abc$30656$new_n4597 A3=$abc$30656$new_n4813 ZN=$abc$30656$new_n4852
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[0] A2=decoded_imm[0] ZN=$abc$30656$new_n4853
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op1[0] A2=decoded_imm[0] Z=$abc$30656$new_n4854
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n4853 A3=$abc$30656$new_n4854 ZN=$abc$30656$new_n4855
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n4847 A2=$abc$30656$new_n4850 A3=$abc$30656$new_n4852 A4=$abc$30656$new_n4855 ZN=$abc$30656$new_n4856
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op1[0] I1=$abc$30656$new_n4856 S=$abc$30656$new_n4822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27311
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][1] I1=cpuregs[11][1] I2=cpuregs[14][1] I3=cpuregs[15][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4858
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n4858 ZN=$abc$30656$new_n4859
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][1] I1=cpuregs[9][1] I2=cpuregs[12][1] I3=cpuregs[13][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4860
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][1] I1=cpuregs[1][1] I2=cpuregs[4][1] I3=cpuregs[5][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4861
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][1] I1=cpuregs[3][1] I2=cpuregs[6][1] I3=cpuregs[7][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4862
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[4] A2=reg_op1[5] A3=$abc$30656$new_n4813 ZN=$abc$30656$new_n4863
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3313 A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n4864
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[2] A2=$abc$30656$new_n4812 B=$abc$30656$new_n4864 ZN=$abc$30656$new_n4865
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n4863 B1=$abc$30656$new_n4865 B2=$abc$30656$new_n3509 ZN=$abc$30656$new_n4866
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[1] A2=decoded_imm[1] ZN=$abc$30656$new_n4867
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[1] A2=decoded_imm[1] ZN=$abc$30656$new_n4868
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n4853 A2=$abc$30656$new_n4868 Z=$abc$30656$new_n4869
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_lui A2=$abc$30656$new_n3367 ZN=$abc$30656$new_n4870
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4817 A2=$abc$30656$new_n4870 Z=$abc$30656$new_n4871
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[1] A2=$abc$30656$new_n4870 ZN=$abc$30656$new_n4872
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][1] I1=cpuregs[19][1] I2=cpuregs[22][1] I3=cpuregs[23][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4873
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][1] I1=cpuregs[17][1] I2=cpuregs[20][1] I3=cpuregs[21][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4874
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n4861 I1=$abc$30656$new_n4862 I2=$abc$30656$new_n4874 I3=$abc$30656$new_n4873 S0=$\cpuregs$rdreg[1]$q[1] S1=$\cpuregs$rdreg[1]$q[4] Z=$abc$30656$new_n4875
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n4860 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n4876
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][1] I1=cpuregs[25][1] I2=cpuregs[28][1] I3=cpuregs[29][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4877
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][1] I1=cpuregs[27][1] I2=cpuregs[30][1] I3=cpuregs[31][1] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4878
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n4878 ZN=$abc$30656$new_n4879
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n4877 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n4880
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n4859 A2=$abc$30656$new_n4876 B1=$abc$30656$new_n4879 B2=$abc$30656$new_n4880 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n4881
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n4875 B=$abc$30656$new_n4881 C=$abc$30656$new_n4826 ZN=$abc$30656$new_n4882
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4872 A2=$abc$30656$new_n4882 ZN=$abc$30656$new_n4883
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4817 A2=$abc$30656$new_n4883 ZN=$abc$30656$new_n4884
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n4869 B=$abc$30656$new_n4866 C=$abc$30656$new_n4823 ZN=$abc$30656$new_n4885
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3312 A2=$abc$30656$new_n4823 B1=$abc$30656$new_n4884 B2=$abc$30656$new_n4885 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27313
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][2] I1=cpuregs[27][2] I2=cpuregs[30][2] I3=cpuregs[31][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4887
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n4887 ZN=$abc$30656$new_n4888
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][2] I1=cpuregs[19][2] I2=cpuregs[22][2] I3=cpuregs[23][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4889
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n4889 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n4890
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][2] I1=cpuregs[3][2] I2=cpuregs[6][2] I3=cpuregs[7][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4891
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n4891 ZN=$abc$30656$new_n4892
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][2] I1=cpuregs[11][2] I2=cpuregs[14][2] I3=cpuregs[15][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4893
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n4893 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n4894
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][2] I1=cpuregs[25][2] I2=cpuregs[28][2] I3=cpuregs[29][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4895
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n4895 ZN=$abc$30656$new_n4896
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][2] I1=cpuregs[17][2] I2=cpuregs[20][2] I3=cpuregs[21][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4897
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n4897 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n4898
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][2] I1=cpuregs[1][2] I2=cpuregs[4][2] I3=cpuregs[5][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4899
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n4899 ZN=$abc$30656$new_n4900
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][2] I1=cpuregs[9][2] I2=cpuregs[12][2] I3=cpuregs[13][2] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4901
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n4901 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n4902
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4853 A2=$abc$30656$new_n4868 B=$abc$30656$new_n4867 ZN=$abc$30656$new_n4903
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[2] A2=decoded_imm[2] ZN=$abc$30656$new_n4904
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[2] A2=decoded_imm[2] Z=$abc$30656$new_n4905
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4904 A2=$abc$30656$new_n4905 ZN=$abc$30656$new_n4906
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n4903 A2=$abc$30656$new_n4906 Z=$abc$30656$new_n4907
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=reg_op1[3] A2=$abc$30656$new_n3510 A3=$abc$30656$new_n4812 ZN=$abc$30656$new_n4908
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[4] A2=reg_op1[6] A3=$abc$30656$new_n4813 ZN=$abc$30656$new_n4909
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[1] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n4910
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n4909 B1=$abc$30656$new_n4910 B2=$abc$30656$new_n3509 C=$abc$30656$new_n4908 ZN=$abc$30656$new_n4911
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[2] A2=$abc$30656$new_n4870 ZN=$abc$30656$new_n4912
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n4888 A2=$abc$30656$new_n4890 B1=$abc$30656$new_n4892 B2=$abc$30656$new_n4894 C=$\cpuregs$rdreg[1]$q[1] ZN=$abc$30656$new_n4913
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n4896 A2=$abc$30656$new_n4898 B1=$abc$30656$new_n4900 B2=$abc$30656$new_n4902 C=$abc$30656$new_n3412 ZN=$abc$30656$new_n4914
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4826 A2=$abc$30656$new_n4913 A3=$abc$30656$new_n4914 ZN=$abc$30656$new_n4915
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4912 A2=$abc$30656$new_n4915 ZN=$abc$30656$new_n4916
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4817 A2=$abc$30656$new_n4916 ZN=$abc$30656$new_n4917
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n4907 B=$abc$30656$new_n4911 C=$abc$30656$new_n4823 ZN=$abc$30656$new_n4918
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3323 A2=$abc$30656$new_n4823 B1=$abc$30656$new_n4917 B2=$abc$30656$new_n4918 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27315
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][3] I1=cpuregs[3][3] I2=cpuregs[6][3] I3=cpuregs[7][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4920
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][3] I1=cpuregs[1][3] I2=cpuregs[4][3] I3=cpuregs[5][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4921
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4903 A2=$abc$30656$new_n4906 B=$abc$30656$new_n4905 ZN=$abc$30656$new_n4922
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[3] A2=decoded_imm[3] ZN=$abc$30656$new_n4923
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_op1[3] A2=decoded_imm[3] A3=$abc$30656$new_n4922 ZN=$abc$30656$new_n4924
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[4] A2=reg_op1[7] A3=$abc$30656$new_n4813 ZN=$abc$30656$new_n4925
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_op1[2] A2=$abc$30656$new_n4812 B=$abc$30656$new_n3510 ZN=$abc$30656$new_n4926
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n4925 B1=$abc$30656$new_n4926 B2=$abc$30656$new_n4851 ZN=$abc$30656$new_n4927
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[3] A2=$abc$30656$new_n4870 ZN=$abc$30656$new_n4928
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][3] I1=cpuregs[19][3] I2=cpuregs[22][3] I3=cpuregs[23][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4929
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][3] I1=cpuregs[17][3] I2=cpuregs[20][3] I3=cpuregs[21][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4930
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n4920 I1=$abc$30656$new_n4921 I2=$abc$30656$new_n4929 I3=$abc$30656$new_n4930 S0=$abc$30656$new_n3412 S1=$\cpuregs$rdreg[1]$q[4] Z=$abc$30656$new_n4931
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][3] I1=cpuregs[11][3] I2=cpuregs[14][3] I3=cpuregs[15][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4932
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n4932 ZN=$abc$30656$new_n4933
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][3] I1=cpuregs[9][3] I2=cpuregs[12][3] I3=cpuregs[13][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4934
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n4934 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n4935
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][3] I1=cpuregs[25][3] I2=cpuregs[28][3] I3=cpuregs[29][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4936
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][3] I1=cpuregs[27][3] I2=cpuregs[30][3] I3=cpuregs[31][3] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4937
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n4937 ZN=$abc$30656$new_n4938
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n4936 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n4939
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n4933 A2=$abc$30656$new_n4935 B1=$abc$30656$new_n4938 B2=$abc$30656$new_n4939 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n4940
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n4931 B=$abc$30656$new_n4940 C=$abc$30656$new_n4826 ZN=$abc$30656$new_n4941
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4928 A2=$abc$30656$new_n4941 ZN=$abc$30656$new_n4942
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n4924 B1=$abc$30656$new_n4942 B2=$abc$30656$new_n4817 C=$abc$30656$new_n4927 ZN=$abc$30656$new_n4943
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[3] A2=$abc$30656$new_n4823 ZN=$abc$30656$new_n4944
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4823 A2=$abc$30656$new_n4943 B=$abc$30656$new_n4944 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27317
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[4] A2=decoded_imm[4] ZN=$abc$30656$new_n4946
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[4] A2=decoded_imm[4] ZN=$abc$30656$new_n4947
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=reg_op1[3] A2=decoded_imm[3] B1=$abc$30656$new_n4903 B2=$abc$30656$new_n4906 C=$abc$30656$new_n4905 ZN=$abc$30656$new_n4948
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4923 A2=$abc$30656$new_n4948 ZN=$abc$30656$new_n4949
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n4947 A2=$abc$30656$new_n4949 ZN=$abc$30656$new_n4950
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][4] I1=cpuregs[27][4] I2=cpuregs[30][4] I3=cpuregs[31][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4951
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][4] I1=cpuregs[25][4] I2=cpuregs[28][4] I3=cpuregs[29][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4952
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n4951 ZN=$abc$30656$new_n4953
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n4952 ZN=$abc$30656$new_n4954
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][4] I1=cpuregs[11][4] I2=cpuregs[14][4] I3=cpuregs[15][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4955
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][4] I1=cpuregs[9][4] I2=cpuregs[12][4] I3=cpuregs[13][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4956
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4955 I1=$abc$30656$new_n4956 S=$abc$30656$new_n3412 Z=$abc$30656$new_n4957
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3414 A2=$abc$30656$new_n4953 A3=$abc$30656$new_n4954 B=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n4958
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3414 A2=$abc$30656$new_n4957 B=$abc$30656$new_n4958 ZN=$abc$30656$new_n4959
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][4] I1=cpuregs[17][4] I2=cpuregs[20][4] I3=cpuregs[21][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4960
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][4] I1=cpuregs[19][4] I2=cpuregs[22][4] I3=cpuregs[23][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4961
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4960 I1=$abc$30656$new_n4961 S=$\cpuregs$rdreg[1]$q[1] Z=$abc$30656$new_n4962
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][4] I1=cpuregs[1][4] I2=cpuregs[4][4] I3=cpuregs[5][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4963
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][4] I1=cpuregs[3][4] I2=cpuregs[6][4] I3=cpuregs[7][4] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4964
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n4964 ZN=$abc$30656$new_n4965
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n4963 ZN=$abc$30656$new_n4966
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4965 A2=$abc$30656$new_n4966 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n4967
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n4962 B=$abc$30656$new_n4967 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n4968
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[5] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n4969
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[3] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n4970
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[8] A2=$abc$30656$new_n4812 B=$abc$30656$new_n4864 C=$abc$30656$new_n4597 ZN=$abc$30656$new_n4971
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[4] A2=$abc$30656$new_n4870 ZN=$abc$30656$new_n4972
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4827 A2=$abc$30656$new_n4959 A3=$abc$30656$new_n4968 B=$abc$30656$new_n4972 ZN=$abc$30656$new_n4973
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4817 A2=$abc$30656$new_n4973 ZN=$abc$30656$new_n4974
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n4969 A3=$abc$30656$new_n4970 B=$abc$30656$new_n4971 ZN=$abc$30656$new_n4975
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n4950 B=$abc$30656$new_n4975 C=$abc$30656$new_n4823 ZN=$abc$30656$new_n4976
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3330 A2=$abc$30656$new_n4823 B1=$abc$30656$new_n4974 B2=$abc$30656$new_n4976 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27319
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4923 A2=$abc$30656$new_n4947 A3=$abc$30656$new_n4948 B=$abc$30656$new_n4946 ZN=$abc$30656$new_n4978
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[5] A2=decoded_imm[5] ZN=$abc$30656$new_n4979
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n4979 ZN=$abc$30656$new_n4980
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op1[5] A2=decoded_imm[5] Z=$abc$30656$new_n4981
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4979 A2=$abc$30656$new_n4981 ZN=$abc$30656$new_n4982
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n4978 A2=$abc$30656$new_n4982 Z=$abc$30656$new_n4983
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3484 A2=$abc$30656$new_n4983 ZN=$abc$30656$new_n4984
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][5] I1=cpuregs[1][5] I2=cpuregs[4][5] I3=cpuregs[5][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4985
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n4985 ZN=$abc$30656$new_n4986
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][5] I1=cpuregs[9][5] I2=cpuregs[12][5] I3=cpuregs[13][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4987
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][5] I1=cpuregs[25][5] I2=cpuregs[28][5] I3=cpuregs[29][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4988
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n4988 ZN=$abc$30656$new_n4989
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][5] I1=cpuregs[17][5] I2=cpuregs[20][5] I3=cpuregs[21][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4990
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n4990 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n4991
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n4987 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n4992
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n4989 A2=$abc$30656$new_n4991 B1=$abc$30656$new_n4992 B2=$abc$30656$new_n4986 ZN=$abc$30656$new_n4993
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][5] I1=cpuregs[19][5] I2=cpuregs[22][5] I3=cpuregs[23][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4994
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n4994 ZN=$abc$30656$new_n4995
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][5] I1=cpuregs[27][5] I2=cpuregs[30][5] I3=cpuregs[31][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4996
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][5] I1=cpuregs[3][5] I2=cpuregs[6][5] I3=cpuregs[7][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4997
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][5] I1=cpuregs[11][5] I2=cpuregs[14][5] I3=cpuregs[15][5] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n4998
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n4998 ZN=$abc$30656$new_n4999
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n4997 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5000
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n4996 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5001
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n4999 A2=$abc$30656$new_n5000 B1=$abc$30656$new_n5001 B2=$abc$30656$new_n4995 ZN=$abc$30656$new_n5002
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5002 Z=$abc$30656$new_n5003
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[9] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5004
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[4] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5005
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[6] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5006
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[5] A2=$abc$30656$new_n4870 ZN=$abc$30656$new_n5007
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n4993 B=$abc$30656$new_n5003 C=$abc$30656$new_n4826 ZN=$abc$30656$new_n5008
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n5007 A2=$abc$30656$new_n5008 B=$abc$30656$new_n4818 ZN=$abc$30656$new_n5009
.subckt gf180mcu_fd_sc_mcu9t5v0__oai33_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n4910 A3=$abc$30656$new_n5004 B1=$abc$30656$new_n5005 B2=$abc$30656$new_n5006 B3=$abc$30656$new_n4849 ZN=$abc$30656$new_n5010
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4984 A2=$abc$30656$new_n5009 A3=$abc$30656$new_n5010 ZN=$abc$30656$new_n5011
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n3328 I1=$abc$30656$new_n5011 S=$abc$30656$new_n4822 Z=$abc$30656$new_n5012
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5012 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27321
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[6] A2=$abc$30656$new_n4822 ZN=$abc$30656$new_n5014
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4978 A2=$abc$30656$new_n4981 B=$abc$30656$new_n4980 ZN=$abc$30656$new_n5015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[6] A2=decoded_imm[6] ZN=$abc$30656$new_n5016
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[6] A2=decoded_imm[6] ZN=$abc$30656$new_n5017
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n5015 A2=$abc$30656$new_n5017 Z=$abc$30656$new_n5018
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n5015 A2=$abc$30656$new_n5017 B=$abc$30656$new_n3484 ZN=$abc$30656$new_n5019
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][6] I1=cpuregs[3][6] I2=cpuregs[6][6] I3=cpuregs[7][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5020
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][6] I1=cpuregs[11][6] I2=cpuregs[14][6] I3=cpuregs[15][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5021
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5020 I1=$abc$30656$new_n5021 S=$\cpuregs$rdreg[1]$q[3] Z=$abc$30656$new_n5022
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][6] I1=cpuregs[17][6] I2=cpuregs[20][6] I3=cpuregs[21][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5023
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][6] I1=cpuregs[25][6] I2=cpuregs[28][6] I3=cpuregs[29][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5024
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][6] I1=cpuregs[27][6] I2=cpuregs[30][6] I3=cpuregs[31][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5025
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5025 ZN=$abc$30656$new_n5026
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][6] I1=cpuregs[19][6] I2=cpuregs[22][6] I3=cpuregs[23][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5027
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n5027 ZN=$abc$30656$new_n5028
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=reg_op1[7] I1=reg_op1[10] I2=reg_op1[5] I3=reg_op1[2] S0=$abc$30656$new_n3510 S1=$abc$30656$new_n4812 Z=$abc$30656$new_n5029
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[6] A2=$abc$30656$new_n4870 ZN=$abc$30656$new_n5030
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][6] I1=cpuregs[1][6] I2=cpuregs[4][6] I3=cpuregs[5][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5031
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][6] I1=cpuregs[9][6] I2=cpuregs[12][6] I3=cpuregs[13][6] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5032
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n5023 I1=$abc$30656$new_n5024 I2=$abc$30656$new_n5031 I3=$abc$30656$new_n5032 S0=$\cpuregs$rdreg[1]$q[3] S1=$abc$30656$new_n3414 Z=$abc$30656$new_n5033
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5026 A3=$abc$30656$new_n5028 ZN=$abc$30656$new_n5034
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5022 B=$abc$30656$new_n5034 ZN=$abc$30656$new_n5035
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5035 ZN=$abc$30656$new_n5036
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5033 B=$abc$30656$new_n5036 C=$abc$30656$new_n4826 ZN=$abc$30656$new_n5037
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5030 A2=$abc$30656$new_n5037 ZN=$abc$30656$new_n5038
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=cpu_state[4] A2=$abc$30656$new_n5029 B1=$abc$30656$new_n5038 B2=$abc$30656$new_n4817 C1=$abc$30656$new_n5018 C2=$abc$30656$new_n5019 ZN=$abc$30656$new_n5039
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4822 A2=$abc$30656$new_n5039 B=$abc$30656$new_n5014 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27323
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5016 A2=$abc$30656$new_n5018 ZN=$abc$30656$new_n5041
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[7] A2=decoded_imm[7] ZN=$abc$30656$new_n5042
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op1[7] A2=decoded_imm[7] Z=$abc$30656$new_n5043
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5042 A2=$abc$30656$new_n5043 ZN=$abc$30656$new_n5044
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n5041 A2=$abc$30656$new_n5044 Z=$abc$30656$new_n5045
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][7] I1=cpuregs[19][7] I2=cpuregs[22][7] I3=cpuregs[23][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5046
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][7] I1=cpuregs[17][7] I2=cpuregs[20][7] I3=cpuregs[21][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5047
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][7] I1=cpuregs[3][7] I2=cpuregs[6][7] I3=cpuregs[7][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5048
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][7] I1=cpuregs[1][7] I2=cpuregs[4][7] I3=cpuregs[5][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5049
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n5046 I1=$abc$30656$new_n5047 I2=$abc$30656$new_n5048 I3=$abc$30656$new_n5049 S0=$abc$30656$new_n3412 S1=$abc$30656$new_n3414 Z=$abc$30656$new_n5050
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][7] I1=cpuregs[11][7] I2=cpuregs[14][7] I3=cpuregs[15][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5051
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][7] I1=cpuregs[9][7] I2=cpuregs[12][7] I3=cpuregs[13][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5052
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5051 ZN=$abc$30656$new_n5053
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5052 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5054
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][7] I1=cpuregs[27][7] I2=cpuregs[30][7] I3=cpuregs[31][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5055
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5055 ZN=$abc$30656$new_n5056
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][7] I1=cpuregs[25][7] I2=cpuregs[28][7] I3=cpuregs[29][7] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5057
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5057 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5058
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[11] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5059
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n4970 A3=$abc$30656$new_n5059 ZN=$abc$30656$new_n5060
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[6] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5061
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[8] A2=$abc$30656$new_n4812 B=$abc$30656$new_n4848 ZN=$abc$30656$new_n5062
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5053 A2=$abc$30656$new_n5054 B1=$abc$30656$new_n5056 B2=$abc$30656$new_n5058 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5063
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5050 ZN=$abc$30656$new_n5064
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4827 A2=$abc$30656$new_n5064 ZN=$abc$30656$new_n5065
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[7] A2=$abc$30656$new_n4870 B1=$abc$30656$new_n5063 B2=$abc$30656$new_n5065 ZN=$abc$30656$new_n5066
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n5061 A2=$abc$30656$new_n5062 B1=$abc$30656$new_n5066 B2=$abc$30656$new_n4818 ZN=$abc$30656$new_n5067
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5060 A2=$abc$30656$new_n5067 ZN=$abc$30656$new_n5068
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3484 A2=$abc$30656$new_n5045 B=$abc$30656$new_n5068 ZN=$abc$30656$new_n5069
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op1[7] I1=$abc$30656$new_n5069 S=$abc$30656$new_n4822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27325
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[8] A2=$abc$30656$new_n4822 ZN=$abc$30656$new_n5071
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[8] A2=decoded_imm[8] ZN=$abc$30656$new_n5072
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[8] A2=decoded_imm[8] Z=$abc$30656$new_n5073
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n5015 A2=$abc$30656$new_n5017 B=$abc$30656$new_n5042 C=$abc$30656$new_n5016 ZN=$abc$30656$new_n5074
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n5043 A2=$abc$30656$new_n5074 B=$abc$30656$new_n5073 ZN=$abc$30656$new_n5075
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n5043 A2=$abc$30656$new_n5073 A3=$abc$30656$new_n5074 ZN=$abc$30656$new_n5076
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5076 ZN=$abc$30656$new_n5077
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5075 A2=$abc$30656$new_n5077 ZN=$abc$30656$new_n5078
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][8] I1=cpuregs[1][8] I2=cpuregs[4][8] I3=cpuregs[5][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5079
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5079 ZN=$abc$30656$new_n5080
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][8] I1=cpuregs[3][8] I2=cpuregs[6][8] I3=cpuregs[7][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5081
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5081 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5082
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5080 A2=$abc$30656$new_n5082 ZN=$abc$30656$new_n5083
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[16][8] I1=cpuregs[20][8] S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5084
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpuregs[21][8] A2=$\cpuregs$rdreg[1]$q[2] ZN=$abc$30656$new_n5085
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3381 A2=$\cpuregs$rdreg[1]$q[2] B=$abc$30656$new_n5085 C=$\cpuregs$rdreg[1]$q[0] ZN=$abc$30656$new_n5086
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[0] A2=$abc$30656$new_n5084 B=$abc$30656$new_n5086 C=$abc$30656$new_n3412 ZN=$abc$30656$new_n5087
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpuregs[23][8] A2=$\cpuregs$rdreg[1]$q[2] ZN=$abc$30656$new_n5088
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3382 A2=$\cpuregs$rdreg[1]$q[2] B=$abc$30656$new_n5088 C=$\cpuregs$rdreg[1]$q[0] ZN=$abc$30656$new_n5089
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[18][8] I1=cpuregs[22][8] S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5090
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[0] A2=$abc$30656$new_n5090 B=$abc$30656$new_n5089 C=$\cpuregs$rdreg[1]$q[1] ZN=$abc$30656$new_n5091
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5087 A2=$abc$30656$new_n5091 ZN=$abc$30656$new_n5092
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][8] I1=cpuregs[11][8] I2=cpuregs[14][8] I3=cpuregs[15][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5093
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5093 ZN=$abc$30656$new_n5094
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][8] I1=cpuregs[9][8] I2=cpuregs[12][8] I3=cpuregs[13][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5095
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5095 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5096
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][8] I1=cpuregs[27][8] I2=cpuregs[30][8] I3=cpuregs[31][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5097
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5097 ZN=$abc$30656$new_n5098
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][8] I1=cpuregs[25][8] I2=cpuregs[28][8] I3=cpuregs[29][8] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5099
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5099 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5100
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[12] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5101
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[4] A2=$abc$30656$new_n4813 B=$abc$30656$new_n4597 ZN=$abc$30656$new_n5102
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[7] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5103
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n5004 A3=$abc$30656$new_n5103 ZN=$abc$30656$new_n5104
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5092 B=$abc$30656$new_n5083 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5105
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5094 A2=$abc$30656$new_n5096 B1=$abc$30656$new_n5098 B2=$abc$30656$new_n5100 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5106
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4827 A2=$abc$30656$new_n5105 ZN=$abc$30656$new_n5107
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[8] A2=$abc$30656$new_n4870 B1=$abc$30656$new_n5106 B2=$abc$30656$new_n5107 ZN=$abc$30656$new_n5108
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5101 A2=$abc$30656$new_n5102 B1=$abc$30656$new_n5108 B2=$abc$30656$new_n4818 C=$abc$30656$new_n4822 ZN=$abc$30656$new_n5109
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5078 B=$abc$30656$new_n5104 C=$abc$30656$new_n5109 ZN=$abc$30656$new_n5110
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5071 A2=$abc$30656$new_n5110 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27327
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[9] A2=decoded_imm[9] Z=$abc$30656$new_n5112
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5072 A2=$abc$30656$new_n5076 ZN=$abc$30656$new_n5113
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n5043 A2=$abc$30656$new_n5073 A3=$abc$30656$new_n5074 A4=$abc$30656$new_n5112 ZN=$abc$30656$new_n5114
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=reg_op1[8] A2=decoded_imm[8] A3=$abc$30656$new_n5112 Z=$abc$30656$new_n5115
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3484 A2=$abc$30656$new_n5115 ZN=$abc$30656$new_n5116
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n5112 A2=$abc$30656$new_n5113 B=$abc$30656$new_n5114 C=$abc$30656$new_n5116 ZN=$abc$30656$new_n5117
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][9] I1=cpuregs[27][9] I2=cpuregs[30][9] I3=cpuregs[31][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5118
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][9] I1=cpuregs[25][9] I2=cpuregs[28][9] I3=cpuregs[29][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5119
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][9] I1=cpuregs[11][9] I2=cpuregs[14][9] I3=cpuregs[15][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5120
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][9] I1=cpuregs[9][9] I2=cpuregs[12][9] I3=cpuregs[13][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5121
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n5118 I1=$abc$30656$new_n5119 I2=$abc$30656$new_n5120 I3=$abc$30656$new_n5121 S0=$abc$30656$new_n3412 S1=$abc$30656$new_n3414 Z=$abc$30656$new_n5122
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][9] I1=cpuregs[3][9] I2=cpuregs[6][9] I3=cpuregs[7][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5123
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][9] I1=cpuregs[1][9] I2=cpuregs[4][9] I3=cpuregs[5][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5124
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][9] I1=cpuregs[19][9] I2=cpuregs[22][9] I3=cpuregs[23][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5125
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][9] I1=cpuregs[17][9] I2=cpuregs[20][9] I3=cpuregs[21][9] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5126
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5123 ZN=$abc$30656$new_n5127
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5124 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5128
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5125 ZN=$abc$30656$new_n5129
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5126 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5130
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5127 A2=$abc$30656$new_n5128 B1=$abc$30656$new_n5129 B2=$abc$30656$new_n5130 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5131
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n5122 B=$abc$30656$new_n5131 C=$abc$30656$new_n4828 ZN=$abc$30656$new_n5132
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[13] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5133
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3328 A2=$abc$30656$new_n4812 B=$abc$30656$new_n5133 C=$abc$30656$new_n4598 ZN=$abc$30656$new_n5134
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[8] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5135
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3339 A2=$abc$30656$new_n4812 B=$abc$30656$new_n5135 ZN=$abc$30656$new_n5136
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=reg_pc[9] A2=$abc$30656$new_n4871 B1=$abc$30656$new_n5136 B2=$abc$30656$new_n4848 C=$abc$30656$new_n5134 ZN=$abc$30656$new_n5137
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n4822 A2=$abc$30656$new_n5117 A3=$abc$30656$new_n5132 A4=$abc$30656$new_n5137 ZN=$abc$30656$new_n5138
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[9] A2=$abc$30656$new_n4822 B=$abc$30656$new_n5138 ZN=$abc$30656$new_n5139
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5139 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27329
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_op1[9] A2=decoded_imm[9] B=$abc$30656$new_n5115 ZN=$abc$30656$new_n5141
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5114 A2=$abc$30656$new_n5141 ZN=$abc$30656$new_n5142
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[10] A2=decoded_imm[10] ZN=$abc$30656$new_n5143
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n5114 A2=$abc$30656$new_n5141 B=$abc$30656$new_n5143 ZN=$abc$30656$new_n5144
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n5142 A2=$abc$30656$new_n5143 ZN=$abc$30656$new_n5145
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5145 ZN=$abc$30656$new_n5146
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][10] I1=cpuregs[17][10] I2=cpuregs[20][10] I3=cpuregs[21][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5147
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][10] I1=cpuregs[19][10] I2=cpuregs[22][10] I3=cpuregs[23][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5148
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][10] I1=cpuregs[1][10] I2=cpuregs[4][10] I3=cpuregs[5][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5149
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][10] I1=cpuregs[3][10] I2=cpuregs[6][10] I3=cpuregs[7][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5150
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n5147 I1=$abc$30656$new_n5148 I2=$abc$30656$new_n5149 I3=$abc$30656$new_n5150 S0=$\cpuregs$rdreg[1]$q[1] S1=$abc$30656$new_n3414 Z=$abc$30656$new_n5151
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][10] I1=cpuregs[9][10] I2=cpuregs[12][10] I3=cpuregs[13][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5152
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][10] I1=cpuregs[11][10] I2=cpuregs[14][10] I3=cpuregs[15][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5153
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][10] I1=cpuregs[25][10] I2=cpuregs[28][10] I3=cpuregs[29][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5154
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][10] I1=cpuregs[27][10] I2=cpuregs[30][10] I3=cpuregs[31][10] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5155
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n5152 I1=$abc$30656$new_n5153 I2=$abc$30656$new_n5154 I3=$abc$30656$new_n5155 S0=$\cpuregs$rdreg[1]$q[1] S1=$\cpuregs$rdreg[1]$q[4] Z=$abc$30656$new_n5156
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5151 I1=$abc$30656$new_n5156 S=$\cpuregs$rdreg[1]$q[3] Z=$abc$30656$new_n5157
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[14] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5158
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[9] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5159
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n5059 A3=$abc$30656$new_n5159 ZN=$abc$30656$new_n5160
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reg_pc[10] A2=$abc$30656$new_n4871 B=$abc$30656$new_n5160 ZN=$abc$30656$new_n5161
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n5061 A3=$abc$30656$new_n5158 B=$abc$30656$new_n5161 ZN=$abc$30656$new_n5162
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n4828 A2=$abc$30656$new_n5157 B=$abc$30656$new_n5162 C=$abc$30656$new_n4823 ZN=$abc$30656$new_n5163
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3339 A2=$abc$30656$new_n4823 B1=$abc$30656$new_n5146 B2=$abc$30656$new_n5163 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27331
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[11] A2=decoded_imm[11] Z=$abc$30656$new_n5165
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5165 ZN=$abc$30656$new_n5166
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_op1[10] A2=decoded_imm[10] B=$abc$30656$new_n5144 C=$abc$30656$new_n5165 ZN=$abc$30656$new_n5167
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n5114 A2=$abc$30656$new_n5141 B=$abc$30656$new_n5143 C=$abc$30656$new_n5166 ZN=$abc$30656$new_n5168
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[10] A2=decoded_imm[10] A3=$abc$30656$new_n5165 ZN=$abc$30656$new_n5169
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5169 ZN=$abc$30656$new_n5170
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n5167 A2=$abc$30656$new_n5168 A3=$abc$30656$new_n5170 ZN=$abc$30656$new_n5171
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][11] I1=cpuregs[25][11] I2=cpuregs[28][11] I3=cpuregs[29][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5172
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n5172 ZN=$abc$30656$new_n5173
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][11] I1=cpuregs[17][11] I2=cpuregs[20][11] I3=cpuregs[21][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5174
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5174 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5175
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][11] I1=cpuregs[1][11] I2=cpuregs[4][11] I3=cpuregs[5][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5176
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5176 ZN=$abc$30656$new_n5177
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][11] I1=cpuregs[9][11] I2=cpuregs[12][11] I3=cpuregs[13][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5178
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n5178 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5179
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][11] I1=cpuregs[3][11] I2=cpuregs[6][11] I3=cpuregs[7][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5180
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][11] I1=cpuregs[11][11] I2=cpuregs[14][11] I3=cpuregs[15][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5181
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][11] I1=cpuregs[27][11] I2=cpuregs[30][11] I3=cpuregs[31][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5182
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][11] I1=cpuregs[19][11] I2=cpuregs[22][11] I3=cpuregs[23][11] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5183
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n5180 I1=$abc$30656$new_n5181 I2=$abc$30656$new_n5183 I3=$abc$30656$new_n5182 S0=$\cpuregs$rdreg[1]$q[3] S1=$\cpuregs$rdreg[1]$q[4] Z=$abc$30656$new_n5184
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[15] A2=$abc$30656$new_n4812 B=$abc$30656$new_n4597 ZN=$abc$30656$new_n5185
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[10] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5186
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[10] A2=$abc$30656$new_n4813 B=$abc$30656$new_n4848 ZN=$abc$30656$new_n5187
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[11] A2=$abc$30656$new_n4870 ZN=$abc$30656$new_n5188
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5173 A2=$abc$30656$new_n5175 B1=$abc$30656$new_n5177 B2=$abc$30656$new_n5179 C=$abc$30656$new_n3412 ZN=$abc$30656$new_n5189
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5184 B=$abc$30656$new_n5189 C=$abc$30656$new_n4826 ZN=$abc$30656$new_n5190
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n5188 A2=$abc$30656$new_n5190 B=$abc$30656$new_n4818 ZN=$abc$30656$new_n5191
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5103 A2=$abc$30656$new_n5185 B1=$abc$30656$new_n5187 B2=$abc$30656$new_n5101 C=$abc$30656$new_n4822 ZN=$abc$30656$new_n5192
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$30656$new_n5171 A2=$abc$30656$new_n5191 A3=$abc$30656$new_n5192 B1=$abc$30656$new_n4822 B2=reg_op1[11] ZN=$abc$30656$new_n5193
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5193 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27333
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3337 A2=$abc$30656$new_n3383 B=$abc$30656$new_n5169 ZN=$abc$30656$new_n5195
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5168 A2=$abc$30656$new_n5195 ZN=$abc$30656$new_n5196
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[12] A2=decoded_imm[12] Z=$abc$30656$new_n5197
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5197 ZN=$abc$30656$new_n5198
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5196 A2=$abc$30656$new_n5198 ZN=$abc$30656$new_n5199
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n5168 A2=$abc$30656$new_n5195 A3=$abc$30656$new_n5197 B=$abc$30656$new_n3485 ZN=$abc$30656$new_n5200
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][12] I1=cpuregs[3][12] I2=cpuregs[6][12] I3=cpuregs[7][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5201
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5201 ZN=$abc$30656$new_n5202
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][12] I1=cpuregs[1][12] I2=cpuregs[4][12] I3=cpuregs[5][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5203
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][12] I1=cpuregs[11][12] I2=cpuregs[14][12] I3=cpuregs[15][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5204
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5204 ZN=$abc$30656$new_n5205
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][12] I1=cpuregs[9][12] I2=cpuregs[12][12] I3=cpuregs[13][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5206
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[16] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5207
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3510 A2=$abc$30656$new_n5135 A3=$abc$30656$new_n5207 ZN=$abc$30656$new_n5208
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[11] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5209
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5133 A2=$abc$30656$new_n5209 B=$abc$30656$new_n3509 ZN=$abc$30656$new_n5210
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=cpu_state[4] A2=$abc$30656$new_n5208 A3=$abc$30656$new_n5210 ZN=$abc$30656$new_n5211
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5206 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5212
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][12] I1=cpuregs[25][12] I2=cpuregs[28][12] I3=cpuregs[29][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5213
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5213 ZN=$abc$30656$new_n5214
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][12] I1=cpuregs[27][12] I2=cpuregs[30][12] I3=cpuregs[31][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5215
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5215 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5216
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5205 A2=$abc$30656$new_n5212 B1=$abc$30656$new_n5214 B2=$abc$30656$new_n5216 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5217
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][12] I1=cpuregs[19][12] I2=cpuregs[22][12] I3=cpuregs[23][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5218
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5218 ZN=$abc$30656$new_n5219
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][12] I1=cpuregs[17][12] I2=cpuregs[20][12] I3=cpuregs[21][12] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5220
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5220 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5221
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5203 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5222
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5219 A2=$abc$30656$new_n5221 B1=$abc$30656$new_n5222 B2=$abc$30656$new_n5202 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5223
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4826 A2=$abc$30656$new_n5217 Z=$abc$30656$new_n5224
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[12] A2=$abc$30656$new_n4870 B1=$abc$30656$new_n5223 B2=$abc$30656$new_n5224 ZN=$abc$30656$new_n5225
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5199 A2=$abc$30656$new_n5200 B1=$abc$30656$new_n5225 B2=$abc$30656$new_n4818 C=$abc$30656$new_n5211 ZN=$abc$30656$new_n5226
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op1[12] I1=$abc$30656$new_n5226 S=$abc$30656$new_n4822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27335
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[13] A2=decoded_imm[13] ZN=$abc$30656$new_n5228
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[13] A2=decoded_imm[13] Z=$abc$30656$new_n5229
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_op1[12] A2=decoded_imm[12] B=$abc$30656$new_n5199 C=$abc$30656$new_n5229 ZN=$abc$30656$new_n5230
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n5168 A2=$abc$30656$new_n5195 B=$abc$30656$new_n5197 C=$abc$30656$new_n5229 ZN=$abc$30656$new_n5231
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reg_op1[12] A2=decoded_imm[12] A3=$abc$30656$new_n5229 ZN=$abc$30656$new_n5232
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5231 A3=$abc$30656$new_n5232 ZN=$abc$30656$new_n5233
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5230 A2=$abc$30656$new_n5233 ZN=$abc$30656$new_n5234
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][13] I1=cpuregs[25][13] I2=cpuregs[28][13] I3=cpuregs[29][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5235
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5235 ZN=$abc$30656$new_n5236
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][13] I1=cpuregs[17][13] I2=cpuregs[20][13] I3=cpuregs[21][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5237
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][13] I1=cpuregs[9][13] I2=cpuregs[12][13] I3=cpuregs[13][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5238
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5238 ZN=$abc$30656$new_n5239
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][13] I1=cpuregs[1][13] I2=cpuregs[4][13] I3=cpuregs[5][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5240
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n5240 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5241
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n5237 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5242
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n5239 A2=$abc$30656$new_n5241 B1=$abc$30656$new_n5242 B2=$abc$30656$new_n5236 C=$\cpuregs$rdreg[1]$q[1] ZN=$abc$30656$new_n5243
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][13] I1=cpuregs[11][13] I2=cpuregs[14][13] I3=cpuregs[15][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5244
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5244 ZN=$abc$30656$new_n5245
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][13] I1=cpuregs[3][13] I2=cpuregs[6][13] I3=cpuregs[7][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5246
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][13] I1=cpuregs[27][13] I2=cpuregs[30][13] I3=cpuregs[31][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5247
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5247 ZN=$abc$30656$new_n5248
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][13] I1=cpuregs[19][13] I2=cpuregs[22][13] I3=cpuregs[23][13] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5249
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n5246 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5250
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n5249 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5251
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n5245 A2=$abc$30656$new_n5250 B1=$abc$30656$new_n5251 B2=$abc$30656$new_n5248 C=$abc$30656$new_n3412 ZN=$abc$30656$new_n5252
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5243 A2=$abc$30656$new_n5252 B=$abc$30656$new_n4828 ZN=$abc$30656$new_n5253
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[17] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5254
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n5159 A3=$abc$30656$new_n5254 ZN=$abc$30656$new_n5255
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[12] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5256
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n5158 A3=$abc$30656$new_n5256 ZN=$abc$30656$new_n5257
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_pc[13] A2=$abc$30656$new_n4871 B=$abc$30656$new_n5255 C=$abc$30656$new_n5257 ZN=$abc$30656$new_n5258
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4822 A2=$abc$30656$new_n5253 A3=$abc$30656$new_n5258 ZN=$abc$30656$new_n5259
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=reg_op1[13] A2=$abc$30656$new_n4822 B1=$abc$30656$new_n5234 B2=$abc$30656$new_n5259 ZN=$abc$30656$new_n5260
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5260 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27337
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n5228 A2=$abc$30656$new_n5232 Z=$abc$30656$new_n5262
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5231 A2=$abc$30656$new_n5262 ZN=$abc$30656$new_n5263
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[14] A2=decoded_imm[14] ZN=$abc$30656$new_n5264
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[14] A2=decoded_imm[14] Z=$abc$30656$new_n5265
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5264 A2=$abc$30656$new_n5265 ZN=$abc$30656$new_n5266
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n5231 A2=$abc$30656$new_n5262 B=$abc$30656$new_n5264 C=$abc$30656$new_n5265 ZN=$abc$30656$new_n5267
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3484 A2=$abc$30656$new_n5267 ZN=$abc$30656$new_n5268
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5263 A2=$abc$30656$new_n5266 B=$abc$30656$new_n5268 ZN=$abc$30656$new_n5269
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][14] I1=cpuregs[3][14] I2=cpuregs[6][14] I3=cpuregs[7][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5270
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][14] I1=cpuregs[1][14] I2=cpuregs[4][14] I3=cpuregs[5][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5271
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5270 I1=$abc$30656$new_n5271 S=$abc$30656$new_n3412 Z=$abc$30656$new_n5272
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][14] I1=cpuregs[11][14] I2=cpuregs[14][14] I3=cpuregs[15][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5273
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][14] I1=cpuregs[9][14] I2=cpuregs[12][14] I3=cpuregs[13][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5274
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[18] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5275
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n5186 A3=$abc$30656$new_n5275 ZN=$abc$30656$new_n5276
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[13] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5277
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3332 A2=$abc$30656$new_n4813 B=$abc$30656$new_n4849 C=$abc$30656$new_n5277 ZN=$abc$30656$new_n5278
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[14] A2=$abc$30656$new_n4870 ZN=$abc$30656$new_n5279
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][14] I1=cpuregs[25][14] I2=cpuregs[28][14] I3=cpuregs[29][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5280
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][14] I1=cpuregs[27][14] I2=cpuregs[30][14] I3=cpuregs[31][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5281
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n5273 I1=$abc$30656$new_n5274 I2=$abc$30656$new_n5281 I3=$abc$30656$new_n5280 S0=$abc$30656$new_n3412 S1=$\cpuregs$rdreg[1]$q[4] Z=$abc$30656$new_n5282
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n5282 ZN=$abc$30656$new_n5283
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][14] I1=cpuregs[17][14] I2=cpuregs[20][14] I3=cpuregs[21][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5284
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5284 ZN=$abc$30656$new_n5285
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][14] I1=cpuregs[19][14] I2=cpuregs[22][14] I3=cpuregs[23][14] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5286
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5286 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5287
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5285 A2=$abc$30656$new_n5287 ZN=$abc$30656$new_n5288
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3414 A2=$abc$30656$new_n5272 B=$abc$30656$new_n5288 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5289
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4827 A2=$abc$30656$new_n5283 A3=$abc$30656$new_n5289 B=$abc$30656$new_n5279 ZN=$abc$30656$new_n5290
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4817 A2=$abc$30656$new_n5290 ZN=$abc$30656$new_n5291
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5276 A2=$abc$30656$new_n5278 ZN=$abc$30656$new_n5292
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n4822 A2=$abc$30656$new_n5269 A3=$abc$30656$new_n5291 A4=$abc$30656$new_n5292 ZN=$abc$30656$new_n5293
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[14] A2=$abc$30656$new_n4822 B=$abc$30656$new_n5293 ZN=$abc$30656$new_n5294
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5294 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27339
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[15] A2=decoded_imm[15] ZN=$abc$30656$new_n5296
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[15] A2=decoded_imm[15] Z=$abc$30656$new_n5297
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5265 A2=$abc$30656$new_n5267 B=$abc$30656$new_n5297 ZN=$abc$30656$new_n5298
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n5265 A2=$abc$30656$new_n5267 A3=$abc$30656$new_n5297 ZN=$abc$30656$new_n5299
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5298 ZN=$abc$30656$new_n5300
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][15] I1=cpuregs[27][15] I2=cpuregs[30][15] I3=cpuregs[31][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5301
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5301 ZN=$abc$30656$new_n5302
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[18][15] I1=cpuregs[22][15] S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5303
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpuregs[23][15] A2=$\cpuregs$rdreg[1]$q[2] ZN=$abc$30656$new_n5304
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3388 A2=$\cpuregs$rdreg[1]$q[2] B=$abc$30656$new_n5304 C=$\cpuregs$rdreg[1]$q[0] ZN=$abc$30656$new_n5305
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[0] A2=$abc$30656$new_n5303 B=$abc$30656$new_n5305 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5306
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5302 A3=$abc$30656$new_n5306 ZN=$abc$30656$new_n5307
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][15] I1=cpuregs[6][15] S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5308
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[0] A2=$abc$30656$new_n5308 ZN=$abc$30656$new_n5309
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3387 A2=$\cpuregs$rdreg[1]$q[2] ZN=$abc$30656$new_n5310
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=cpuregs[3][15] A2=$\cpuregs$rdreg[1]$q[2] B=$abc$30656$new_n5310 ZN=$abc$30656$new_n5311
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$\cpuregs$rdreg[1]$q[0] A2=$abc$30656$new_n5311 B=$abc$30656$new_n5309 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5312
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][15] I1=cpuregs[11][15] I2=cpuregs[14][15] I3=cpuregs[15][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5313
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5313 B=$abc$30656$new_n5312 C=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5314
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5307 ZN=$abc$30656$new_n5315
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3389 A2=$\cpuregs$rdreg[1]$q[2] ZN=$abc$30656$new_n5316
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[16][15] I1=cpuregs[20][15] S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5317
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[0] A2=$abc$30656$new_n5317 ZN=$abc$30656$new_n5318
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=cpuregs[17][15] A2=$\cpuregs$rdreg[1]$q[2] B=$abc$30656$new_n5316 ZN=$abc$30656$new_n5319
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$\cpuregs$rdreg[1]$q[0] A2=$abc$30656$new_n5319 B=$abc$30656$new_n5318 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5320
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][15] I1=cpuregs[25][15] I2=cpuregs[28][15] I3=cpuregs[29][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5321
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5321 B=$abc$30656$new_n5320 C=$abc$30656$new_n3414 ZN=$abc$30656$new_n5322
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][15] I1=cpuregs[1][15] I2=cpuregs[4][15] I3=cpuregs[5][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5323
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][15] I1=cpuregs[9][15] I2=cpuregs[12][15] I3=cpuregs[13][15] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5324
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5323 I1=$abc$30656$new_n5324 S=$\cpuregs$rdreg[1]$q[3] Z=$abc$30656$new_n5325
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5325 B=$abc$30656$new_n3412 ZN=$abc$30656$new_n5326
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n5314 A2=$abc$30656$new_n5315 B1=$abc$30656$new_n5322 B2=$abc$30656$new_n5326 ZN=$abc$30656$new_n5327
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4828 A2=$abc$30656$new_n5327 ZN=$abc$30656$new_n5328
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[19] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5329
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3337 A2=$abc$30656$new_n4812 B=$abc$30656$new_n5329 C=$abc$30656$new_n4598 ZN=$abc$30656$new_n5330
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[14] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5331
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n5207 A2=$abc$30656$new_n5331 B=$abc$30656$new_n4849 ZN=$abc$30656$new_n5332
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_pc[15] A2=$abc$30656$new_n4871 B=$abc$30656$new_n5330 C=$abc$30656$new_n5332 ZN=$abc$30656$new_n5333
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n5299 A2=$abc$30656$new_n5300 B=$abc$30656$new_n5328 C=$abc$30656$new_n5333 ZN=$abc$30656$new_n5334
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op1[15] I1=$abc$30656$new_n5334 S=$abc$30656$new_n4822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27341
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[16] A2=decoded_imm[16] ZN=$abc$30656$new_n5336
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5336 ZN=$abc$30656$new_n5337
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[16] A2=decoded_imm[16] ZN=$abc$30656$new_n5338
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n5296 A2=$abc$30656$new_n5298 B=$abc$30656$new_n5338 ZN=$abc$30656$new_n5339
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n5296 A2=$abc$30656$new_n5298 A3=$abc$30656$new_n5338 Z=$abc$30656$new_n5340
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][16] I1=cpuregs[11][16] I2=cpuregs[14][16] I3=cpuregs[15][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5341
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5341 ZN=$abc$30656$new_n5342
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][16] I1=cpuregs[9][16] I2=cpuregs[12][16] I3=cpuregs[13][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5343
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5343 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5344
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][16] I1=cpuregs[25][16] I2=cpuregs[28][16] I3=cpuregs[29][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5345
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][16] I1=cpuregs[27][16] I2=cpuregs[30][16] I3=cpuregs[31][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5346
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5346 ZN=$abc$30656$new_n5347
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5345 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5348
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][16] I1=cpuregs[17][16] I2=cpuregs[20][16] I3=cpuregs[21][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5349
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5349 ZN=$abc$30656$new_n5350
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][16] I1=cpuregs[19][16] I2=cpuregs[22][16] I3=cpuregs[23][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5351
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5351 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5352
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][16] I1=cpuregs[1][16] I2=cpuregs[4][16] I3=cpuregs[5][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5353
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5353 ZN=$abc$30656$new_n5354
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][16] I1=cpuregs[3][16] I2=cpuregs[6][16] I3=cpuregs[7][16] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5355
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5355 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5356
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5342 A2=$abc$30656$new_n5344 B1=$abc$30656$new_n5347 B2=$abc$30656$new_n5348 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5357
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5350 A2=$abc$30656$new_n5352 B1=$abc$30656$new_n5354 B2=$abc$30656$new_n5356 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5358
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4826 A2=$abc$30656$new_n5357 A3=$abc$30656$new_n5358 ZN=$abc$30656$new_n5359
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[20] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5360
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[15] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5361
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n5256 A3=$abc$30656$new_n5360 B1=$abc$30656$new_n5359 B2=$abc$30656$new_n4818 ZN=$abc$30656$new_n5362
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n5254 A3=$abc$30656$new_n5361 B=$abc$30656$new_n4822 ZN=$abc$30656$new_n5363
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_pc[16] A2=$abc$30656$new_n4871 B=$abc$30656$new_n5362 C=$abc$30656$new_n5363 ZN=$abc$30656$new_n5364
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3484 A2=$abc$30656$new_n5339 A3=$abc$30656$new_n5340 B=$abc$30656$new_n5364 ZN=$abc$30656$new_n5365
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[16] A2=$abc$30656$new_n4822 B=$abc$30656$new_n5365 ZN=$abc$30656$new_n5366
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5366 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27343
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3361 A2=$abc$30656$new_n3392 ZN=$abc$30656$new_n5368
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3361 A2=$abc$30656$new_n3392 ZN=$abc$30656$new_n5369
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[17] A2=decoded_imm[17] ZN=$abc$30656$new_n5370
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5368 A2=$abc$30656$new_n5370 ZN=$abc$30656$new_n5371
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5337 A2=$abc$30656$new_n5339 ZN=$abc$30656$new_n5372
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n5371 A2=$abc$30656$new_n5372 Z=$abc$30656$new_n5373
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5373 ZN=$abc$30656$new_n5374
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][17] I1=cpuregs[11][17] I2=cpuregs[14][17] I3=cpuregs[15][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5375
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5375 ZN=$abc$30656$new_n5376
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][17] I1=cpuregs[9][17] I2=cpuregs[12][17] I3=cpuregs[13][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5377
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5377 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5378
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][17] I1=cpuregs[25][17] I2=cpuregs[28][17] I3=cpuregs[29][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5379
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5379 ZN=$abc$30656$new_n5380
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][17] I1=cpuregs[27][17] I2=cpuregs[30][17] I3=cpuregs[31][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5381
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5381 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5382
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][17] I1=cpuregs[3][17] I2=cpuregs[6][17] I3=cpuregs[7][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5383
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][17] I1=cpuregs[1][17] I2=cpuregs[4][17] I3=cpuregs[5][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5384
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5383 ZN=$abc$30656$new_n5385
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5384 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5386
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][17] I1=cpuregs[19][17] I2=cpuregs[22][17] I3=cpuregs[23][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5387
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5387 ZN=$abc$30656$new_n5388
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][17] I1=cpuregs[17][17] I2=cpuregs[20][17] I3=cpuregs[21][17] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5389
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5389 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5390
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5385 A2=$abc$30656$new_n5386 B1=$abc$30656$new_n5388 B2=$abc$30656$new_n5390 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5391
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5376 A2=$abc$30656$new_n5378 B1=$abc$30656$new_n5380 B2=$abc$30656$new_n5382 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5392
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n4817 A2=$abc$30656$new_n4826 A3=$abc$30656$new_n5391 A4=$abc$30656$new_n5392 ZN=$abc$30656$new_n5393
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[21] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5394
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[16] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5395
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n5277 A3=$abc$30656$new_n5394 B=$abc$30656$new_n5393 ZN=$abc$30656$new_n5396
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n5275 A3=$abc$30656$new_n5395 B=$abc$30656$new_n4822 ZN=$abc$30656$new_n5397
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_pc[17] A2=$abc$30656$new_n4871 B=$abc$30656$new_n5396 C=$abc$30656$new_n5397 ZN=$abc$30656$new_n5398
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3361 A2=$abc$30656$new_n4823 B1=$abc$30656$new_n5374 B2=$abc$30656$new_n5398 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27345
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[18] A2=$abc$30656$new_n4822 ZN=$abc$30656$new_n5400
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[18] A2=decoded_imm[18] ZN=$abc$30656$new_n5401
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[18] A2=decoded_imm[18] ZN=$abc$30656$new_n5402
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n5337 A2=$abc$30656$new_n5339 A3=$abc$30656$new_n5369 B=$abc$30656$new_n5368 ZN=$abc$30656$new_n5403
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5402 A2=$abc$30656$new_n5403 B=$abc$30656$new_n3485 ZN=$abc$30656$new_n5404
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n5402 A2=$abc$30656$new_n5403 B=$abc$30656$new_n5404 ZN=$abc$30656$new_n5405
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][18] I1=cpuregs[25][18] I2=cpuregs[28][18] I3=cpuregs[29][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5406
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5406 ZN=$abc$30656$new_n5407
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][18] I1=cpuregs[27][18] I2=cpuregs[30][18] I3=cpuregs[31][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5408
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5408 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5409
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][18] I1=cpuregs[9][18] I2=cpuregs[12][18] I3=cpuregs[13][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5410
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][18] I1=cpuregs[11][18] I2=cpuregs[14][18] I3=cpuregs[15][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5411
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5411 ZN=$abc$30656$new_n5412
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5410 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5413
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][18] I1=cpuregs[17][18] I2=cpuregs[20][18] I3=cpuregs[21][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5414
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5414 ZN=$abc$30656$new_n5415
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][18] I1=cpuregs[19][18] I2=cpuregs[22][18] I3=cpuregs[23][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5416
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5416 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5417
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][18] I1=cpuregs[1][18] I2=cpuregs[4][18] I3=cpuregs[5][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5418
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5418 ZN=$abc$30656$new_n5419
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][18] I1=cpuregs[3][18] I2=cpuregs[6][18] I3=cpuregs[7][18] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5420
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5420 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5421
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5415 A2=$abc$30656$new_n5417 B1=$abc$30656$new_n5419 B2=$abc$30656$new_n5421 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5422
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5407 A2=$abc$30656$new_n5409 B1=$abc$30656$new_n5412 B2=$abc$30656$new_n5413 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5423
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$30656$new_n4817 A2=$abc$30656$new_n4826 A3=$abc$30656$new_n5422 A4=$abc$30656$new_n5423 Z=$abc$30656$new_n5424
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=reg_op1[22] I1=reg_op1[19] I2=reg_op1[14] I3=reg_op1[17] S0=$abc$30656$new_n3509 S1=$abc$30656$new_n4812 Z=$abc$30656$new_n5425
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[18] A2=$abc$30656$new_n4871 B1=$abc$30656$new_n5425 B2=cpu_state[4] ZN=$abc$30656$new_n5426
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4822 A2=$abc$30656$new_n5426 ZN=$abc$30656$new_n5427
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n5405 A2=$abc$30656$new_n5424 A3=$abc$30656$new_n5427 ZN=$abc$30656$new_n5428
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5400 A2=$abc$30656$new_n5428 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27347
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5402 A2=$abc$30656$new_n5403 B=$abc$30656$new_n5401 ZN=$abc$30656$new_n5430
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op1[19] A2=decoded_imm[19] Z=$abc$30656$new_n5431
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[19] A2=decoded_imm[19] ZN=$abc$30656$new_n5432
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5431 A2=$abc$30656$new_n5432 ZN=$abc$30656$new_n5433
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n5430 A2=$abc$30656$new_n5433 Z=$abc$30656$new_n5434
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3484 A2=$abc$30656$new_n5434 ZN=$abc$30656$new_n5435
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][19] I1=cpuregs[3][19] I2=cpuregs[6][19] I3=cpuregs[7][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5436
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][19] I1=cpuregs[1][19] I2=cpuregs[4][19] I3=cpuregs[5][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5437
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5437 ZN=$abc$30656$new_n5438
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5436 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5439
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][19] I1=cpuregs[17][19] I2=cpuregs[20][19] I3=cpuregs[21][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5440
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5440 ZN=$abc$30656$new_n5441
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][19] I1=cpuregs[19][19] I2=cpuregs[22][19] I3=cpuregs[23][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5442
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5442 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5443
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5438 A2=$abc$30656$new_n5439 B1=$abc$30656$new_n5441 B2=$abc$30656$new_n5443 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5444
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][19] I1=cpuregs[11][19] I2=cpuregs[14][19] I3=cpuregs[15][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5445
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5445 ZN=$abc$30656$new_n5446
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][19] I1=cpuregs[9][19] I2=cpuregs[12][19] I3=cpuregs[13][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5447
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5447 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5448
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][19] I1=cpuregs[25][19] I2=cpuregs[28][19] I3=cpuregs[29][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5449
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5449 ZN=$abc$30656$new_n5450
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][19] I1=cpuregs[27][19] I2=cpuregs[30][19] I3=cpuregs[31][19] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5451
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5451 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5452
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5446 A2=$abc$30656$new_n5448 B1=$abc$30656$new_n5450 B2=$abc$30656$new_n5452 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5453
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4828 A2=$abc$30656$new_n5444 A3=$abc$30656$new_n5453 ZN=$abc$30656$new_n5454
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[18] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5455
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n5360 A3=$abc$30656$new_n5455 ZN=$abc$30656$new_n5456
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[23] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5457
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n5361 A3=$abc$30656$new_n5457 ZN=$abc$30656$new_n5458
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_pc[19] A2=$abc$30656$new_n4871 B=$abc$30656$new_n5456 C=$abc$30656$new_n5458 ZN=$abc$30656$new_n5459
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4822 A2=$abc$30656$new_n5454 A3=$abc$30656$new_n5459 ZN=$abc$30656$new_n5460
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=reg_op1[19] A2=$abc$30656$new_n4822 B1=$abc$30656$new_n5435 B2=$abc$30656$new_n5460 ZN=$abc$30656$new_n5461
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5461 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27349
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[20] A2=decoded_imm[20] ZN=$abc$30656$new_n5463
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[20] A2=decoded_imm[20] Z=$abc$30656$new_n5464
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n5402 A2=$abc$30656$new_n5403 B=$abc$30656$new_n5432 C=$abc$30656$new_n5401 ZN=$abc$30656$new_n5465
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n5431 A2=$abc$30656$new_n5464 A3=$abc$30656$new_n5465 ZN=$abc$30656$new_n5466
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n5431 A2=$abc$30656$new_n5465 B=$abc$30656$new_n5464 ZN=$abc$30656$new_n5467
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5466 ZN=$abc$30656$new_n5468
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][20] I1=cpuregs[9][20] I2=cpuregs[12][20] I3=cpuregs[13][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5469
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][20] I1=cpuregs[11][20] I2=cpuregs[14][20] I3=cpuregs[15][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5470
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5470 ZN=$abc$30656$new_n5471
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5469 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5472
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][20] I1=cpuregs[25][20] I2=cpuregs[28][20] I3=cpuregs[29][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5473
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][20] I1=cpuregs[27][20] I2=cpuregs[30][20] I3=cpuregs[31][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5474
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5474 ZN=$abc$30656$new_n5475
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5473 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5476
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n5471 A2=$abc$30656$new_n5472 B1=$abc$30656$new_n5475 B2=$abc$30656$new_n5476 ZN=$abc$30656$new_n5477
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5477 ZN=$abc$30656$new_n5478
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][20] I1=cpuregs[1][20] I2=cpuregs[4][20] I3=cpuregs[5][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5479
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][20] I1=cpuregs[3][20] I2=cpuregs[6][20] I3=cpuregs[7][20] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5480
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5479 I1=$abc$30656$new_n5480 S=$\cpuregs$rdreg[1]$q[1] Z=$abc$30656$new_n5481
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[16][20] I1=cpuregs[20][20] S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5482
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpuregs[21][20] A2=$\cpuregs$rdreg[1]$q[2] ZN=$abc$30656$new_n5483
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3395 A2=$\cpuregs$rdreg[1]$q[2] B=$abc$30656$new_n5483 C=$\cpuregs$rdreg[1]$q[0] ZN=$abc$30656$new_n5484
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[0] A2=$abc$30656$new_n5482 B=$abc$30656$new_n5484 C=$abc$30656$new_n3412 ZN=$abc$30656$new_n5485
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[18][20] I1=cpuregs[22][20] S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5486
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpuregs[23][20] A2=$\cpuregs$rdreg[1]$q[2] ZN=$abc$30656$new_n5487
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3396 A2=$\cpuregs$rdreg[1]$q[2] B=$abc$30656$new_n5487 C=$\cpuregs$rdreg[1]$q[0] ZN=$abc$30656$new_n5488
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[0] A2=$abc$30656$new_n5486 B=$abc$30656$new_n5488 C=$\cpuregs$rdreg[1]$q[1] ZN=$abc$30656$new_n5489
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5485 A3=$abc$30656$new_n5489 ZN=$abc$30656$new_n5490
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5481 B=$abc$30656$new_n5490 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5491
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5478 A2=$abc$30656$new_n5491 ZN=$abc$30656$new_n5492
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[19] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5493
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n5394 A3=$abc$30656$new_n5493 ZN=$abc$30656$new_n5494
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3353 A2=$abc$30656$new_n4813 B=$abc$30656$new_n5395 C=$abc$30656$new_n4598 ZN=$abc$30656$new_n5495
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[20] A2=$abc$30656$new_n4871 B1=$abc$30656$new_n5492 B2=$abc$30656$new_n4828 ZN=$abc$30656$new_n5496
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5494 A2=$abc$30656$new_n5495 ZN=$abc$30656$new_n5497
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n5467 A2=$abc$30656$new_n5468 B=$abc$30656$new_n5496 C=$abc$30656$new_n5497 ZN=$abc$30656$new_n5498
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op1[20] I1=$abc$30656$new_n5498 S=$abc$30656$new_n4822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27351
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[21] A2=$abc$30656$new_n4822 ZN=$abc$30656$new_n5500
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[21] A2=decoded_imm[21] ZN=$abc$30656$new_n5501
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[21] A2=decoded_imm[21] ZN=$abc$30656$new_n5502
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5502 ZN=$abc$30656$new_n5503
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5501 A2=$abc$30656$new_n5503 ZN=$abc$30656$new_n5504
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n5501 A2=$abc$30656$new_n5503 Z=$abc$30656$new_n5505
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5463 A2=$abc$30656$new_n5466 ZN=$abc$30656$new_n5506
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5463 A2=$abc$30656$new_n5505 ZN=$abc$30656$new_n5507
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$30656$new_n5431 A2=$abc$30656$new_n5464 A3=$abc$30656$new_n5465 A4=$abc$30656$new_n5504 Z=$abc$30656$new_n5508
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n5505 A2=$abc$30656$new_n5506 ZN=$abc$30656$new_n5509
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][21] I1=cpuregs[11][21] I2=cpuregs[14][21] I3=cpuregs[15][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5510
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5510 ZN=$abc$30656$new_n5511
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][21] I1=cpuregs[9][21] I2=cpuregs[12][21] I3=cpuregs[13][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5512
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5512 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5513
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][21] I1=cpuregs[25][21] I2=cpuregs[28][21] I3=cpuregs[29][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5514
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][21] I1=cpuregs[27][21] I2=cpuregs[30][21] I3=cpuregs[31][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5515
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5515 ZN=$abc$30656$new_n5516
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5514 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5517
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][21] I1=cpuregs[1][21] I2=cpuregs[4][21] I3=cpuregs[5][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5518
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5518 ZN=$abc$30656$new_n5519
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][21] I1=cpuregs[3][21] I2=cpuregs[6][21] I3=cpuregs[7][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5520
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5520 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5521
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][21] I1=cpuregs[17][21] I2=cpuregs[20][21] I3=cpuregs[21][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5522
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][21] I1=cpuregs[19][21] I2=cpuregs[22][21] I3=cpuregs[23][21] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5523
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5523 ZN=$abc$30656$new_n5524
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5522 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5525
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5511 A2=$abc$30656$new_n5513 B1=$abc$30656$new_n5516 B2=$abc$30656$new_n5517 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5526
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5519 A2=$abc$30656$new_n5521 B1=$abc$30656$new_n5524 B2=$abc$30656$new_n5525 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5527
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$30656$new_n4817 A2=$abc$30656$new_n4826 A3=$abc$30656$new_n5526 A4=$abc$30656$new_n5527 Z=$abc$30656$new_n5528
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[25] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5529
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[17] A2=$abc$30656$new_n4813 B=$abc$30656$new_n4597 ZN=$abc$30656$new_n5530
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op1[22] I1=reg_op1[20] S=$abc$30656$new_n4812 Z=$abc$30656$new_n5531
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[21] A2=$abc$30656$new_n4871 B1=$abc$30656$new_n5531 B2=$abc$30656$new_n4848 ZN=$abc$30656$new_n5532
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n5529 A2=$abc$30656$new_n5530 B=$abc$30656$new_n5532 C=$abc$30656$new_n4822 ZN=$abc$30656$new_n5533
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5509 B=$abc$30656$new_n5528 C=$abc$30656$new_n5533 ZN=$abc$30656$new_n5534
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5500 A2=$abc$30656$new_n5534 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27353
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[22] A2=decoded_imm[22] ZN=$abc$30656$new_n5536
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[22] A2=decoded_imm[22] Z=$abc$30656$new_n5537
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n5503 A2=$abc$30656$new_n5507 A3=$abc$30656$new_n5508 B=$abc$30656$new_n5537 ZN=$abc$30656$new_n5538
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n5503 A2=$abc$30656$new_n5507 A3=$abc$30656$new_n5508 A4=$abc$30656$new_n5537 ZN=$abc$30656$new_n5539
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3484 A2=$abc$30656$new_n5539 ZN=$abc$30656$new_n5540
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5538 A2=$abc$30656$new_n5540 ZN=$abc$30656$new_n5541
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][22] I1=cpuregs[11][22] I2=cpuregs[14][22] I3=cpuregs[15][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5542
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5542 ZN=$abc$30656$new_n5543
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][22] I1=cpuregs[9][22] I2=cpuregs[12][22] I3=cpuregs[13][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5544
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5544 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5545
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][22] I1=cpuregs[25][22] I2=cpuregs[28][22] I3=cpuregs[29][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5546
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5546 ZN=$abc$30656$new_n5547
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][22] I1=cpuregs[27][22] I2=cpuregs[30][22] I3=cpuregs[31][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5548
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5548 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5549
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][22] I1=cpuregs[17][22] I2=cpuregs[20][22] I3=cpuregs[21][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5550
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5550 ZN=$abc$30656$new_n5551
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][22] I1=cpuregs[19][22] I2=cpuregs[22][22] I3=cpuregs[23][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5552
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5552 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5553
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][22] I1=cpuregs[1][22] I2=cpuregs[4][22] I3=cpuregs[5][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5554
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5554 ZN=$abc$30656$new_n5555
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][22] I1=cpuregs[3][22] I2=cpuregs[6][22] I3=cpuregs[7][22] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5556
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5556 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5557
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5551 A2=$abc$30656$new_n5553 B1=$abc$30656$new_n5555 B2=$abc$30656$new_n5557 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5558
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5543 A2=$abc$30656$new_n5545 B1=$abc$30656$new_n5547 B2=$abc$30656$new_n5549 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5559
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4826 A2=$abc$30656$new_n5558 A3=$abc$30656$new_n5559 ZN=$abc$30656$new_n5560
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[26] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5561
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[21] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5562
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n5455 A3=$abc$30656$new_n5561 B1=$abc$30656$new_n5560 B2=$abc$30656$new_n4818 ZN=$abc$30656$new_n5563
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n5457 A3=$abc$30656$new_n5562 B=$abc$30656$new_n4822 ZN=$abc$30656$new_n5564
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_pc[22] A2=$abc$30656$new_n4871 B=$abc$30656$new_n5563 C=$abc$30656$new_n5564 ZN=$abc$30656$new_n5565
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5541 A2=$abc$30656$new_n5565 ZN=$abc$30656$new_n5566
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[22] A2=$abc$30656$new_n4822 B=$abc$30656$new_n5566 ZN=$abc$30656$new_n5567
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5567 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27355
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5536 A2=$abc$30656$new_n5538 ZN=$abc$30656$new_n5569
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[23] A2=decoded_imm[23] ZN=$abc$30656$new_n5570
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[23] A2=decoded_imm[23] ZN=$abc$30656$new_n5571
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_op1[23] A2=$abc$30656$new_n3400 A3=$abc$30656$new_n5569 ZN=$abc$30656$new_n5572
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5572 ZN=$abc$30656$new_n5573
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][23] I1=cpuregs[9][23] I2=cpuregs[12][23] I3=cpuregs[13][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5574
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][23] I1=cpuregs[11][23] I2=cpuregs[14][23] I3=cpuregs[15][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5575
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5574 I1=$abc$30656$new_n5575 S=$\cpuregs$rdreg[1]$q[1] Z=$abc$30656$new_n5576
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][23] I1=cpuregs[27][23] I2=cpuregs[30][23] I3=cpuregs[31][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5577
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][23] I1=cpuregs[25][23] I2=cpuregs[28][23] I3=cpuregs[29][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5578
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5577 I1=$abc$30656$new_n5578 S=$abc$30656$new_n3412 Z=$abc$30656$new_n5579
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][23] I1=cpuregs[3][23] I2=cpuregs[6][23] I3=cpuregs[7][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5580
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][23] I1=cpuregs[1][23] I2=cpuregs[4][23] I3=cpuregs[5][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5581
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5580 I1=$abc$30656$new_n5581 S=$abc$30656$new_n3412 Z=$abc$30656$new_n5582
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][23] I1=cpuregs[17][23] I2=cpuregs[20][23] I3=cpuregs[21][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5583
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][23] I1=cpuregs[19][23] I2=cpuregs[22][23] I3=cpuregs[23][23] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5584
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5583 I1=$abc$30656$new_n5584 S=$\cpuregs$rdreg[1]$q[1] Z=$abc$30656$new_n5585
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n5576 I1=$abc$30656$new_n5579 I2=$abc$30656$new_n5582 I3=$abc$30656$new_n5585 S0=$\cpuregs$rdreg[1]$q[4] S1=$abc$30656$new_n3413 Z=$abc$30656$new_n5586
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4828 A2=$abc$30656$new_n5586 ZN=$abc$30656$new_n5587
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op1[22] A2=$abc$30656$new_n4813 Z=$abc$30656$new_n5588
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=reg_op1[24] A2=$abc$30656$new_n4812 B=$abc$30656$new_n4848 C=$abc$30656$new_n5588 ZN=$abc$30656$new_n5589
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[27] A2=$abc$30656$new_n4812 B=$abc$30656$new_n4597 ZN=$abc$30656$new_n5590
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5493 A2=$abc$30656$new_n5590 ZN=$abc$30656$new_n5591
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_pc[23] A2=$abc$30656$new_n4871 B=$abc$30656$new_n5591 C=$abc$30656$new_n4823 ZN=$abc$30656$new_n5592
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n5573 A2=$abc$30656$new_n5587 A3=$abc$30656$new_n5589 A4=$abc$30656$new_n5592 ZN=$abc$30656$new_n5593
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[23] A2=$abc$30656$new_n4822 B=$abc$30656$new_n5593 ZN=$abc$30656$new_n5594
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5594 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27357
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[24] A2=decoded_imm[24] ZN=$abc$30656$new_n5596
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[24] A2=decoded_imm[24] ZN=$abc$30656$new_n5597
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n5536 A2=$abc$30656$new_n5538 A3=$abc$30656$new_n5571 Z=$abc$30656$new_n5598
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n5570 A2=$abc$30656$new_n5598 Z=$abc$30656$new_n5599
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n5597 A2=$abc$30656$new_n5599 Z=$abc$30656$new_n5600
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][24] I1=cpuregs[19][24] I2=cpuregs[22][24] I3=cpuregs[23][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5601
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][24] I1=cpuregs[3][24] I2=cpuregs[6][24] I3=cpuregs[7][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5602
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][24] I1=cpuregs[17][24] I2=cpuregs[20][24] I3=cpuregs[21][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5603
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][24] I1=cpuregs[1][24] I2=cpuregs[4][24] I3=cpuregs[5][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5604
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n5601 I1=$abc$30656$new_n5602 I2=$abc$30656$new_n5603 I3=$abc$30656$new_n5604 S0=$abc$30656$new_n3414 S1=$abc$30656$new_n3412 Z=$abc$30656$new_n5605
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][24] I1=cpuregs[27][24] I2=cpuregs[30][24] I3=cpuregs[31][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5606
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][24] I1=cpuregs[25][24] I2=cpuregs[28][24] I3=cpuregs[29][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5607
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5606 I1=$abc$30656$new_n5607 S=$abc$30656$new_n3412 Z=$abc$30656$new_n5608
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5608 ZN=$abc$30656$new_n5609
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][24] I1=cpuregs[11][24] I2=cpuregs[14][24] I3=cpuregs[15][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5610
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5610 ZN=$abc$30656$new_n5611
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][24] I1=cpuregs[9][24] I2=cpuregs[12][24] I3=cpuregs[13][24] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5612
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5612 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5613
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n5611 A2=$abc$30656$new_n5613 B=$\cpuregs$rdreg[1]$q[3] C=$abc$30656$new_n5609 ZN=$abc$30656$new_n5614
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5605 B=$abc$30656$new_n5614 C=$abc$30656$new_n4826 ZN=$abc$30656$new_n5615
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=reg_op1[28] I1=reg_op1[25] I2=reg_op1[20] I3=reg_op1[23] S0=$abc$30656$new_n3509 S1=$abc$30656$new_n4812 Z=$abc$30656$new_n5616
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[24] A2=$abc$30656$new_n4871 B1=$abc$30656$new_n5616 B2=cpu_state[4] ZN=$abc$30656$new_n5617
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n4818 A2=$abc$30656$new_n5615 B=$abc$30656$new_n5617 C=$abc$30656$new_n4822 ZN=$abc$30656$new_n5618
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5600 B=$abc$30656$new_n5618 ZN=$abc$30656$new_n5619
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3353 A2=$abc$30656$new_n4823 B=$abc$30656$new_n5619 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27359
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n5570 A2=$abc$30656$new_n5597 A3=$abc$30656$new_n5598 B=$abc$30656$new_n5596 ZN=$abc$30656$new_n5621
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3351 A2=$abc$30656$new_n3402 ZN=$abc$30656$new_n5622
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[25] A2=decoded_imm[25] ZN=$abc$30656$new_n5623
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5623 ZN=$abc$30656$new_n5624
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n5622 A2=$abc$30656$new_n5623 Z=$abc$30656$new_n5625
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n5621 A2=$abc$30656$new_n5625 B=$abc$30656$new_n3484 ZN=$abc$30656$new_n5626
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5621 A2=$abc$30656$new_n5625 B=$abc$30656$new_n5626 ZN=$abc$30656$new_n5627
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][25] I1=cpuregs[17][25] I2=cpuregs[20][25] I3=cpuregs[21][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5628
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][25] I1=cpuregs[25][25] I2=cpuregs[28][25] I3=cpuregs[29][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5629
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n5629 ZN=$abc$30656$new_n5630
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][25] I1=cpuregs[1][25] I2=cpuregs[4][25] I3=cpuregs[5][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5631
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5631 ZN=$abc$30656$new_n5632
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][25] I1=cpuregs[9][25] I2=cpuregs[12][25] I3=cpuregs[13][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5633
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n5633 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5634
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5628 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5635
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5632 A2=$abc$30656$new_n5634 B1=$abc$30656$new_n5635 B2=$abc$30656$new_n5630 C=$abc$30656$new_n3412 ZN=$abc$30656$new_n5636
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][25] I1=cpuregs[27][25] I2=cpuregs[30][25] I3=cpuregs[31][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5637
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][25] I1=cpuregs[19][25] I2=cpuregs[22][25] I3=cpuregs[23][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5638
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][25] I1=cpuregs[11][25] I2=cpuregs[14][25] I3=cpuregs[15][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5639
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][25] I1=cpuregs[3][25] I2=cpuregs[6][25] I3=cpuregs[7][25] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5640
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n5637 I1=$abc$30656$new_n5638 I2=$abc$30656$new_n5639 I3=$abc$30656$new_n5640 S0=$abc$30656$new_n3413 S1=$abc$30656$new_n3414 Z=$abc$30656$new_n5641
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5641 B=$abc$30656$new_n5636 C=$abc$30656$new_n4828 ZN=$abc$30656$new_n5642
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[24] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5643
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4849 A2=$abc$30656$new_n5561 A3=$abc$30656$new_n5643 ZN=$abc$30656$new_n5644
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[29] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5645
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n5562 A3=$abc$30656$new_n5645 ZN=$abc$30656$new_n5646
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_pc[25] A2=$abc$30656$new_n4871 B=$abc$30656$new_n5644 C=$abc$30656$new_n5646 ZN=$abc$30656$new_n5647
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n4822 A2=$abc$30656$new_n5627 A3=$abc$30656$new_n5642 A4=$abc$30656$new_n5647 ZN=$abc$30656$new_n5648
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[25] A2=$abc$30656$new_n4822 B=$abc$30656$new_n5648 ZN=$abc$30656$new_n5649
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5649 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27361
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[26] A2=decoded_imm[26] ZN=$abc$30656$new_n5651
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[26] A2=decoded_imm[26] Z=$abc$30656$new_n5652
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5621 A2=$abc$30656$new_n5624 B=$abc$30656$new_n5622 ZN=$abc$30656$new_n5653
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n5621 A2=$abc$30656$new_n5624 B=$abc$30656$new_n5652 C=$abc$30656$new_n5622 ZN=$abc$30656$new_n5654
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n5652 A2=$abc$30656$new_n5653 ZN=$abc$30656$new_n5655
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5655 Z=$abc$30656$new_n5656
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][26] I1=cpuregs[11][26] I2=cpuregs[14][26] I3=cpuregs[15][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5657
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5657 ZN=$abc$30656$new_n5658
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][26] I1=cpuregs[9][26] I2=cpuregs[12][26] I3=cpuregs[13][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5659
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5659 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5660
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][26] I1=cpuregs[25][26] I2=cpuregs[28][26] I3=cpuregs[29][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5661
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5661 ZN=$abc$30656$new_n5662
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][26] I1=cpuregs[27][26] I2=cpuregs[30][26] I3=cpuregs[31][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5663
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5663 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5664
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][26] I1=cpuregs[3][26] I2=cpuregs[6][26] I3=cpuregs[7][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5665
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][26] I1=cpuregs[1][26] I2=cpuregs[4][26] I3=cpuregs[5][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5666
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5665 ZN=$abc$30656$new_n5667
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5666 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5668
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][26] I1=cpuregs[19][26] I2=cpuregs[22][26] I3=cpuregs[23][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5669
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5669 ZN=$abc$30656$new_n5670
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][26] I1=cpuregs[17][26] I2=cpuregs[20][26] I3=cpuregs[21][26] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5671
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5671 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5672
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5667 A2=$abc$30656$new_n5668 B1=$abc$30656$new_n5670 B2=$abc$30656$new_n5672 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5673
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n5658 A2=$abc$30656$new_n5660 B1=$abc$30656$new_n5662 B2=$abc$30656$new_n5664 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5674
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$30656$new_n4817 A2=$abc$30656$new_n4826 A3=$abc$30656$new_n5673 A4=$abc$30656$new_n5674 Z=$abc$30656$new_n5675
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[25] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5676
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[27] A2=$abc$30656$new_n4812 B=$abc$30656$new_n4848 ZN=$abc$30656$new_n5677
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[30] A2=$abc$30656$new_n4812 ZN=$abc$30656$new_n5678
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4598 A2=$abc$30656$new_n5678 ZN=$abc$30656$new_n5679
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[26] A2=$abc$30656$new_n4871 B1=$abc$30656$new_n5588 B2=$abc$30656$new_n5679 ZN=$abc$30656$new_n5680
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n5676 A2=$abc$30656$new_n5677 B=$abc$30656$new_n5680 C=$abc$30656$new_n4822 ZN=$abc$30656$new_n5681
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$30656$new_n5656 A2=$abc$30656$new_n5675 A3=$abc$30656$new_n5681 B1=$abc$30656$new_n4822 B2=reg_op1[26] ZN=$abc$30656$new_n5682
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5682 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27363
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5651 A2=$abc$30656$new_n5654 ZN=$abc$30656$new_n5684
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[27] A2=decoded_imm[27] ZN=$abc$30656$new_n5685
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[27] A2=decoded_imm[27] ZN=$abc$30656$new_n5686
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_op1[27] A2=decoded_imm[27] A3=$abc$30656$new_n5684 ZN=$abc$30656$new_n5687
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][27] I1=cpuregs[9][27] I2=cpuregs[12][27] I3=cpuregs[13][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5688
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5688 ZN=$abc$30656$new_n5689
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][27] I1=cpuregs[11][27] I2=cpuregs[14][27] I3=cpuregs[15][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5690
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5690 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5691
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][27] I1=cpuregs[25][27] I2=cpuregs[28][27] I3=cpuregs[29][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5692
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][27] I1=cpuregs[27][27] I2=cpuregs[30][27] I3=cpuregs[31][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5693
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5693 ZN=$abc$30656$new_n5694
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5692 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5695
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n5689 A2=$abc$30656$new_n5691 B1=$abc$30656$new_n5694 B2=$abc$30656$new_n5695 ZN=$abc$30656$new_n5696
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][27] I1=cpuregs[17][27] I2=cpuregs[20][27] I3=cpuregs[21][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5697
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5697 ZN=$abc$30656$new_n5698
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][27] I1=cpuregs[19][27] I2=cpuregs[22][27] I3=cpuregs[23][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5699
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5699 ZN=$abc$30656$new_n5700
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][27] I1=cpuregs[6][27] S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5701
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpuregs[7][27] A2=$\cpuregs$rdreg[1]$q[2] ZN=$abc$30656$new_n5702
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3404 A2=$\cpuregs$rdreg[1]$q[2] B=$abc$30656$new_n5702 C=$\cpuregs$rdreg[1]$q[0] ZN=$abc$30656$new_n5703
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[0] A2=$abc$30656$new_n5701 B=$abc$30656$new_n5703 C=$\cpuregs$rdreg[1]$q[1] ZN=$abc$30656$new_n5704
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][27] I1=cpuregs[1][27] I2=cpuregs[4][27] I3=cpuregs[5][27] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5705
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5705 ZN=$abc$30656$new_n5706
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5704 A2=$abc$30656$new_n5706 ZN=$abc$30656$new_n5707
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3414 A2=$abc$30656$new_n5707 ZN=$abc$30656$new_n5708
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3414 A2=$abc$30656$new_n5698 A3=$abc$30656$new_n5700 B=$abc$30656$new_n5708 ZN=$abc$30656$new_n5709
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5696 I1=$abc$30656$new_n5709 S=$abc$30656$new_n3413 Z=$abc$30656$new_n5710
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op1[31] I1=reg_op1[23] S=$abc$30656$new_n4812 Z=$abc$30656$new_n5711
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[26] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5712
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[28] A2=$abc$30656$new_n4812 B=$abc$30656$new_n4848 ZN=$abc$30656$new_n5713
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5712 A2=$abc$30656$new_n5713 ZN=$abc$30656$new_n5714
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[27] A2=$abc$30656$new_n4871 B1=$abc$30656$new_n5710 B2=$abc$30656$new_n4828 ZN=$abc$30656$new_n5715
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n4597 A2=$abc$30656$new_n5711 B=$abc$30656$new_n5714 ZN=$abc$30656$new_n5716
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3484 A2=$abc$30656$new_n5687 B=$abc$30656$new_n5715 C=$abc$30656$new_n5716 ZN=$abc$30656$new_n5717
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op1[27] I1=$abc$30656$new_n5717 S=$abc$30656$new_n4822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27365
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[28] A2=$abc$30656$new_n4822 ZN=$abc$30656$new_n5719
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[28] A2=decoded_imm[28] ZN=$abc$30656$new_n5720
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[28] A2=decoded_imm[28] ZN=$abc$30656$new_n5721
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n5651 A2=$abc$30656$new_n5654 A3=$abc$30656$new_n5686 Z=$abc$30656$new_n5722
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5685 A2=$abc$30656$new_n5722 ZN=$abc$30656$new_n5723
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_op1[28] A2=$abc$30656$new_n3407 A3=$abc$30656$new_n5723 ZN=$abc$30656$new_n5724
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][28] I1=cpuregs[11][28] I2=cpuregs[14][28] I3=cpuregs[15][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][28] I1=cpuregs[9][28] I2=cpuregs[12][28] I3=cpuregs[13][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5726
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5725 I1=$abc$30656$new_n5726 S=$abc$30656$new_n3412 Z=$abc$30656$new_n5727
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][28] I1=cpuregs[25][28] I2=cpuregs[28][28] I3=cpuregs[29][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5728
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5728 ZN=$abc$30656$new_n5729
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][28] I1=cpuregs[27][28] I2=cpuregs[30][28] I3=cpuregs[31][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5730
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5730 ZN=$abc$30656$new_n5731
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5729 A3=$abc$30656$new_n5731 ZN=$abc$30656$new_n5732
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5727 B=$abc$30656$new_n5732 C=$\cpuregs$rdreg[1]$q[3] ZN=$abc$30656$new_n5733
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][28] I1=cpuregs[6][28] S=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5734
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=cpuregs[7][28] A2=$\cpuregs$rdreg[1]$q[2] ZN=$abc$30656$new_n5735
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][28] I1=cpuregs[1][28] I2=cpuregs[4][28] I3=cpuregs[5][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5736
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5736 ZN=$abc$30656$new_n5737
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3406 A2=$\cpuregs$rdreg[1]$q[2] B=$abc$30656$new_n5735 C=$\cpuregs$rdreg[1]$q[0] ZN=$abc$30656$new_n5738
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[0] A2=$abc$30656$new_n5734 B=$abc$30656$new_n5738 C=$\cpuregs$rdreg[1]$q[1] ZN=$abc$30656$new_n5739
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5737 A2=$abc$30656$new_n5739 ZN=$abc$30656$new_n5740
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][28] I1=cpuregs[19][28] I2=cpuregs[22][28] I3=cpuregs[23][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5741
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5741 ZN=$abc$30656$new_n5742
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][28] I1=cpuregs[17][28] I2=cpuregs[20][28] I3=cpuregs[21][28] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5743
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5743 ZN=$abc$30656$new_n5744
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5742 A3=$abc$30656$new_n5744 ZN=$abc$30656$new_n5745
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5740 B=$abc$30656$new_n5745 C=$abc$30656$new_n3413 ZN=$abc$30656$new_n5746
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5733 A2=$abc$30656$new_n5746 ZN=$abc$30656$new_n5747
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[27] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5748
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5645 A2=$abc$30656$new_n5748 B=$abc$30656$new_n3509 ZN=$abc$30656$new_n5749
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3343 A2=$abc$30656$new_n4810 ZN=$abc$30656$new_n5750
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_sra A2=instr_srai B=cpu_state[4] ZN=$abc$30656$new_n5751
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4812 A2=$abc$30656$new_n5750 B=cpu_state[4] ZN=$abc$30656$new_n5752
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5643 A2=$abc$30656$new_n5752 B=$abc$30656$new_n4849 ZN=$abc$30656$new_n5753
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[28] A2=$abc$30656$new_n4871 B1=$abc$30656$new_n5749 B2=$abc$30656$new_n5753 ZN=$abc$30656$new_n5754
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4822 A2=$abc$30656$new_n5754 ZN=$abc$30656$new_n5755
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5724 B1=$abc$30656$new_n5747 B2=$abc$30656$new_n4828 C=$abc$30656$new_n5755 ZN=$abc$30656$new_n5756
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5719 A2=$abc$30656$new_n5756 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27367
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n5685 A2=$abc$30656$new_n5720 A3=$abc$30656$new_n5722 B=$abc$30656$new_n5721 ZN=$abc$30656$new_n5758
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=reg_op1[29] A2=decoded_imm[29] Z=$abc$30656$new_n5759
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reg_op1[29] A2=decoded_imm[29] Z=$abc$30656$new_n5760
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=reg_op1[29] A2=decoded_imm[29] A3=$abc$30656$new_n5758 ZN=$abc$30656$new_n5761
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][29] I1=cpuregs[19][29] I2=cpuregs[22][29] I3=cpuregs[23][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5762
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][29] I1=cpuregs[17][29] I2=cpuregs[20][29] I3=cpuregs[21][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5763
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5762 I1=$abc$30656$new_n5763 S=$abc$30656$new_n3412 Z=$abc$30656$new_n5764
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][29] I1=cpuregs[3][29] I2=cpuregs[6][29] I3=cpuregs[7][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5765
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][29] I1=cpuregs[1][29] I2=cpuregs[4][29] I3=cpuregs[5][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5766
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5765 I1=$abc$30656$new_n5766 S=$abc$30656$new_n3412 Z=$abc$30656$new_n5767
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5764 I1=$abc$30656$new_n5767 S=$abc$30656$new_n3414 Z=$abc$30656$new_n5768
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][29] I1=cpuregs[27][29] I2=cpuregs[30][29] I3=cpuregs[31][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5769
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5769 ZN=$abc$30656$new_n5770
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][29] I1=cpuregs[25][29] I2=cpuregs[28][29] I3=cpuregs[29][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5771
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5771 ZN=$abc$30656$new_n5772
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5770 A3=$abc$30656$new_n5772 ZN=$abc$30656$new_n5773
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][29] I1=cpuregs[11][29] I2=cpuregs[14][29] I3=cpuregs[15][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5774
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][29] I1=cpuregs[9][29] I2=cpuregs[12][29] I3=cpuregs[13][29] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5775
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5774 I1=$abc$30656$new_n5775 S=$abc$30656$new_n3412 Z=$abc$30656$new_n5776
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5776 B=$abc$30656$new_n5773 ZN=$abc$30656$new_n5777
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5777 ZN=$abc$30656$new_n5778
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5768 B=$abc$30656$new_n5778 C=$abc$30656$new_n4828 ZN=$abc$30656$new_n5779
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=reg_op1[28] A2=$abc$30656$new_n4813 ZN=$abc$30656$new_n5780
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5678 A2=$abc$30656$new_n5780 B=$abc$30656$new_n3509 ZN=$abc$30656$new_n5781
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5676 A2=$abc$30656$new_n5752 B=$abc$30656$new_n4849 ZN=$abc$30656$new_n5782
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=reg_pc[29] A2=$abc$30656$new_n4871 B1=$abc$30656$new_n5781 B2=$abc$30656$new_n5782 C=$abc$30656$new_n4823 ZN=$abc$30656$new_n5783
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3484 A2=$abc$30656$new_n5761 B=$abc$30656$new_n5779 C=$abc$30656$new_n5783 ZN=$abc$30656$new_n5784
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[29] A2=$abc$30656$new_n4822 B=$abc$30656$new_n5784 ZN=$abc$30656$new_n5785
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n5785 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27369
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_op1[30] A2=decoded_imm[30] ZN=$abc$30656$new_n5787
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=reg_op1[30] A2=decoded_imm[30] Z=$abc$30656$new_n5788
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n5758 A2=$abc$30656$new_n5760 B=$abc$30656$new_n5759 ZN=$abc$30656$new_n5789
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n5758 A2=$abc$30656$new_n5760 B=$abc$30656$new_n5788 C=$abc$30656$new_n5759 ZN=$abc$30656$new_n5790
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n5788 A2=$abc$30656$new_n5789 ZN=$abc$30656$new_n5791
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3485 A2=$abc$30656$new_n5791 ZN=$abc$30656$new_n5792
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][30] I1=cpuregs[3][30] I2=cpuregs[6][30] I3=cpuregs[7][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5793
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5793 ZN=$abc$30656$new_n5794
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][30] I1=cpuregs[1][30] I2=cpuregs[4][30] I3=cpuregs[5][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5795
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5795 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n5796
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][30] I1=cpuregs[19][30] I2=cpuregs[22][30] I3=cpuregs[23][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5797
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5797 ZN=$abc$30656$new_n5798
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][30] I1=cpuregs[17][30] I2=cpuregs[20][30] I3=cpuregs[21][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5799
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5799 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n5800
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n5794 A2=$abc$30656$new_n5796 B1=$abc$30656$new_n5798 B2=$abc$30656$new_n5800 ZN=$abc$30656$new_n5801
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][30] I1=cpuregs[27][30] I2=cpuregs[30][30] I3=cpuregs[31][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5802
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[1] A2=$abc$30656$new_n5802 ZN=$abc$30656$new_n5803
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][30] I1=cpuregs[25][30] I2=cpuregs[28][30] I3=cpuregs[29][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5804
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n5804 ZN=$abc$30656$new_n5805
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5803 A3=$abc$30656$new_n5805 ZN=$abc$30656$new_n5806
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][30] I1=cpuregs[11][30] I2=cpuregs[14][30] I3=cpuregs[15][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5807
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][30] I1=cpuregs[9][30] I2=cpuregs[12][30] I3=cpuregs[13][30] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n5808
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n5807 I1=$abc$30656$new_n5808 S=$abc$30656$new_n3412 Z=$abc$30656$new_n5809
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[1]$q[4] A2=$abc$30656$new_n5809 B=$abc$30656$new_n5806 ZN=$abc$30656$new_n5810
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5810 ZN=$abc$30656$new_n5811
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n5801 B=$abc$30656$new_n5811 C=$abc$30656$new_n4828 ZN=$abc$30656$new_n5812
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[30] A2=$abc$30656$new_n4871 ZN=$abc$30656$new_n5813
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op1[31] I1=reg_op1[29] S=$abc$30656$new_n4812 Z=$abc$30656$new_n5814
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5712 A2=$abc$30656$new_n5752 ZN=$abc$30656$new_n5815
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3510 A2=$abc$30656$new_n5814 B1=$abc$30656$new_n5815 B2=$abc$30656$new_n4848 ZN=$abc$30656$new_n5816
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$30656$new_n4822 A2=$abc$30656$new_n5812 A3=$abc$30656$new_n5813 A4=$abc$30656$new_n5816 Z=$abc$30656$new_n5817
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3345 A2=$abc$30656$new_n4823 B1=$abc$30656$new_n5792 B2=$abc$30656$new_n5817 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$27371
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=latched_rd[3] A2=latched_rd[4] A3=latched_rd[2] ZN=$abc$30656$new_n5819
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_rd[0] A2=$abc$30656$new_n4648 ZN=$abc$30656$new_n5820
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=latched_rd[0] A2=$abc$30656$new_n4648 Z=$abc$30656$new_n5821
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5819 A2=$abc$30656$new_n5821 ZN=$abc$30656$new_n5822
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][0] I1=$abc$30656$new_n4654 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27373
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][1] I1=$abc$30656$new_n4657 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27375
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][2] I1=$abc$30656$new_n4661 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27377
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][3] I1=$abc$30656$new_n4666 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27379
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][4] I1=$abc$30656$new_n4671 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27381
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][5] I1=$abc$30656$new_n4676 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27383
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][6] I1=$abc$30656$new_n4682 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27385
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][7] I1=$abc$30656$new_n4687 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27387
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][8] I1=$abc$30656$new_n4692 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27389
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][9] I1=$abc$30656$new_n4697 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27391
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][10] I1=$abc$30656$new_n4702 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27393
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][11] I1=$abc$30656$new_n4707 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27395
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][12] I1=$abc$30656$new_n4712 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27397
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][13] I1=$abc$30656$new_n4717 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27399
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][14] I1=$abc$30656$new_n4722 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27401
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][15] I1=$abc$30656$new_n4727 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27403
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][16] I1=$abc$30656$new_n4733 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27405
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][17] I1=$abc$30656$new_n4737 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27407
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][18] I1=$abc$30656$new_n4743 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27409
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][19] I1=$abc$30656$new_n4748 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27411
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][20] I1=$abc$30656$new_n4753 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27413
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][21] I1=$abc$30656$new_n4758 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27415
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][22] I1=$abc$30656$new_n4764 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27417
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][23] I1=$abc$30656$new_n4768 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27419
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][24] I1=$abc$30656$new_n4774 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27421
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][25] I1=$abc$30656$new_n4779 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27423
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][26] I1=$abc$30656$new_n4784 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27425
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][27] I1=$abc$30656$new_n4789 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27427
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][28] I1=$abc$30656$new_n4793 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27429
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][29] I1=$abc$30656$new_n4799 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27431
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][30] I1=$abc$30656$new_n4804 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27433
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[30][31] I1=$abc$30656$new_n4808 S=$abc$30656$new_n5822 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27435
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=latched_rd[3] A2=$abc$30656$new_n3310 A3=latched_rd[2] Z=$abc$30656$new_n5855
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_rd[1] A2=$abc$30656$new_n4647 ZN=$abc$30656$new_n5856
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=latched_rd[1] A2=latched_rd[0] A3=$abc$30656$new_n4647 ZN=$abc$30656$new_n5857
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5855 A2=$abc$30656$new_n5857 ZN=$abc$30656$new_n5858
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[12][0] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27437
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[12][1] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27439
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[12][2] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27441
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[12][3] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27443
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[12][4] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27445
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[12][5] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27447
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[12][6] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27449
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[12][7] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27451
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[12][8] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27453
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[12][9] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27455
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[12][10] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27457
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[12][11] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27459
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[12][12] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27461
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[12][13] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27463
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[12][14] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27465
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[12][15] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27467
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[12][16] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27469
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[12][17] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27471
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[12][18] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27473
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[12][19] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27475
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[12][20] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27477
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[12][21] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27479
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[12][22] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27481
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[12][23] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27483
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[12][24] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27485
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[12][25] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27487
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[12][26] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27489
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[12][27] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27491
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[12][28] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27493
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[12][29] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27495
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[12][30] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27497
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[12][31] S=$abc$30656$new_n5858 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27499
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4644 A2=$abc$30656$new_n5821 ZN=$abc$30656$new_n5891
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][0] I1=$abc$30656$new_n4654 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27501
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][1] I1=$abc$30656$new_n4657 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27503
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][2] I1=$abc$30656$new_n4661 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27505
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][3] I1=$abc$30656$new_n4666 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27507
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][4] I1=$abc$30656$new_n4671 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27509
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][5] I1=$abc$30656$new_n4676 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27511
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][6] I1=$abc$30656$new_n4682 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27513
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][7] I1=$abc$30656$new_n4687 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27515
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][8] I1=$abc$30656$new_n4692 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27517
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][9] I1=$abc$30656$new_n4697 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27519
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][10] I1=$abc$30656$new_n4702 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27521
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][11] I1=$abc$30656$new_n4707 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27523
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][12] I1=$abc$30656$new_n4712 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27525
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][13] I1=$abc$30656$new_n4717 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27527
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][14] I1=$abc$30656$new_n4722 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27529
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][15] I1=$abc$30656$new_n4727 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27531
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][16] I1=$abc$30656$new_n4733 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27533
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][17] I1=$abc$30656$new_n4737 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27535
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][18] I1=$abc$30656$new_n4743 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27537
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][19] I1=$abc$30656$new_n4748 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27539
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][20] I1=$abc$30656$new_n4753 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27541
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][21] I1=$abc$30656$new_n4758 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27543
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][22] I1=$abc$30656$new_n4764 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27545
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][23] I1=$abc$30656$new_n4768 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27547
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][24] I1=$abc$30656$new_n4774 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27549
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][25] I1=$abc$30656$new_n4779 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27551
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][26] I1=$abc$30656$new_n4784 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27553
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][27] I1=$abc$30656$new_n4789 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27555
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][28] I1=$abc$30656$new_n4793 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27557
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][29] I1=$abc$30656$new_n4799 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27559
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][30] I1=$abc$30656$new_n4804 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27561
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[2][31] I1=$abc$30656$new_n4808 S=$abc$30656$new_n5891 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27563
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=latched_rd[0] A2=$abc$30656$new_n5856 Z=$abc$30656$new_n5924
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=latched_rd[0] A2=$abc$30656$new_n5856 ZN=$abc$30656$new_n5925
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5855 A2=$abc$30656$new_n5924 ZN=$abc$30656$new_n5926
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[13][0] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27565
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[13][1] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27567
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[13][2] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27569
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[13][3] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27571
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[13][4] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27573
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[13][5] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27575
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[13][6] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27577
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[13][7] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27579
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[13][8] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27581
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[13][9] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27583
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[13][10] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27585
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[13][11] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27587
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[13][12] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27589
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[13][13] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27591
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[13][14] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27593
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[13][15] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27595
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[13][16] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27597
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[13][17] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27599
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[13][18] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27601
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[13][19] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27603
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[13][20] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27605
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[13][21] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27607
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[13][22] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27609
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[13][23] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27611
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[13][24] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27613
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[13][25] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27615
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[13][26] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27617
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[13][27] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27619
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[13][28] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27621
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[13][29] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27623
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[13][30] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27625
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[13][31] S=$abc$30656$new_n5926 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27627
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=latched_rd[1] A2=latched_rd[0] A3=$abc$30656$new_n4647 A4=$abc$30656$new_n5819 ZN=$abc$30656$new_n5959
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][0] I1=$abc$30656$new_n4654 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27629
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][1] I1=$abc$30656$new_n4657 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27631
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][2] I1=$abc$30656$new_n4661 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27633
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][3] I1=$abc$30656$new_n4666 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27635
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][4] I1=$abc$30656$new_n4671 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27637
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][5] I1=$abc$30656$new_n4676 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27639
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][6] I1=$abc$30656$new_n4682 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27641
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][7] I1=$abc$30656$new_n4687 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27643
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][8] I1=$abc$30656$new_n4692 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27645
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][9] I1=$abc$30656$new_n4697 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27647
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][10] I1=$abc$30656$new_n4702 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27649
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][11] I1=$abc$30656$new_n4707 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27651
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][12] I1=$abc$30656$new_n4712 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27653
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][13] I1=$abc$30656$new_n4717 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27655
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][14] I1=$abc$30656$new_n4722 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27657
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][15] I1=$abc$30656$new_n4727 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27659
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][16] I1=$abc$30656$new_n4733 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27661
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][17] I1=$abc$30656$new_n4737 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27663
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][18] I1=$abc$30656$new_n4743 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27665
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][19] I1=$abc$30656$new_n4748 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27667
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][20] I1=$abc$30656$new_n4753 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27669
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][21] I1=$abc$30656$new_n4758 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27671
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][22] I1=$abc$30656$new_n4764 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27673
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][23] I1=$abc$30656$new_n4768 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27675
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][24] I1=$abc$30656$new_n4774 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27677
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][25] I1=$abc$30656$new_n4779 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27679
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][26] I1=$abc$30656$new_n4784 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27681
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][27] I1=$abc$30656$new_n4789 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27683
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][28] I1=$abc$30656$new_n4793 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27685
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][29] I1=$abc$30656$new_n4799 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27687
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][30] I1=$abc$30656$new_n4804 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27689
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[28][31] I1=$abc$30656$new_n4808 S=$abc$30656$new_n5959 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27691
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4643 A2=$abc$30656$new_n5924 ZN=$abc$30656$new_n5992
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[9][0] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27693
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[9][1] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27695
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[9][2] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27697
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[9][3] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27699
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[9][4] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27701
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[9][5] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27703
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[9][6] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27705
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[9][7] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27707
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[9][8] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27709
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[9][9] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27711
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[9][10] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27713
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[9][11] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27715
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[9][12] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27717
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[9][13] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27719
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[9][14] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27721
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[9][15] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27723
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[9][16] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[9][17] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27727
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[9][18] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27729
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[9][19] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27731
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[9][20] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27733
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[9][21] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27735
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[9][22] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27737
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[9][23] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27739
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[9][24] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27741
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[9][25] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27743
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[9][26] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27745
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[9][27] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27747
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[9][28] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27749
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[9][29] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27751
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[9][30] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27753
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[9][31] S=$abc$30656$new_n5992 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27755
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3309 A2=$abc$30656$new_n3310 A3=latched_rd[2] ZN=$abc$30656$new_n6025
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4649 A2=$abc$30656$new_n6025 ZN=$abc$30656$new_n6026
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[27][0] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27757
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[27][1] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27759
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[27][2] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27761
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[27][3] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27763
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[27][4] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27765
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[27][5] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27767
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[27][6] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27769
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[27][7] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27771
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[27][8] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27773
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[27][9] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27775
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[27][10] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27777
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[27][11] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27779
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[27][12] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27781
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[27][13] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27783
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[27][14] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27785
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[27][15] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27787
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[27][16] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27789
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[27][17] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27791
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[27][18] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27793
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[27][19] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27795
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[27][20] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27797
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[27][21] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27799
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[27][22] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27801
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[27][23] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27803
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[27][24] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27805
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[27][25] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27807
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[27][26] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27809
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[27][27] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27811
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[27][28] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27813
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[27][29] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27815
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[27][30] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27817
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[27][31] S=$abc$30656$new_n6026 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27819
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5820 A2=$abc$30656$new_n5855 ZN=$abc$30656$new_n6059
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[14][0] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27821
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[14][1] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27823
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[14][2] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27825
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[14][3] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27827
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[14][4] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27829
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[14][5] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27831
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[14][6] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27833
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[14][7] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27835
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[14][8] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27837
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[14][9] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27839
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[14][10] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27841
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[14][11] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27843
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[14][12] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27845
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[14][13] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27847
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[14][14] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27849
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[14][15] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27851
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[14][16] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27853
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[14][17] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27855
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[14][18] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27857
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[14][19] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27859
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[14][20] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27861
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[14][21] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27863
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[14][22] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27865
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[14][23] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27867
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[14][24] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27869
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[14][25] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27871
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[14][26] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27873
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[14][27] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27875
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[14][28] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27877
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[14][29] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27879
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[14][30] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27881
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[14][31] S=$abc$30656$new_n6059 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27883
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5820 A2=$abc$30656$new_n6025 ZN=$abc$30656$new_n6092
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[26][0] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27885
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[26][1] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27887
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[26][2] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27889
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[26][3] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27891
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[26][4] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27893
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[26][5] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27895
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[26][6] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27897
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[26][7] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27899
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[26][8] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27901
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[26][9] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27903
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[26][10] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27905
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[26][11] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27907
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[26][12] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27909
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[26][13] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27911
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[26][14] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27913
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[26][15] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27915
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[26][16] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27917
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[26][17] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27919
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[26][18] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27921
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[26][19] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27923
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[26][20] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27925
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[26][21] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27927
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[26][22] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27929
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[26][23] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27931
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[26][24] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27933
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[26][25] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27935
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[26][26] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27937
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[26][27] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27939
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[26][28] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27941
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[26][29] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27943
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[26][30] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27945
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[26][31] S=$abc$30656$new_n6092 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27947
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4649 A2=$abc$30656$new_n5855 ZN=$abc$30656$new_n6125
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[15][0] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27949
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[15][1] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27951
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[15][2] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27953
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[15][3] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27955
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[15][4] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27957
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[15][5] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27959
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[15][6] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27961
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[15][7] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27963
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[15][8] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27965
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[15][9] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27967
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[15][10] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27969
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[15][11] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27971
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[15][12] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27973
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[15][13] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27975
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[15][14] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27977
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[15][15] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27979
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[15][16] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27981
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[15][17] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27983
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[15][18] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27985
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[15][19] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27987
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[15][20] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27989
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[15][21] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27991
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[15][22] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27993
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[15][23] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27995
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[15][24] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27997
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[15][25] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$27999
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[15][26] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28001
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[15][27] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28003
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[15][28] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28005
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[15][29] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28007
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[15][30] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28009
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[15][31] S=$abc$30656$new_n6125 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28011
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5924 A2=$abc$30656$new_n6025 ZN=$abc$30656$new_n6158
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[25][0] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28013
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[25][1] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28015
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[25][2] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28017
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[25][3] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28019
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[25][4] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28021
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[25][5] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28023
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[25][6] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28025
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[25][7] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28027
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[25][8] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28029
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[25][9] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28031
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[25][10] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28033
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[25][11] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28035
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[25][12] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28037
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[25][13] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28039
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[25][14] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28041
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[25][15] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28043
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[25][16] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28045
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[25][17] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28047
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[25][18] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28049
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[25][19] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28051
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[25][20] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28053
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[25][21] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28055
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[25][22] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28057
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[25][23] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28059
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[25][24] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28061
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[25][25] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28063
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[25][26] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28065
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[25][27] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28067
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[25][28] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28069
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[25][29] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28071
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[25][30] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28073
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[25][31] S=$abc$30656$new_n6158 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28075
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=latched_rd[3] A2=$abc$30656$new_n3310 A3=latched_rd[2] ZN=$abc$30656$new_n6191
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5857 A2=$abc$30656$new_n6191 ZN=$abc$30656$new_n6192
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[16][0] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28077
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[16][1] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28079
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[16][2] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28081
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[16][3] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28083
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[16][4] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28085
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[16][5] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28087
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[16][6] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28089
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[16][7] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28091
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[16][8] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28093
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[16][9] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28095
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[16][10] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28097
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[16][11] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28099
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[16][12] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28101
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[16][13] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28103
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[16][14] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28105
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[16][15] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28107
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[16][16] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28109
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[16][17] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28111
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[16][18] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28113
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[16][19] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28115
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[16][20] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28117
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[16][21] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28119
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[16][22] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28121
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[16][23] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28123
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[16][24] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28125
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[16][25] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28127
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[16][26] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28129
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[16][27] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28131
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[16][28] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28133
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[16][29] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28135
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[16][30] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28137
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[16][31] S=$abc$30656$new_n6192 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28139
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5857 A2=$abc$30656$new_n6025 ZN=$abc$30656$new_n6225
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[24][0] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28141
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[24][1] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28143
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[24][2] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28145
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[24][3] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28147
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[24][4] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28149
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[24][5] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28151
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[24][6] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28153
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[24][7] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28155
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[24][8] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28157
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[24][9] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28159
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[24][10] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28161
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[24][11] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28163
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[24][12] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28165
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[24][13] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28167
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[24][14] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28169
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[24][15] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28171
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[24][16] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28173
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[24][17] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28175
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[24][18] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28177
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[24][19] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28179
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[24][20] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28181
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[24][21] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28183
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[24][22] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28185
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[24][23] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28187
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[24][24] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28189
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[24][25] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28191
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[24][26] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28193
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[24][27] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28195
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[24][28] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28197
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[24][29] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28199
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[24][30] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28201
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[24][31] S=$abc$30656$new_n6225 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28203
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n3309 A2=latched_rd[4] A3=latched_rd[2] Z=$abc$30656$new_n6258
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5857 A2=$abc$30656$new_n6258 ZN=$abc$30656$new_n6259
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[20][0] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28205
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[20][1] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28207
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[20][2] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28209
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[20][3] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28211
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[20][4] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28213
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[20][5] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28215
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[20][6] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28217
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[20][7] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28219
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[20][8] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28221
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[20][9] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28223
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[20][10] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28225
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[20][11] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28227
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[20][12] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28229
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[20][13] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28231
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[20][14] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28233
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[20][15] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28235
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[20][16] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28237
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[20][17] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28239
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[20][18] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28241
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[20][19] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28243
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[20][20] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28245
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[20][21] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28247
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[20][22] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28249
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[20][23] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28251
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[20][24] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28253
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[20][25] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28255
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[20][26] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28257
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[20][27] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28259
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[20][28] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28261
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[20][29] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28263
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[20][30] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28265
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[20][31] S=$abc$30656$new_n6259 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28267
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5924 A2=$abc$30656$new_n6191 ZN=$abc$30656$new_n6292
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[17][0] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28269
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[17][1] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28271
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[17][2] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28273
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[17][3] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28275
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[17][4] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28277
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[17][5] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28279
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[17][6] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28281
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[17][7] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28283
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[17][8] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28285
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[17][9] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28287
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[17][10] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28289
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[17][11] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28291
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[17][12] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28293
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[17][13] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28295
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[17][14] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28297
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[17][15] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28299
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[17][16] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28301
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[17][17] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28303
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[17][18] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28305
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[17][19] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28307
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[17][20] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28309
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[17][21] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28311
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[17][22] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28313
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[17][23] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28315
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[17][24] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28317
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[17][25] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28319
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[17][26] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28321
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[17][27] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28323
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[17][28] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28325
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[17][29] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28327
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[17][30] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28329
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[17][31] S=$abc$30656$new_n6292 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28331
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[25] I1=mem_rdata_q[25] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29807
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29807 I1=decoded_imm_j[5] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28335
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[26] I1=mem_rdata_q[26] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29809
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29809 I1=decoded_imm_j[6] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28337
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[27] I1=mem_rdata_q[27] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29811
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29811 I1=decoded_imm_j[7] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28339
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[28] I1=mem_rdata_q[28] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29813
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29813 I1=decoded_imm_j[8] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28341
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[29] I1=mem_rdata_q[29] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29815
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29815 I1=decoded_imm_j[9] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28343
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[30] I1=mem_rdata_q[30] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29817
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29817 I1=decoded_imm_j[10] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28345
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[12] I1=mem_rdata_q[12] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29781
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29781 I1=decoded_imm_j[12] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28347
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[13] I1=mem_rdata_q[13] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29783
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29783 I1=decoded_imm_j[13] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28349
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[14] I1=mem_rdata_q[14] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29785
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29785 I1=decoded_imm_j[14] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28351
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[31] I1=mem_rdata_q[31] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29819
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29819 I1=decoded_imm_j[20] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28355
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[0] A2=$abc$30656$new_n3519 B=resetn ZN=$abc$30656$new_n6345
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[0] A2=$abc$30656$new_n3519 B=$abc$30656$new_n6345 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28361
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[0] A2=$abc$30656$new_n3519 B=count_instr[1] ZN=$abc$30656$new_n6347
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[1] A2=count_instr[0] ZN=$abc$30656$new_n6348
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[1] A2=count_instr[0] A3=$abc$30656$new_n3519 ZN=$abc$30656$new_n6349
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6349 ZN=$abc$30656$new_n6350
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6347 A3=$abc$30656$new_n6350 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28365
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[2] A2=$abc$30656$new_n6350 Z=$abc$30656$new_n6352
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[2] A2=$abc$30656$new_n6350 B=resetn ZN=$abc$30656$new_n6353
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6352 A2=$abc$30656$new_n6353 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28369
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[3] A2=count_instr[2] ZN=$abc$30656$new_n6355
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6349 A2=$abc$30656$new_n6355 ZN=$abc$30656$new_n6356
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[3] A2=$abc$30656$new_n6352 B=resetn ZN=$abc$30656$new_n6357
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6356 A2=$abc$30656$new_n6357 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28373
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[4] A2=$abc$30656$new_n6356 B=resetn ZN=$abc$30656$new_n6359
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[4] A2=$abc$30656$new_n6356 B=$abc$30656$new_n6359 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28377
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[4] A2=$abc$30656$new_n6356 B=count_instr[5] ZN=$abc$30656$new_n6361
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[5] A2=count_instr[4] A3=$abc$30656$new_n6356 Z=$abc$30656$new_n6362
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6361 A3=$abc$30656$new_n6362 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28381
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[6] A2=$abc$30656$new_n6362 Z=$abc$30656$new_n6364
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[6] A2=$abc$30656$new_n6362 B=resetn ZN=$abc$30656$new_n6365
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6364 A2=$abc$30656$new_n6365 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28385
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[7] A2=count_instr[6] A3=count_instr[5] A4=count_instr[4] ZN=$abc$30656$new_n6367
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[7] A2=$abc$30656$new_n6364 B=resetn ZN=$abc$30656$new_n6368
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[7] A2=count_instr[6] A3=$abc$30656$new_n6362 Z=$abc$30656$new_n6369
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6368 A2=$abc$30656$new_n6369 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28389
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[8] A2=$abc$30656$new_n6369 B=resetn ZN=$abc$30656$new_n6371
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[8] A2=count_instr[7] A3=$abc$30656$new_n6364 Z=$abc$30656$new_n6372
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6371 A2=$abc$30656$new_n6372 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28393
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=count_instr[9] A2=$abc$30656$new_n6372 ZN=$abc$30656$new_n6374
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[9] A2=count_instr[8] A3=$abc$30656$new_n6369 Z=$abc$30656$new_n6375
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6374 A3=$abc$30656$new_n6375 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28397
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[10] A2=$abc$30656$new_n6375 B=resetn ZN=$abc$30656$new_n6377
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[10] A2=count_instr[9] A3=$abc$30656$new_n6372 Z=$abc$30656$new_n6378
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6377 A2=$abc$30656$new_n6378 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28401
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[11] A2=count_instr[9] A3=count_instr[8] ZN=$abc$30656$new_n6380
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[11] A2=count_instr[10] A3=count_instr[9] A4=count_instr[8] ZN=$abc$30656$new_n6381
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[11] A2=$abc$30656$new_n6378 B=resetn ZN=$abc$30656$new_n6382
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[11] A2=$abc$30656$new_n6378 B=$abc$30656$new_n6382 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28405
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n6348 A2=$abc$30656$new_n6355 A3=$abc$30656$new_n6367 A4=$abc$30656$new_n6381 ZN=$abc$30656$new_n6384
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[7] A2=count_instr[6] A3=count_instr[3] A4=count_instr[1] Z=$abc$30656$new_n6385
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[4] A2=count_instr[2] A3=count_instr[0] A4=$abc$30656$new_n6385 ZN=$abc$30656$new_n6386
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3305 A2=$abc$30656$new_n6381 A3=$abc$30656$new_n6386 ZN=$abc$30656$new_n6387
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[7] A2=count_instr[5] A3=count_instr[4] ZN=$abc$30656$new_n6388
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[10] A2=count_instr[0] ZN=$abc$30656$new_n6389
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[6] A2=count_instr[3] A3=count_instr[2] A4=count_instr[1] ZN=$abc$30656$new_n6390
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n6380 A2=$abc$30656$new_n6388 A3=$abc$30656$new_n6389 A4=$abc$30656$new_n6390 ZN=$abc$30656$new_n6391
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n3519 A2=$abc$30656$new_n6391 Z=$abc$30656$new_n6392
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[12] A2=$abc$30656$new_n6392 B=resetn ZN=$abc$30656$new_n6393
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[12] A2=$abc$30656$new_n6392 B=$abc$30656$new_n6393 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28409
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[12] A2=$abc$30656$new_n6392 B=count_instr[13] ZN=$abc$30656$new_n6395
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[13] A2=count_instr[12] Z=$abc$30656$new_n6396
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n3519 A2=$abc$30656$new_n6384 A3=$abc$30656$new_n6396 Z=$abc$30656$new_n6397
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6397 ZN=$abc$30656$new_n6398
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6395 A3=$abc$30656$new_n6397 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28413
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[14] A2=$abc$30656$new_n6397 B=resetn ZN=$abc$30656$new_n6400
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[14] A2=$abc$30656$new_n6397 B=$abc$30656$new_n6400 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28417
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[14] A2=$abc$30656$new_n6397 B=count_instr[15] ZN=$abc$30656$new_n6402
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[15] A2=count_instr[14] A3=$abc$30656$new_n6392 A4=$abc$30656$new_n6396 Z=$abc$30656$new_n6403
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6402 A3=$abc$30656$new_n6403 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28421
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[16] A2=$abc$30656$new_n6403 B=resetn ZN=$abc$30656$new_n6405
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[16] A2=$abc$30656$new_n6403 Z=$abc$30656$new_n6406
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6405 A2=$abc$30656$new_n6406 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28425
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=count_instr[17] A2=$abc$30656$new_n6406 ZN=$abc$30656$new_n6408
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[17] A2=count_instr[16] A3=count_instr[15] A4=count_instr[14] ZN=$abc$30656$new_n6409
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6398 A2=$abc$30656$new_n6409 ZN=$abc$30656$new_n6410
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6408 A3=$abc$30656$new_n6410 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28429
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[18] A2=$abc$30656$new_n6410 B=resetn ZN=$abc$30656$new_n6412
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[18] A2=count_instr[17] A3=$abc$30656$new_n6406 Z=$abc$30656$new_n6413
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6412 A2=$abc$30656$new_n6413 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28433
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[19] A2=$abc$30656$new_n6413 B=resetn ZN=$abc$30656$new_n6415
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[19] A2=count_instr[18] A3=$abc$30656$new_n6410 Z=$abc$30656$new_n6416
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6415 A2=$abc$30656$new_n6416 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28437
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[19] A2=count_instr[18] A3=count_instr[13] A4=count_instr[12] ZN=$abc$30656$new_n6418
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6409 A2=$abc$30656$new_n6418 ZN=$abc$30656$new_n6419
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3519 A2=$abc$30656$new_n6387 A3=$abc$30656$new_n6419 ZN=$abc$30656$new_n6420
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[20] A2=$abc$30656$new_n6416 B=resetn ZN=$abc$30656$new_n6421
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[20] A2=$abc$30656$new_n6416 B=$abc$30656$new_n6421 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28441
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[20] A2=$abc$30656$new_n6416 B=count_instr[21] ZN=$abc$30656$new_n6423
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[21] A2=count_instr[20] ZN=$abc$30656$new_n6424
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[21] A2=count_instr[20] A3=$abc$30656$new_n6416 Z=$abc$30656$new_n6425
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[21] A2=count_instr[20] A3=$abc$30656$new_n6416 ZN=$abc$30656$new_n6426
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6420 A2=$abc$30656$new_n6424 ZN=$abc$30656$new_n6427
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6423 A3=$abc$30656$new_n6425 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28445
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[22] A2=$abc$30656$new_n6427 B=resetn ZN=$abc$30656$new_n6429
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[22] A2=$abc$30656$new_n6427 B=$abc$30656$new_n6429 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28449
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[22] A2=$abc$30656$new_n6427 B=count_instr[23] ZN=$abc$30656$new_n6431
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[23] A2=count_instr[22] A3=$abc$30656$new_n6425 Z=$abc$30656$new_n6432
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6431 A3=$abc$30656$new_n6432 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28453
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[23] A2=count_instr[21] A3=count_instr[20] ZN=$abc$30656$new_n6434
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[23] A2=count_instr[22] A3=count_instr[21] A4=count_instr[20] ZN=$abc$30656$new_n6435
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[24] A2=$abc$30656$new_n6432 B=resetn ZN=$abc$30656$new_n6436
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[24] A2=$abc$30656$new_n6432 ZN=$abc$30656$new_n6437
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[24] A2=count_instr[23] A3=count_instr[22] A4=$abc$30656$new_n6427 Z=$abc$30656$new_n6438
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6436 A2=$abc$30656$new_n6438 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28457
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[25] A2=count_instr[24] A3=count_instr[23] A4=count_instr[22] ZN=$abc$30656$new_n6440
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6426 A2=$abc$30656$new_n6440 ZN=$abc$30656$new_n6441
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3304 A2=$abc$30656$new_n6437 B=$abc$30656$new_n6441 C=$abc$30656$new_n3306 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28461
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[26] A2=$abc$30656$new_n6441 B=resetn ZN=$abc$30656$new_n6443
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[26] A2=$abc$30656$new_n6441 B=$abc$30656$new_n6443 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28465
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[26] A2=$abc$30656$new_n6441 B=count_instr[27] ZN=$abc$30656$new_n6445
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[27] A2=count_instr[26] ZN=$abc$30656$new_n6446
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[27] A2=count_instr[26] A3=count_instr[25] A4=$abc$30656$new_n6438 Z=$abc$30656$new_n6447
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6445 A3=$abc$30656$new_n6447 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28469
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[28] A2=$abc$30656$new_n6447 B=resetn ZN=$abc$30656$new_n6449
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[28] A2=count_instr[27] A3=count_instr[26] A4=$abc$30656$new_n6441 Z=$abc$30656$new_n6450
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6449 A2=$abc$30656$new_n6450 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28473
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[29] A2=$abc$30656$new_n6450 B=resetn ZN=$abc$30656$new_n6452
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[29] A2=count_instr[28] ZN=$abc$30656$new_n6453
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[29] A2=count_instr[28] A3=$abc$30656$new_n6447 Z=$abc$30656$new_n6454
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6452 A2=$abc$30656$new_n6454 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28477
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[30] A2=$abc$30656$new_n6454 B=resetn ZN=$abc$30656$new_n6456
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[30] A2=$abc$30656$new_n6454 Z=$abc$30656$new_n6457
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6456 A2=$abc$30656$new_n6457 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28481
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[31] A2=$abc$30656$new_n6457 B=resetn ZN=$abc$30656$new_n6459
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[31] A2=$abc$30656$new_n6457 B=$abc$30656$new_n6459 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28485
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[31] A2=count_instr[30] A3=count_instr[29] A4=count_instr[28] ZN=$abc$30656$new_n6461
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n6424 A2=$abc$30656$new_n6440 A3=$abc$30656$new_n6446 A4=$abc$30656$new_n6461 ZN=$abc$30656$new_n6462
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[27] A2=count_instr[26] A3=count_instr[25] A4=count_instr[22] Z=$abc$30656$new_n6463
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[31] A2=count_instr[30] A3=count_instr[24] A4=$abc$30656$new_n6463 ZN=$abc$30656$new_n6464
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n6420 A2=$abc$30656$new_n6434 A3=$abc$30656$new_n6453 A4=$abc$30656$new_n6464 ZN=$abc$30656$new_n6465
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[30] A2=count_instr[27] A3=count_instr[26] A4=count_instr[25] Z=$abc$30656$new_n6466
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[24] A2=$abc$30656$new_n6391 A3=$abc$30656$new_n6466 ZN=$abc$30656$new_n6467
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[31] A2=count_instr[29] A3=count_instr[28] A4=$abc$30656$new_n6419 ZN=$abc$30656$new_n6468
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n3520 A2=$abc$30656$new_n6435 A3=$abc$30656$new_n6467 A4=$abc$30656$new_n6468 ZN=$abc$30656$new_n6469
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[32] A2=$abc$30656$new_n6465 B=resetn ZN=$abc$30656$new_n6470
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[32] A2=$abc$30656$new_n6465 Z=$abc$30656$new_n6471
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6470 A2=$abc$30656$new_n6471 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28489
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[33] A2=count_instr[32] A3=$abc$30656$new_n6416 A4=$abc$30656$new_n6462 ZN=$abc$30656$new_n6473
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[33] A2=$abc$30656$new_n6471 B=resetn ZN=$abc$30656$new_n6474
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[33] A2=$abc$30656$new_n6471 Z=$abc$30656$new_n6475
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[33] A2=$abc$30656$new_n6471 ZN=$abc$30656$new_n6476
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6474 A2=$abc$30656$new_n6475 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28493
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[34] A2=$abc$30656$new_n6475 B=resetn ZN=$abc$30656$new_n6478
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[34] A2=$abc$30656$new_n6475 B=$abc$30656$new_n6478 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28497
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[34] A2=$abc$30656$new_n6475 B=count_instr[35] ZN=$abc$30656$new_n6480
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[35] A2=count_instr[34] A3=$abc$30656$new_n6475 Z=$abc$30656$new_n6481
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6480 A3=$abc$30656$new_n6481 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28501
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[36] A2=$abc$30656$new_n6481 B=resetn ZN=$abc$30656$new_n6483
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[36] A2=$abc$30656$new_n6481 B=$abc$30656$new_n6483 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28505
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[36] A2=$abc$30656$new_n6481 B=count_instr[37] ZN=$abc$30656$new_n6485
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[37] A2=count_instr[36] A3=count_instr[35] A4=count_instr[34] ZN=$abc$30656$new_n6486
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6476 A2=$abc$30656$new_n6486 ZN=$abc$30656$new_n6487
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6485 A3=$abc$30656$new_n6487 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28509
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[38] A2=$abc$30656$new_n6487 B=resetn ZN=$abc$30656$new_n6489
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3303 A2=$abc$30656$new_n6476 A3=$abc$30656$new_n6486 ZN=$abc$30656$new_n6490
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6489 A2=$abc$30656$new_n6490 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28513
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[39] A2=$abc$30656$new_n6490 B=resetn ZN=$abc$30656$new_n6492
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n3302 A2=$abc$30656$new_n3303 A3=$abc$30656$new_n6473 A4=$abc$30656$new_n6486 ZN=$abc$30656$new_n6493
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6493 ZN=$abc$30656$new_n6494
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6492 A2=$abc$30656$new_n6493 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28517
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[39] A2=count_instr[38] A3=count_instr[33] A4=count_instr[32] ZN=$abc$30656$new_n6496
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6486 A2=$abc$30656$new_n6496 ZN=$abc$30656$new_n6497
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[40] A2=$abc$30656$new_n6493 B=resetn ZN=$abc$30656$new_n6498
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[40] A2=$abc$30656$new_n6493 B=$abc$30656$new_n6498 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28521
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[40] A2=$abc$30656$new_n6493 B=count_instr[41] ZN=$abc$30656$new_n6500
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[41] A2=count_instr[40] A3=$abc$30656$new_n6493 Z=$abc$30656$new_n6501
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6500 A3=$abc$30656$new_n6501 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28525
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[42] A2=$abc$30656$new_n6501 B=resetn ZN=$abc$30656$new_n6503
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[42] A2=$abc$30656$new_n6501 B=$abc$30656$new_n6503 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28529
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[42] A2=$abc$30656$new_n6501 B=count_instr[43] ZN=$abc$30656$new_n6505
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[43] A2=count_instr[42] A3=count_instr[41] A4=count_instr[40] ZN=$abc$30656$new_n6506
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6494 A2=$abc$30656$new_n6506 ZN=$abc$30656$new_n6507
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6505 A3=$abc$30656$new_n6507 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28533
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[44] A2=$abc$30656$new_n6507 B=resetn ZN=$abc$30656$new_n6509
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[44] A2=$abc$30656$new_n6507 B=$abc$30656$new_n6509 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28537
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[44] A2=$abc$30656$new_n6507 B=count_instr[45] ZN=$abc$30656$new_n6511
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[45] A2=count_instr[44] A3=$abc$30656$new_n6507 Z=$abc$30656$new_n6512
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[45] A2=count_instr[44] ZN=$abc$30656$new_n6513
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6511 A3=$abc$30656$new_n6512 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28541
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[46] A2=$abc$30656$new_n6512 B=resetn ZN=$abc$30656$new_n6515
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[46] A2=$abc$30656$new_n6512 Z=$abc$30656$new_n6516
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6515 A2=$abc$30656$new_n6516 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28545
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=count_instr[47] A2=$abc$30656$new_n6516 ZN=$abc$30656$new_n6518
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[47] A2=count_instr[46] ZN=$abc$30656$new_n6519
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6513 A2=$abc$30656$new_n6519 ZN=$abc$30656$new_n6520
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n6507 A2=$abc$30656$new_n6520 B=$abc$30656$new_n6518 C=$abc$30656$new_n3306 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28549
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n6506 A2=$abc$30656$new_n6513 A3=$abc$30656$new_n6519 ZN=$abc$30656$new_n6522
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n6462 A2=$abc$30656$new_n6497 A3=$abc$30656$new_n6522 ZN=$abc$30656$new_n6523
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n6506 A2=$abc$30656$new_n6513 A3=$abc$30656$new_n6519 ZN=$abc$30656$new_n6524
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n6497 A2=$abc$30656$new_n6524 Z=$abc$30656$new_n6525
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6465 A2=$abc$30656$new_n6525 B=count_instr[48] ZN=$abc$30656$new_n6526
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[48] A2=$abc$30656$new_n6469 A3=$abc$30656$new_n6497 A4=$abc$30656$new_n6522 Z=$abc$30656$new_n6527
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6526 A3=$abc$30656$new_n6527 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28553
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[49] A2=$abc$30656$new_n6527 B=resetn ZN=$abc$30656$new_n6529
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[49] A2=count_instr[48] A3=$abc$30656$new_n6465 A4=$abc$30656$new_n6525 Z=$abc$30656$new_n6530
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6529 A2=$abc$30656$new_n6530 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28557
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[50] A2=$abc$30656$new_n6530 B=resetn ZN=$abc$30656$new_n6532
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_instr[50] A2=count_instr[49] A3=$abc$30656$new_n6527 Z=$abc$30656$new_n6533
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6532 A2=$abc$30656$new_n6533 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28561
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[51] A2=$abc$30656$new_n6533 B=resetn ZN=$abc$30656$new_n6535
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=count_instr[51] A2=count_instr[50] A3=count_instr[49] ZN=$abc$30656$new_n6536
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[51] A2=count_instr[50] A3=count_instr[49] A4=$abc$30656$new_n6527 Z=$abc$30656$new_n6537
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6535 A2=$abc$30656$new_n6537 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28565
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[52] A2=$abc$30656$new_n6537 B=resetn ZN=$abc$30656$new_n6539
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_instr[52] A2=count_instr[51] A3=count_instr[50] A4=$abc$30656$new_n6530 Z=$abc$30656$new_n6540
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6539 A2=$abc$30656$new_n6540 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28569
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[53] A2=$abc$30656$new_n6540 B=resetn ZN=$abc$30656$new_n6542
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[53] A2=$abc$30656$new_n6540 B=$abc$30656$new_n6542 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28573
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=count_instr[53] A2=count_instr[52] A3=count_instr[48] A4=$abc$30656$new_n3519 ZN=$abc$30656$new_n6544
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6536 A2=$abc$30656$new_n6544 ZN=$abc$30656$new_n6545
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n6384 A2=$abc$30656$new_n6419 A3=$abc$30656$new_n6545 ZN=$abc$30656$new_n6546
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6523 A2=$abc$30656$new_n6546 ZN=$abc$30656$new_n6547
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[54] A2=$abc$30656$new_n6547 Z=$abc$30656$new_n6548
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[54] A2=$abc$30656$new_n6547 B=resetn ZN=$abc$30656$new_n6549
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6548 A2=$abc$30656$new_n6549 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28577
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[55] A2=$abc$30656$new_n6548 Z=$abc$30656$new_n6551
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[55] A2=$abc$30656$new_n6548 B=resetn ZN=$abc$30656$new_n6552
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6551 A2=$abc$30656$new_n6552 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28581
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[56] A2=$abc$30656$new_n6551 Z=$abc$30656$new_n6554
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[56] A2=$abc$30656$new_n6551 B=resetn ZN=$abc$30656$new_n6555
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6554 A2=$abc$30656$new_n6555 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28585
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[57] A2=$abc$30656$new_n6554 Z=$abc$30656$new_n6557
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[57] A2=$abc$30656$new_n6554 B=resetn ZN=$abc$30656$new_n6558
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6557 A2=$abc$30656$new_n6558 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28589
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[58] A2=$abc$30656$new_n6557 Z=$abc$30656$new_n6560
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[58] A2=$abc$30656$new_n6557 B=resetn ZN=$abc$30656$new_n6561
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6560 A2=$abc$30656$new_n6561 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28593
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[59] A2=$abc$30656$new_n6560 Z=$abc$30656$new_n6563
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[59] A2=$abc$30656$new_n6560 B=resetn ZN=$abc$30656$new_n6564
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6563 A2=$abc$30656$new_n6564 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28597
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[60] A2=$abc$30656$new_n6563 Z=$abc$30656$new_n6566
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[60] A2=$abc$30656$new_n6563 B=resetn ZN=$abc$30656$new_n6567
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6566 A2=$abc$30656$new_n6567 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28601
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_instr[61] A2=$abc$30656$new_n6566 Z=$abc$30656$new_n6569
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[61] A2=$abc$30656$new_n6566 B=resetn ZN=$abc$30656$new_n6570
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6569 A2=$abc$30656$new_n6570 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28605
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_instr[62] A2=$abc$30656$new_n6569 ZN=$abc$30656$new_n6572
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_instr[62] A2=$abc$30656$new_n6569 B=resetn ZN=$abc$30656$new_n6573
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_instr[62] A2=$abc$30656$new_n6569 B=$abc$30656$new_n6573 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28609
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_instr[63] A2=$abc$30656$new_n6572 Z=$abc$30656$new_n6575
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n6575 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28613
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[1] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6577
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[1] I1=$abc$30656$new_n4656 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6578
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3492 A2=$abc$30656$new_n6578 ZN=$abc$30656$new_n6579
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6577 A2=$abc$30656$new_n6579 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28617
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[2] I1=$abc$30656$new_n4659 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6581
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[2] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6581 ZN=$abc$30656$new_n6582
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6582 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28621
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[3] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6584
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[3] I1=$abc$30656$new_n4665 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6585
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3492 A2=$abc$30656$new_n6585 ZN=$abc$30656$new_n6586
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6584 A2=$abc$30656$new_n6586 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28625
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[4] I1=$abc$30656$new_n4670 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6588
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[4] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6588 ZN=$abc$30656$new_n6589
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6589 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28629
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[5] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6591
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[5] I1=$abc$30656$new_n4675 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6592
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3492 A2=$abc$30656$new_n6592 ZN=$abc$30656$new_n6593
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6591 A2=$abc$30656$new_n6593 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28633
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[6] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6595
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[6] I1=$abc$30656$new_n4681 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6596
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6596 ZN=$abc$30656$new_n6597
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3492 A2=$abc$30656$new_n6596 ZN=$abc$30656$new_n6598
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6595 A2=$abc$30656$new_n6598 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28637
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[7] I1=$abc$30656$new_n4686 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6600
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[7] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6600 ZN=$abc$30656$new_n6601
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6601 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28641
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[8] I1=$abc$30656$new_n4691 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6603
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[8] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6603 ZN=$abc$30656$new_n6604
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6604 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28645
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[9] I1=$abc$30656$new_n4696 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6606
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6606 ZN=$abc$30656$new_n6607
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[9] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6606 ZN=$abc$30656$new_n6608
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6608 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28649
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[10] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6610
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4480 A2=$abc$30656$new_n4701 Z=$abc$30656$new_n6611
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n4498 A2=$abc$30656$new_n6611 Z=$abc$30656$new_n6612
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3492 A2=$abc$30656$new_n6612 ZN=$abc$30656$new_n6613
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6610 A2=$abc$30656$new_n6613 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28653
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[11] I1=$abc$30656$new_n4706 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6615
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[11] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6615 ZN=$abc$30656$new_n6616
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6616 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28657
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[12] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6618
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[12] I1=$abc$30656$new_n4709 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6619
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6619 ZN=$abc$30656$new_n6620
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3492 A2=$abc$30656$new_n6619 ZN=$abc$30656$new_n6621
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6618 A2=$abc$30656$new_n6621 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28661
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[13] I1=$abc$30656$new_n4714 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6623
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[13] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6623 ZN=$abc$30656$new_n6624
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6624 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28665
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4480 A2=$abc$30656$new_n4719 Z=$abc$30656$new_n6626
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n4507 A2=$abc$30656$new_n6626 Z=$abc$30656$new_n6627
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[14] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6627 ZN=$abc$30656$new_n6628
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6628 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28669
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[15] I1=$abc$30656$new_n4724 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6630
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[15] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6630 ZN=$abc$30656$new_n6631
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6631 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28673
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[16] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6633
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[16] I1=$abc$30656$new_n4729 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6634
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3492 A2=$abc$30656$new_n6634 ZN=$abc$30656$new_n6635
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6633 A2=$abc$30656$new_n6635 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28677
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[17] I1=$abc$30656$new_n4735 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6637
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[17] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6637 ZN=$abc$30656$new_n6638
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6638 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28681
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4480 A2=$abc$30656$new_n4739 Z=$abc$30656$new_n6640
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n4517 A2=$abc$30656$new_n6640 Z=$abc$30656$new_n6641
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[18] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6641 ZN=$abc$30656$new_n6642
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6642 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28685
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[19] I1=$abc$30656$new_n4745 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6644
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[19] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6644 ZN=$abc$30656$new_n6645
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6645 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28689
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_pc[20] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6647
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[20] I1=$abc$30656$new_n4750 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6648
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3492 A2=$abc$30656$new_n6648 ZN=$abc$30656$new_n6649
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6647 A2=$abc$30656$new_n6649 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28693
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[21] I1=$abc$30656$new_n4755 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6651
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[21] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6651 ZN=$abc$30656$new_n6652
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6652 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28697
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[22] I1=$abc$30656$new_n4760 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6654
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[22] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6654 ZN=$abc$30656$new_n6655
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6655 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28701
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[23] I1=$abc$30656$new_n4766 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6657
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[23] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6657 ZN=$abc$30656$new_n6658
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6658 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28705
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[24] I1=$abc$30656$new_n4770 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6660
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[24] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6660 ZN=$abc$30656$new_n6661
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6661 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28709
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[25] I1=$abc$30656$new_n4776 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6663
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[25] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6663 ZN=$abc$30656$new_n6664
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6664 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28713
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[26] I1=$abc$30656$new_n4781 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6666
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[26] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6666 ZN=$abc$30656$new_n6667
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6667 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28717
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[27] I1=$abc$30656$new_n4786 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6669
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[27] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6669 ZN=$abc$30656$new_n6670
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6670 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28721
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[28] I1=$abc$30656$new_n4791 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6672
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[28] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6672 ZN=$abc$30656$new_n6673
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6673 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[29] I1=$abc$30656$new_n4795 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6675
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[29] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6675 ZN=$abc$30656$new_n6676
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6676 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28729
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n4480 A2=$abc$30656$new_n4801 Z=$abc$30656$new_n6678
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n4543 A2=$abc$30656$new_n6678 Z=$abc$30656$new_n6679
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[30] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6679 ZN=$abc$30656$new_n6680
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6680 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28733
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_next_pc[31] I1=$abc$30656$new_n4806 S=$abc$30656$new_n4480 Z=$abc$30656$new_n6682
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_pc[31] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6682 ZN=$abc$30656$new_n6683
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6683 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28737
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[1] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6685
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs2[1] A2=$abc$30656$new_n6578 ZN=$abc$30656$new_n6686
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=decoded_rs2[1] A2=$abc$30656$new_n3492 A3=$abc$30656$new_n3517 ZN=$abc$30656$new_n6687
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6579 A2=$abc$30656$new_n6687 ZN=$abc$30656$new_n6688
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3518 A2=$abc$30656$new_n6686 B=$abc$30656$new_n6688 ZN=$abc$30656$new_n6689
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6685 A2=$abc$30656$new_n6689 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28741
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3364 A2=$abc$30656$new_n6581 ZN=$abc$30656$new_n6691
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs2[2] A2=$abc$30656$new_n6581 ZN=$abc$30656$new_n6692
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_rs2[2] A2=$abc$30656$new_n6581 ZN=$abc$30656$new_n6693
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6686 A2=$abc$30656$new_n6693 ZN=$abc$30656$new_n6694
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n3528 A2=$abc$30656$new_n6581 B1=$abc$30656$new_n6694 B2=$abc$30656$new_n3518 C=$abc$30656$new_n6691 ZN=$abc$30656$new_n6695
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[2] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n3492 B2=$abc$30656$new_n6695 ZN=$abc$30656$new_n6696
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6696 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28745
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[3] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6698
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n6686 A2=$abc$30656$new_n6693 B=$abc$30656$new_n6692 ZN=$abc$30656$new_n6699
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs2[3] A2=$abc$30656$new_n6585 ZN=$abc$30656$new_n6700
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6700 ZN=$abc$30656$new_n6701
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n3375 A2=$abc$30656$new_n6585 ZN=$abc$30656$new_n6702
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6699 A2=$abc$30656$new_n6702 ZN=$abc$30656$new_n6703
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n6699 A2=$abc$30656$new_n6702 Z=$abc$30656$new_n6704
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6581 A2=$abc$30656$new_n6585 ZN=$abc$30656$new_n6705
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6581 A2=$abc$30656$new_n6585 ZN=$abc$30656$new_n6706
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3521 A2=$abc$30656$new_n6586 B1=$abc$30656$new_n6706 B2=$abc$30656$new_n3527 ZN=$abc$30656$new_n6707
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3518 A2=$abc$30656$new_n6704 B=$abc$30656$new_n6707 ZN=$abc$30656$new_n6708
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6698 A2=$abc$30656$new_n6708 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28749
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[4] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6710
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6700 A2=$abc$30656$new_n6703 ZN=$abc$30656$new_n6711
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[4] A2=$abc$30656$new_n6588 ZN=$abc$30656$new_n6712
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=decoded_imm_j[4] A2=$abc$30656$new_n6588 A3=$abc$30656$new_n6711 ZN=$abc$30656$new_n6713
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n6581 A2=$abc$30656$new_n6585 A3=$abc$30656$new_n6588 ZN=$abc$30656$new_n6714
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n6588 A2=$abc$30656$new_n6705 Z=$abc$30656$new_n6715
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n6713 I1=$abc$30656$new_n6715 S=$abc$30656$new_n3363 Z=$abc$30656$new_n6716
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoder_trigger A2=$abc$30656$new_n6716 ZN=$abc$30656$new_n6717
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6588 B=$abc$30656$new_n6717 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6718
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6710 A2=$abc$30656$new_n6718 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28753
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[5] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6720
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[5] A2=$abc$30656$new_n6592 ZN=$abc$30656$new_n6721
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm_j[5] A2=$abc$30656$new_n6592 Z=$abc$30656$new_n6722
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_imm_j[5] A2=$abc$30656$new_n6592 Z=$abc$30656$new_n6723
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[5] A2=$abc$30656$new_n6592 ZN=$abc$30656$new_n6724
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=decoded_imm_j[4] A2=$abc$30656$new_n6588 B1=$abc$30656$new_n6699 B2=$abc$30656$new_n6702 C=$abc$30656$new_n6701 ZN=$abc$30656$new_n6725
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6712 A2=$abc$30656$new_n6725 ZN=$abc$30656$new_n6726
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=decoded_imm_j[5] A2=$abc$30656$new_n6592 A3=$abc$30656$new_n6726 Z=$abc$30656$new_n6727
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n6581 A2=$abc$30656$new_n6585 A3=$abc$30656$new_n6588 A4=$abc$30656$new_n6592 ZN=$abc$30656$new_n6728
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n6592 A2=$abc$30656$new_n6714 Z=$abc$30656$new_n6729
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3521 A2=$abc$30656$new_n6593 B1=$abc$30656$new_n6729 B2=$abc$30656$new_n3527 ZN=$abc$30656$new_n6730
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3518 A2=$abc$30656$new_n6727 B=$abc$30656$new_n6730 ZN=$abc$30656$new_n6731
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6720 A2=$abc$30656$new_n6731 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28757
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[6] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6733
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6722 A2=$abc$30656$new_n6726 B=$abc$30656$new_n6723 ZN=$abc$30656$new_n6734
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n6712 A2=$abc$30656$new_n6721 A3=$abc$30656$new_n6725 B=$abc$30656$new_n6724 ZN=$abc$30656$new_n6735
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[6] A2=$abc$30656$new_n6596 ZN=$abc$30656$new_n6736
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6736 ZN=$abc$30656$new_n6737
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[6] A2=$abc$30656$new_n6596 ZN=$abc$30656$new_n6738
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm_j[6] A2=$abc$30656$new_n6596 Z=$abc$30656$new_n6739
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=decoded_imm_j[6] A2=$abc$30656$new_n6597 A3=$abc$30656$new_n6735 ZN=$abc$30656$new_n6740
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6597 A2=$abc$30656$new_n6728 ZN=$abc$30656$new_n6741
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6597 A2=$abc$30656$new_n6728 ZN=$abc$30656$new_n6742
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3521 A2=$abc$30656$new_n6598 B1=$abc$30656$new_n6742 B2=$abc$30656$new_n3527 ZN=$abc$30656$new_n6743
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3518 A2=$abc$30656$new_n6740 B=$abc$30656$new_n6743 ZN=$abc$30656$new_n6744
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6733 A2=$abc$30656$new_n6744 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28761
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[7] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6746
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6600 A2=$abc$30656$new_n6741 ZN=$abc$30656$new_n6747
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6600 A2=$abc$30656$new_n6741 ZN=$abc$30656$new_n6748
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6735 A2=$abc$30656$new_n6739 B=$abc$30656$new_n6737 ZN=$abc$30656$new_n6749
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n6734 A2=$abc$30656$new_n6738 B=$abc$30656$new_n6736 ZN=$abc$30656$new_n6750
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[7] A2=$abc$30656$new_n6600 ZN=$abc$30656$new_n6751
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[7] A2=$abc$30656$new_n6600 ZN=$abc$30656$new_n6752
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_imm_j[7] A2=$abc$30656$new_n6600 Z=$abc$30656$new_n6753
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6750 A2=$abc$30656$new_n6753 ZN=$abc$30656$new_n6754
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6750 A2=$abc$30656$new_n6753 ZN=$abc$30656$new_n6755
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30656$new_n6755 ZN=$abc$30656$new_n6756
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=instr_jal A2=$abc$30656$new_n6748 B1=$abc$30656$new_n6754 B2=$abc$30656$new_n6756 C=decoder_trigger ZN=$abc$30656$new_n6757
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6600 B=$abc$30656$new_n6757 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6758
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6746 A2=$abc$30656$new_n6758 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28765
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[8] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6760
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6752 A2=$abc$30656$new_n6755 ZN=$abc$30656$new_n6761
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[8] A2=$abc$30656$new_n6603 ZN=$abc$30656$new_n6762
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm_j[8] A2=$abc$30656$new_n6603 Z=$abc$30656$new_n6763
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6762 A2=$abc$30656$new_n6763 ZN=$abc$30656$new_n6764
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n6761 A2=$abc$30656$new_n6764 Z=$abc$30656$new_n6765
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n6600 A2=$abc$30656$new_n6603 A3=$abc$30656$new_n6741 ZN=$abc$30656$new_n6766
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n6603 A2=$abc$30656$new_n6747 Z=$abc$30656$new_n6767
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3517 A2=$abc$30656$new_n6765 B1=$abc$30656$new_n6767 B2=$abc$30656$new_n3527 ZN=$abc$30656$new_n6768
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6603 B=$abc$30656$new_n6768 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6769
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6760 A2=$abc$30656$new_n6769 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28769
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[9] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6771
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n6607 A2=$abc$30656$new_n6766 Z=$abc$30656$new_n6772
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6607 A2=$abc$30656$new_n6766 ZN=$abc$30656$new_n6773
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_jal A2=$abc$30656$new_n6772 A3=$abc$30656$new_n6773 B=decoder_trigger ZN=$abc$30656$new_n6774
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[9] A2=$abc$30656$new_n6606 ZN=$abc$30656$new_n6775
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_imm_j[9] A2=$abc$30656$new_n6606 Z=$abc$30656$new_n6776
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6775 A2=$abc$30656$new_n6776 ZN=$abc$30656$new_n6777
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n6749 A2=$abc$30656$new_n6751 B=$abc$30656$new_n6752 C=$abc$30656$new_n6762 ZN=$abc$30656$new_n6778
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6763 A2=$abc$30656$new_n6778 B=$abc$30656$new_n6777 ZN=$abc$30656$new_n6779
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n6763 A2=$abc$30656$new_n6777 A3=$abc$30656$new_n6778 Z=$abc$30656$new_n6780
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3363 A2=$abc$30656$new_n6779 A3=$abc$30656$new_n6780 ZN=$abc$30656$new_n6781
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=decoder_trigger A2=$abc$30656$new_n6606 B1=$abc$30656$new_n6774 B2=$abc$30656$new_n6781 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6782
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6771 A2=$abc$30656$new_n6782 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28773
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[10] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6784
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6776 A2=$abc$30656$new_n6780 ZN=$abc$30656$new_n6785
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[10] A2=$abc$30656$new_n6612 ZN=$abc$30656$new_n6786
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6786 ZN=$abc$30656$new_n6787
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=decoded_imm_j[10] A2=$abc$30656$new_n6612 A3=$abc$30656$new_n6785 ZN=$abc$30656$new_n6788
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6612 A2=$abc$30656$new_n6773 ZN=$abc$30656$new_n6789
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6612 A2=$abc$30656$new_n6773 ZN=$abc$30656$new_n6790
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3521 A2=$abc$30656$new_n6613 B1=$abc$30656$new_n6790 B2=$abc$30656$new_n3527 ZN=$abc$30656$new_n6791
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3518 A2=$abc$30656$new_n6788 B=$abc$30656$new_n6791 ZN=$abc$30656$new_n6792
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6784 A2=$abc$30656$new_n6792 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28777
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[11] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6794
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n6612 A2=$abc$30656$new_n6615 A3=$abc$30656$new_n6773 ZN=$abc$30656$new_n6795
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$30656$new_n6615 A2=$abc$30656$new_n6789 Z=$abc$30656$new_n6796
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_jal A2=$abc$30656$new_n6796 B=decoder_trigger ZN=$abc$30656$new_n6797
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs2[0] A2=$abc$30656$new_n6615 ZN=$abc$30656$new_n6798
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n3374 A2=$abc$30656$new_n6615 ZN=$abc$30656$new_n6799
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6799 ZN=$abc$30656$new_n6800
.subckt gf180mcu_fd_sc_mcu9t5v0__oai33_1 A1=decoded_imm_j[10] A2=$abc$30656$new_n4498 A3=$abc$30656$new_n6611 B1=$abc$30656$new_n6776 B2=$abc$30656$new_n6780 B3=$abc$30656$new_n6787 ZN=$abc$30656$new_n6801
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n6800 A2=$abc$30656$new_n6801 Z=$abc$30656$new_n6802
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30656$new_n6802 ZN=$abc$30656$new_n6803
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6800 A2=$abc$30656$new_n6801 B=$abc$30656$new_n6803 ZN=$abc$30656$new_n6804
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=decoder_trigger A2=$abc$30656$new_n6615 B1=$abc$30656$new_n6797 B2=$abc$30656$new_n6804 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6805
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6794 A2=$abc$30656$new_n6805 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28781
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6798 A2=$abc$30656$new_n6802 ZN=$abc$30656$new_n6807
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[12] A2=$abc$30656$new_n6619 ZN=$abc$30656$new_n6808
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm_j[12] A2=$abc$30656$new_n6619 Z=$abc$30656$new_n6809
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6808 A2=$abc$30656$new_n6809 ZN=$abc$30656$new_n6810
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6807 A2=$abc$30656$new_n6810 B=$abc$30656$new_n3518 ZN=$abc$30656$new_n6811
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n6807 A2=$abc$30656$new_n6810 B=$abc$30656$new_n6811 ZN=$abc$30656$new_n6812
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6620 A2=$abc$30656$new_n6795 ZN=$abc$30656$new_n6813
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6620 A2=$abc$30656$new_n6795 ZN=$abc$30656$new_n6814
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3521 A2=$abc$30656$new_n6621 B1=$abc$30656$new_n6814 B2=$abc$30656$new_n3527 ZN=$abc$30656$new_n6815
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reg_next_pc[12] A2=$abc$30656$new_n3488 B1=$abc$30656$new_n6812 B2=$abc$30656$new_n6815 ZN=$abc$30656$new_n6816
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6816 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28785
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[13] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6818
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n6623 A2=$abc$30656$new_n6813 Z=$abc$30656$new_n6819
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6623 A2=$abc$30656$new_n6813 ZN=$abc$30656$new_n6820
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_jal A2=$abc$30656$new_n6819 A3=$abc$30656$new_n6820 B=decoder_trigger ZN=$abc$30656$new_n6821
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_imm_j[13] A2=$abc$30656$new_n6623 ZN=$abc$30656$new_n6822
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[13] A2=$abc$30656$new_n6623 ZN=$abc$30656$new_n6823
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6823 ZN=$abc$30656$new_n6824
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6822 A2=$abc$30656$new_n6824 ZN=$abc$30656$new_n6825
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n6800 A2=$abc$30656$new_n6801 B=$abc$30656$new_n6808 C=$abc$30656$new_n6798 ZN=$abc$30656$new_n6826
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6809 A2=$abc$30656$new_n6826 B=$abc$30656$new_n6825 ZN=$abc$30656$new_n6827
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n6809 A2=$abc$30656$new_n6825 A3=$abc$30656$new_n6826 Z=$abc$30656$new_n6828
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3363 A2=$abc$30656$new_n6827 A3=$abc$30656$new_n6828 ZN=$abc$30656$new_n6829
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=decoder_trigger A2=$abc$30656$new_n6623 B1=$abc$30656$new_n6821 B2=$abc$30656$new_n6829 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6830
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6818 A2=$abc$30656$new_n6830 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28789
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[14] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6832
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6824 A2=$abc$30656$new_n6828 ZN=$abc$30656$new_n6833
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[14] A2=$abc$30656$new_n6627 ZN=$abc$30656$new_n6834
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6834 ZN=$abc$30656$new_n6835
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=decoded_imm_j[14] A2=$abc$30656$new_n6627 A3=$abc$30656$new_n6833 Z=$abc$30656$new_n6836
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n6627 A2=$abc$30656$new_n6819 Z=$abc$30656$new_n6837
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6627 A2=$abc$30656$new_n6819 ZN=$abc$30656$new_n6838
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3517 A2=$abc$30656$new_n6836 B1=$abc$30656$new_n6838 B2=$abc$30656$new_n3527 ZN=$abc$30656$new_n6839
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6627 B=$abc$30656$new_n6839 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6840
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6832 A2=$abc$30656$new_n6840 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28793
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[15] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6842
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6630 A2=$abc$30656$new_n6837 ZN=$abc$30656$new_n6843
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=instr_jal A2=$abc$30656$new_n6843 B=decoder_trigger ZN=$abc$30656$new_n6844
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs1[0] A2=$abc$30656$new_n6630 ZN=$abc$30656$new_n6845
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_rs1[0] A2=$abc$30656$new_n6630 Z=$abc$30656$new_n6846
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6846 ZN=$abc$30656$new_n6847
.subckt gf180mcu_fd_sc_mcu9t5v0__oai33_1 A1=decoded_imm_j[14] A2=$abc$30656$new_n4507 A3=$abc$30656$new_n6626 B1=$abc$30656$new_n6824 B2=$abc$30656$new_n6828 B3=$abc$30656$new_n6835 ZN=$abc$30656$new_n6848
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n6847 A2=$abc$30656$new_n6848 B=instr_jal ZN=$abc$30656$new_n6849
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6847 A2=$abc$30656$new_n6848 B=$abc$30656$new_n6849 ZN=$abc$30656$new_n6850
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=decoder_trigger A2=$abc$30656$new_n6630 B1=$abc$30656$new_n6844 B2=$abc$30656$new_n6850 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6851
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6842 A2=$abc$30656$new_n6851 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28797
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[16] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6853
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n6847 A2=$abc$30656$new_n6848 B=$abc$30656$new_n6845 ZN=$abc$30656$new_n6854
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs1[1] A2=$abc$30656$new_n6634 ZN=$abc$30656$new_n6855
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=decoded_rs1[1] A2=$abc$30656$new_n6634 ZN=$abc$30656$new_n6856
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6856 ZN=$abc$30656$new_n6857
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6855 A2=$abc$30656$new_n6857 ZN=$abc$30656$new_n6858
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6854 A2=$abc$30656$new_n6858 ZN=$abc$30656$new_n6859
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3521 A2=$abc$30656$new_n6635 ZN=$abc$30656$new_n6860
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6630 A2=$abc$30656$new_n6837 B=$abc$30656$new_n6634 ZN=$abc$30656$new_n6861
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n6630 A2=$abc$30656$new_n6634 A3=$abc$30656$new_n6837 Z=$abc$30656$new_n6862
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n6861 A2=$abc$30656$new_n6862 B=$abc$30656$new_n3527 ZN=$abc$30656$new_n6863
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3518 A2=$abc$30656$new_n6859 B=$abc$30656$new_n6860 C=$abc$30656$new_n6863 ZN=$abc$30656$new_n6864
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6853 A2=$abc$30656$new_n6864 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28801
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[17] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6866
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n6637 A2=$abc$30656$new_n6862 Z=$abc$30656$new_n6867
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6637 A2=$abc$30656$new_n6862 ZN=$abc$30656$new_n6868
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_jal A2=$abc$30656$new_n6867 A3=$abc$30656$new_n6868 B=decoder_trigger ZN=$abc$30656$new_n6869
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_rs1[2] A2=$abc$30656$new_n6637 Z=$abc$30656$new_n6870
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_rs1[2] A2=$abc$30656$new_n6637 ZN=$abc$30656$new_n6871
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6871 ZN=$abc$30656$new_n6872
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n6847 A2=$abc$30656$new_n6848 B=$abc$30656$new_n6855 C=$abc$30656$new_n6845 ZN=$abc$30656$new_n6873
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6857 A2=$abc$30656$new_n6873 B=$abc$30656$new_n6872 ZN=$abc$30656$new_n6874
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n6857 A2=$abc$30656$new_n6872 A3=$abc$30656$new_n6873 Z=$abc$30656$new_n6875
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3363 A2=$abc$30656$new_n6874 A3=$abc$30656$new_n6875 ZN=$abc$30656$new_n6876
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=decoder_trigger A2=$abc$30656$new_n6637 B1=$abc$30656$new_n6869 B2=$abc$30656$new_n6876 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6877
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6866 A2=$abc$30656$new_n6877 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28805
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[18] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6879
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6870 A2=$abc$30656$new_n6875 ZN=$abc$30656$new_n6880
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_rs1[3] A2=$abc$30656$new_n6641 ZN=$abc$30656$new_n6881
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6881 ZN=$abc$30656$new_n6882
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=decoded_rs1[3] A2=$abc$30656$new_n6641 A3=$abc$30656$new_n6880 Z=$abc$30656$new_n6883
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n6641 A2=$abc$30656$new_n6867 Z=$abc$30656$new_n6884
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6641 A2=$abc$30656$new_n6867 ZN=$abc$30656$new_n6885
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3517 A2=$abc$30656$new_n6883 B1=$abc$30656$new_n6885 B2=$abc$30656$new_n3527 ZN=$abc$30656$new_n6886
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6641 B=$abc$30656$new_n6886 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6887
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6879 A2=$abc$30656$new_n6887 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28809
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[19] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6889
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6644 A2=$abc$30656$new_n6884 ZN=$abc$30656$new_n6890
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[19] A2=$abc$30656$new_n6644 ZN=$abc$30656$new_n6891
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_imm_j[19] A2=$abc$30656$new_n6644 Z=$abc$30656$new_n6892
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6892 ZN=$abc$30656$new_n6893
.subckt gf180mcu_fd_sc_mcu9t5v0__oai33_1 A1=decoded_rs1[3] A2=$abc$30656$new_n4517 A3=$abc$30656$new_n6640 B1=$abc$30656$new_n6870 B2=$abc$30656$new_n6875 B3=$abc$30656$new_n6882 ZN=$abc$30656$new_n6894
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6893 A2=$abc$30656$new_n6894 ZN=$abc$30656$new_n6895
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n6893 A2=$abc$30656$new_n6894 Z=$abc$30656$new_n6896
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=instr_jal A2=$abc$30656$new_n6895 A3=$abc$30656$new_n6896 ZN=$abc$30656$new_n6897
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=instr_jal A2=$abc$30656$new_n6890 B=$abc$30656$new_n6897 C=decoder_trigger ZN=$abc$30656$new_n6898
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6644 B=$abc$30656$new_n6898 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6899
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6889 A2=$abc$30656$new_n6899 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28813
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[20] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6901
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n6891 A2=$abc$30656$new_n6896 Z=$abc$30656$new_n6902
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6648 ZN=$abc$30656$new_n6903
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6648 Z=$abc$30656$new_n6904
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n6902 A2=$abc$30656$new_n6903 A3=$abc$30656$new_n6904 Z=$abc$30656$new_n6905
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6903 A2=$abc$30656$new_n6904 B=$abc$30656$new_n6902 ZN=$abc$30656$new_n6906
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6644 A2=$abc$30656$new_n6884 B=$abc$30656$new_n6648 ZN=$abc$30656$new_n6907
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n6644 A2=$abc$30656$new_n6648 A3=$abc$30656$new_n6884 Z=$abc$30656$new_n6908
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n6907 A2=$abc$30656$new_n6908 Z=$abc$30656$new_n6909
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3521 A2=$abc$30656$new_n6649 B1=$abc$30656$new_n6909 B2=$abc$30656$new_n3527 ZN=$abc$30656$new_n6910
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3518 A2=$abc$30656$new_n6905 A3=$abc$30656$new_n6906 B=$abc$30656$new_n6910 ZN=$abc$30656$new_n6911
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6901 A2=$abc$30656$new_n6911 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28817
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[21] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6913
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=decoder_trigger A2=$abc$30656$new_n6651 B=$abc$30656$new_n3492 ZN=$abc$30656$new_n6914
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6651 A2=$abc$30656$new_n6908 ZN=$abc$30656$new_n6915
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoder_trigger A2=$abc$30656$new_n6915 ZN=$abc$30656$new_n6916
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6651 ZN=$abc$30656$new_n6917
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6651 Z=$abc$30656$new_n6918
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n6893 A2=$abc$30656$new_n6894 B=$abc$30656$new_n6903 C=$abc$30656$new_n6891 ZN=$abc$30656$new_n6919
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6904 A2=$abc$30656$new_n6919 B=$abc$30656$new_n6918 ZN=$abc$30656$new_n6920
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n6904 A2=$abc$30656$new_n6918 A3=$abc$30656$new_n6919 ZN=$abc$30656$new_n6921
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3363 A2=$abc$30656$new_n6920 ZN=$abc$30656$new_n6922
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3518 A2=$abc$30656$new_n6916 B1=$abc$30656$new_n6921 B2=$abc$30656$new_n6922 ZN=$abc$30656$new_n6923
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n6914 A2=$abc$30656$new_n6923 B=$abc$30656$new_n6913 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28821
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[22] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6925
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6917 A2=$abc$30656$new_n6921 ZN=$abc$30656$new_n6926
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6654 ZN=$abc$30656$new_n6927
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6654 Z=$abc$30656$new_n6928
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6926 A2=$abc$30656$new_n6928 ZN=$abc$30656$new_n6929
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6926 A2=$abc$30656$new_n6928 ZN=$abc$30656$new_n6930
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30656$new_n6930 ZN=$abc$30656$new_n6931
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6651 A2=$abc$30656$new_n6908 B=$abc$30656$new_n6654 ZN=$abc$30656$new_n6932
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n6651 A2=$abc$30656$new_n6654 A3=$abc$30656$new_n6908 Z=$abc$30656$new_n6933
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n6932 A2=$abc$30656$new_n6933 Z=$abc$30656$new_n6934
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n6929 A2=$abc$30656$new_n6931 B1=$abc$30656$new_n6934 B2=instr_jal C=decoder_trigger ZN=$abc$30656$new_n6935
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6654 B=$abc$30656$new_n6935 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6936
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6925 A2=$abc$30656$new_n6936 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28825
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[23] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6938
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6917 A2=$abc$30656$new_n6927 ZN=$abc$30656$new_n6939
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$30656$new_n6904 A2=$abc$30656$new_n6918 A3=$abc$30656$new_n6919 A4=$abc$30656$new_n6928 Z=$abc$30656$new_n6940
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n6904 A2=$abc$30656$new_n6918 A3=$abc$30656$new_n6919 A4=$abc$30656$new_n6928 ZN=$abc$30656$new_n6941
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6939 A2=$abc$30656$new_n6940 ZN=$abc$30656$new_n6942
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6657 ZN=$abc$30656$new_n6943
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6657 ZN=$abc$30656$new_n6944
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6942 A2=$abc$30656$new_n6944 ZN=$abc$30656$new_n6945
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n6942 A2=$abc$30656$new_n6944 Z=$abc$30656$new_n6946
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=instr_jal A2=$abc$30656$new_n6945 A3=$abc$30656$new_n6946 ZN=$abc$30656$new_n6947
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6657 A2=$abc$30656$new_n6933 ZN=$abc$30656$new_n6948
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=instr_jal A2=$abc$30656$new_n6948 B=$abc$30656$new_n6947 C=decoder_trigger ZN=$abc$30656$new_n6949
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6657 B=$abc$30656$new_n6949 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6950
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6938 A2=$abc$30656$new_n6950 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28829
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[24] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6952
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6660 ZN=$abc$30656$new_n6953
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6660 ZN=$abc$30656$new_n6954
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n6943 A2=$abc$30656$new_n6946 A3=$abc$30656$new_n6954 ZN=$abc$30656$new_n6955
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6943 A2=$abc$30656$new_n6946 B=$abc$30656$new_n6954 ZN=$abc$30656$new_n6956
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30656$new_n6955 ZN=$abc$30656$new_n6957
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6657 A2=$abc$30656$new_n6933 B=$abc$30656$new_n6660 ZN=$abc$30656$new_n6958
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n6657 A2=$abc$30656$new_n6660 A3=$abc$30656$new_n6933 Z=$abc$30656$new_n6959
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n6958 A2=$abc$30656$new_n6959 Z=$abc$30656$new_n6960
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n6956 A2=$abc$30656$new_n6957 B1=$abc$30656$new_n6960 B2=instr_jal C=decoder_trigger ZN=$abc$30656$new_n6961
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6660 B=$abc$30656$new_n6961 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6962
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6952 A2=$abc$30656$new_n6962 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28833
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[25] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6964
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6663 A2=$abc$30656$new_n6959 ZN=$abc$30656$new_n6965
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6944 A2=$abc$30656$new_n6954 ZN=$abc$30656$new_n6966
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6966 ZN=$abc$30656$new_n6967
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6657 B1=$abc$30656$new_n6939 B2=$abc$30656$new_n6966 ZN=$abc$30656$new_n6968
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6953 A2=$abc$30656$new_n6968 ZN=$abc$30656$new_n6969
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6940 A2=$abc$30656$new_n6966 B=$abc$30656$new_n6969 ZN=$abc$30656$new_n6970
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n6941 A2=$abc$30656$new_n6967 B=$abc$30656$new_n6968 C=$abc$30656$new_n6953 ZN=$abc$30656$new_n6971
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6663 ZN=$abc$30656$new_n6972
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6663 Z=$abc$30656$new_n6973
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6973 ZN=$abc$30656$new_n6974
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6971 A2=$abc$30656$new_n6973 ZN=$abc$30656$new_n6975
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6971 A2=$abc$30656$new_n6973 ZN=$abc$30656$new_n6976
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30656$new_n6976 ZN=$abc$30656$new_n6977
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=instr_jal A2=$abc$30656$new_n6965 B1=$abc$30656$new_n6975 B2=$abc$30656$new_n6977 C=decoder_trigger ZN=$abc$30656$new_n6978
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6663 B=$abc$30656$new_n6978 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n6979
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6964 A2=$abc$30656$new_n6979 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28837
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[26] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6981
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6972 A2=$abc$30656$new_n6976 ZN=$abc$30656$new_n6982
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6666 ZN=$abc$30656$new_n6983
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6666 Z=$abc$30656$new_n6984
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6666 ZN=$abc$30656$new_n6985
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n6972 A2=$abc$30656$new_n6976 A3=$abc$30656$new_n6985 ZN=$abc$30656$new_n6986
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6982 A2=$abc$30656$new_n6984 B=$abc$30656$new_n3363 ZN=$abc$30656$new_n6987
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6663 A2=$abc$30656$new_n6959 B=$abc$30656$new_n6666 ZN=$abc$30656$new_n6988
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n6663 A2=$abc$30656$new_n6666 A3=$abc$30656$new_n6959 Z=$abc$30656$new_n6989
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n6988 A2=$abc$30656$new_n6989 B=decoder_trigger ZN=$abc$30656$new_n6990
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n6986 A2=$abc$30656$new_n6987 B1=$abc$30656$new_n6990 B2=$abc$30656$new_n3518 ZN=$abc$30656$new_n6991
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=decoder_trigger A2=$abc$30656$new_n6666 B=$abc$30656$new_n3492 ZN=$abc$30656$new_n6992
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n6991 A2=$abc$30656$new_n6992 B=$abc$30656$new_n6981 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28841
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[27] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n6994
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6972 A2=$abc$30656$new_n6983 ZN=$abc$30656$new_n6995
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6995 ZN=$abc$30656$new_n6996
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n6970 A2=$abc$30656$new_n6974 A3=$abc$30656$new_n6985 B=$abc$30656$new_n6996 ZN=$abc$30656$new_n6997
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6669 ZN=$abc$30656$new_n6998
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6669 ZN=$abc$30656$new_n6999
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n6999 ZN=$abc$30656$new_n7000
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n6997 A2=$abc$30656$new_n7000 Z=$abc$30656$new_n7001
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6997 A2=$abc$30656$new_n7000 ZN=$abc$30656$new_n7002
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=instr_jal A2=$abc$30656$new_n7001 A3=$abc$30656$new_n7002 ZN=$abc$30656$new_n7003
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6669 A2=$abc$30656$new_n6989 ZN=$abc$30656$new_n7004
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=instr_jal A2=$abc$30656$new_n7004 B=$abc$30656$new_n7003 C=decoder_trigger ZN=$abc$30656$new_n7005
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6669 B=$abc$30656$new_n7005 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n7006
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6994 A2=$abc$30656$new_n7006 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28845
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[28] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n7008
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6672 ZN=$abc$30656$new_n7009
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6672 ZN=$abc$30656$new_n7010
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n6998 A2=$abc$30656$new_n7002 A3=$abc$30656$new_n7010 Z=$abc$30656$new_n7011
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6998 A2=$abc$30656$new_n7002 B=$abc$30656$new_n7010 ZN=$abc$30656$new_n7012
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3363 A2=$abc$30656$new_n7011 A3=$abc$30656$new_n7012 ZN=$abc$30656$new_n7013
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6669 A2=$abc$30656$new_n6989 B=$abc$30656$new_n6672 ZN=$abc$30656$new_n7014
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n6669 A2=$abc$30656$new_n6672 A3=$abc$30656$new_n6989 Z=$abc$30656$new_n7015
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_jal A2=$abc$30656$new_n7014 A3=$abc$30656$new_n7015 B=decoder_trigger ZN=$abc$30656$new_n7016
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=decoder_trigger A2=$abc$30656$new_n6672 B1=$abc$30656$new_n7013 B2=$abc$30656$new_n7016 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n7017
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n7008 A2=$abc$30656$new_n7017 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28849
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[29] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n7019
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6675 A2=$abc$30656$new_n7015 ZN=$abc$30656$new_n7020
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6675 A2=$abc$30656$new_n7015 ZN=$abc$30656$new_n7021
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n6999 A2=$abc$30656$new_n7010 ZN=$abc$30656$new_n7022
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n6971 A2=$abc$30656$new_n6973 A3=$abc$30656$new_n6984 A4=$abc$30656$new_n7022 ZN=$abc$30656$new_n7023
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n6998 A2=$abc$30656$new_n7009 ZN=$abc$30656$new_n7024
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n6995 A2=$abc$30656$new_n7022 B=$abc$30656$new_n7024 ZN=$abc$30656$new_n7025
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6675 Z=$abc$30656$new_n7026
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6675 ZN=$abc$30656$new_n7027
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n7023 A2=$abc$30656$new_n7025 A3=$abc$30656$new_n7027 ZN=$abc$30656$new_n7028
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n7023 A2=$abc$30656$new_n7025 B=$abc$30656$new_n7027 ZN=$abc$30656$new_n7029
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30656$new_n7028 ZN=$abc$30656$new_n7030
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=instr_jal A2=$abc$30656$new_n7021 B1=$abc$30656$new_n7029 B2=$abc$30656$new_n7030 C=decoder_trigger ZN=$abc$30656$new_n7031
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoder_trigger A2=$abc$30656$new_n6675 B=$abc$30656$new_n7031 C=$abc$30656$new_n3492 ZN=$abc$30656$new_n7032
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n7019 A2=$abc$30656$new_n7032 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28853
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[30] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n7034
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7026 A2=$abc$30656$new_n7029 ZN=$abc$30656$new_n7035
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6679 Z=$abc$30656$new_n7036
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6679 A3=$abc$30656$new_n7035 ZN=$abc$30656$new_n7037
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=decoder_trigger A2=$abc$30656$new_n6679 B=$abc$30656$new_n3492 ZN=$abc$30656$new_n7038
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n6675 A2=$abc$30656$new_n6679 A3=$abc$30656$new_n7015 ZN=$abc$30656$new_n7039
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6679 A2=$abc$30656$new_n7020 ZN=$abc$30656$new_n7040
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3518 A2=$abc$30656$new_n7037 B1=$abc$30656$new_n7040 B2=$abc$30656$new_n3528 ZN=$abc$30656$new_n7041
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7038 A2=$abc$30656$new_n7041 B=$abc$30656$new_n7034 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28857
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reg_next_pc[31] A2=$abc$30656$new_n3488 ZN=$abc$30656$new_n7043
.subckt gf180mcu_fd_sc_mcu9t5v0__oai33_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n4543 A3=$abc$30656$new_n6678 B1=$abc$30656$new_n7026 B2=$abc$30656$new_n7029 B3=$abc$30656$new_n7036 ZN=$abc$30656$new_n7044
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=decoded_imm_j[20] A2=$abc$30656$new_n6682 ZN=$abc$30656$new_n7045
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n7044 A2=$abc$30656$new_n7045 Z=$abc$30656$new_n7046
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n7044 A2=$abc$30656$new_n7045 B=$abc$30656$new_n3363 ZN=$abc$30656$new_n7047
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$30656$new_n6682 A2=$abc$30656$new_n7039 ZN=$abc$30656$new_n7048
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n7046 A2=$abc$30656$new_n7047 B1=$abc$30656$new_n7048 B2=$abc$30656$new_n3363 C=$abc$30656$new_n3364 ZN=$abc$30656$new_n7049
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=decoder_trigger A2=$abc$30656$new_n6682 B=$abc$30656$new_n3492 ZN=$abc$30656$new_n7050
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7049 A2=$abc$30656$new_n7050 B=$abc$30656$new_n7043 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28861
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3306 A2=count_cycle[0] ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28863
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[0] A2=count_cycle[1] B=resetn ZN=$abc$30656$new_n7053
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[0] A2=count_cycle[1] B=$abc$30656$new_n7053 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28865
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[0] A2=count_cycle[1] A3=count_cycle[2] Z=$abc$30656$new_n7055
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[0] A2=count_cycle[1] B=count_cycle[2] ZN=$abc$30656$new_n7056
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n7055 A3=$abc$30656$new_n7056 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28867
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[0] A2=count_cycle[1] A3=count_cycle[2] A4=count_cycle[3] Z=$abc$30656$new_n7058
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[3] A2=$abc$30656$new_n7055 B=resetn ZN=$abc$30656$new_n7059
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7058 A2=$abc$30656$new_n7059 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28869
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[4] A2=$abc$30656$new_n7058 Z=$abc$30656$new_n7061
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[4] A2=$abc$30656$new_n7058 B=resetn ZN=$abc$30656$new_n7062
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7061 A2=$abc$30656$new_n7062 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28871
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[5] A2=$abc$30656$new_n7061 Z=$abc$30656$new_n7064
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[5] A2=$abc$30656$new_n7061 B=resetn ZN=$abc$30656$new_n7065
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7064 A2=$abc$30656$new_n7065 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28873
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[4] A2=count_cycle[5] A3=count_cycle[6] A4=$abc$30656$new_n7058 Z=$abc$30656$new_n7067
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[6] A2=$abc$30656$new_n7064 B=resetn ZN=$abc$30656$new_n7068
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7067 A2=$abc$30656$new_n7068 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28875
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[7] A2=$abc$30656$new_n7067 Z=$abc$30656$new_n7070
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[7] A2=$abc$30656$new_n7067 B=resetn ZN=$abc$30656$new_n7071
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7070 A2=$abc$30656$new_n7071 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28877
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[8] A2=$abc$30656$new_n7070 Z=$abc$30656$new_n7073
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[8] A2=$abc$30656$new_n7070 B=resetn ZN=$abc$30656$new_n7074
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7073 A2=$abc$30656$new_n7074 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28879
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[7] A2=count_cycle[8] A3=count_cycle[9] A4=$abc$30656$new_n7067 Z=$abc$30656$new_n7076
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[9] A2=$abc$30656$new_n7073 B=resetn ZN=$abc$30656$new_n7077
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7076 A2=$abc$30656$new_n7077 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28881
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[10] A2=$abc$30656$new_n7076 Z=$abc$30656$new_n7079
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[10] A2=$abc$30656$new_n7076 B=resetn ZN=$abc$30656$new_n7080
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7079 A2=$abc$30656$new_n7080 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28883
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[11] A2=$abc$30656$new_n7079 Z=$abc$30656$new_n7082
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[11] A2=$abc$30656$new_n7079 B=resetn ZN=$abc$30656$new_n7083
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7082 A2=$abc$30656$new_n7083 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28885
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[10] A2=count_cycle[11] A3=count_cycle[12] A4=$abc$30656$new_n7076 Z=$abc$30656$new_n7085
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[12] A2=$abc$30656$new_n7082 B=resetn ZN=$abc$30656$new_n7086
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7085 A2=$abc$30656$new_n7086 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28887
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[13] A2=$abc$30656$new_n7085 Z=$abc$30656$new_n7088
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[13] A2=$abc$30656$new_n7085 B=resetn ZN=$abc$30656$new_n7089
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7088 A2=$abc$30656$new_n7089 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28889
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[14] A2=$abc$30656$new_n7088 Z=$abc$30656$new_n7091
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[14] A2=$abc$30656$new_n7088 B=resetn ZN=$abc$30656$new_n7092
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7091 A2=$abc$30656$new_n7092 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28891
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[13] A2=count_cycle[14] A3=count_cycle[15] A4=$abc$30656$new_n7085 Z=$abc$30656$new_n7094
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[15] A2=$abc$30656$new_n7091 B=resetn ZN=$abc$30656$new_n7095
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7094 A2=$abc$30656$new_n7095 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28893
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[16] A2=$abc$30656$new_n7094 Z=$abc$30656$new_n7097
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[16] A2=$abc$30656$new_n7094 B=resetn ZN=$abc$30656$new_n7098
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7097 A2=$abc$30656$new_n7098 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28895
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[17] A2=$abc$30656$new_n7097 Z=$abc$30656$new_n7100
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[17] A2=$abc$30656$new_n7097 B=resetn ZN=$abc$30656$new_n7101
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7100 A2=$abc$30656$new_n7101 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28897
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[16] A2=count_cycle[17] A3=count_cycle[18] A4=$abc$30656$new_n7094 Z=$abc$30656$new_n7103
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[18] A2=$abc$30656$new_n7100 B=resetn ZN=$abc$30656$new_n7104
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7103 A2=$abc$30656$new_n7104 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28899
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[19] A2=$abc$30656$new_n7103 Z=$abc$30656$new_n7106
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[19] A2=$abc$30656$new_n7103 B=resetn ZN=$abc$30656$new_n7107
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7106 A2=$abc$30656$new_n7107 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28901
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[20] A2=$abc$30656$new_n7106 Z=$abc$30656$new_n7109
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[20] A2=$abc$30656$new_n7106 B=resetn ZN=$abc$30656$new_n7110
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7109 A2=$abc$30656$new_n7110 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28903
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[19] A2=count_cycle[20] A3=count_cycle[21] A4=$abc$30656$new_n7103 Z=$abc$30656$new_n7112
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[21] A2=$abc$30656$new_n7109 B=resetn ZN=$abc$30656$new_n7113
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7112 A2=$abc$30656$new_n7113 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28905
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[22] A2=$abc$30656$new_n7112 Z=$abc$30656$new_n7115
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[22] A2=$abc$30656$new_n7112 B=resetn ZN=$abc$30656$new_n7116
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7115 A2=$abc$30656$new_n7116 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28907
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[23] A2=$abc$30656$new_n7115 Z=$abc$30656$new_n7118
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[23] A2=$abc$30656$new_n7115 B=resetn ZN=$abc$30656$new_n7119
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7118 A2=$abc$30656$new_n7119 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28909
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[22] A2=count_cycle[23] A3=count_cycle[24] A4=$abc$30656$new_n7112 Z=$abc$30656$new_n7121
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[24] A2=$abc$30656$new_n7118 B=resetn ZN=$abc$30656$new_n7122
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7121 A2=$abc$30656$new_n7122 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28911
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[25] A2=$abc$30656$new_n7121 Z=$abc$30656$new_n7124
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[25] A2=$abc$30656$new_n7121 B=resetn ZN=$abc$30656$new_n7125
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7124 A2=$abc$30656$new_n7125 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28913
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[26] A2=$abc$30656$new_n7124 Z=$abc$30656$new_n7127
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[26] A2=$abc$30656$new_n7124 B=resetn ZN=$abc$30656$new_n7128
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7127 A2=$abc$30656$new_n7128 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28915
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[25] A2=count_cycle[26] A3=count_cycle[27] A4=$abc$30656$new_n7121 Z=$abc$30656$new_n7130
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[27] A2=$abc$30656$new_n7127 B=resetn ZN=$abc$30656$new_n7131
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7130 A2=$abc$30656$new_n7131 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28917
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[28] A2=$abc$30656$new_n7130 Z=$abc$30656$new_n7133
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[28] A2=$abc$30656$new_n7130 B=resetn ZN=$abc$30656$new_n7134
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7133 A2=$abc$30656$new_n7134 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28919
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[29] A2=$abc$30656$new_n7133 Z=$abc$30656$new_n7136
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[29] A2=$abc$30656$new_n7133 B=resetn ZN=$abc$30656$new_n7137
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7136 A2=$abc$30656$new_n7137 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28921
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[28] A2=count_cycle[29] A3=count_cycle[30] A4=$abc$30656$new_n7130 Z=$abc$30656$new_n7139
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[30] A2=$abc$30656$new_n7136 B=resetn ZN=$abc$30656$new_n7140
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7139 A2=$abc$30656$new_n7140 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28923
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[31] A2=$abc$30656$new_n7139 Z=$abc$30656$new_n7142
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[31] A2=$abc$30656$new_n7139 B=resetn ZN=$abc$30656$new_n7143
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7142 A2=$abc$30656$new_n7143 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28925
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[32] A2=$abc$30656$new_n7142 Z=$abc$30656$new_n7145
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[32] A2=$abc$30656$new_n7142 B=resetn ZN=$abc$30656$new_n7146
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7145 A2=$abc$30656$new_n7146 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28927
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[31] A2=count_cycle[32] A3=count_cycle[33] A4=$abc$30656$new_n7139 Z=$abc$30656$new_n7148
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[33] A2=$abc$30656$new_n7145 B=resetn ZN=$abc$30656$new_n7149
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7148 A2=$abc$30656$new_n7149 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28929
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[34] A2=$abc$30656$new_n7148 Z=$abc$30656$new_n7151
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[34] A2=$abc$30656$new_n7148 B=resetn ZN=$abc$30656$new_n7152
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7151 A2=$abc$30656$new_n7152 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28931
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[35] A2=$abc$30656$new_n7151 Z=$abc$30656$new_n7154
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[35] A2=$abc$30656$new_n7151 B=resetn ZN=$abc$30656$new_n7155
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7154 A2=$abc$30656$new_n7155 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28933
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[34] A2=count_cycle[35] A3=count_cycle[36] A4=$abc$30656$new_n7148 Z=$abc$30656$new_n7157
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[36] A2=$abc$30656$new_n7154 B=resetn ZN=$abc$30656$new_n7158
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7157 A2=$abc$30656$new_n7158 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28935
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[37] A2=$abc$30656$new_n7157 Z=$abc$30656$new_n7160
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[37] A2=$abc$30656$new_n7157 B=resetn ZN=$abc$30656$new_n7161
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7160 A2=$abc$30656$new_n7161 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28937
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[38] A2=$abc$30656$new_n7160 Z=$abc$30656$new_n7163
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[38] A2=$abc$30656$new_n7160 B=resetn ZN=$abc$30656$new_n7164
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7163 A2=$abc$30656$new_n7164 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28939
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[37] A2=count_cycle[38] A3=count_cycle[39] A4=$abc$30656$new_n7157 Z=$abc$30656$new_n7166
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[39] A2=$abc$30656$new_n7163 B=resetn ZN=$abc$30656$new_n7167
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7166 A2=$abc$30656$new_n7167 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28941
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[40] A2=$abc$30656$new_n7166 Z=$abc$30656$new_n7169
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[40] A2=$abc$30656$new_n7166 B=resetn ZN=$abc$30656$new_n7170
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7169 A2=$abc$30656$new_n7170 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28943
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[41] A2=$abc$30656$new_n7169 Z=$abc$30656$new_n7172
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[41] A2=$abc$30656$new_n7169 B=resetn ZN=$abc$30656$new_n7173
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7172 A2=$abc$30656$new_n7173 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28945
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[40] A2=count_cycle[41] A3=count_cycle[42] A4=$abc$30656$new_n7166 Z=$abc$30656$new_n7175
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[42] A2=$abc$30656$new_n7172 B=resetn ZN=$abc$30656$new_n7176
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7175 A2=$abc$30656$new_n7176 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28947
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[43] A2=$abc$30656$new_n7175 Z=$abc$30656$new_n7178
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[43] A2=$abc$30656$new_n7175 B=resetn ZN=$abc$30656$new_n7179
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7178 A2=$abc$30656$new_n7179 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28949
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[44] A2=$abc$30656$new_n7178 Z=$abc$30656$new_n7181
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[44] A2=$abc$30656$new_n7178 B=resetn ZN=$abc$30656$new_n7182
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7181 A2=$abc$30656$new_n7182 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28951
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[43] A2=count_cycle[44] A3=count_cycle[45] A4=$abc$30656$new_n7175 Z=$abc$30656$new_n7184
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[45] A2=$abc$30656$new_n7181 B=resetn ZN=$abc$30656$new_n7185
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7184 A2=$abc$30656$new_n7185 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28953
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[46] A2=$abc$30656$new_n7184 Z=$abc$30656$new_n7187
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[46] A2=$abc$30656$new_n7184 B=resetn ZN=$abc$30656$new_n7188
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7187 A2=$abc$30656$new_n7188 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28955
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[47] A2=$abc$30656$new_n7187 Z=$abc$30656$new_n7190
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[47] A2=$abc$30656$new_n7187 B=resetn ZN=$abc$30656$new_n7191
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7190 A2=$abc$30656$new_n7191 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28957
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[46] A2=count_cycle[47] A3=count_cycle[48] A4=$abc$30656$new_n7184 Z=$abc$30656$new_n7193
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[48] A2=$abc$30656$new_n7190 B=resetn ZN=$abc$30656$new_n7194
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7193 A2=$abc$30656$new_n7194 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28959
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[49] A2=$abc$30656$new_n7193 Z=$abc$30656$new_n7196
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[49] A2=$abc$30656$new_n7193 B=resetn ZN=$abc$30656$new_n7197
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7196 A2=$abc$30656$new_n7197 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28961
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[50] A2=$abc$30656$new_n7196 Z=$abc$30656$new_n7199
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[50] A2=$abc$30656$new_n7196 B=resetn ZN=$abc$30656$new_n7200
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7199 A2=$abc$30656$new_n7200 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28963
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[49] A2=count_cycle[50] A3=count_cycle[51] A4=$abc$30656$new_n7193 Z=$abc$30656$new_n7202
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[51] A2=$abc$30656$new_n7199 B=resetn ZN=$abc$30656$new_n7203
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7202 A2=$abc$30656$new_n7203 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28965
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[52] A2=$abc$30656$new_n7202 Z=$abc$30656$new_n7205
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[52] A2=$abc$30656$new_n7202 B=resetn ZN=$abc$30656$new_n7206
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7205 A2=$abc$30656$new_n7206 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28967
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[53] A2=$abc$30656$new_n7205 Z=$abc$30656$new_n7208
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[53] A2=$abc$30656$new_n7205 B=resetn ZN=$abc$30656$new_n7209
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7208 A2=$abc$30656$new_n7209 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28969
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[52] A2=count_cycle[53] A3=count_cycle[54] A4=$abc$30656$new_n7202 Z=$abc$30656$new_n7211
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[54] A2=$abc$30656$new_n7208 B=resetn ZN=$abc$30656$new_n7212
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7211 A2=$abc$30656$new_n7212 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28971
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[55] A2=$abc$30656$new_n7211 Z=$abc$30656$new_n7214
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[55] A2=$abc$30656$new_n7211 B=resetn ZN=$abc$30656$new_n7215
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7214 A2=$abc$30656$new_n7215 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28973
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[56] A2=$abc$30656$new_n7214 Z=$abc$30656$new_n7217
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[56] A2=$abc$30656$new_n7214 B=resetn ZN=$abc$30656$new_n7218
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7217 A2=$abc$30656$new_n7218 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28975
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=count_cycle[57] A2=$abc$30656$new_n7217 Z=$abc$30656$new_n7220
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[57] A2=$abc$30656$new_n7217 B=resetn ZN=$abc$30656$new_n7221
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7220 A2=$abc$30656$new_n7221 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28977
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[58] A2=$abc$30656$new_n7220 B=resetn ZN=$abc$30656$new_n7223
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[58] A2=$abc$30656$new_n7220 B=$abc$30656$new_n7223 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28979
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=count_cycle[57] A2=count_cycle[58] A3=count_cycle[59] A4=$abc$30656$new_n7217 Z=$abc$30656$new_n7225
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[58] A2=$abc$30656$new_n7220 B=count_cycle[59] ZN=$abc$30656$new_n7226
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n7225 A3=$abc$30656$new_n7226 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28981
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[60] A2=$abc$30656$new_n7225 B=resetn ZN=$abc$30656$new_n7228
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[60] A2=$abc$30656$new_n7225 B=$abc$30656$new_n7228 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28983
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=count_cycle[60] A2=count_cycle[61] A3=$abc$30656$new_n7225 Z=$abc$30656$new_n7230
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[60] A2=$abc$30656$new_n7225 B=count_cycle[61] ZN=$abc$30656$new_n7231
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n7230 A3=$abc$30656$new_n7231 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28985
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=count_cycle[62] A2=$abc$30656$new_n7230 ZN=$abc$30656$new_n7233
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=count_cycle[62] A2=$abc$30656$new_n7230 B=resetn ZN=$abc$30656$new_n7234
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=count_cycle[62] A2=$abc$30656$new_n7230 B=$abc$30656$new_n7234 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28987
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=count_cycle[63] A2=$abc$30656$new_n7233 Z=$abc$30656$new_n7236
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n7236 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28989
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4811 A2=$abc$30656$new_n4814 ZN=$abc$30656$new_n7238
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4821 A2=$abc$30656$new_n5751 A3=$abc$30656$new_n7238 ZN=$abc$30656$new_n7239
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=reg_op1[31] A2=decoded_imm[31] ZN=$abc$30656$new_n7240
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n5787 A2=$abc$30656$new_n5790 B=$abc$30656$new_n7240 ZN=$abc$30656$new_n7241
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n5787 A2=$abc$30656$new_n5790 A3=$abc$30656$new_n7240 Z=$abc$30656$new_n7242
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$30656$new_n3484 A2=$abc$30656$new_n7241 A3=$abc$30656$new_n7242 Z=$abc$30656$new_n7243
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][31] I1=cpuregs[3][31] I2=cpuregs[6][31] I3=cpuregs[7][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n7244
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][31] I1=cpuregs[11][31] I2=cpuregs[14][31] I3=cpuregs[15][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n7245
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][31] I1=cpuregs[19][31] I2=cpuregs[22][31] I3=cpuregs[23][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n7246
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][31] I1=cpuregs[27][31] I2=cpuregs[30][31] I3=cpuregs[31][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n7247
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n7245 ZN=$abc$30656$new_n7248
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n7244 B=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n7249
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n7247 ZN=$abc$30656$new_n7250
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n7246 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n7251
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n7248 A2=$abc$30656$new_n7249 B1=$abc$30656$new_n7250 B2=$abc$30656$new_n7251 ZN=$abc$30656$new_n7252
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][31] I1=cpuregs[1][31] I2=cpuregs[4][31] I3=cpuregs[5][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n7253
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n7253 ZN=$abc$30656$new_n7254
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][31] I1=cpuregs[9][31] I2=cpuregs[12][31] I3=cpuregs[13][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n7255
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n7255 B=$abc$30656$new_n3414 ZN=$abc$30656$new_n7256
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][31] I1=cpuregs[17][31] I2=cpuregs[20][31] I3=cpuregs[21][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n7257
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$\cpuregs$rdreg[1]$q[3] A2=$abc$30656$new_n7257 Z=$abc$30656$new_n7258
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][31] I1=cpuregs[25][31] I2=cpuregs[28][31] I3=cpuregs[29][31] S0=$\cpuregs$rdreg[1]$q[0] S1=$\cpuregs$rdreg[1]$q[2] Z=$abc$30656$new_n7259
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3413 A2=$abc$30656$new_n7259 B=$abc$30656$new_n7258 C=$\cpuregs$rdreg[1]$q[4] ZN=$abc$30656$new_n7260
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n7254 A2=$abc$30656$new_n7256 B=$abc$30656$new_n7260 C=$abc$30656$new_n3412 ZN=$abc$30656$new_n7261
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3412 A2=$abc$30656$new_n7252 B=$abc$30656$new_n7261 C=$abc$30656$new_n4826 ZN=$abc$30656$new_n7262
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_op1[27] A2=$abc$30656$new_n3509 B=$abc$30656$new_n4812 ZN=$abc$30656$new_n7263
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3345 A2=$abc$30656$new_n3509 B=$abc$30656$new_n7263 C=$abc$30656$new_n3316 ZN=$abc$30656$new_n7264
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=reg_pc[31] A2=$abc$30656$new_n4871 B=$abc$30656$new_n7239 C=$abc$30656$new_n7264 ZN=$abc$30656$new_n7265
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4818 A2=$abc$30656$new_n7262 B=$abc$30656$new_n7265 ZN=$abc$30656$new_n7266
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n7266 ZN=$abc$30656$new_n7267
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3343 A2=$abc$30656$new_n7239 B1=$abc$30656$new_n7243 B2=$abc$30656$new_n7267 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$28991
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3306 A2=trap ZN=$abc$30656$new_n7269
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=resetn A2=$abc$30656$new_n3308 ZN=$abc$30656$new_n7270
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=mem_la_write A2=mem_la_read B=$abc$30656$new_n7269 ZN=$abc$30656$new_n7271
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[2] I1=mem_addr[2] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28993
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[3] I1=mem_addr[3] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28995
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[4] I1=mem_addr[4] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28997
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[5] I1=mem_addr[5] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28999
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[6] I1=mem_addr[6] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29001
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[7] I1=mem_addr[7] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29003
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[8] I1=mem_addr[8] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29005
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[9] I1=mem_addr[9] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29007
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[10] I1=mem_addr[10] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29009
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[11] I1=mem_addr[11] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29011
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[12] I1=mem_addr[12] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29013
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[13] I1=mem_addr[13] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29015
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[14] I1=mem_addr[14] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29017
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[15] I1=mem_addr[15] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29019
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[16] I1=mem_addr[16] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29021
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[17] I1=mem_addr[17] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29023
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[18] I1=mem_addr[18] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29025
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[19] I1=mem_addr[19] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29027
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[20] I1=mem_addr[20] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29029
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[21] I1=mem_addr[21] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29031
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[22] I1=mem_addr[22] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29033
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[23] I1=mem_addr[23] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29035
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[24] I1=mem_addr[24] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29037
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[25] I1=mem_addr[25] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29039
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[26] I1=mem_addr[26] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29041
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[27] I1=mem_addr[27] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29043
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[28] I1=mem_addr[28] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29045
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[29] I1=mem_addr[29] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29047
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[30] I1=mem_addr[30] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29049
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_addr[31] I1=mem_addr[31] S=$abc$30656$new_n7271 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29051
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3493 A2=$abc$30656$new_n3528 B=mem_do_prefetch ZN=$abc$30656$new_n7302
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=instr_jalr A2=instr_jal A3=$abc$30656$new_n3521 B=$abc$30656$new_n7302 ZN=$abc$30656$new_n7303
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n3489 A2=$abc$30656$new_n7303 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29055
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=is_sll_srl_sra A2=$abc$30656$new_n3366 A3=$abc$30656$new_n3531 ZN=$abc$30656$new_n7305
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n3365 A2=$abc$30656$new_n3455 A3=$abc$30656$new_n3515 A4=$abc$30656$new_n7305 ZN=$abc$30656$new_n7306
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[1] A2=cpu_state[2] ZN=$abc$30656$new_n7307
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=cpu_state[2] A2=$abc$30656$new_n7306 B1=$abc$30656$new_n7307 B2=$abc$30656$new_n3316 C=$abc$30656$new_n3542 ZN=$abc$30656$new_n7308
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=is_sb_sh_sw A2=$abc$30656$new_n3531 B=mem_do_prefetch ZN=$abc$30656$new_n7309
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3544 A2=$abc$30656$new_n7309 ZN=$abc$30656$new_n7310
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_do_prefetch A2=cpu_state[4] B1=$abc$30656$new_n7310 B2=cpu_state[2] ZN=$abc$30656$new_n7311
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3527 A2=$abc$30656$new_n4816 B=$abc$30656$new_n7308 C=$abc$30656$new_n7311 ZN=$abc$30656$new_n7312
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=mem_do_rinst A2=$abc$30656$new_n7308 B=$abc$30656$new_n7312 C=$abc$30656$new_n3489 ZN=$abc$30656$new_n7313
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n3314 A2=$abc$30656$new_n3315 A3=$abc$30656$new_n3488 A4=$abc$30656$new_n4817 ZN=$abc$30656$new_n7314
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4570 A2=$abc$30656$new_n7314 B=$abc$30656$new_n7313 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29059
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=mem_do_rdata A2=$abc$30656$new_n3489 B=$abc$30656$new_n3495 ZN=$abc$30656$new_n7316
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n7316 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29063
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$30656$new_n3314 A2=$abc$30656$new_n3559 A3=$abc$30656$new_n7307 Z=$abc$30656$new_n7318
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_do_wdata A2=$abc$30656$new_n3489 B1=$abc$30656$new_n7318 B2=$abc$30656$new_n3475 ZN=$abc$30656$new_n7319
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n7319 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29067
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][0] I1=cpuregs[11][0] I2=cpuregs[14][0] I3=cpuregs[15][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7321
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][0] I1=cpuregs[9][0] I2=cpuregs[12][0] I3=cpuregs[13][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7322
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][0] I1=cpuregs[3][0] I2=cpuregs[6][0] I3=cpuregs[7][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7323
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][0] I1=cpuregs[1][0] I2=cpuregs[4][0] I3=cpuregs[5][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7324
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7323 I1=$abc$30656$new_n7324 S=$abc$30656$new_n3378 Z=$abc$30656$new_n7325
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][0] I1=cpuregs[25][0] I2=cpuregs[28][0] I3=cpuregs[29][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7326
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][0] I1=cpuregs[27][0] I2=cpuregs[30][0] I3=cpuregs[31][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7327
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][0] I1=cpuregs[19][0] I2=cpuregs[22][0] I3=cpuregs[23][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7328
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][0] I1=cpuregs[17][0] I2=cpuregs[20][0] I3=cpuregs[21][0] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7329
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7326 I1=$abc$30656$new_n7327 I2=$abc$30656$new_n7329 I3=$abc$30656$new_n7328 S0=$\cpuregs$rdreg[0]$q[1] S1=$abc$30656$new_n3379 Z=$abc$30656$new_n7330
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3380 A2=$abc$30656$new_n7330 ZN=$abc$30656$new_n7331
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7322 ZN=$abc$30656$new_n7332
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7321 B=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7333
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7332 A2=$abc$30656$new_n7333 ZN=$abc$30656$new_n7334
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3379 A2=$abc$30656$new_n7325 B=$abc$30656$new_n7334 C=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7335
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n4574 A2=$abc$30656$new_n7331 A3=$abc$30656$new_n7335 ZN=$abc$30656$new_n7336
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3532 A2=$abc$30656$new_n7336 ZN=$abc$30656$new_n7337
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=decoded_imm[0] A2=$abc$30656$new_n3531 B=$abc$30656$new_n3513 ZN=$abc$30656$new_n7338
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3318 A2=$abc$30656$new_n3513 B1=$abc$30656$new_n7337 B2=$abc$30656$new_n7338 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29069
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][1] I1=cpuregs[19][1] I2=cpuregs[22][1] I3=cpuregs[23][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7340
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7340 ZN=$abc$30656$new_n7341
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][1] I1=cpuregs[17][1] I2=cpuregs[20][1] I3=cpuregs[21][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7342
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7342 B=$abc$30656$new_n3379 ZN=$abc$30656$new_n7343
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][1] I1=cpuregs[25][1] I2=cpuregs[28][1] I3=cpuregs[29][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7344
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7344 ZN=$abc$30656$new_n7345
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][1] I1=cpuregs[27][1] I2=cpuregs[30][1] I3=cpuregs[31][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7346
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7346 B=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7347
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][1] I1=cpuregs[3][1] I2=cpuregs[6][1] I3=cpuregs[7][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7348
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7348 ZN=$abc$30656$new_n7349
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][1] I1=cpuregs[1][1] I2=cpuregs[4][1] I3=cpuregs[5][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7350
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7350 B=$abc$30656$new_n3379 ZN=$abc$30656$new_n7351
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][1] I1=cpuregs[11][1] I2=cpuregs[14][1] I3=cpuregs[15][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7352
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][1] I1=cpuregs[9][1] I2=cpuregs[12][1] I3=cpuregs[13][1] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7353
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7353 ZN=$abc$30656$new_n7354
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7352 B=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7355
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7341 A2=$abc$30656$new_n7343 B1=$abc$30656$new_n7345 B2=$abc$30656$new_n7347 C=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7356
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7349 A2=$abc$30656$new_n7351 B1=$abc$30656$new_n7354 B2=$abc$30656$new_n7355 C=$abc$30656$new_n3380 ZN=$abc$30656$new_n7357
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4575 A2=$abc$30656$new_n7356 A3=$abc$30656$new_n7357 ZN=$abc$30656$new_n7358
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3531 A2=$abc$30656$new_n7358 ZN=$abc$30656$new_n7359
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoded_imm[1] A2=$abc$30656$new_n3531 B=$abc$30656$new_n7359 C=$abc$30656$new_n3513 ZN=$abc$30656$new_n7360
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3319 A2=$abc$30656$new_n3513 B=$abc$30656$new_n7360 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29071
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3532 A2=$abc$30656$new_n4594 ZN=$abc$30656$new_n7362
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=decoded_imm[2] A2=$abc$30656$new_n3531 B=$abc$30656$new_n3513 ZN=$abc$30656$new_n7363
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3322 A2=$abc$30656$new_n3513 B1=$abc$30656$new_n7362 B2=$abc$30656$new_n7363 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29073
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3532 A2=$abc$30656$new_n4615 ZN=$abc$30656$new_n7365
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=decoded_imm[3] A2=$abc$30656$new_n3531 B=$abc$30656$new_n3513 ZN=$abc$30656$new_n7366
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3320 A2=$abc$30656$new_n3513 B1=$abc$30656$new_n7365 B2=$abc$30656$new_n7366 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29075
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3531 A2=$abc$30656$new_n4639 ZN=$abc$30656$new_n7368
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=decoded_imm[4] A2=$abc$30656$new_n3531 B=$abc$30656$new_n7368 C=$abc$30656$new_n3513 ZN=$abc$30656$new_n7369
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3329 A2=$abc$30656$new_n3513 B=$abc$30656$new_n7369 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29077
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][5] I1=cpuregs[3][5] I2=cpuregs[6][5] I3=cpuregs[7][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7371
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7371 ZN=$abc$30656$new_n7372
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][5] I1=cpuregs[1][5] I2=cpuregs[4][5] I3=cpuregs[5][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7373
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][5] I1=cpuregs[19][5] I2=cpuregs[22][5] I3=cpuregs[23][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7374
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7374 ZN=$abc$30656$new_n7375
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][5] I1=cpuregs[17][5] I2=cpuregs[20][5] I3=cpuregs[21][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7376
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7376 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7377
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7373 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7378
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7375 A2=$abc$30656$new_n7377 B1=$abc$30656$new_n7378 B2=$abc$30656$new_n7372 C=$abc$30656$new_n3379 ZN=$abc$30656$new_n7379
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][5] I1=cpuregs[25][5] I2=cpuregs[28][5] I3=cpuregs[29][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7380
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][5] I1=cpuregs[27][5] I2=cpuregs[30][5] I3=cpuregs[31][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7381
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7380 ZN=$abc$30656$new_n7382
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7381 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7383
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][5] I1=cpuregs[11][5] I2=cpuregs[14][5] I3=cpuregs[15][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7384
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7384 ZN=$abc$30656$new_n7385
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][5] I1=cpuregs[9][5] I2=cpuregs[12][5] I3=cpuregs[13][5] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7386
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7386 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7387
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7382 A2=$abc$30656$new_n7383 B1=$abc$30656$new_n7385 B2=$abc$30656$new_n7387 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7388
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3532 A2=$abc$30656$new_n4574 ZN=$abc$30656$new_n7389
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n7379 A2=$abc$30656$new_n7388 A3=$abc$30656$new_n7389 ZN=$abc$30656$new_n7390
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[5] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7391
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3327 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7390 B2=$abc$30656$new_n7391 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29079
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][6] I1=cpuregs[27][6] I2=cpuregs[30][6] I3=cpuregs[31][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7393
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][6] I1=cpuregs[25][6] I2=cpuregs[28][6] I3=cpuregs[29][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7394
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7394 ZN=$abc$30656$new_n7395
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7393 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7396
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][6] I1=cpuregs[9][6] I2=cpuregs[12][6] I3=cpuregs[13][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7397
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][6] I1=cpuregs[11][6] I2=cpuregs[14][6] I3=cpuregs[15][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7398
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7398 ZN=$abc$30656$new_n7399
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7397 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7400
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][6] I1=cpuregs[19][6] I2=cpuregs[22][6] I3=cpuregs[23][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7401
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7401 ZN=$abc$30656$new_n7402
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][6] I1=cpuregs[17][6] I2=cpuregs[20][6] I3=cpuregs[21][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7403
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7403 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7404
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][6] I1=cpuregs[3][6] I2=cpuregs[6][6] I3=cpuregs[7][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7405
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7405 ZN=$abc$30656$new_n7406
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][6] I1=cpuregs[1][6] I2=cpuregs[4][6] I3=cpuregs[5][6] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7407
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7407 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7408
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7402 A2=$abc$30656$new_n7404 B1=$abc$30656$new_n7406 B2=$abc$30656$new_n7408 C=$abc$30656$new_n3379 ZN=$abc$30656$new_n7409
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7395 A2=$abc$30656$new_n7396 B1=$abc$30656$new_n7399 B2=$abc$30656$new_n7400 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7410
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n7389 A2=$abc$30656$new_n7409 A3=$abc$30656$new_n7410 ZN=$abc$30656$new_n7411
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[6] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7412
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3326 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7411 B2=$abc$30656$new_n7412 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29081
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][7] I1=cpuregs[25][7] I2=cpuregs[28][7] I3=cpuregs[29][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7414
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][7] I1=cpuregs[17][7] I2=cpuregs[20][7] I3=cpuregs[21][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7415
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][7] I1=cpuregs[1][7] I2=cpuregs[4][7] I3=cpuregs[5][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7416
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][7] I1=cpuregs[27][7] I2=cpuregs[30][7] I3=cpuregs[31][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7417
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][7] I1=cpuregs[19][7] I2=cpuregs[22][7] I3=cpuregs[23][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7418
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][7] I1=cpuregs[3][7] I2=cpuregs[6][7] I3=cpuregs[7][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7419
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7415 I1=$abc$30656$new_n7416 I2=$abc$30656$new_n7418 I3=$abc$30656$new_n7419 S0=$abc$30656$new_n3380 S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30656$new_n7420
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7417 ZN=$abc$30656$new_n7421
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7414 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7422
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][7] I1=cpuregs[11][7] I2=cpuregs[14][7] I3=cpuregs[15][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7423
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7423 ZN=$abc$30656$new_n7424
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][7] I1=cpuregs[9][7] I2=cpuregs[12][7] I3=cpuregs[13][7] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7425
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7425 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7426
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7421 A2=$abc$30656$new_n7422 B1=$abc$30656$new_n7424 B2=$abc$30656$new_n7426 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7427
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7420 B=$abc$30656$new_n7427 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7428
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[7] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7429
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3324 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7428 B2=$abc$30656$new_n7429 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29083
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][8] I1=cpuregs[27][8] I2=cpuregs[30][8] I3=cpuregs[31][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7431
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7431 ZN=$abc$30656$new_n7432
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][8] I1=cpuregs[25][8] I2=cpuregs[28][8] I3=cpuregs[29][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7433
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7433 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7434
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][8] I1=cpuregs[11][8] I2=cpuregs[14][8] I3=cpuregs[15][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7435
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][8] I1=cpuregs[9][8] I2=cpuregs[12][8] I3=cpuregs[13][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7436
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7435 ZN=$abc$30656$new_n7437
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7436 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7438
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][8] I1=cpuregs[3][8] I2=cpuregs[6][8] I3=cpuregs[7][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7439
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][8] I1=cpuregs[1][8] I2=cpuregs[4][8] I3=cpuregs[5][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7440
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][8] I1=cpuregs[19][8] I2=cpuregs[22][8] I3=cpuregs[23][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7441
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][8] I1=cpuregs[17][8] I2=cpuregs[20][8] I3=cpuregs[21][8] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7442
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7439 I1=$abc$30656$new_n7440 I2=$abc$30656$new_n7441 I3=$abc$30656$new_n7442 S0=$abc$30656$new_n3378 S1=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7443
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7432 A2=$abc$30656$new_n7434 B1=$abc$30656$new_n7437 B2=$abc$30656$new_n7438 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7444
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7443 B=$abc$30656$new_n7444 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7445
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[8] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7446
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3341 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7445 B2=$abc$30656$new_n7446 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29085
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][9] I1=cpuregs[27][9] I2=cpuregs[30][9] I3=cpuregs[31][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7448
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7448 ZN=$abc$30656$new_n7449
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][9] I1=cpuregs[25][9] I2=cpuregs[28][9] I3=cpuregs[29][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7450
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7450 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7451
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][9] I1=cpuregs[11][9] I2=cpuregs[14][9] I3=cpuregs[15][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7452
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7452 ZN=$abc$30656$new_n7453
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][9] I1=cpuregs[9][9] I2=cpuregs[12][9] I3=cpuregs[13][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7454
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7454 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7455
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][9] I1=cpuregs[3][9] I2=cpuregs[6][9] I3=cpuregs[7][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7456
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][9] I1=cpuregs[1][9] I2=cpuregs[4][9] I3=cpuregs[5][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7457
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][9] I1=cpuregs[19][9] I2=cpuregs[22][9] I3=cpuregs[23][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7458
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][9] I1=cpuregs[17][9] I2=cpuregs[20][9] I3=cpuregs[21][9] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7459
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7456 I1=$abc$30656$new_n7457 I2=$abc$30656$new_n7458 I3=$abc$30656$new_n7459 S0=$abc$30656$new_n3378 S1=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7460
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7449 A2=$abc$30656$new_n7451 B1=$abc$30656$new_n7453 B2=$abc$30656$new_n7455 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7461
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7460 B=$abc$30656$new_n7461 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7462
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[9] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7463
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3340 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7462 B2=$abc$30656$new_n7463 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29087
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][10] I1=cpuregs[27][10] I2=cpuregs[30][10] I3=cpuregs[31][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7465
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7465 ZN=$abc$30656$new_n7466
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][10] I1=cpuregs[25][10] I2=cpuregs[28][10] I3=cpuregs[29][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7467
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7467 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7468
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][10] I1=cpuregs[11][10] I2=cpuregs[14][10] I3=cpuregs[15][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7469
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][10] I1=cpuregs[9][10] I2=cpuregs[12][10] I3=cpuregs[13][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7470
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7469 ZN=$abc$30656$new_n7471
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7470 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7472
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][10] I1=cpuregs[3][10] I2=cpuregs[6][10] I3=cpuregs[7][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7473
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][10] I1=cpuregs[1][10] I2=cpuregs[4][10] I3=cpuregs[5][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7474
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][10] I1=cpuregs[19][10] I2=cpuregs[22][10] I3=cpuregs[23][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7475
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][10] I1=cpuregs[17][10] I2=cpuregs[20][10] I3=cpuregs[21][10] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7476
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7473 I1=$abc$30656$new_n7474 I2=$abc$30656$new_n7475 I3=$abc$30656$new_n7476 S0=$abc$30656$new_n3378 S1=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7477
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7466 A2=$abc$30656$new_n7468 B1=$abc$30656$new_n7471 B2=$abc$30656$new_n7472 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7478
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7477 B=$abc$30656$new_n7478 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7479
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[10] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7480
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3338 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7479 B2=$abc$30656$new_n7480 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29089
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][11] I1=cpuregs[3][11] I2=cpuregs[6][11] I3=cpuregs[7][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7482
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][11] I1=cpuregs[11][11] I2=cpuregs[14][11] I3=cpuregs[15][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7483
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][11] I1=cpuregs[9][11] I2=cpuregs[12][11] I3=cpuregs[13][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7484
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][11] I1=cpuregs[1][11] I2=cpuregs[4][11] I3=cpuregs[5][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7485
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7482 I1=$abc$30656$new_n7483 I2=$abc$30656$new_n7485 I3=$abc$30656$new_n7484 S0=$\cpuregs$rdreg[0]$q[3] S1=$abc$30656$new_n3378 Z=$abc$30656$new_n7486
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][11] I1=cpuregs[27][11] I2=cpuregs[30][11] I3=cpuregs[31][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7487
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][11] I1=cpuregs[19][11] I2=cpuregs[22][11] I3=cpuregs[23][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7488
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][11] I1=cpuregs[17][11] I2=cpuregs[20][11] I3=cpuregs[21][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7489
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][11] I1=cpuregs[25][11] I2=cpuregs[28][11] I3=cpuregs[29][11] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7490
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7487 I1=$abc$30656$new_n7488 I2=$abc$30656$new_n7490 I3=$abc$30656$new_n7489 S0=$abc$30656$new_n3379 S1=$abc$30656$new_n3378 Z=$abc$30656$new_n7491
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7486 I1=$abc$30656$new_n7491 S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7492
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=decoded_imm[11] A2=$abc$30656$new_n3532 B1=$abc$30656$new_n7389 B2=$abc$30656$new_n7492 C=$abc$30656$new_n3514 ZN=$abc$30656$new_n7493
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3336 A2=$abc$30656$new_n3514 B=$abc$30656$new_n7493 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29091
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][12] I1=cpuregs[11][12] I2=cpuregs[14][12] I3=cpuregs[15][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7495
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7495 ZN=$abc$30656$new_n7496
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][12] I1=cpuregs[9][12] I2=cpuregs[12][12] I3=cpuregs[13][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7497
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][12] I1=cpuregs[3][12] I2=cpuregs[6][12] I3=cpuregs[7][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7498
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][12] I1=cpuregs[1][12] I2=cpuregs[4][12] I3=cpuregs[5][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7499
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7498 I1=$abc$30656$new_n7499 S=$abc$30656$new_n3378 Z=$abc$30656$new_n7500
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][12] I1=cpuregs[19][12] I2=cpuregs[22][12] I3=cpuregs[23][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7501
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][12] I1=cpuregs[17][12] I2=cpuregs[20][12] I3=cpuregs[21][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7502
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7501 I1=$abc$30656$new_n7502 S=$abc$30656$new_n3378 Z=$abc$30656$new_n7503
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7500 I1=$abc$30656$new_n7503 S=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7504
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7497 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7505
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][12] I1=cpuregs[27][12] I2=cpuregs[30][12] I3=cpuregs[31][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7506
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7506 ZN=$abc$30656$new_n7507
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][12] I1=cpuregs[25][12] I2=cpuregs[28][12] I3=cpuregs[29][12] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7508
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7508 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7509
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7496 A2=$abc$30656$new_n7505 B1=$abc$30656$new_n7507 B2=$abc$30656$new_n7509 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7510
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7504 B=$abc$30656$new_n7510 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7511
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[12] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7512
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3335 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7511 B2=$abc$30656$new_n7512 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29093
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][13] I1=cpuregs[27][13] I2=cpuregs[30][13] I3=cpuregs[31][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7514
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][13] I1=cpuregs[25][13] I2=cpuregs[28][13] I3=cpuregs[29][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7515
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7514 I1=$abc$30656$new_n7515 S=$abc$30656$new_n3378 Z=$abc$30656$new_n7516
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][13] I1=cpuregs[11][13] I2=cpuregs[14][13] I3=cpuregs[15][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7517
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][13] I1=cpuregs[9][13] I2=cpuregs[12][13] I3=cpuregs[13][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7518
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7517 I1=$abc$30656$new_n7518 S=$abc$30656$new_n3378 Z=$abc$30656$new_n7519
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][13] I1=cpuregs[1][13] I2=cpuregs[4][13] I3=cpuregs[5][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7520
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][13] I1=cpuregs[3][13] I2=cpuregs[6][13] I3=cpuregs[7][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7521
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7520 I1=$abc$30656$new_n7521 S=$\cpuregs$rdreg[0]$q[1] Z=$abc$30656$new_n7522
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][13] I1=cpuregs[17][13] I2=cpuregs[20][13] I3=cpuregs[21][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7523
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][13] I1=cpuregs[19][13] I2=cpuregs[22][13] I3=cpuregs[23][13] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7524
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7523 I1=$abc$30656$new_n7524 S=$\cpuregs$rdreg[0]$q[1] Z=$abc$30656$new_n7525
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7516 I1=$abc$30656$new_n7519 I2=$abc$30656$new_n7525 I3=$abc$30656$new_n7522 S0=$abc$30656$new_n3380 S1=$abc$30656$new_n3379 Z=$abc$30656$new_n7526
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=decoded_imm[13] A2=$abc$30656$new_n3532 B1=$abc$30656$new_n7389 B2=$abc$30656$new_n7526 C=$abc$30656$new_n3514 ZN=$abc$30656$new_n7527
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3334 A2=$abc$30656$new_n3514 B=$abc$30656$new_n7527 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29095
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][14] I1=cpuregs[19][14] I2=cpuregs[22][14] I3=cpuregs[23][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7529
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][14] I1=cpuregs[17][14] I2=cpuregs[20][14] I3=cpuregs[21][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7530
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][14] I1=cpuregs[11][14] I2=cpuregs[14][14] I3=cpuregs[15][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7531
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7531 ZN=$abc$30656$new_n7532
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][14] I1=cpuregs[9][14] I2=cpuregs[12][14] I3=cpuregs[13][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7533
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][14] I1=cpuregs[3][14] I2=cpuregs[6][14] I3=cpuregs[7][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7534
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][14] I1=cpuregs[1][14] I2=cpuregs[4][14] I3=cpuregs[5][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7535
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7529 I1=$abc$30656$new_n7530 I2=$abc$30656$new_n7534 I3=$abc$30656$new_n7535 S0=$abc$30656$new_n3378 S1=$abc$30656$new_n3380 Z=$abc$30656$new_n7536
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7533 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7537
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][14] I1=cpuregs[27][14] I2=cpuregs[30][14] I3=cpuregs[31][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7538
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7538 ZN=$abc$30656$new_n7539
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][14] I1=cpuregs[25][14] I2=cpuregs[28][14] I3=cpuregs[29][14] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7540
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7540 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7541
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7532 A2=$abc$30656$new_n7537 B1=$abc$30656$new_n7539 B2=$abc$30656$new_n7541 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7542
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7536 B=$abc$30656$new_n7542 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7543
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[14] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7544
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3333 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7543 B2=$abc$30656$new_n7544 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29097
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][15] I1=cpuregs[3][15] I2=cpuregs[6][15] I3=cpuregs[7][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7546
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7546 ZN=$abc$30656$new_n7547
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][15] I1=cpuregs[1][15] I2=cpuregs[4][15] I3=cpuregs[5][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7548
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][15] I1=cpuregs[19][15] I2=cpuregs[22][15] I3=cpuregs[23][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7549
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7549 ZN=$abc$30656$new_n7550
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][15] I1=cpuregs[17][15] I2=cpuregs[20][15] I3=cpuregs[21][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7551
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7551 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7552
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7548 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7553
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7550 A2=$abc$30656$new_n7552 B1=$abc$30656$new_n7553 B2=$abc$30656$new_n7547 C=$abc$30656$new_n3379 ZN=$abc$30656$new_n7554
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][15] I1=cpuregs[25][15] I2=cpuregs[28][15] I3=cpuregs[29][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7555
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][15] I1=cpuregs[27][15] I2=cpuregs[30][15] I3=cpuregs[31][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7556
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7555 ZN=$abc$30656$new_n7557
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7556 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7558
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][15] I1=cpuregs[11][15] I2=cpuregs[14][15] I3=cpuregs[15][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7559
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7559 ZN=$abc$30656$new_n7560
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][15] I1=cpuregs[9][15] I2=cpuregs[12][15] I3=cpuregs[13][15] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7561
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7561 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7562
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7557 A2=$abc$30656$new_n7558 B1=$abc$30656$new_n7560 B2=$abc$30656$new_n7562 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7563
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n7389 A2=$abc$30656$new_n7554 A3=$abc$30656$new_n7563 ZN=$abc$30656$new_n7564
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[15] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7565
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3331 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7564 B2=$abc$30656$new_n7565 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29099
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][16] I1=cpuregs[9][16] I2=cpuregs[12][16] I3=cpuregs[13][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7567
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][16] I1=cpuregs[11][16] I2=cpuregs[14][16] I3=cpuregs[15][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7568
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][16] I1=cpuregs[25][16] I2=cpuregs[28][16] I3=cpuregs[29][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7569
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][16] I1=cpuregs[27][16] I2=cpuregs[30][16] I3=cpuregs[31][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7570
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7567 I1=$abc$30656$new_n7568 I2=$abc$30656$new_n7569 I3=$abc$30656$new_n7570 S0=$\cpuregs$rdreg[0]$q[1] S1=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7571
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][16] I1=cpuregs[3][16] I2=cpuregs[6][16] I3=cpuregs[7][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7572
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7572 ZN=$abc$30656$new_n7573
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][16] I1=cpuregs[1][16] I2=cpuregs[4][16] I3=cpuregs[5][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7574
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7574 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7575
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][16] I1=cpuregs[19][16] I2=cpuregs[22][16] I3=cpuregs[23][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7576
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7576 ZN=$abc$30656$new_n7577
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][16] I1=cpuregs[17][16] I2=cpuregs[20][16] I3=cpuregs[21][16] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7578
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7578 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7579
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7573 A2=$abc$30656$new_n7575 B1=$abc$30656$new_n7577 B2=$abc$30656$new_n7579 C=$abc$30656$new_n3379 ZN=$abc$30656$new_n7580
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3379 A2=$abc$30656$new_n7571 B=$abc$30656$new_n7580 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7581
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[16] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7582
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3362 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7581 B2=$abc$30656$new_n7582 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29101
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][17] I1=cpuregs[27][17] I2=cpuregs[30][17] I3=cpuregs[31][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7584
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][17] I1=cpuregs[19][17] I2=cpuregs[22][17] I3=cpuregs[23][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7585
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][17] I1=cpuregs[11][17] I2=cpuregs[14][17] I3=cpuregs[15][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7586
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][17] I1=cpuregs[3][17] I2=cpuregs[6][17] I3=cpuregs[7][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7587
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7584 I1=$abc$30656$new_n7585 I2=$abc$30656$new_n7586 I3=$abc$30656$new_n7587 S0=$abc$30656$new_n3379 S1=$abc$30656$new_n3380 Z=$abc$30656$new_n7588
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][17] I1=cpuregs[1][17] I2=cpuregs[4][17] I3=cpuregs[5][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7589
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][17] I1=cpuregs[9][17] I2=cpuregs[12][17] I3=cpuregs[13][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7590
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7589 ZN=$abc$30656$new_n7591
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3379 A2=$abc$30656$new_n7590 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7592
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][17] I1=cpuregs[25][17] I2=cpuregs[28][17] I3=cpuregs[29][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7593
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][17] I1=cpuregs[17][17] I2=cpuregs[20][17] I3=cpuregs[21][17] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7594
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3379 A2=$abc$30656$new_n7593 ZN=$abc$30656$new_n7595
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7594 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7596
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n7591 A2=$abc$30656$new_n7592 B1=$abc$30656$new_n7595 B2=$abc$30656$new_n7596 ZN=$abc$30656$new_n7597
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7588 I1=$abc$30656$new_n7597 S=$abc$30656$new_n3378 Z=$abc$30656$new_n7598
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=decoded_imm[17] A2=$abc$30656$new_n3532 B1=$abc$30656$new_n7389 B2=$abc$30656$new_n7598 C=$abc$30656$new_n3514 ZN=$abc$30656$new_n7599
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3360 A2=$abc$30656$new_n3514 B=$abc$30656$new_n7599 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29103
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][18] I1=cpuregs[27][18] I2=cpuregs[30][18] I3=cpuregs[31][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7601
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][18] I1=cpuregs[25][18] I2=cpuregs[28][18] I3=cpuregs[29][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7602
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7602 ZN=$abc$30656$new_n7603
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][18] I1=cpuregs[9][18] I2=cpuregs[12][18] I3=cpuregs[13][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7604
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][18] I1=cpuregs[11][18] I2=cpuregs[14][18] I3=cpuregs[15][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7605
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7605 ZN=$abc$30656$new_n7606
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7601 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7607
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7604 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7608
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7603 A2=$abc$30656$new_n7607 B1=$abc$30656$new_n7608 B2=$abc$30656$new_n7606 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7609
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][18] I1=cpuregs[19][18] I2=cpuregs[22][18] I3=cpuregs[23][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7610
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][18] I1=cpuregs[17][18] I2=cpuregs[20][18] I3=cpuregs[21][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7611
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][18] I1=cpuregs[3][18] I2=cpuregs[6][18] I3=cpuregs[7][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7612
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][18] I1=cpuregs[1][18] I2=cpuregs[4][18] I3=cpuregs[5][18] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7613
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7610 I1=$abc$30656$new_n7611 I2=$abc$30656$new_n7612 I3=$abc$30656$new_n7613 S0=$abc$30656$new_n3378 S1=$abc$30656$new_n3380 Z=$abc$30656$new_n7614
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7614 B=$abc$30656$new_n7609 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7615
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[18] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7616
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3359 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7615 B2=$abc$30656$new_n7616 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29105
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][19] I1=cpuregs[9][19] I2=cpuregs[12][19] I3=cpuregs[13][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7618
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][19] I1=cpuregs[1][19] I2=cpuregs[4][19] I3=cpuregs[5][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7619
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][19] I1=cpuregs[25][19] I2=cpuregs[28][19] I3=cpuregs[29][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7620
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][19] I1=cpuregs[17][19] I2=cpuregs[20][19] I3=cpuregs[21][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7621
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7618 I1=$abc$30656$new_n7619 I2=$abc$30656$new_n7620 I3=$abc$30656$new_n7621 S0=$abc$30656$new_n3379 S1=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7622
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][19] I1=cpuregs[27][19] I2=cpuregs[30][19] I3=cpuregs[31][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7623
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3379 A2=$abc$30656$new_n7623 ZN=$abc$30656$new_n7624
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][19] I1=cpuregs[19][19] I2=cpuregs[22][19] I3=cpuregs[23][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7625
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7625 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7626
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][19] I1=cpuregs[3][19] I2=cpuregs[6][19] I3=cpuregs[7][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7627
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7627 ZN=$abc$30656$new_n7628
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][19] I1=cpuregs[11][19] I2=cpuregs[14][19] I3=cpuregs[15][19] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7629
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3379 A2=$abc$30656$new_n7629 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7630
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7624 A2=$abc$30656$new_n7626 B1=$abc$30656$new_n7628 B2=$abc$30656$new_n7630 C=$\cpuregs$rdreg[0]$q[1] ZN=$abc$30656$new_n7631
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7622 B=$abc$30656$new_n7631 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7632
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[19] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7633
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3358 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7632 B2=$abc$30656$new_n7633 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29107
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][20] I1=cpuregs[25][20] I2=cpuregs[28][20] I3=cpuregs[29][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7635
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][20] I1=cpuregs[17][20] I2=cpuregs[20][20] I3=cpuregs[21][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7636
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][20] I1=cpuregs[1][20] I2=cpuregs[4][20] I3=cpuregs[5][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7637
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][20] I1=cpuregs[27][20] I2=cpuregs[30][20] I3=cpuregs[31][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7638
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][20] I1=cpuregs[19][20] I2=cpuregs[22][20] I3=cpuregs[23][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7639
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][20] I1=cpuregs[3][20] I2=cpuregs[6][20] I3=cpuregs[7][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7640
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7636 I1=$abc$30656$new_n7637 I2=$abc$30656$new_n7639 I3=$abc$30656$new_n7640 S0=$abc$30656$new_n3380 S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30656$new_n7641
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7638 ZN=$abc$30656$new_n7642
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7635 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7643
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][20] I1=cpuregs[11][20] I2=cpuregs[14][20] I3=cpuregs[15][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7644
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7644 ZN=$abc$30656$new_n7645
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][20] I1=cpuregs[9][20] I2=cpuregs[12][20] I3=cpuregs[13][20] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7646
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7646 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7647
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7642 A2=$abc$30656$new_n7643 B1=$abc$30656$new_n7645 B2=$abc$30656$new_n7647 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7648
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7641 B=$abc$30656$new_n7648 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7649
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[20] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7650
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3357 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7649 B2=$abc$30656$new_n7650 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29109
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][21] I1=cpuregs[25][21] I2=cpuregs[28][21] I3=cpuregs[29][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7652
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][21] I1=cpuregs[17][21] I2=cpuregs[20][21] I3=cpuregs[21][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7653
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][21] I1=cpuregs[1][21] I2=cpuregs[4][21] I3=cpuregs[5][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7654
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][21] I1=cpuregs[27][21] I2=cpuregs[30][21] I3=cpuregs[31][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7655
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][21] I1=cpuregs[19][21] I2=cpuregs[22][21] I3=cpuregs[23][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7656
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][21] I1=cpuregs[3][21] I2=cpuregs[6][21] I3=cpuregs[7][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7657
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7653 I1=$abc$30656$new_n7654 I2=$abc$30656$new_n7656 I3=$abc$30656$new_n7657 S0=$abc$30656$new_n3380 S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30656$new_n7658
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7655 ZN=$abc$30656$new_n7659
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7652 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7660
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][21] I1=cpuregs[11][21] I2=cpuregs[14][21] I3=cpuregs[15][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7661
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7661 ZN=$abc$30656$new_n7662
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][21] I1=cpuregs[9][21] I2=cpuregs[12][21] I3=cpuregs[13][21] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7663
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7663 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7664
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7659 A2=$abc$30656$new_n7660 B1=$abc$30656$new_n7662 B2=$abc$30656$new_n7664 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7665
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7658 B=$abc$30656$new_n7665 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7666
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[21] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7667
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3356 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7666 B2=$abc$30656$new_n7667 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29111
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][22] I1=cpuregs[27][22] I2=cpuregs[30][22] I3=cpuregs[31][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7669
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7669 ZN=$abc$30656$new_n7670
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][22] I1=cpuregs[25][22] I2=cpuregs[28][22] I3=cpuregs[29][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7671
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7671 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7672
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][22] I1=cpuregs[11][22] I2=cpuregs[14][22] I3=cpuregs[15][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7673
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][22] I1=cpuregs[9][22] I2=cpuregs[12][22] I3=cpuregs[13][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7674
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7673 ZN=$abc$30656$new_n7675
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7674 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7676
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][22] I1=cpuregs[3][22] I2=cpuregs[6][22] I3=cpuregs[7][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7677
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][22] I1=cpuregs[1][22] I2=cpuregs[4][22] I3=cpuregs[5][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7678
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][22] I1=cpuregs[19][22] I2=cpuregs[22][22] I3=cpuregs[23][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7679
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][22] I1=cpuregs[17][22] I2=cpuregs[20][22] I3=cpuregs[21][22] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7680
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7677 I1=$abc$30656$new_n7678 I2=$abc$30656$new_n7679 I3=$abc$30656$new_n7680 S0=$abc$30656$new_n3378 S1=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7681
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7670 A2=$abc$30656$new_n7672 B1=$abc$30656$new_n7675 B2=$abc$30656$new_n7676 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7682
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7681 B=$abc$30656$new_n7682 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7683
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[22] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7684
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3355 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7683 B2=$abc$30656$new_n7684 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29113
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][23] I1=cpuregs[27][23] I2=cpuregs[30][23] I3=cpuregs[31][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7686
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][23] I1=cpuregs[25][23] I2=cpuregs[28][23] I3=cpuregs[29][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7687
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7687 ZN=$abc$30656$new_n7688
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7686 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7689
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][23] I1=cpuregs[9][23] I2=cpuregs[12][23] I3=cpuregs[13][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7690
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][23] I1=cpuregs[11][23] I2=cpuregs[14][23] I3=cpuregs[15][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7691
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7691 ZN=$abc$30656$new_n7692
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7690 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7693
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][23] I1=cpuregs[19][23] I2=cpuregs[22][23] I3=cpuregs[23][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7694
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7694 ZN=$abc$30656$new_n7695
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][23] I1=cpuregs[17][23] I2=cpuregs[20][23] I3=cpuregs[21][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7696
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7696 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7697
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][23] I1=cpuregs[3][23] I2=cpuregs[6][23] I3=cpuregs[7][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7698
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7698 ZN=$abc$30656$new_n7699
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][23] I1=cpuregs[1][23] I2=cpuregs[4][23] I3=cpuregs[5][23] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7700
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7700 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7701
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7695 A2=$abc$30656$new_n7697 B1=$abc$30656$new_n7699 B2=$abc$30656$new_n7701 C=$abc$30656$new_n3379 ZN=$abc$30656$new_n7702
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7688 A2=$abc$30656$new_n7689 B1=$abc$30656$new_n7692 B2=$abc$30656$new_n7693 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7703
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n7389 A2=$abc$30656$new_n7702 A3=$abc$30656$new_n7703 ZN=$abc$30656$new_n7704
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[23] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7705
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3354 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7704 B2=$abc$30656$new_n7705 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29115
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][24] I1=cpuregs[27][24] I2=cpuregs[30][24] I3=cpuregs[31][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7707
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][24] I1=cpuregs[25][24] I2=cpuregs[28][24] I3=cpuregs[29][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7708
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7707 ZN=$abc$30656$new_n7709
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7708 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7710
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][24] I1=cpuregs[11][24] I2=cpuregs[14][24] I3=cpuregs[15][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7711
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7711 ZN=$abc$30656$new_n7712
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][24] I1=cpuregs[9][24] I2=cpuregs[12][24] I3=cpuregs[13][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7713
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7713 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7714
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n7709 A2=$abc$30656$new_n7710 B1=$abc$30656$new_n7712 B2=$abc$30656$new_n7714 ZN=$abc$30656$new_n7715
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][24] I1=cpuregs[3][24] I2=cpuregs[6][24] I3=cpuregs[7][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7716
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][24] I1=cpuregs[1][24] I2=cpuregs[4][24] I3=cpuregs[5][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7717
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][24] I1=cpuregs[17][24] I2=cpuregs[20][24] I3=cpuregs[21][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7718
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][24] I1=cpuregs[19][24] I2=cpuregs[22][24] I3=cpuregs[23][24] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7719
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7716 I1=$abc$30656$new_n7717 I2=$abc$30656$new_n7719 I3=$abc$30656$new_n7718 S0=$abc$30656$new_n3378 S1=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7720
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7715 I1=$abc$30656$new_n7720 S=$abc$30656$new_n3379 Z=$abc$30656$new_n7721
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=decoded_imm[24] A2=$abc$30656$new_n3532 B1=$abc$30656$new_n7389 B2=$abc$30656$new_n7721 C=$abc$30656$new_n3514 ZN=$abc$30656$new_n7722
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3352 A2=$abc$30656$new_n3514 B=$abc$30656$new_n7722 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29117
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][25] I1=cpuregs[11][25] I2=cpuregs[14][25] I3=cpuregs[15][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7724
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][25] I1=cpuregs[9][25] I2=cpuregs[12][25] I3=cpuregs[13][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][25] I1=cpuregs[1][25] I2=cpuregs[4][25] I3=cpuregs[5][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7726
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][25] I1=cpuregs[25][25] I2=cpuregs[28][25] I3=cpuregs[29][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7727
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][25] I1=cpuregs[17][25] I2=cpuregs[20][25] I3=cpuregs[21][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7728
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7725 I1=$abc$30656$new_n7726 I2=$abc$30656$new_n7727 I3=$abc$30656$new_n7728 S0=$abc$30656$new_n3379 S1=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7729
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7729 Z=$abc$30656$new_n7730
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][25] I1=cpuregs[3][25] I2=cpuregs[6][25] I3=cpuregs[7][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7731
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][25] I1=cpuregs[27][25] I2=cpuregs[30][25] I3=cpuregs[31][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7732
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][25] I1=cpuregs[19][25] I2=cpuregs[22][25] I3=cpuregs[23][25] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7733
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7724 I1=$abc$30656$new_n7731 I2=$abc$30656$new_n7732 I3=$abc$30656$new_n7733 S0=$abc$30656$new_n3379 S1=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7734
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7734 B=$abc$30656$new_n7730 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7735
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[25] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7736
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3350 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7735 B2=$abc$30656$new_n7736 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29119
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][26] I1=cpuregs[19][26] I2=cpuregs[22][26] I3=cpuregs[23][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7738
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][26] I1=cpuregs[17][26] I2=cpuregs[20][26] I3=cpuregs[21][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7739
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][26] I1=cpuregs[3][26] I2=cpuregs[6][26] I3=cpuregs[7][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7740
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][26] I1=cpuregs[1][26] I2=cpuregs[4][26] I3=cpuregs[5][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7741
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7738 I1=$abc$30656$new_n7739 I2=$abc$30656$new_n7740 I3=$abc$30656$new_n7741 S0=$abc$30656$new_n3378 S1=$abc$30656$new_n3380 Z=$abc$30656$new_n7742
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][26] I1=cpuregs[11][26] I2=cpuregs[14][26] I3=cpuregs[15][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7743
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7743 ZN=$abc$30656$new_n7744
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][26] I1=cpuregs[9][26] I2=cpuregs[12][26] I3=cpuregs[13][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7745
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7745 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7746
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][26] I1=cpuregs[25][26] I2=cpuregs[28][26] I3=cpuregs[29][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7747
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7747 ZN=$abc$30656$new_n7748
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][26] I1=cpuregs[27][26] I2=cpuregs[30][26] I3=cpuregs[31][26] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7749
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7749 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7750
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7744 A2=$abc$30656$new_n7746 B1=$abc$30656$new_n7748 B2=$abc$30656$new_n7750 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7751
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7742 B=$abc$30656$new_n7751 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7752
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[26] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7753
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3349 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7752 B2=$abc$30656$new_n7753 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29121
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][27] I1=cpuregs[27][27] I2=cpuregs[30][27] I3=cpuregs[31][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7755
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][27] I1=cpuregs[19][27] I2=cpuregs[22][27] I3=cpuregs[23][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7756
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][27] I1=cpuregs[11][27] I2=cpuregs[14][27] I3=cpuregs[15][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7757
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][27] I1=cpuregs[3][27] I2=cpuregs[6][27] I3=cpuregs[7][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7758
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7755 I1=$abc$30656$new_n7756 I2=$abc$30656$new_n7757 I3=$abc$30656$new_n7758 S0=$abc$30656$new_n3379 S1=$abc$30656$new_n3380 Z=$abc$30656$new_n7759
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][27] I1=cpuregs[1][27] I2=cpuregs[4][27] I3=cpuregs[5][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7760
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][27] I1=cpuregs[9][27] I2=cpuregs[12][27] I3=cpuregs[13][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7761
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][27] I1=cpuregs[25][27] I2=cpuregs[28][27] I3=cpuregs[29][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7762
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][27] I1=cpuregs[17][27] I2=cpuregs[20][27] I3=cpuregs[21][27] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7763
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7760 I1=$abc$30656$new_n7761 I2=$abc$30656$new_n7763 I3=$abc$30656$new_n7762 S0=$\cpuregs$rdreg[0]$q[3] S1=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7764
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7759 I1=$abc$30656$new_n7764 S=$abc$30656$new_n3378 Z=$abc$30656$new_n7765
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=decoded_imm[27] A2=$abc$30656$new_n3532 B1=$abc$30656$new_n7389 B2=$abc$30656$new_n7765 C=$abc$30656$new_n3514 ZN=$abc$30656$new_n7766
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3348 A2=$abc$30656$new_n3514 B=$abc$30656$new_n7766 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29123
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][28] I1=cpuregs[25][28] I2=cpuregs[28][28] I3=cpuregs[29][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7768
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][28] I1=cpuregs[17][28] I2=cpuregs[20][28] I3=cpuregs[21][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7769
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][28] I1=cpuregs[1][28] I2=cpuregs[4][28] I3=cpuregs[5][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7770
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][28] I1=cpuregs[27][28] I2=cpuregs[30][28] I3=cpuregs[31][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7771
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][28] I1=cpuregs[19][28] I2=cpuregs[22][28] I3=cpuregs[23][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7772
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][28] I1=cpuregs[3][28] I2=cpuregs[6][28] I3=cpuregs[7][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7773
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7769 I1=$abc$30656$new_n7770 I2=$abc$30656$new_n7772 I3=$abc$30656$new_n7773 S0=$abc$30656$new_n3380 S1=$\cpuregs$rdreg[0]$q[1] Z=$abc$30656$new_n7774
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7771 ZN=$abc$30656$new_n7775
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7768 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7776
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][28] I1=cpuregs[11][28] I2=cpuregs[14][28] I3=cpuregs[15][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7777
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7777 ZN=$abc$30656$new_n7778
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][28] I1=cpuregs[9][28] I2=cpuregs[12][28] I3=cpuregs[13][28] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7779
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7779 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7780
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7775 A2=$abc$30656$new_n7776 B1=$abc$30656$new_n7778 B2=$abc$30656$new_n7780 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7781
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7774 B=$abc$30656$new_n7781 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7782
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[28] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7783
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3347 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7782 B2=$abc$30656$new_n7783 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29125
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][29] I1=cpuregs[27][29] I2=cpuregs[30][29] I3=cpuregs[31][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7785
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][29] I1=cpuregs[25][29] I2=cpuregs[28][29] I3=cpuregs[29][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7786
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7785 I1=$abc$30656$new_n7786 S=$abc$30656$new_n3378 Z=$abc$30656$new_n7787
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][29] I1=cpuregs[11][29] I2=cpuregs[14][29] I3=cpuregs[15][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7788
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][29] I1=cpuregs[9][29] I2=cpuregs[12][29] I3=cpuregs[13][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7789
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7788 I1=$abc$30656$new_n7789 S=$abc$30656$new_n3378 Z=$abc$30656$new_n7790
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][29] I1=cpuregs[1][29] I2=cpuregs[4][29] I3=cpuregs[5][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7791
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][29] I1=cpuregs[3][29] I2=cpuregs[6][29] I3=cpuregs[7][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7792
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7791 I1=$abc$30656$new_n7792 S=$\cpuregs$rdreg[0]$q[1] Z=$abc$30656$new_n7793
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][29] I1=cpuregs[17][29] I2=cpuregs[20][29] I3=cpuregs[21][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7794
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][29] I1=cpuregs[19][29] I2=cpuregs[22][29] I3=cpuregs[23][29] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7795
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7794 I1=$abc$30656$new_n7795 S=$\cpuregs$rdreg[0]$q[1] Z=$abc$30656$new_n7796
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7787 I1=$abc$30656$new_n7790 I2=$abc$30656$new_n7796 I3=$abc$30656$new_n7793 S0=$abc$30656$new_n3380 S1=$abc$30656$new_n3379 Z=$abc$30656$new_n7797
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=decoded_imm[29] A2=$abc$30656$new_n3532 B1=$abc$30656$new_n7389 B2=$abc$30656$new_n7797 C=$abc$30656$new_n3514 ZN=$abc$30656$new_n7798
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3346 A2=$abc$30656$new_n3514 B=$abc$30656$new_n7798 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29127
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][30] I1=cpuregs[27][30] I2=cpuregs[30][30] I3=cpuregs[31][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7800
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7800 ZN=$abc$30656$new_n7801
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][30] I1=cpuregs[25][30] I2=cpuregs[28][30] I3=cpuregs[29][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7802
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7802 B=$\cpuregs$rdreg[0]$q[4] ZN=$abc$30656$new_n7803
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][30] I1=cpuregs[11][30] I2=cpuregs[14][30] I3=cpuregs[15][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7804
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][30] I1=cpuregs[9][30] I2=cpuregs[12][30] I3=cpuregs[13][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7805
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3378 A2=$abc$30656$new_n7804 ZN=$abc$30656$new_n7806
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$\cpuregs$rdreg[0]$q[1] A2=$abc$30656$new_n7805 B=$abc$30656$new_n3380 ZN=$abc$30656$new_n7807
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][30] I1=cpuregs[3][30] I2=cpuregs[6][30] I3=cpuregs[7][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7808
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][30] I1=cpuregs[1][30] I2=cpuregs[4][30] I3=cpuregs[5][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7809
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][30] I1=cpuregs[19][30] I2=cpuregs[22][30] I3=cpuregs[23][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7810
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][30] I1=cpuregs[17][30] I2=cpuregs[20][30] I3=cpuregs[21][30] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7811
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7808 I1=$abc$30656$new_n7809 I2=$abc$30656$new_n7810 I3=$abc$30656$new_n7811 S0=$abc$30656$new_n3378 S1=$\cpuregs$rdreg[0]$q[4] Z=$abc$30656$new_n7812
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$30656$new_n7801 A2=$abc$30656$new_n7803 B1=$abc$30656$new_n7806 B2=$abc$30656$new_n7807 C=$\cpuregs$rdreg[0]$q[3] ZN=$abc$30656$new_n7813
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$\cpuregs$rdreg[0]$q[3] A2=$abc$30656$new_n7812 B=$abc$30656$new_n7813 C=$abc$30656$new_n7389 ZN=$abc$30656$new_n7814
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=decoded_imm[30] A2=$abc$30656$new_n3532 B=$abc$30656$new_n3514 ZN=$abc$30656$new_n7815
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3344 A2=$abc$30656$new_n3514 B1=$abc$30656$new_n7814 B2=$abc$30656$new_n7815 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29129
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[26][31] I1=cpuregs[27][31] I2=cpuregs[30][31] I3=cpuregs[31][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7817
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[24][31] I1=cpuregs[25][31] I2=cpuregs[28][31] I3=cpuregs[29][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7818
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7817 I1=$abc$30656$new_n7818 S=$abc$30656$new_n3378 Z=$abc$30656$new_n7819
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[10][31] I1=cpuregs[11][31] I2=cpuregs[14][31] I3=cpuregs[15][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7820
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[8][31] I1=cpuregs[9][31] I2=cpuregs[12][31] I3=cpuregs[13][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7821
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7820 I1=$abc$30656$new_n7821 S=$abc$30656$new_n3378 Z=$abc$30656$new_n7822
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[0][31] I1=cpuregs[1][31] I2=cpuregs[4][31] I3=cpuregs[5][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7823
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[2][31] I1=cpuregs[3][31] I2=cpuregs[6][31] I3=cpuregs[7][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7824
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7823 I1=$abc$30656$new_n7824 S=$\cpuregs$rdreg[0]$q[1] Z=$abc$30656$new_n7825
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[16][31] I1=cpuregs[17][31] I2=cpuregs[20][31] I3=cpuregs[21][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7826
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=cpuregs[18][31] I1=cpuregs[19][31] I2=cpuregs[22][31] I3=cpuregs[23][31] S0=$\cpuregs$rdreg[0]$q[0] S1=$\cpuregs$rdreg[0]$q[2] Z=$abc$30656$new_n7827
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n7826 I1=$abc$30656$new_n7827 S=$\cpuregs$rdreg[0]$q[1] Z=$abc$30656$new_n7828
.subckt gf180mcu_fd_sc_mcu9t5v0__mux4_1 I0=$abc$30656$new_n7819 I1=$abc$30656$new_n7822 I2=$abc$30656$new_n7828 I3=$abc$30656$new_n7825 S0=$abc$30656$new_n3380 S1=$abc$30656$new_n3379 Z=$abc$30656$new_n7829
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=decoded_imm[31] A2=$abc$30656$new_n3532 B1=$abc$30656$new_n7389 B2=$abc$30656$new_n7829 C=$abc$30656$new_n3514 ZN=$abc$30656$new_n7830
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3342 A2=$abc$30656$new_n3514 B=$abc$30656$new_n7830 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29131
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3291 A2=$abc$30656$new_n4184 B=cpu_state[3] ZN=$abc$30656$new_n7832
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n7832 ZN=$abc$30656$new_n7833
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=cpu_state[2] A2=$abc$30656$new_n3515 B1=$abc$30656$new_n3559 B2=$abc$30656$new_n7307 ZN=$abc$30656$new_n7834
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3317 A2=$abc$30656$new_n7834 ZN=$abc$30656$new_n7835
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4816 A2=$abc$30656$new_n7835 ZN=$abc$30656$new_n7836
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=latched_store A2=$abc$30656$new_n7834 ZN=$abc$30656$new_n7837
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n7832 A2=$abc$30656$new_n7836 B=$abc$30656$new_n7837 C=$abc$30656$new_n3306 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29135
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=cpu_state[3] A2=$abc$30656$new_n3295 B=latched_stalu ZN=$abc$30656$new_n7839
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3516 A2=$abc$30656$new_n7839 B=$abc$30656$new_n3306 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29139
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=instr_jalr B=$abc$30656$new_n7833 ZN=$abc$30656$new_n7841
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[3] A2=cpu_state[1] ZN=$abc$30656$new_n7842
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n3295 A2=$abc$30656$new_n3517 B=$abc$30656$new_n3289 ZN=$abc$30656$new_n7843
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$30656$new_n3294 A2=$abc$30656$new_n7842 B1=$abc$30656$new_n7843 B2=$abc$30656$new_n7841 C=$abc$30656$new_n3306 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29143
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lh A2=$abc$30656$new_n3495 ZN=$abc$30656$new_n7845
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3295 A2=cpu_state[6] B1=$abc$30656$new_n3494 B2=mem_do_rdata ZN=$abc$30656$new_n7846
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=latched_is_lh A2=resetn ZN=$abc$30656$new_n7847
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7846 A2=$abc$30656$new_n7847 B=$abc$30656$new_n7845 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29149
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lb A2=$abc$30656$new_n3495 ZN=$abc$30656$new_n7849
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=latched_is_lb A2=resetn ZN=$abc$30656$new_n7850
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7846 A2=$abc$30656$new_n7850 B=$abc$30656$new_n7849 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29153
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lui A2=$abc$30656$new_n4548 ZN=$abc$30656$new_n7852
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[1] I1=mem_rdata_q[1] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29759
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[0] I1=mem_rdata_q[0] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29757
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29759 A2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29757 ZN=$abc$30656$new_n7855
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n7855 ZN=$abc$30656$new_n7856
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[2] I1=mem_rdata_q[2] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29761
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n7856 A2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29761 ZN=$abc$30656$new_n7858
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[3] I1=mem_rdata_q[3] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29763
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n7858 A2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29763 Z=$abc$30656$new_n7860
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n7860 ZN=$abc$30656$new_n7861
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3377 A2=$abc$30656$new_n3468 ZN=$abc$30656$new_n7862
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=mem_rdata[6] A2=$abc$30656$new_n3468 B=$abc$30656$new_n7862 ZN=$abc$30656$new_n7863
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n7863 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29769
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[4] I1=mem_rdata_q[4] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29765
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$auto$rtlil.cc:3381:MuxGate$29765 ZN=$abc$30656$new_n7866
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n7863 A2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29765 ZN=$abc$30656$new_n7867
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[5] I1=mem_rdata_q[5] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29767
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n4549 A2=$abc$30656$new_n7863 A3=$abc$30656$auto$rtlil.cc:3381:MuxGate$29765 A4=$abc$30656$auto$rtlil.cc:3381:MuxGate$29767 ZN=$abc$30656$new_n7869
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7860 A2=$abc$30656$new_n7869 B=$abc$30656$new_n7852 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29155
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_auipc A2=$abc$30656$new_n4548 ZN=$abc$30656$new_n7871
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n4548 A2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29767 Z=$abc$30656$new_n7872
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n7860 A2=$abc$30656$new_n7867 A3=$abc$30656$new_n7872 B=$abc$30656$new_n7871 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29157
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n7866 A2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29767 ZN=$abc$30656$new_n7874
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7863 A2=$abc$30656$new_n7874 ZN=$abc$30656$new_n7875
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n7856 A2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29761 A3=$abc$30656$auto$rtlil.cc:3381:MuxGate$29763 A4=$abc$30656$new_n7875 ZN=$abc$30656$new_n7876
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jal A2=$abc$30656$new_n4548 ZN=$abc$30656$new_n7877
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n4548 A2=$abc$30656$new_n7876 B=$abc$30656$new_n7877 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29159
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3364 A2=decoder_pseudo_trigger ZN=$abc$30656$new_n7879
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n3364 A2=decoder_pseudo_trigger Z=$abc$30656$new_n7880
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n7879 ZN=$abc$30656$new_n7881
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_beq A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7882
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata_q[13] A2=mem_rdata_q[12] ZN=$abc$30656$new_n7883
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3371 A2=$abc$30656$new_n7883 ZN=$abc$30656$new_n7884
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=resetn A3=$abc$30656$new_n7879 ZN=$abc$30656$new_n7885
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7884 A2=$abc$30656$new_n7885 B=$abc$30656$new_n7882 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29163
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata_q[13] A2=$abc$30656$new_n3372 ZN=$abc$30656$new_n7887
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=mem_rdata_q[13] A2=$abc$30656$new_n3372 Z=$abc$30656$new_n7888
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3371 A2=$abc$30656$new_n7887 ZN=$abc$30656$new_n7889
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_bne A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7890
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7885 A2=$abc$30656$new_n7889 B=$abc$30656$new_n7890 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29167
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[14] A2=$abc$30656$new_n7883 ZN=$abc$30656$new_n7892
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_blt A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7893
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7885 A2=$abc$30656$new_n7892 B=$abc$30656$new_n7893 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29171
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3371 A2=$abc$30656$new_n7888 ZN=$abc$30656$new_n7895
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[14] A2=$abc$30656$new_n7887 ZN=$abc$30656$new_n7896
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_bge A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7897
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7885 A2=$abc$30656$new_n7896 B=$abc$30656$new_n7897 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29175
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_rdata_q[14] A2=mem_rdata_q[13] A3=$abc$30656$new_n3372 ZN=$abc$30656$new_n7899
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_bltu A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7900
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7885 A2=$abc$30656$new_n7899 B=$abc$30656$new_n7900 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29179
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_rdata_q[14] A2=mem_rdata_q[13] A3=mem_rdata_q[12] ZN=$abc$30656$new_n7902
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_bgeu A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7903
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7885 A2=$abc$30656$new_n7902 B=$abc$30656$new_n7903 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29183
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_jalr A2=$abc$30656$new_n4548 ZN=$abc$30656$new_n7905
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29781 A2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29783 A3=$abc$30656$auto$rtlil.cc:3381:MuxGate$29785 ZN=$abc$30656$new_n7906
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$30656$new_n4549 A2=$abc$30656$new_n7861 A3=$abc$30656$new_n7875 A4=$abc$30656$new_n7906 ZN=$abc$30656$new_n7907
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n7905 A2=$abc$30656$new_n7907 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29185
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lb A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7909
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_lb_lh_lw_lbu_lhu A2=$abc$30656$new_n7879 ZN=$abc$30656$new_n7910
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7884 A2=$abc$30656$new_n7910 B=$abc$30656$new_n7909 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29187
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lh A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7912
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7889 A2=$abc$30656$new_n7910 B=$abc$30656$new_n7912 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29189
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lw A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7914
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3371 A2=mem_rdata_q[13] A3=$abc$30656$new_n3372 ZN=$abc$30656$new_n7915
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7910 A2=$abc$30656$new_n7915 B=$abc$30656$new_n7914 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29191
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lbu A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7917
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7892 A2=$abc$30656$new_n7910 B=$abc$30656$new_n7917 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29193
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_lhu A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7919
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7896 A2=$abc$30656$new_n7910 B=$abc$30656$new_n7919 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29195
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sb A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7921
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_sb_sh_sw A2=$abc$30656$new_n7879 ZN=$abc$30656$new_n7922
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7884 A2=$abc$30656$new_n7922 B=$abc$30656$new_n7921 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29197
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sh A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7924
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7889 A2=$abc$30656$new_n7922 B=$abc$30656$new_n7924 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29199
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_addi A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7926
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_alu_reg_imm A2=$abc$30656$new_n7879 ZN=$abc$30656$new_n7927
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=resetn A2=is_alu_reg_imm A3=$abc$30656$new_n7879 ZN=$abc$30656$new_n7928
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7884 A2=$abc$30656$new_n7928 B=$abc$30656$new_n7926 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29203
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_slti A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7930
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7915 A2=$abc$30656$new_n7928 B=$abc$30656$new_n7930 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29207
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3371 A2=mem_rdata_q[13] A3=mem_rdata_q[12] ZN=$abc$30656$new_n7932
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sltiu A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7933
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7928 A2=$abc$30656$new_n7932 B=$abc$30656$new_n7933 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29211
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_xori A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7935
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7892 A2=$abc$30656$new_n7928 B=$abc$30656$new_n7935 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29215
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_ori A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7937
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7899 A2=$abc$30656$new_n7928 B=$abc$30656$new_n7937 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29219
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_andi A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7939
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7902 A2=$abc$30656$new_n7928 B=$abc$30656$new_n7939 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29223
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sw A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7941
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7915 A2=$abc$30656$new_n7922 B=$abc$30656$new_n7941 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29225
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_slli A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7943
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata_q[27] A2=mem_rdata_q[26] ZN=$abc$30656$new_n7944
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_rdata_q[31] A2=mem_rdata_q[28] A3=mem_rdata_q[25] ZN=$abc$30656$new_n7945
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n7944 A2=$abc$30656$new_n7945 ZN=$abc$30656$new_n7946
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata_q[29] A2=$abc$30656$new_n7946 ZN=$abc$30656$new_n7947
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3368 A2=$abc$30656$new_n7947 ZN=$abc$30656$new_n7948
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n7889 A2=$abc$30656$new_n7948 Z=$abc$30656$new_n7949
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7927 A2=$abc$30656$new_n7949 B=$abc$30656$new_n7943 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29227
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_srli A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7951
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_alu_reg_imm A2=$abc$30656$new_n7895 ZN=$abc$30656$new_n7952
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3368 A2=$abc$30656$new_n7879 A3=$abc$30656$new_n7947 ZN=$abc$30656$new_n7953
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7952 A2=$abc$30656$new_n7953 B=$abc$30656$new_n7951 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29229
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_add A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7955
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=resetn A2=$abc$30656$new_n3371 A3=is_alu_reg_reg A4=$abc$30656$new_n7883 ZN=$abc$30656$new_n7956
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7953 A2=$abc$30656$new_n7956 B=$abc$30656$new_n7955 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29233
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=$abc$30656$new_n3368 A2=mem_rdata_q[29] A3=$abc$30656$new_n7880 A4=$abc$30656$new_n7946 Z=$abc$30656$new_n7958
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$30656$new_n3292 A2=$abc$30656$new_n3306 A3=$abc$30656$new_n7879 B1=$abc$30656$new_n7956 B2=$abc$30656$new_n7958 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29237
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sll A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7960
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_alu_reg_reg A2=$abc$30656$new_n7879 ZN=$abc$30656$new_n7961
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=resetn A2=is_alu_reg_reg A3=$abc$30656$new_n7879 ZN=$abc$30656$new_n7962
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7949 A2=$abc$30656$new_n7962 B=$abc$30656$new_n7960 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29241
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_slt A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7964
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n7915 A2=$abc$30656$new_n7948 A3=$abc$30656$new_n7962 B=$abc$30656$new_n7964 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29245
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sltu A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7966
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n7932 A2=$abc$30656$new_n7948 A3=$abc$30656$new_n7962 B=$abc$30656$new_n7966 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29249
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_xor A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7968
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n7892 A2=$abc$30656$new_n7948 A3=$abc$30656$new_n7962 B=$abc$30656$new_n7968 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29253
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_srl A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7970
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=resetn A2=is_alu_reg_reg A3=$abc$30656$new_n7895 ZN=$abc$30656$new_n7971
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7953 A2=$abc$30656$new_n7971 B=$abc$30656$new_n7970 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29257
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_sra A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7973
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7958 A2=$abc$30656$new_n7971 B=$abc$30656$new_n7973 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29261
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_or A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7975
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n7899 A2=$abc$30656$new_n7948 A3=$abc$30656$new_n7962 B=$abc$30656$new_n7975 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29265
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_and A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n7977
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n7902 A2=$abc$30656$new_n7948 A3=$abc$30656$new_n7962 B=$abc$30656$new_n7977 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29269
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_srai A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7979
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7952 A2=$abc$30656$new_n7958 B=$abc$30656$new_n7979 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29271
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_rdcycle A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7981
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_rdata_q[25] A2=mem_rdata_q[24] A3=$abc$30656$new_n7880 ZN=$abc$30656$new_n7982
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n7944 A2=$abc$30656$new_n7982 ZN=$abc$30656$new_n7983
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[0] A2=mem_rdata_q[1] ZN=$abc$30656$new_n7984
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_rdata_q[23] A2=mem_rdata_q[22] ZN=$abc$30656$new_n7985
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=mem_rdata_q[28] A2=mem_rdata_q[2] Z=$abc$30656$new_n7986
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$30656$new_n3368 A2=mem_rdata_q[29] A3=$abc$30656$new_n7984 A4=$abc$30656$new_n7986 ZN=$abc$30656$new_n7987
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=mem_rdata_q[31] A2=$abc$30656$new_n3376 A3=mem_rdata_q[4] A4=mem_rdata_q[5] Z=$abc$30656$new_n7988
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=mem_rdata_q[19] A2=mem_rdata_q[18] A3=mem_rdata_q[17] A4=mem_rdata_q[15] ZN=$abc$30656$new_n7989
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=mem_rdata_q[6] A2=$abc$30656$new_n7987 A3=$abc$30656$new_n7988 A4=$abc$30656$new_n7989 ZN=$abc$30656$new_n7990
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=mem_rdata_q[16] A2=$abc$30656$new_n7915 A3=$abc$30656$new_n7990 ZN=$abc$30656$new_n7991
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3370 A2=$abc$30656$new_n7985 A3=$abc$30656$new_n7991 ZN=$abc$30656$new_n7992
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7983 A2=$abc$30656$new_n7992 B=$abc$30656$new_n7981 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29273
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_rdcycleh A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7994
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_rdata_q[27] A2=$abc$30656$new_n3369 A3=$abc$30656$new_n7982 ZN=$abc$30656$new_n7995
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7992 A2=$abc$30656$new_n7995 B=$abc$30656$new_n7994 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29275
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_rdinstr A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n7997
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n3370 A2=mem_rdata_q[20] ZN=$abc$30656$new_n7998
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n7985 A2=$abc$30656$new_n7991 A3=$abc$30656$new_n7998 ZN=$abc$30656$new_n7999
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7983 A2=$abc$30656$new_n7999 B=$abc$30656$new_n7997 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29277
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_fence A2=$abc$30656$new_n7881 ZN=$abc$30656$new_n8001
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n3306 A2=$abc$30656$new_n3376 A3=$abc$30656$new_n7984 ZN=$abc$30656$new_n8002
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=mem_rdata_q[4] A2=mem_rdata_q[5] A3=$abc$30656$new_n7880 A4=$abc$30656$new_n7884 ZN=$abc$30656$new_n8003
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=mem_rdata_q[2] A2=$abc$30656$new_n3377 A3=$abc$30656$new_n8002 A4=$abc$30656$new_n8003 ZN=$abc$30656$new_n8004
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n8001 A2=$abc$30656$new_n8004 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29281
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=instr_rdinstrh A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8006
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7995 A2=$abc$30656$new_n7999 B=$abc$30656$new_n8006 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29283
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[7] I1=mem_rdata_q[7] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29771
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29771 I1=decoded_rd[0] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29285
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[8] I1=mem_rdata_q[8] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29773
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29773 I1=decoded_rd[1] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29287
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[9] I1=mem_rdata_q[9] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29775
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29775 I1=decoded_rd[2] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29289
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[10] I1=mem_rdata_q[10] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29777
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29777 I1=decoded_rd[3] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29291
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_rdata[11] I1=mem_rdata_q[11] S=$abc$30656$new_n3468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29779
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29779 I1=decoded_rd[4] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29293
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=instr_jalr A2=is_alu_reg_imm ZN=$abc$30656$new_n8018
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3366 A2=$abc$30656$new_n8018 ZN=$abc$30656$new_n8019
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=mem_rdata_q[20] A2=$abc$30656$new_n7879 A3=$abc$30656$new_n8019 ZN=$abc$30656$new_n8020
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[0] A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8021
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3373 A2=$abc$30656$new_n7922 B=$abc$30656$new_n8020 C=$abc$30656$new_n8021 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29311
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$30656$new_n7855 A2=$abc$30656$auto$rtlil.cc:3381:MuxGate$29761 A3=$abc$30656$auto$rtlil.cc:3381:MuxGate$29763 ZN=$abc$30656$new_n8023
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n8023 ZN=$abc$30656$new_n8024
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n7863 A2=$abc$30656$new_n8023 ZN=$abc$30656$new_n8025
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7872 A2=$abc$30656$new_n8025 ZN=$abc$30656$new_n8026
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29765 A2=$abc$30656$new_n7872 A3=$abc$30656$new_n8025 B1=$abc$30656$new_n4549 B2=$abc$30656$new_n3366 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29313
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$30656$new_n3368 A2=mem_rdata_q[14] B=$abc$30656$new_n7887 C=$abc$30656$new_n7947 ZN=$abc$30656$new_n8028
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$30656$new_n3365 A2=$abc$30656$new_n7879 B1=$abc$30656$new_n7927 B2=$abc$30656$new_n8028 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29315
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=is_alu_reg_imm A2=$abc$30656$new_n7888 B=instr_jalr ZN=$abc$30656$new_n8030
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_jalr_addi_slti_sltiu_xori_ori_andi A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8031
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7880 A2=$abc$30656$new_n8030 B=$abc$30656$new_n8031 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29317
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_sb_sh_sw A2=$abc$30656$new_n4548 ZN=$abc$30656$new_n8033
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n4548 A2=$abc$30656$new_n7874 A3=$abc$30656$new_n8025 B=$abc$30656$new_n8033 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29319
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_sll_srl_sra A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8035
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7961 A2=$abc$30656$new_n8028 B=$abc$30656$new_n8035 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29321
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n4549 A2=$abc$30656$new_n7875 A3=$abc$30656$new_n8023 ZN=$abc$30656$new_n8037
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$30656$new_n3291 A2=$abc$30656$new_n3306 A3=$abc$30656$new_n4549 B=$abc$30656$new_n8037 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29325
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4644 A2=$abc$30656$new_n5925 ZN=$abc$30656$new_n8039
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][0] I1=$abc$30656$new_n4654 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29327
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][1] I1=$abc$30656$new_n4657 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29329
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][2] I1=$abc$30656$new_n4661 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29331
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][3] I1=$abc$30656$new_n4666 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29333
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][4] I1=$abc$30656$new_n4671 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29335
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][5] I1=$abc$30656$new_n4676 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29337
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][6] I1=$abc$30656$new_n4682 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29339
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][7] I1=$abc$30656$new_n4687 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29341
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][8] I1=$abc$30656$new_n4692 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29343
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][9] I1=$abc$30656$new_n4697 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29345
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][10] I1=$abc$30656$new_n4702 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29347
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][11] I1=$abc$30656$new_n4707 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29349
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][12] I1=$abc$30656$new_n4712 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29351
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][13] I1=$abc$30656$new_n4717 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29353
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][14] I1=$abc$30656$new_n4722 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29355
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][15] I1=$abc$30656$new_n4727 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29357
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][16] I1=$abc$30656$new_n4733 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29359
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][17] I1=$abc$30656$new_n4737 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29361
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][18] I1=$abc$30656$new_n4743 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29363
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][19] I1=$abc$30656$new_n4748 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29365
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][20] I1=$abc$30656$new_n4753 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29367
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][21] I1=$abc$30656$new_n4758 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29369
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][22] I1=$abc$30656$new_n4764 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29371
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][23] I1=$abc$30656$new_n4768 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29373
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][24] I1=$abc$30656$new_n4774 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29375
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][25] I1=$abc$30656$new_n4779 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29377
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][26] I1=$abc$30656$new_n4784 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29379
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][27] I1=$abc$30656$new_n4789 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29381
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][28] I1=$abc$30656$new_n4793 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29383
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][29] I1=$abc$30656$new_n4799 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29385
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][30] I1=$abc$30656$new_n4804 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29387
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[1][31] I1=$abc$30656$new_n4808 S=$abc$30656$new_n8039 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29389
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=is_alu_reg_imm A2=$abc$30656$new_n4548 B1=$abc$30656$auto$rtlil.cc:3381:MuxGate$29765 B2=$abc$30656$new_n8026 ZN=$abc$30656$new_n8072
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n8072 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29391
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_alu_reg_reg A2=$abc$30656$new_n4548 ZN=$abc$30656$new_n8074
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7869 A2=$abc$30656$new_n8024 B=$abc$30656$new_n8074 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29393
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$30656$new_n3291 A2=$abc$30656$new_n3435 B=$abc$30656$new_n7879 C=$abc$30656$new_n3306 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29395
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_instr A2=$abc$30656$new_n7271 ZN=$abc$30656$new_n8077
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=mem_do_wdata A2=$abc$30656$new_n3429 A3=$abc$30656$new_n7271 B=$abc$30656$new_n8077 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29399
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=trap A2=$abc$30656$new_n3467 B=resetn ZN=$abc$30656$new_n8079
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=mem_do_rinst A2=$abc$30656$new_n3308 B=$abc$30656$new_n8079 ZN=$abc$30656$new_n8080
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=mem_do_wdata A2=$abc$30656$new_n3424 ZN=$abc$30656$new_n8081
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=mem_ready A2=mem_valid B=$abc$30656$new_n3467 ZN=$abc$30656$new_n8082
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3431 A2=$abc$30656$new_n8081 B1=$abc$30656$new_n8082 B2=$abc$30656$new_n3424 ZN=$abc$30656$new_n8083
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n7270 A2=$abc$30656$new_n8083 ZN=$abc$30656$new_n8084
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n8080 A2=$abc$30656$new_n8084 Z=$abc$30656$new_n8085
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=mem_state[0] A2=$abc$30656$new_n3307 A3=$abc$30656$new_n3430 A4=$abc$30656$new_n7269 ZN=$abc$30656$new_n8086
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=mem_do_wdata A2=$abc$30656$new_n3424 A3=$abc$30656$new_n7270 B=$abc$30656$new_n8086 ZN=$abc$30656$new_n8087
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n8087 I1=mem_state[0] S=$abc$30656$new_n8085 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29403
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3308 A2=mem_la_write ZN=$abc$30656$new_n8089
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n8086 A2=$abc$30656$new_n8089 ZN=$abc$30656$new_n8090
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n8090 I1=mem_state[1] S=$abc$30656$new_n8085 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29407
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[0] I1=mem_wdata[0] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29409
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[1] I1=mem_wdata[1] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29411
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[2] I1=mem_wdata[2] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29413
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[3] I1=mem_wdata[3] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29415
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[4] I1=mem_wdata[4] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29417
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[5] I1=mem_wdata[5] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29419
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[6] I1=mem_wdata[6] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29421
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=reg_op2[7] I1=mem_wdata[7] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29423
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[8] I1=mem_wdata[8] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29425
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[9] I1=mem_wdata[9] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29427
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[10] I1=mem_wdata[10] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29429
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[11] I1=mem_wdata[11] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29431
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[12] I1=mem_wdata[12] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29433
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[13] I1=mem_wdata[13] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29435
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[14] I1=mem_wdata[14] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29437
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[15] I1=mem_wdata[15] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29439
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[16] I1=mem_wdata[16] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29441
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[17] I1=mem_wdata[17] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29443
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[18] I1=mem_wdata[18] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29445
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[19] I1=mem_wdata[19] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29447
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[20] I1=mem_wdata[20] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29449
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[21] I1=mem_wdata[21] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29451
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[22] I1=mem_wdata[22] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29453
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[23] I1=mem_wdata[23] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29455
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[24] I1=mem_wdata[24] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29457
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[25] I1=mem_wdata[25] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29459
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[26] I1=mem_wdata[26] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29461
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[27] I1=mem_wdata[27] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29463
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[28] I1=mem_wdata[28] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29465
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[29] I1=mem_wdata[29] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29467
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[30] I1=mem_wdata[30] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29469
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=mem_la_wdata[31] I1=mem_wdata[31] S=$abc$30656$new_n8089 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29471
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_la_wstrb[0] A2=mem_la_write B1=$abc$30656$new_n7271 B2=mem_wstrb[0] ZN=$abc$30656$new_n8124
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wstrb[0] A2=$abc$30656$new_n7270 ZN=$abc$30656$new_n8125
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n3432 A2=$abc$30656$new_n7269 ZN=$abc$30656$new_n8126
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n8125 A2=$abc$30656$new_n8126 B=$abc$30656$new_n8124 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29473
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wstrb[1] A2=$abc$30656$new_n7270 ZN=$abc$30656$new_n8128
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_la_write A2=mem_la_wstrb[1] B1=$abc$30656$new_n7271 B2=mem_wstrb[1] ZN=$abc$30656$new_n8129
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n8126 A2=$abc$30656$new_n8128 B=$abc$30656$new_n8129 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29475
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wstrb[2] A2=$abc$30656$new_n7270 ZN=$abc$30656$new_n8131
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_la_write A2=mem_la_wstrb[2] B1=$abc$30656$new_n7271 B2=mem_wstrb[2] ZN=$abc$30656$new_n8132
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n8126 A2=$abc$30656$new_n8131 B=$abc$30656$new_n8132 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29477
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_wstrb[3] A2=$abc$30656$new_n7270 ZN=$abc$30656$new_n8134
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=mem_la_write A2=mem_la_wstrb[3] B1=$abc$30656$new_n7271 B2=mem_wstrb[3] ZN=$abc$30656$new_n8135
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n8126 A2=$abc$30656$new_n8134 B=$abc$30656$new_n8135 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29479
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=cpu_state[3] A2=cpu_state[1] B=resetn C=$abc$30656$new_n3516 ZN=$abc$30656$new_n8137
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=cpu_state[3] A2=$abc$30656$new_n3493 ZN=$abc$30656$new_n8138
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=latched_rd[0] A2=$abc$30656$new_n8137 B1=$abc$30656$new_n8138 B2=decoded_rd[0] ZN=$abc$30656$new_n8139
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n8139 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29483
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=latched_rd[1] A2=$abc$30656$new_n8137 B1=$abc$30656$new_n8138 B2=decoded_rd[1] ZN=$abc$30656$new_n8141
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n8141 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29487
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=latched_rd[2] A2=$abc$30656$new_n8137 B1=$abc$30656$new_n8138 B2=decoded_rd[2] ZN=$abc$30656$new_n8143
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n8143 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29491
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=latched_rd[3] A2=$abc$30656$new_n8137 B1=$abc$30656$new_n8138 B2=decoded_rd[3] ZN=$abc$30656$new_n8145
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n8145 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29495
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=latched_rd[4] A2=$abc$30656$new_n8137 B1=$abc$30656$new_n8138 B2=decoded_rd[4] ZN=$abc$30656$new_n8147
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$30656$new_n8147 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29499
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4849 I1=$abc$30656$new_n4598 S=reg_sh[0] Z=$abc$30656$new_n8149
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=is_slli_srli_srai A2=$abc$30656$new_n3374 ZN=$abc$30656$new_n8150
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=is_slli_srli_srai A2=$abc$30656$new_n7336 B=$abc$30656$new_n8150 C=$abc$30656$new_n3316 ZN=$abc$30656$new_n8151
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n8149 A2=$abc$30656$new_n8151 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29501
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=reg_sh[0] A2=$abc$30656$new_n3510 B=reg_sh[1] ZN=$abc$30656$new_n8153
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=is_slli_srli_srai A2=$abc$30656$new_n7358 ZN=$abc$30656$new_n8154
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=is_slli_srli_srai A2=decoded_rs2[1] B=$abc$30656$new_n8154 C=cpu_state[4] ZN=$abc$30656$new_n8155
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$30656$new_n3542 A2=$abc$30656$new_n8153 B=$abc$30656$new_n8155 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29503
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[31] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8157
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[31] A2=$abc$30656$new_n8019 ZN=$abc$30656$new_n8158
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$30656$new_n7879 A2=$abc$30656$new_n8158 Z=$abc$30656$new_n8159
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n7879 A2=$abc$30656$new_n8158 ZN=$abc$30656$new_n8160
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=is_sb_sh_sw Z=$abc$30656$new_n8161
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=instr_jal A2=decoded_imm_j[20] B1=$abc$30656$new_n8161 B2=mem_rdata_q[31] C=$abc$30656$new_n8160 ZN=$abc$30656$new_n8162
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3410 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8157 B2=$abc$30656$new_n8162 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29507
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[30] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8164
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3409 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8162 B2=$abc$30656$new_n8164 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29511
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[29] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8166
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3408 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8162 B2=$abc$30656$new_n8166 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29515
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[28] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8168
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3407 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8162 B2=$abc$30656$new_n8168 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29519
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[27] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8170
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3405 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8162 B2=$abc$30656$new_n8170 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29523
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[26] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8172
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3403 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8162 B2=$abc$30656$new_n8172 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29527
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[25] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8174
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3402 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8162 B2=$abc$30656$new_n8174 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29531
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[24] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8176
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3401 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8162 B2=$abc$30656$new_n8176 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29535
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[23] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8178
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3400 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8162 B2=$abc$30656$new_n8178 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29539
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[22] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8180
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3399 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8162 B2=$abc$30656$new_n8180 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29543
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[21] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8182
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3398 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8162 B2=$abc$30656$new_n8182 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29547
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=mem_rdata_q[20] A2=$abc$30656$new_n3449 ZN=$abc$30656$new_n8184
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3397 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8162 B2=$abc$30656$new_n8184 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29551
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=mem_rdata_q[31] A2=$abc$30656$new_n8161 B=$abc$30656$new_n8160 ZN=$abc$30656$new_n8186
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[19] B1=$abc$30656$new_n3449 B2=mem_rdata_q[19] ZN=$abc$30656$new_n8187
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3394 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8186 B2=$abc$30656$new_n8187 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29555
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_rs1[3] B1=$abc$30656$new_n3449 B2=mem_rdata_q[18] ZN=$abc$30656$new_n8189
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3393 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8186 B2=$abc$30656$new_n8189 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29559
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_rs1[2] B1=$abc$30656$new_n3449 B2=mem_rdata_q[17] ZN=$abc$30656$new_n8191
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3392 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8186 B2=$abc$30656$new_n8191 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29563
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_rs1[1] B1=$abc$30656$new_n3449 B2=mem_rdata_q[16] ZN=$abc$30656$new_n8193
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3391 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8186 B2=$abc$30656$new_n8193 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29567
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_rs1[0] B1=$abc$30656$new_n3449 B2=mem_rdata_q[15] ZN=$abc$30656$new_n8195
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3390 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8186 B2=$abc$30656$new_n8195 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29571
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[14] B1=$abc$30656$new_n3449 B2=mem_rdata_q[14] ZN=$abc$30656$new_n8197
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3386 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8186 B2=$abc$30656$new_n8197 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29575
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[13] B1=$abc$30656$new_n3449 B2=mem_rdata_q[13] ZN=$abc$30656$new_n8199
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3385 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8186 B2=$abc$30656$new_n8199 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29579
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[12] B1=$abc$30656$new_n3449 B2=mem_rdata_q[12] ZN=$abc$30656$new_n8201
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3384 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8186 B2=$abc$30656$new_n8201 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29583
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=is_beq_bne_blt_bge_bltu_bgeu A2=mem_rdata_q[7] B1=decoded_rs2[0] B2=instr_jal C1=is_sb_sh_sw C2=mem_rdata_q[31] ZN=$abc$30656$new_n8203
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$30656$new_n3383 A2=$abc$30656$new_n7880 B1=$abc$30656$new_n8159 B2=$abc$30656$new_n8203 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29587
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$30656$new_n8019 A2=$abc$30656$new_n8161 Z=$abc$30656$new_n8205
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[10] B1=$abc$30656$new_n8205 B2=mem_rdata_q[30] ZN=$abc$30656$new_n8206
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[10] A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8207
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7880 A2=$abc$30656$new_n8206 B=$abc$30656$new_n8207 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29591
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[9] B1=$abc$30656$new_n8205 B2=mem_rdata_q[29] ZN=$abc$30656$new_n8209
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[9] A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8210
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7880 A2=$abc$30656$new_n8209 B=$abc$30656$new_n8210 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29595
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[8] B1=$abc$30656$new_n8205 B2=mem_rdata_q[28] ZN=$abc$30656$new_n8212
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[8] A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8213
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7880 A2=$abc$30656$new_n8212 B=$abc$30656$new_n8213 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29599
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[7] B1=$abc$30656$new_n8205 B2=mem_rdata_q[27] ZN=$abc$30656$new_n8215
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[7] A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8216
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7880 A2=$abc$30656$new_n8215 B=$abc$30656$new_n8216 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29603
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[6] B1=$abc$30656$new_n8205 B2=mem_rdata_q[26] ZN=$abc$30656$new_n8218
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[6] A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8219
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7880 A2=$abc$30656$new_n8218 B=$abc$30656$new_n8219 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29607
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=instr_jal A2=decoded_imm_j[5] B1=$abc$30656$new_n8205 B2=mem_rdata_q[25] ZN=$abc$30656$new_n8221
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[5] A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8222
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7880 A2=$abc$30656$new_n8221 B=$abc$30656$new_n8222 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29611
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=instr_jal A2=decoded_imm_j[4] B1=$abc$30656$new_n8019 B2=mem_rdata_q[24] C1=$abc$30656$new_n8161 C2=mem_rdata_q[11] ZN=$abc$30656$new_n8224
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[4] A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8225
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7880 A2=$abc$30656$new_n8224 B=$abc$30656$new_n8225 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29615
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=instr_jal A2=decoded_rs2[3] B1=$abc$30656$new_n8019 B2=mem_rdata_q[23] C1=$abc$30656$new_n8161 C2=mem_rdata_q[10] ZN=$abc$30656$new_n8227
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[3] A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8228
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7880 A2=$abc$30656$new_n8227 B=$abc$30656$new_n8228 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29619
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=instr_jal A2=decoded_rs2[2] B1=$abc$30656$new_n8019 B2=mem_rdata_q[22] C1=$abc$30656$new_n8161 C2=mem_rdata_q[9] ZN=$abc$30656$new_n8230
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[2] A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8231
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7880 A2=$abc$30656$new_n8230 B=$abc$30656$new_n8231 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29623
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=instr_jal A2=decoded_rs2[1] B1=$abc$30656$new_n8019 B2=mem_rdata_q[21] C1=$abc$30656$new_n8161 C2=mem_rdata_q[8] ZN=$abc$30656$new_n8233
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=decoded_imm[1] A2=$abc$30656$new_n7880 ZN=$abc$30656$new_n8234
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n7880 A2=$abc$30656$new_n8233 B=$abc$30656$new_n8234 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$29627
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5820 A2=$abc$30656$new_n6191 ZN=$abc$30656$new_n8236
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[18][0] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29629
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[18][1] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29631
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[18][2] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29633
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[18][3] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29635
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[18][4] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29637
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[18][5] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29639
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[18][6] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29641
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[18][7] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29643
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[18][8] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29645
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[18][9] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29647
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[18][10] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29649
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[18][11] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29651
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[18][12] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29653
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[18][13] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29655
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[18][14] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29657
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[18][15] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29659
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[18][16] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29661
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[18][17] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29663
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[18][18] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29665
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[18][19] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29667
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[18][20] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29669
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[18][21] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29671
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[18][22] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29673
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[18][23] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29675
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[18][24] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29677
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[18][25] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29679
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[18][26] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29681
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[18][27] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29683
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[18][28] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29685
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[18][29] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29687
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[18][30] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29689
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[18][31] S=$abc$30656$new_n8236 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29691
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4649 A2=$abc$30656$new_n6191 ZN=$abc$30656$new_n8269
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[19][0] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29693
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[19][1] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29695
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[19][2] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29697
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[19][3] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29699
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[19][4] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29701
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[19][5] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29703
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[19][6] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29705
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[19][7] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29707
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[19][8] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29709
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[19][9] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29711
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[19][10] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29713
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[19][11] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29715
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[19][12] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29717
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[19][13] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29719
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[19][14] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29721
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[19][15] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29723
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[19][16] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[19][17] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29727
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[19][18] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29729
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[19][19] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29731
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[19][20] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29733
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[19][21] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29735
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[19][22] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29737
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[19][23] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29739
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[19][24] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29741
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[19][25] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29743
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[19][26] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29745
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[19][27] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29747
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[19][28] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29749
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[19][29] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29751
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[19][30] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29753
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[19][31] S=$abc$30656$new_n8269 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29755
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4649 A2=$abc$30656$new_n6258 ZN=$abc$30656$new_n8302
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[23][0] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29821
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[23][1] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29823
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[23][2] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29825
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[23][3] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29827
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[23][4] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29829
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[23][5] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29831
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[23][6] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29833
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[23][7] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29835
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[23][8] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29837
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[23][9] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29839
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[23][10] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29841
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[23][11] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29843
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[23][12] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29845
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[23][13] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29847
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[23][14] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29849
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[23][15] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29851
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[23][16] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29853
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[23][17] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29855
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[23][18] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29857
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[23][19] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29859
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[23][20] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29861
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[23][21] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29863
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[23][22] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29865
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[23][23] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29867
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[23][24] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29869
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[23][25] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29871
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[23][26] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29873
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[23][27] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29875
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[23][28] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29877
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[23][29] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29879
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[23][30] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29881
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[23][31] S=$abc$30656$new_n8302 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29883
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4650 A2=$abc$30656$new_n5819 ZN=$abc$30656$new_n8335
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][0] I1=$abc$30656$new_n4654 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29885
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][1] I1=$abc$30656$new_n4657 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29887
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][2] I1=$abc$30656$new_n4661 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29889
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][3] I1=$abc$30656$new_n4666 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29891
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][4] I1=$abc$30656$new_n4671 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29893
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][5] I1=$abc$30656$new_n4676 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29895
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][6] I1=$abc$30656$new_n4682 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29897
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][7] I1=$abc$30656$new_n4687 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29899
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][8] I1=$abc$30656$new_n4692 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29901
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][9] I1=$abc$30656$new_n4697 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29903
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][10] I1=$abc$30656$new_n4702 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29905
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][11] I1=$abc$30656$new_n4707 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29907
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][12] I1=$abc$30656$new_n4712 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29909
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][13] I1=$abc$30656$new_n4717 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29911
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][14] I1=$abc$30656$new_n4722 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29913
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][15] I1=$abc$30656$new_n4727 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29915
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][16] I1=$abc$30656$new_n4733 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29917
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][17] I1=$abc$30656$new_n4737 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29919
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][18] I1=$abc$30656$new_n4743 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29921
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][19] I1=$abc$30656$new_n4748 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29923
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][20] I1=$abc$30656$new_n4753 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29925
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][21] I1=$abc$30656$new_n4758 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29927
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][22] I1=$abc$30656$new_n4764 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29929
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][23] I1=$abc$30656$new_n4768 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29931
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][24] I1=$abc$30656$new_n4774 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29933
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][25] I1=$abc$30656$new_n4779 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29935
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][26] I1=$abc$30656$new_n4784 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29937
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][27] I1=$abc$30656$new_n4789 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29939
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][28] I1=$abc$30656$new_n4793 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29941
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][29] I1=$abc$30656$new_n4799 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29943
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][30] I1=$abc$30656$new_n4804 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29945
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[31][31] I1=$abc$30656$new_n4808 S=$abc$30656$new_n8335 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29947
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5820 A2=$abc$30656$new_n6258 ZN=$abc$30656$new_n8368
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[22][0] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29949
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[22][1] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29951
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[22][2] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29953
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[22][3] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29955
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[22][4] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29957
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[22][5] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29959
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[22][6] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29961
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[22][7] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29963
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[22][8] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29965
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[22][9] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29967
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[22][10] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29969
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[22][11] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29971
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[22][12] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29973
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[22][13] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29975
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[22][14] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29977
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[22][15] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29979
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[22][16] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29981
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[22][17] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29983
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[22][18] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29985
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[22][19] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29987
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[22][20] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29989
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[22][21] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29991
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[22][22] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29993
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[22][23] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29995
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[22][24] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29997
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[22][25] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29999
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[22][26] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30001
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[22][27] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30003
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[22][28] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30005
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[22][29] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30007
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[22][30] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30009
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[22][31] S=$abc$30656$new_n8368 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30011
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5819 A2=$abc$30656$new_n5925 ZN=$abc$30656$new_n8401
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][0] I1=$abc$30656$new_n4654 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30013
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][1] I1=$abc$30656$new_n4657 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30015
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][2] I1=$abc$30656$new_n4661 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30017
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][3] I1=$abc$30656$new_n4666 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30019
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][4] I1=$abc$30656$new_n4671 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30021
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][5] I1=$abc$30656$new_n4676 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30023
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][6] I1=$abc$30656$new_n4682 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30025
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][7] I1=$abc$30656$new_n4687 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30027
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][8] I1=$abc$30656$new_n4692 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30029
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][9] I1=$abc$30656$new_n4697 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30031
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][10] I1=$abc$30656$new_n4702 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30033
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][11] I1=$abc$30656$new_n4707 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30035
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][12] I1=$abc$30656$new_n4712 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30037
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][13] I1=$abc$30656$new_n4717 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30039
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][14] I1=$abc$30656$new_n4722 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30041
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][15] I1=$abc$30656$new_n4727 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30043
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][16] I1=$abc$30656$new_n4733 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30045
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][17] I1=$abc$30656$new_n4737 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30047
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][18] I1=$abc$30656$new_n4743 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30049
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][19] I1=$abc$30656$new_n4748 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30051
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][20] I1=$abc$30656$new_n4753 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30053
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][21] I1=$abc$30656$new_n4758 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30055
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][22] I1=$abc$30656$new_n4764 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30057
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][23] I1=$abc$30656$new_n4768 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30059
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][24] I1=$abc$30656$new_n4774 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30061
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][25] I1=$abc$30656$new_n4779 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30063
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][26] I1=$abc$30656$new_n4784 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30065
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][27] I1=$abc$30656$new_n4789 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30067
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][28] I1=$abc$30656$new_n4793 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30069
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][29] I1=$abc$30656$new_n4799 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30071
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][30] I1=$abc$30656$new_n4804 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30073
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[29][31] I1=$abc$30656$new_n4808 S=$abc$30656$new_n8401 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30075
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4644 A2=$abc$30656$new_n4650 ZN=$abc$30656$new_n8434
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][0] I1=$abc$30656$new_n4654 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30077
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][1] I1=$abc$30656$new_n4657 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30079
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][2] I1=$abc$30656$new_n4661 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30081
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][3] I1=$abc$30656$new_n4666 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30083
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][4] I1=$abc$30656$new_n4671 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30085
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][5] I1=$abc$30656$new_n4676 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30087
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][6] I1=$abc$30656$new_n4682 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30089
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][7] I1=$abc$30656$new_n4687 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30091
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][8] I1=$abc$30656$new_n4692 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30093
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][9] I1=$abc$30656$new_n4697 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30095
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][10] I1=$abc$30656$new_n4702 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30097
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][11] I1=$abc$30656$new_n4707 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30099
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][12] I1=$abc$30656$new_n4712 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30101
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][13] I1=$abc$30656$new_n4717 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30103
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][14] I1=$abc$30656$new_n4722 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30105
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][15] I1=$abc$30656$new_n4727 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30107
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][16] I1=$abc$30656$new_n4733 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30109
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][17] I1=$abc$30656$new_n4737 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30111
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][18] I1=$abc$30656$new_n4743 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30113
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][19] I1=$abc$30656$new_n4748 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30115
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][20] I1=$abc$30656$new_n4753 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30117
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][21] I1=$abc$30656$new_n4758 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30119
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][22] I1=$abc$30656$new_n4764 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30121
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][23] I1=$abc$30656$new_n4768 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30123
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][24] I1=$abc$30656$new_n4774 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30125
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][25] I1=$abc$30656$new_n4779 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30127
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][26] I1=$abc$30656$new_n4784 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30129
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][27] I1=$abc$30656$new_n4789 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30131
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][28] I1=$abc$30656$new_n4793 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30133
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][29] I1=$abc$30656$new_n4799 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30135
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][30] I1=$abc$30656$new_n4804 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30137
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[3][31] I1=$abc$30656$new_n4808 S=$abc$30656$new_n8434 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30139
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$30656$new_n3309 A2=$abc$30656$new_n3310 A3=latched_rd[2] ZN=$abc$30656$new_n8467
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=latched_rd[1] A2=latched_rd[0] A3=$abc$30656$new_n4647 A4=$abc$30656$new_n8467 ZN=$abc$30656$new_n8468
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][0] I1=$abc$30656$new_n4654 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30141
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][1] I1=$abc$30656$new_n4657 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30143
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][2] I1=$abc$30656$new_n4661 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30145
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][3] I1=$abc$30656$new_n4666 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30147
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][4] I1=$abc$30656$new_n4671 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30149
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][5] I1=$abc$30656$new_n4676 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30151
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][6] I1=$abc$30656$new_n4682 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30153
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][7] I1=$abc$30656$new_n4687 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30155
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][8] I1=$abc$30656$new_n4692 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30157
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][9] I1=$abc$30656$new_n4697 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30159
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][10] I1=$abc$30656$new_n4702 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30161
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][11] I1=$abc$30656$new_n4707 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30163
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][12] I1=$abc$30656$new_n4712 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30165
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][13] I1=$abc$30656$new_n4717 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30167
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][14] I1=$abc$30656$new_n4722 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30169
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][15] I1=$abc$30656$new_n4727 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30171
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][16] I1=$abc$30656$new_n4733 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30173
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][17] I1=$abc$30656$new_n4737 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30175
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][18] I1=$abc$30656$new_n4743 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30177
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][19] I1=$abc$30656$new_n4748 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30179
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][20] I1=$abc$30656$new_n4753 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30181
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][21] I1=$abc$30656$new_n4758 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30183
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][22] I1=$abc$30656$new_n4764 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30185
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][23] I1=$abc$30656$new_n4768 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30187
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][24] I1=$abc$30656$new_n4774 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30189
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][25] I1=$abc$30656$new_n4779 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30191
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][26] I1=$abc$30656$new_n4784 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30193
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][27] I1=$abc$30656$new_n4789 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30195
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][28] I1=$abc$30656$new_n4793 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30197
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][29] I1=$abc$30656$new_n4799 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30199
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][30] I1=$abc$30656$new_n4804 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30201
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[4][31] I1=$abc$30656$new_n4808 S=$abc$30656$new_n8468 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30203
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5925 A2=$abc$30656$new_n8467 ZN=$abc$30656$new_n8501
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][0] I1=$abc$30656$new_n4654 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30205
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][1] I1=$abc$30656$new_n4657 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30207
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][2] I1=$abc$30656$new_n4661 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30209
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][3] I1=$abc$30656$new_n4666 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30211
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][4] I1=$abc$30656$new_n4671 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30213
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][5] I1=$abc$30656$new_n4676 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30215
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][6] I1=$abc$30656$new_n4682 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30217
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][7] I1=$abc$30656$new_n4687 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30219
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][8] I1=$abc$30656$new_n4692 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30221
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][9] I1=$abc$30656$new_n4697 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30223
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][10] I1=$abc$30656$new_n4702 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30225
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][11] I1=$abc$30656$new_n4707 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30227
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][12] I1=$abc$30656$new_n4712 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30229
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][13] I1=$abc$30656$new_n4717 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30231
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][14] I1=$abc$30656$new_n4722 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30233
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][15] I1=$abc$30656$new_n4727 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30235
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][16] I1=$abc$30656$new_n4733 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30237
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][17] I1=$abc$30656$new_n4737 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30239
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][18] I1=$abc$30656$new_n4743 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30241
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][19] I1=$abc$30656$new_n4748 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30243
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][20] I1=$abc$30656$new_n4753 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30245
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][21] I1=$abc$30656$new_n4758 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30247
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][22] I1=$abc$30656$new_n4764 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30249
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][23] I1=$abc$30656$new_n4768 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30251
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][24] I1=$abc$30656$new_n4774 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30253
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][25] I1=$abc$30656$new_n4779 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30255
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][26] I1=$abc$30656$new_n4784 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30257
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][27] I1=$abc$30656$new_n4789 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30259
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][28] I1=$abc$30656$new_n4793 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30261
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][29] I1=$abc$30656$new_n4799 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30263
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][30] I1=$abc$30656$new_n4804 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30265
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[5][31] I1=$abc$30656$new_n4808 S=$abc$30656$new_n8501 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30267
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n5821 A2=$abc$30656$new_n8467 ZN=$abc$30656$new_n8534
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][0] I1=$abc$30656$new_n4654 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30269
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][1] I1=$abc$30656$new_n4657 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30271
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][2] I1=$abc$30656$new_n4661 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30273
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][3] I1=$abc$30656$new_n4666 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30275
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][4] I1=$abc$30656$new_n4671 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30277
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][5] I1=$abc$30656$new_n4676 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30279
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][6] I1=$abc$30656$new_n4682 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30281
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][7] I1=$abc$30656$new_n4687 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30283
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][8] I1=$abc$30656$new_n4692 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30285
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][9] I1=$abc$30656$new_n4697 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30287
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][10] I1=$abc$30656$new_n4702 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30289
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][11] I1=$abc$30656$new_n4707 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30291
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][12] I1=$abc$30656$new_n4712 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30293
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][13] I1=$abc$30656$new_n4717 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30295
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][14] I1=$abc$30656$new_n4722 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30297
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][15] I1=$abc$30656$new_n4727 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30299
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][16] I1=$abc$30656$new_n4733 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30301
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][17] I1=$abc$30656$new_n4737 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30303
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][18] I1=$abc$30656$new_n4743 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30305
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][19] I1=$abc$30656$new_n4748 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30307
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][20] I1=$abc$30656$new_n4753 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30309
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][21] I1=$abc$30656$new_n4758 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30311
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][22] I1=$abc$30656$new_n4764 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30313
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][23] I1=$abc$30656$new_n4768 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30315
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][24] I1=$abc$30656$new_n4774 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30317
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][25] I1=$abc$30656$new_n4779 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30319
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][26] I1=$abc$30656$new_n4784 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30321
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][27] I1=$abc$30656$new_n4789 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30323
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][28] I1=$abc$30656$new_n4793 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30325
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][29] I1=$abc$30656$new_n4799 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30327
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][30] I1=$abc$30656$new_n4804 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30329
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[6][31] I1=$abc$30656$new_n4808 S=$abc$30656$new_n8534 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30331
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$30656$new_n4650 A2=$abc$30656$new_n8467 ZN=$abc$30656$new_n8567
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][0] I1=$abc$30656$new_n4654 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30333
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][1] I1=$abc$30656$new_n4657 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30335
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][2] I1=$abc$30656$new_n4661 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30337
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][3] I1=$abc$30656$new_n4666 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30339
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][4] I1=$abc$30656$new_n4671 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30341
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][5] I1=$abc$30656$new_n4676 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30343
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][6] I1=$abc$30656$new_n4682 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30345
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][7] I1=$abc$30656$new_n4687 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30347
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][8] I1=$abc$30656$new_n4692 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30349
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][9] I1=$abc$30656$new_n4697 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30351
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][10] I1=$abc$30656$new_n4702 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30353
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][11] I1=$abc$30656$new_n4707 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30355
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][12] I1=$abc$30656$new_n4712 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30357
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][13] I1=$abc$30656$new_n4717 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30359
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][14] I1=$abc$30656$new_n4722 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30361
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][15] I1=$abc$30656$new_n4727 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30363
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][16] I1=$abc$30656$new_n4733 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30365
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][17] I1=$abc$30656$new_n4737 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30367
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][18] I1=$abc$30656$new_n4743 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30369
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][19] I1=$abc$30656$new_n4748 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30371
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][20] I1=$abc$30656$new_n4753 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30373
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][21] I1=$abc$30656$new_n4758 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30375
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][22] I1=$abc$30656$new_n4764 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30377
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][23] I1=$abc$30656$new_n4768 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30379
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][24] I1=$abc$30656$new_n4774 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30381
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][25] I1=$abc$30656$new_n4779 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30383
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][26] I1=$abc$30656$new_n4784 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30385
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][27] I1=$abc$30656$new_n4789 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30387
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][28] I1=$abc$30656$new_n4793 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30389
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][29] I1=$abc$30656$new_n4799 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30391
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][30] I1=$abc$30656$new_n4804 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30393
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=cpuregs[7][31] I1=$abc$30656$new_n4808 S=$abc$30656$new_n8567 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30395
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4643 A2=$abc$30656$new_n5857 ZN=$abc$30656$new_n8600
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[8][0] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30397
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[8][1] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30399
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[8][2] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30401
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[8][3] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30403
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[8][4] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30405
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[8][5] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30407
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[8][6] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30409
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[8][7] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30411
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[8][8] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30413
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[8][9] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30415
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[8][10] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30417
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[8][11] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30419
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[8][12] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30421
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[8][13] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30423
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[8][14] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30425
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[8][15] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30427
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[8][16] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30429
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[8][17] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30431
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[8][18] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30433
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[8][19] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30435
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[8][20] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30437
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[8][21] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30439
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[8][22] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30441
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[8][23] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30443
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[8][24] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30445
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[8][25] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30447
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[8][26] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30449
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[8][27] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30451
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[8][28] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30453
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[8][29] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30455
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[8][30] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30457
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[8][31] S=$abc$30656$new_n8600 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30459
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n5924 A2=$abc$30656$new_n6258 ZN=$abc$30656$new_n8633
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[21][0] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30525
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[21][1] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30527
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[21][2] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30529
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[21][3] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30531
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[21][4] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30533
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[21][5] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30535
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[21][6] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30537
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[21][7] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30539
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[21][8] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30541
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[21][9] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30543
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[21][10] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30545
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[21][11] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30547
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[21][12] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30549
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[21][13] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30551
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[21][14] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30553
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[21][15] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30555
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[21][16] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30557
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[21][17] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30559
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[21][18] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30561
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[21][19] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30563
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[21][20] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30565
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[21][21] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30567
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[21][22] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30569
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[21][23] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30571
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[21][24] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30573
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[21][25] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30575
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[21][26] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30577
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[21][27] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30579
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[21][28] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30581
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[21][29] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30583
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[21][30] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30585
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[21][31] S=$abc$30656$new_n8633 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30587
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n4643 A2=$abc$30656$new_n5820 ZN=$abc$30656$new_n8666
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4654 I1=cpuregs[10][0] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30589
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4657 I1=cpuregs[10][1] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30591
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4661 I1=cpuregs[10][2] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30593
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4666 I1=cpuregs[10][3] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30595
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4671 I1=cpuregs[10][4] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30597
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4676 I1=cpuregs[10][5] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30599
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4682 I1=cpuregs[10][6] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30601
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4687 I1=cpuregs[10][7] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30603
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4692 I1=cpuregs[10][8] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30605
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4697 I1=cpuregs[10][9] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30607
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4702 I1=cpuregs[10][10] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30609
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4707 I1=cpuregs[10][11] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30611
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4712 I1=cpuregs[10][12] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30613
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4717 I1=cpuregs[10][13] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30615
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4722 I1=cpuregs[10][14] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30617
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4727 I1=cpuregs[10][15] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30619
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4733 I1=cpuregs[10][16] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30621
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4737 I1=cpuregs[10][17] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30623
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4743 I1=cpuregs[10][18] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30625
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4748 I1=cpuregs[10][19] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30627
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4753 I1=cpuregs[10][20] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30629
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4758 I1=cpuregs[10][21] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30631
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4764 I1=cpuregs[10][22] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30633
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4768 I1=cpuregs[10][23] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30635
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4774 I1=cpuregs[10][24] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30637
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4779 I1=cpuregs[10][25] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30639
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4784 I1=cpuregs[10][26] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30641
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4789 I1=cpuregs[10][27] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30643
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4793 I1=cpuregs[10][28] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30645
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4799 I1=cpuregs[10][29] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30647
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4804 I1=cpuregs[10][30] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30649
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$new_n4808 I1=cpuregs[10][31] S=$abc$30656$new_n8666 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30651
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=mem_ready A2=trap B=$abc$30656$new_n8079 ZN=$abc$30656$new_n8699
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$30656$new_n8084 A2=$abc$30656$new_n8699 B=mem_valid ZN=$abc$30656$new_n8700
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$30656$new_n7271 A2=$abc$30656$new_n8700 ZN=$abc$30656$auto$rtlil.cc:3381:MuxGate$30655
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29805 I1=decoded_imm_j[4] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28333
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29795 I1=decoded_imm_j[19] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$28353
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29787 I1=decoded_rs1[0] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29295
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29789 I1=decoded_rs1[1] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29297
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29791 I1=decoded_rs1[2] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29299
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29793 I1=decoded_rs1[3] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29301
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29797 I1=decoded_rs2[0] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29303
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29799 I1=decoded_rs2[1] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29305
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29801 I1=decoded_rs2[2] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29307
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$30656$auto$rtlil.cc:3381:MuxGate$29803 I1=decoded_rs2[3] S=$abc$30656$new_n4548 Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$29309
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][0] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30461
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][1] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30463
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][2] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30465
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][3] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30467
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][4] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30469
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][5] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30471
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][6] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30473
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][7] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30475
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][8] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30477
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][9] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30479
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][10] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30481
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][11] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30483
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][12] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30485
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][13] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30487
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][14] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30489
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][15] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30491
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][16] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30493
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][17] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30495
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][18] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30497
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][19] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30499
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][20] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30501
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][21] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30503
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][22] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30505
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][23] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30507
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][24] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30509
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][25] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30511
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][26] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30513
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][27] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30515
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][28] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30517
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][29] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30519
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][30] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30521
.subckt gf180mcu_fd_sc_mcu9t5v0__buf_1 I=cpuregs[0][31] Z=$abc$30656$auto$rtlil.cc:3381:MuxGate$30523
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27247 Q=cpuregs[11][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27249 Q=cpuregs[11][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27251 Q=cpuregs[11][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27253 Q=cpuregs[11][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27255 Q=cpuregs[11][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27257 Q=cpuregs[11][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27259 Q=cpuregs[11][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27261 Q=cpuregs[11][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27263 Q=cpuregs[11][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27265 Q=cpuregs[11][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27267 Q=cpuregs[11][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27269 Q=cpuregs[11][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27271 Q=cpuregs[11][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27273 Q=cpuregs[11][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27275 Q=cpuregs[11][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27277 Q=cpuregs[11][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27279 Q=cpuregs[11][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27281 Q=cpuregs[11][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27283 Q=cpuregs[11][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27285 Q=cpuregs[11][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27287 Q=cpuregs[11][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27289 Q=cpuregs[11][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27291 Q=cpuregs[11][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27293 Q=cpuregs[11][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27295 Q=cpuregs[11][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27297 Q=cpuregs[11][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27299 Q=cpuregs[11][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27301 Q=cpuregs[11][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27303 Q=cpuregs[11][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27305 Q=cpuregs[11][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27307 Q=cpuregs[11][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27309 Q=cpuregs[11][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27311 Q=reg_op1[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27313 Q=reg_op1[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27315 Q=reg_op1[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27317 Q=reg_op1[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27319 Q=reg_op1[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27321 Q=reg_op1[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27323 Q=reg_op1[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27325 Q=reg_op1[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27327 Q=reg_op1[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27329 Q=reg_op1[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27331 Q=reg_op1[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27333 Q=reg_op1[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27335 Q=reg_op1[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27337 Q=reg_op1[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27339 Q=reg_op1[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27341 Q=reg_op1[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27343 Q=reg_op1[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27345 Q=reg_op1[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27347 Q=reg_op1[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27349 Q=reg_op1[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27351 Q=reg_op1[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27353 Q=reg_op1[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27355 Q=reg_op1[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27357 Q=reg_op1[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27359 Q=reg_op1[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27361 Q=reg_op1[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27363 Q=reg_op1[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27365 Q=reg_op1[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27367 Q=reg_op1[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27369 Q=reg_op1[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27371 Q=reg_op1[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27373 Q=cpuregs[30][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27375 Q=cpuregs[30][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27377 Q=cpuregs[30][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27379 Q=cpuregs[30][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27381 Q=cpuregs[30][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27383 Q=cpuregs[30][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27385 Q=cpuregs[30][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27387 Q=cpuregs[30][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27389 Q=cpuregs[30][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27391 Q=cpuregs[30][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27393 Q=cpuregs[30][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27395 Q=cpuregs[30][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27397 Q=cpuregs[30][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27399 Q=cpuregs[30][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27401 Q=cpuregs[30][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27403 Q=cpuregs[30][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27405 Q=cpuregs[30][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27407 Q=cpuregs[30][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27409 Q=cpuregs[30][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27411 Q=cpuregs[30][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27413 Q=cpuregs[30][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27415 Q=cpuregs[30][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27417 Q=cpuregs[30][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27419 Q=cpuregs[30][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27421 Q=cpuregs[30][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27423 Q=cpuregs[30][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27425 Q=cpuregs[30][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27427 Q=cpuregs[30][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27429 Q=cpuregs[30][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27431 Q=cpuregs[30][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27433 Q=cpuregs[30][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27435 Q=cpuregs[30][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27437 Q=cpuregs[12][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27439 Q=cpuregs[12][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27441 Q=cpuregs[12][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27443 Q=cpuregs[12][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27445 Q=cpuregs[12][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27447 Q=cpuregs[12][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27449 Q=cpuregs[12][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27451 Q=cpuregs[12][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27453 Q=cpuregs[12][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27455 Q=cpuregs[12][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27457 Q=cpuregs[12][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27459 Q=cpuregs[12][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27461 Q=cpuregs[12][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27463 Q=cpuregs[12][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27465 Q=cpuregs[12][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27467 Q=cpuregs[12][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27469 Q=cpuregs[12][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27471 Q=cpuregs[12][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27473 Q=cpuregs[12][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27475 Q=cpuregs[12][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27477 Q=cpuregs[12][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27479 Q=cpuregs[12][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27481 Q=cpuregs[12][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27483 Q=cpuregs[12][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27485 Q=cpuregs[12][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27487 Q=cpuregs[12][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27489 Q=cpuregs[12][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27491 Q=cpuregs[12][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27493 Q=cpuregs[12][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27495 Q=cpuregs[12][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27497 Q=cpuregs[12][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27499 Q=cpuregs[12][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27501 Q=cpuregs[2][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27503 Q=cpuregs[2][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27505 Q=cpuregs[2][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27507 Q=cpuregs[2][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27509 Q=cpuregs[2][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27511 Q=cpuregs[2][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27513 Q=cpuregs[2][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27515 Q=cpuregs[2][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27517 Q=cpuregs[2][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27519 Q=cpuregs[2][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27521 Q=cpuregs[2][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27523 Q=cpuregs[2][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27525 Q=cpuregs[2][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27527 Q=cpuregs[2][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27529 Q=cpuregs[2][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27531 Q=cpuregs[2][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27533 Q=cpuregs[2][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27535 Q=cpuregs[2][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27537 Q=cpuregs[2][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27539 Q=cpuregs[2][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27541 Q=cpuregs[2][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27543 Q=cpuregs[2][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27545 Q=cpuregs[2][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27547 Q=cpuregs[2][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27549 Q=cpuregs[2][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27551 Q=cpuregs[2][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27553 Q=cpuregs[2][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27555 Q=cpuregs[2][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27557 Q=cpuregs[2][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27559 Q=cpuregs[2][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27561 Q=cpuregs[2][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27563 Q=cpuregs[2][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27565 Q=cpuregs[13][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27567 Q=cpuregs[13][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27569 Q=cpuregs[13][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27571 Q=cpuregs[13][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27573 Q=cpuregs[13][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27575 Q=cpuregs[13][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27577 Q=cpuregs[13][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27579 Q=cpuregs[13][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27581 Q=cpuregs[13][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27583 Q=cpuregs[13][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27585 Q=cpuregs[13][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27587 Q=cpuregs[13][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27589 Q=cpuregs[13][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27591 Q=cpuregs[13][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27593 Q=cpuregs[13][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27595 Q=cpuregs[13][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27597 Q=cpuregs[13][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27599 Q=cpuregs[13][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27601 Q=cpuregs[13][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27603 Q=cpuregs[13][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27605 Q=cpuregs[13][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27607 Q=cpuregs[13][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27609 Q=cpuregs[13][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27611 Q=cpuregs[13][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27613 Q=cpuregs[13][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27615 Q=cpuregs[13][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27617 Q=cpuregs[13][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27619 Q=cpuregs[13][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27621 Q=cpuregs[13][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27623 Q=cpuregs[13][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27625 Q=cpuregs[13][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27627 Q=cpuregs[13][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27629 Q=cpuregs[28][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27631 Q=cpuregs[28][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27633 Q=cpuregs[28][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27635 Q=cpuregs[28][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27637 Q=cpuregs[28][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27639 Q=cpuregs[28][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27641 Q=cpuregs[28][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27643 Q=cpuregs[28][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27645 Q=cpuregs[28][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27647 Q=cpuregs[28][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27649 Q=cpuregs[28][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27651 Q=cpuregs[28][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27653 Q=cpuregs[28][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27655 Q=cpuregs[28][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27657 Q=cpuregs[28][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27659 Q=cpuregs[28][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27661 Q=cpuregs[28][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27663 Q=cpuregs[28][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27665 Q=cpuregs[28][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27667 Q=cpuregs[28][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27669 Q=cpuregs[28][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27671 Q=cpuregs[28][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27673 Q=cpuregs[28][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27675 Q=cpuregs[28][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27677 Q=cpuregs[28][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27679 Q=cpuregs[28][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27681 Q=cpuregs[28][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27683 Q=cpuregs[28][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27685 Q=cpuregs[28][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27687 Q=cpuregs[28][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27689 Q=cpuregs[28][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27691 Q=cpuregs[28][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27693 Q=cpuregs[9][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27695 Q=cpuregs[9][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27697 Q=cpuregs[9][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27699 Q=cpuregs[9][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27701 Q=cpuregs[9][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27703 Q=cpuregs[9][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27705 Q=cpuregs[9][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27707 Q=cpuregs[9][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27709 Q=cpuregs[9][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27711 Q=cpuregs[9][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27713 Q=cpuregs[9][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27715 Q=cpuregs[9][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27717 Q=cpuregs[9][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27719 Q=cpuregs[9][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27721 Q=cpuregs[9][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27723 Q=cpuregs[9][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27725 Q=cpuregs[9][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27727 Q=cpuregs[9][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27729 Q=cpuregs[9][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27731 Q=cpuregs[9][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27733 Q=cpuregs[9][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27735 Q=cpuregs[9][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27737 Q=cpuregs[9][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27739 Q=cpuregs[9][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27741 Q=cpuregs[9][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27743 Q=cpuregs[9][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27745 Q=cpuregs[9][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27747 Q=cpuregs[9][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27749 Q=cpuregs[9][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27751 Q=cpuregs[9][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27753 Q=cpuregs[9][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27755 Q=cpuregs[9][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27757 Q=cpuregs[27][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27759 Q=cpuregs[27][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27761 Q=cpuregs[27][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27763 Q=cpuregs[27][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27765 Q=cpuregs[27][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27767 Q=cpuregs[27][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27769 Q=cpuregs[27][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27771 Q=cpuregs[27][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27773 Q=cpuregs[27][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27775 Q=cpuregs[27][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27777 Q=cpuregs[27][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27779 Q=cpuregs[27][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27781 Q=cpuregs[27][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27783 Q=cpuregs[27][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27785 Q=cpuregs[27][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27787 Q=cpuregs[27][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27789 Q=cpuregs[27][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27791 Q=cpuregs[27][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27793 Q=cpuregs[27][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27795 Q=cpuregs[27][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27797 Q=cpuregs[27][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27799 Q=cpuregs[27][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27801 Q=cpuregs[27][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27803 Q=cpuregs[27][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27805 Q=cpuregs[27][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27807 Q=cpuregs[27][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27809 Q=cpuregs[27][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27811 Q=cpuregs[27][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27813 Q=cpuregs[27][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27815 Q=cpuregs[27][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27817 Q=cpuregs[27][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27819 Q=cpuregs[27][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27821 Q=cpuregs[14][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27823 Q=cpuregs[14][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27825 Q=cpuregs[14][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27827 Q=cpuregs[14][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27829 Q=cpuregs[14][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27831 Q=cpuregs[14][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27833 Q=cpuregs[14][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27835 Q=cpuregs[14][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27837 Q=cpuregs[14][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27839 Q=cpuregs[14][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27841 Q=cpuregs[14][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27843 Q=cpuregs[14][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27845 Q=cpuregs[14][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27847 Q=cpuregs[14][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27849 Q=cpuregs[14][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27851 Q=cpuregs[14][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27853 Q=cpuregs[14][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27855 Q=cpuregs[14][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27857 Q=cpuregs[14][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27859 Q=cpuregs[14][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27861 Q=cpuregs[14][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27863 Q=cpuregs[14][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27865 Q=cpuregs[14][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27867 Q=cpuregs[14][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27869 Q=cpuregs[14][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27871 Q=cpuregs[14][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27873 Q=cpuregs[14][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27875 Q=cpuregs[14][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27877 Q=cpuregs[14][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27879 Q=cpuregs[14][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27881 Q=cpuregs[14][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27883 Q=cpuregs[14][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27885 Q=cpuregs[26][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27887 Q=cpuregs[26][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27889 Q=cpuregs[26][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27891 Q=cpuregs[26][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27893 Q=cpuregs[26][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27895 Q=cpuregs[26][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27897 Q=cpuregs[26][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27899 Q=cpuregs[26][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27901 Q=cpuregs[26][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27903 Q=cpuregs[26][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27905 Q=cpuregs[26][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27907 Q=cpuregs[26][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27909 Q=cpuregs[26][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27911 Q=cpuregs[26][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27913 Q=cpuregs[26][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27915 Q=cpuregs[26][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27917 Q=cpuregs[26][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27919 Q=cpuregs[26][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27921 Q=cpuregs[26][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27923 Q=cpuregs[26][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27925 Q=cpuregs[26][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27927 Q=cpuregs[26][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27929 Q=cpuregs[26][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27931 Q=cpuregs[26][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27933 Q=cpuregs[26][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27935 Q=cpuregs[26][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27937 Q=cpuregs[26][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27939 Q=cpuregs[26][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27941 Q=cpuregs[26][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27943 Q=cpuregs[26][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27945 Q=cpuregs[26][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27947 Q=cpuregs[26][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27949 Q=cpuregs[15][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27951 Q=cpuregs[15][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27953 Q=cpuregs[15][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27955 Q=cpuregs[15][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27957 Q=cpuregs[15][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27959 Q=cpuregs[15][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27961 Q=cpuregs[15][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27963 Q=cpuregs[15][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27965 Q=cpuregs[15][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27967 Q=cpuregs[15][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27969 Q=cpuregs[15][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27971 Q=cpuregs[15][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27973 Q=cpuregs[15][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27975 Q=cpuregs[15][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27977 Q=cpuregs[15][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27979 Q=cpuregs[15][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27981 Q=cpuregs[15][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27983 Q=cpuregs[15][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27985 Q=cpuregs[15][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27987 Q=cpuregs[15][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27989 Q=cpuregs[15][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27991 Q=cpuregs[15][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27993 Q=cpuregs[15][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27995 Q=cpuregs[15][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27997 Q=cpuregs[15][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$27999 Q=cpuregs[15][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28001 Q=cpuregs[15][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28003 Q=cpuregs[15][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28005 Q=cpuregs[15][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28007 Q=cpuregs[15][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28009 Q=cpuregs[15][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28011 Q=cpuregs[15][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28013 Q=cpuregs[25][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28015 Q=cpuregs[25][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28017 Q=cpuregs[25][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28019 Q=cpuregs[25][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28021 Q=cpuregs[25][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28023 Q=cpuregs[25][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28025 Q=cpuregs[25][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28027 Q=cpuregs[25][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28029 Q=cpuregs[25][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28031 Q=cpuregs[25][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28033 Q=cpuregs[25][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28035 Q=cpuregs[25][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28037 Q=cpuregs[25][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28039 Q=cpuregs[25][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28041 Q=cpuregs[25][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28043 Q=cpuregs[25][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28045 Q=cpuregs[25][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28047 Q=cpuregs[25][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28049 Q=cpuregs[25][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28051 Q=cpuregs[25][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28053 Q=cpuregs[25][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28055 Q=cpuregs[25][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28057 Q=cpuregs[25][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28059 Q=cpuregs[25][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28061 Q=cpuregs[25][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28063 Q=cpuregs[25][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28065 Q=cpuregs[25][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28067 Q=cpuregs[25][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28069 Q=cpuregs[25][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28071 Q=cpuregs[25][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28073 Q=cpuregs[25][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28075 Q=cpuregs[25][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28077 Q=cpuregs[16][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28079 Q=cpuregs[16][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28081 Q=cpuregs[16][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28083 Q=cpuregs[16][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28085 Q=cpuregs[16][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28087 Q=cpuregs[16][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28089 Q=cpuregs[16][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28091 Q=cpuregs[16][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28093 Q=cpuregs[16][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28095 Q=cpuregs[16][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28097 Q=cpuregs[16][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28099 Q=cpuregs[16][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28101 Q=cpuregs[16][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28103 Q=cpuregs[16][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28105 Q=cpuregs[16][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28107 Q=cpuregs[16][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28109 Q=cpuregs[16][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28111 Q=cpuregs[16][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28113 Q=cpuregs[16][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28115 Q=cpuregs[16][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28117 Q=cpuregs[16][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28119 Q=cpuregs[16][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28121 Q=cpuregs[16][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28123 Q=cpuregs[16][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28125 Q=cpuregs[16][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28127 Q=cpuregs[16][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28129 Q=cpuregs[16][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28131 Q=cpuregs[16][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28133 Q=cpuregs[16][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28135 Q=cpuregs[16][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28137 Q=cpuregs[16][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28139 Q=cpuregs[16][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28141 Q=cpuregs[24][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28143 Q=cpuregs[24][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28145 Q=cpuregs[24][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28147 Q=cpuregs[24][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28149 Q=cpuregs[24][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28151 Q=cpuregs[24][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28153 Q=cpuregs[24][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28155 Q=cpuregs[24][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28157 Q=cpuregs[24][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28159 Q=cpuregs[24][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28161 Q=cpuregs[24][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28163 Q=cpuregs[24][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28165 Q=cpuregs[24][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28167 Q=cpuregs[24][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28169 Q=cpuregs[24][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28171 Q=cpuregs[24][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28173 Q=cpuregs[24][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28175 Q=cpuregs[24][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28177 Q=cpuregs[24][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28179 Q=cpuregs[24][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28181 Q=cpuregs[24][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28183 Q=cpuregs[24][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28185 Q=cpuregs[24][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28187 Q=cpuregs[24][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28189 Q=cpuregs[24][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28191 Q=cpuregs[24][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28193 Q=cpuregs[24][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28195 Q=cpuregs[24][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28197 Q=cpuregs[24][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28199 Q=cpuregs[24][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28201 Q=cpuregs[24][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28203 Q=cpuregs[24][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28205 Q=cpuregs[20][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28207 Q=cpuregs[20][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28209 Q=cpuregs[20][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28211 Q=cpuregs[20][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28213 Q=cpuregs[20][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28215 Q=cpuregs[20][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28217 Q=cpuregs[20][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28219 Q=cpuregs[20][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28221 Q=cpuregs[20][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28223 Q=cpuregs[20][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28225 Q=cpuregs[20][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28227 Q=cpuregs[20][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28229 Q=cpuregs[20][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28231 Q=cpuregs[20][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28233 Q=cpuregs[20][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28235 Q=cpuregs[20][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28237 Q=cpuregs[20][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28239 Q=cpuregs[20][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28241 Q=cpuregs[20][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28243 Q=cpuregs[20][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28245 Q=cpuregs[20][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28247 Q=cpuregs[20][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28249 Q=cpuregs[20][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28251 Q=cpuregs[20][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28253 Q=cpuregs[20][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28255 Q=cpuregs[20][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28257 Q=cpuregs[20][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28259 Q=cpuregs[20][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28261 Q=cpuregs[20][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28263 Q=cpuregs[20][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28265 Q=cpuregs[20][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28267 Q=cpuregs[20][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28269 Q=cpuregs[17][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28271 Q=cpuregs[17][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28273 Q=cpuregs[17][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28275 Q=cpuregs[17][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28277 Q=cpuregs[17][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28279 Q=cpuregs[17][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28281 Q=cpuregs[17][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28283 Q=cpuregs[17][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28285 Q=cpuregs[17][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28287 Q=cpuregs[17][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28289 Q=cpuregs[17][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28291 Q=cpuregs[17][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28293 Q=cpuregs[17][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28295 Q=cpuregs[17][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28297 Q=cpuregs[17][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28299 Q=cpuregs[17][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28301 Q=cpuregs[17][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28303 Q=cpuregs[17][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28305 Q=cpuregs[17][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28307 Q=cpuregs[17][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28309 Q=cpuregs[17][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28311 Q=cpuregs[17][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28313 Q=cpuregs[17][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28315 Q=cpuregs[17][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28317 Q=cpuregs[17][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28319 Q=cpuregs[17][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28321 Q=cpuregs[17][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28323 Q=cpuregs[17][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28325 Q=cpuregs[17][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28327 Q=cpuregs[17][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28329 Q=cpuregs[17][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28331 Q=cpuregs[17][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28333 Q=decoded_imm_j[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28335 Q=decoded_imm_j[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28337 Q=decoded_imm_j[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28339 Q=decoded_imm_j[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28341 Q=decoded_imm_j[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28343 Q=decoded_imm_j[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28345 Q=decoded_imm_j[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28347 Q=decoded_imm_j[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28349 Q=decoded_imm_j[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28351 Q=decoded_imm_j[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28353 Q=decoded_imm_j[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28355 Q=decoded_imm_j[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28357 Q=trap
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28361 Q=count_instr[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28365 Q=count_instr[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28369 Q=count_instr[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28373 Q=count_instr[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28377 Q=count_instr[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28381 Q=count_instr[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28385 Q=count_instr[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28389 Q=count_instr[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28393 Q=count_instr[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28397 Q=count_instr[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28401 Q=count_instr[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28405 Q=count_instr[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28409 Q=count_instr[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28413 Q=count_instr[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28417 Q=count_instr[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28421 Q=count_instr[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28425 Q=count_instr[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28429 Q=count_instr[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28433 Q=count_instr[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28437 Q=count_instr[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28441 Q=count_instr[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28445 Q=count_instr[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28449 Q=count_instr[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28453 Q=count_instr[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28457 Q=count_instr[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28461 Q=count_instr[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28465 Q=count_instr[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28469 Q=count_instr[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28473 Q=count_instr[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28477 Q=count_instr[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28481 Q=count_instr[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28485 Q=count_instr[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28489 Q=count_instr[32]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28493 Q=count_instr[33]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28497 Q=count_instr[34]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28501 Q=count_instr[35]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28505 Q=count_instr[36]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28509 Q=count_instr[37]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28513 Q=count_instr[38]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28517 Q=count_instr[39]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28521 Q=count_instr[40]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28525 Q=count_instr[41]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28529 Q=count_instr[42]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28533 Q=count_instr[43]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28537 Q=count_instr[44]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28541 Q=count_instr[45]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28545 Q=count_instr[46]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28549 Q=count_instr[47]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28553 Q=count_instr[48]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28557 Q=count_instr[49]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28561 Q=count_instr[50]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28565 Q=count_instr[51]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28569 Q=count_instr[52]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28573 Q=count_instr[53]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28577 Q=count_instr[54]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28581 Q=count_instr[55]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28585 Q=count_instr[56]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28589 Q=count_instr[57]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28593 Q=count_instr[58]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28597 Q=count_instr[59]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28601 Q=count_instr[60]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28605 Q=count_instr[61]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28609 Q=count_instr[62]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28613 Q=count_instr[63]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28617 Q=reg_pc[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28621 Q=reg_pc[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28625 Q=reg_pc[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28629 Q=reg_pc[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28633 Q=reg_pc[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28637 Q=reg_pc[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28641 Q=reg_pc[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28645 Q=reg_pc[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28649 Q=reg_pc[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28653 Q=reg_pc[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28657 Q=reg_pc[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28661 Q=reg_pc[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28665 Q=reg_pc[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28669 Q=reg_pc[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28673 Q=reg_pc[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28677 Q=reg_pc[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28681 Q=reg_pc[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28685 Q=reg_pc[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28689 Q=reg_pc[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28693 Q=reg_pc[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28697 Q=reg_pc[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28701 Q=reg_pc[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28705 Q=reg_pc[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28709 Q=reg_pc[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28713 Q=reg_pc[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28717 Q=reg_pc[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28721 Q=reg_pc[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28725 Q=reg_pc[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28729 Q=reg_pc[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28733 Q=reg_pc[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28737 Q=reg_pc[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28741 Q=reg_next_pc[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28745 Q=reg_next_pc[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28749 Q=reg_next_pc[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28753 Q=reg_next_pc[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28757 Q=reg_next_pc[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28761 Q=reg_next_pc[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28765 Q=reg_next_pc[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28769 Q=reg_next_pc[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28773 Q=reg_next_pc[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28777 Q=reg_next_pc[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28781 Q=reg_next_pc[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28785 Q=reg_next_pc[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28789 Q=reg_next_pc[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28793 Q=reg_next_pc[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28797 Q=reg_next_pc[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28801 Q=reg_next_pc[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28805 Q=reg_next_pc[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28809 Q=reg_next_pc[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28813 Q=reg_next_pc[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28817 Q=reg_next_pc[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28821 Q=reg_next_pc[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28825 Q=reg_next_pc[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28829 Q=reg_next_pc[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28833 Q=reg_next_pc[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28837 Q=reg_next_pc[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28841 Q=reg_next_pc[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28845 Q=reg_next_pc[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28849 Q=reg_next_pc[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28853 Q=reg_next_pc[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28857 Q=reg_next_pc[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28861 Q=reg_next_pc[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28863 Q=count_cycle[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28865 Q=count_cycle[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28867 Q=count_cycle[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28869 Q=count_cycle[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28871 Q=count_cycle[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28873 Q=count_cycle[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28875 Q=count_cycle[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28877 Q=count_cycle[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28879 Q=count_cycle[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28881 Q=count_cycle[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28883 Q=count_cycle[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28885 Q=count_cycle[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28887 Q=count_cycle[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28889 Q=count_cycle[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28891 Q=count_cycle[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28893 Q=count_cycle[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28895 Q=count_cycle[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28897 Q=count_cycle[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28899 Q=count_cycle[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28901 Q=count_cycle[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28903 Q=count_cycle[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28905 Q=count_cycle[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28907 Q=count_cycle[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28909 Q=count_cycle[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28911 Q=count_cycle[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28913 Q=count_cycle[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28915 Q=count_cycle[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28917 Q=count_cycle[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28919 Q=count_cycle[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28921 Q=count_cycle[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28923 Q=count_cycle[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28925 Q=count_cycle[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28927 Q=count_cycle[32]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28929 Q=count_cycle[33]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28931 Q=count_cycle[34]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28933 Q=count_cycle[35]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28935 Q=count_cycle[36]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28937 Q=count_cycle[37]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28939 Q=count_cycle[38]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28941 Q=count_cycle[39]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28943 Q=count_cycle[40]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28945 Q=count_cycle[41]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28947 Q=count_cycle[42]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28949 Q=count_cycle[43]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28951 Q=count_cycle[44]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28953 Q=count_cycle[45]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28955 Q=count_cycle[46]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28957 Q=count_cycle[47]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28959 Q=count_cycle[48]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28961 Q=count_cycle[49]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28963 Q=count_cycle[50]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28965 Q=count_cycle[51]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28967 Q=count_cycle[52]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28969 Q=count_cycle[53]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28971 Q=count_cycle[54]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28973 Q=count_cycle[55]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28975 Q=count_cycle[56]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28977 Q=count_cycle[57]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28979 Q=count_cycle[58]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28981 Q=count_cycle[59]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28983 Q=count_cycle[60]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28985 Q=count_cycle[61]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28987 Q=count_cycle[62]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28989 Q=count_cycle[63]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28991 Q=reg_op1[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[0] Q=reg_out[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[1] Q=reg_out[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[2] Q=reg_out[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[3] Q=reg_out[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[4] Q=reg_out[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[5] Q=reg_out[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[6] Q=reg_out[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[7] Q=reg_out[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[8] Q=reg_out[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[9] Q=reg_out[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[10] Q=reg_out[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[11] Q=reg_out[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[12] Q=reg_out[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[13] Q=reg_out[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[14] Q=reg_out[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[15] Q=reg_out[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[16] Q=reg_out[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[17] Q=reg_out[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[18] Q=reg_out[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[19] Q=reg_out[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[20] Q=reg_out[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[21] Q=reg_out[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[22] Q=reg_out[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[23] Q=reg_out[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[24] Q=reg_out[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[25] Q=reg_out[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[26] Q=reg_out[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[27] Q=reg_out[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[28] Q=reg_out[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[29] Q=reg_out[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[30] Q=reg_out[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$procmux$1296.Y[31] Q=reg_out[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28993 Q=mem_addr[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28995 Q=mem_addr[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28997 Q=mem_addr[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$28999 Q=mem_addr[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29001 Q=mem_addr[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29003 Q=mem_addr[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29005 Q=mem_addr[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29007 Q=mem_addr[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29009 Q=mem_addr[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29011 Q=mem_addr[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29013 Q=mem_addr[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29015 Q=mem_addr[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29017 Q=mem_addr[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29019 Q=mem_addr[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29021 Q=mem_addr[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29023 Q=mem_addr[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29025 Q=mem_addr[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29027 Q=mem_addr[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29029 Q=mem_addr[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29031 Q=mem_addr[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29033 Q=mem_addr[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29035 Q=mem_addr[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29037 Q=mem_addr[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29039 Q=mem_addr[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29041 Q=mem_addr[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29043 Q=mem_addr[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29045 Q=mem_addr[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29047 Q=mem_addr[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29049 Q=mem_addr[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29051 Q=mem_addr[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29055 Q=mem_do_prefetch
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29059 Q=mem_do_rinst
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29063 Q=mem_do_rdata
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29067 Q=mem_do_wdata
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\decoder_trigger[0:0] Q=decoder_trigger
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29069 Q=reg_op2[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29071 Q=reg_op2[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29073 Q=reg_op2[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29075 Q=reg_op2[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29077 Q=reg_op2[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29079 Q=reg_op2[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29081 Q=reg_op2[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29083 Q=reg_op2[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29085 Q=reg_op2[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29087 Q=reg_op2[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29089 Q=reg_op2[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29091 Q=reg_op2[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29093 Q=reg_op2[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29095 Q=reg_op2[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29097 Q=reg_op2[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29099 Q=reg_op2[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29101 Q=reg_op2[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29103 Q=reg_op2[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29105 Q=reg_op2[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29107 Q=reg_op2[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29109 Q=reg_op2[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29111 Q=reg_op2[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29113 Q=reg_op2[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29115 Q=reg_op2[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29117 Q=reg_op2[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29119 Q=reg_op2[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29121 Q=reg_op2[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29123 Q=reg_op2[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29125 Q=reg_op2[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29127 Q=reg_op2[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29129 Q=reg_op2[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29131 Q=reg_op2[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29135 Q=latched_store
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29139 Q=latched_stalu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29143 Q=latched_branch
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29145 Q=decoder_pseudo_trigger
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29149 Q=latched_is_lh
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29153 Q=latched_is_lb
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[0] Q=alu_out_q[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[1] Q=alu_out_q[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[2] Q=alu_out_q[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[3] Q=alu_out_q[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[4] Q=alu_out_q[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[5] Q=alu_out_q[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[6] Q=alu_out_q[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[7] Q=alu_out_q[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[8] Q=alu_out_q[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[9] Q=alu_out_q[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[10] Q=alu_out_q[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[11] Q=alu_out_q[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[12] Q=alu_out_q[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[13] Q=alu_out_q[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[14] Q=alu_out_q[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[15] Q=alu_out_q[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[16] Q=alu_out_q[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[17] Q=alu_out_q[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[18] Q=alu_out_q[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[19] Q=alu_out_q[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[20] Q=alu_out_q[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[21] Q=alu_out_q[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[22] Q=alu_out_q[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[23] Q=alu_out_q[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[24] Q=alu_out_q[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[25] Q=alu_out_q[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[26] Q=alu_out_q[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[27] Q=alu_out_q[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[28] Q=alu_out_q[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[29] Q=alu_out_q[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[30] Q=alu_out_q[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=alu_out[31] Q=alu_out_q[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29155 Q=instr_lui
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29157 Q=instr_auipc
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29159 Q=instr_jal
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29163 Q=instr_beq
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29167 Q=instr_bne
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29171 Q=instr_blt
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29175 Q=instr_bge
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29179 Q=instr_bltu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29183 Q=instr_bgeu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29185 Q=instr_jalr
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29187 Q=instr_lb
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29189 Q=instr_lh
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29191 Q=instr_lw
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29193 Q=instr_lbu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29195 Q=instr_lhu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29197 Q=instr_sb
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29199 Q=instr_sh
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29203 Q=instr_addi
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29207 Q=instr_slti
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29211 Q=instr_sltiu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29215 Q=instr_xori
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29219 Q=instr_ori
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29223 Q=instr_andi
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29225 Q=instr_sw
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29227 Q=instr_slli
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29229 Q=instr_srli
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29233 Q=instr_add
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29237 Q=instr_sub
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29241 Q=instr_sll
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29245 Q=instr_slt
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29249 Q=instr_sltu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29253 Q=instr_xor
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29257 Q=instr_srl
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29261 Q=instr_sra
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29265 Q=instr_or
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29269 Q=instr_and
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29271 Q=instr_srai
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29273 Q=instr_rdcycle
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29275 Q=instr_rdcycleh
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29277 Q=instr_rdinstr
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29281 Q=instr_fence
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29283 Q=instr_rdinstrh
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29285 Q=decoded_rd[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29287 Q=decoded_rd[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29289 Q=decoded_rd[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29291 Q=decoded_rd[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29293 Q=decoded_rd[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29295 Q=decoded_rs1[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29297 Q=decoded_rs1[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29299 Q=decoded_rs1[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29301 Q=decoded_rs1[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29303 Q=decoded_rs2[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29305 Q=decoded_rs2[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29307 Q=decoded_rs2[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29309 Q=decoded_rs2[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29311 Q=decoded_imm[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\is_lui_auipc_jal[0:0] Q=is_lui_auipc_jal
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29313 Q=is_lb_lh_lw_lbu_lhu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29315 Q=is_slli_srli_srai
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29317 Q=is_jalr_addi_slti_sltiu_xori_ori_andi
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29319 Q=is_sb_sh_sw
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29321 Q=is_sll_srl_sra
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\is_slti_blt_slt[0:0] Q=is_slti_blt_slt
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\is_sltiu_bltu_sltu[0:0] Q=is_sltiu_bltu_sltu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29325 Q=is_beq_bne_blt_bge_bltu_bgeu
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29327 Q=cpuregs[1][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29329 Q=cpuregs[1][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29331 Q=cpuregs[1][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29333 Q=cpuregs[1][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29335 Q=cpuregs[1][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29337 Q=cpuregs[1][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29339 Q=cpuregs[1][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29341 Q=cpuregs[1][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29343 Q=cpuregs[1][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29345 Q=cpuregs[1][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29347 Q=cpuregs[1][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29349 Q=cpuregs[1][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29351 Q=cpuregs[1][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29353 Q=cpuregs[1][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29355 Q=cpuregs[1][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29357 Q=cpuregs[1][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29359 Q=cpuregs[1][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29361 Q=cpuregs[1][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29363 Q=cpuregs[1][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29365 Q=cpuregs[1][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29367 Q=cpuregs[1][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29369 Q=cpuregs[1][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29371 Q=cpuregs[1][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29373 Q=cpuregs[1][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29375 Q=cpuregs[1][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29377 Q=cpuregs[1][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29379 Q=cpuregs[1][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29381 Q=cpuregs[1][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29383 Q=cpuregs[1][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29385 Q=cpuregs[1][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29387 Q=cpuregs[1][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29389 Q=cpuregs[1][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29391 Q=is_alu_reg_imm
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29393 Q=is_alu_reg_reg
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29395 Q=is_compare
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29399 Q=mem_instr
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29403 Q=mem_state[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29407 Q=mem_state[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29409 Q=mem_wdata[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29411 Q=mem_wdata[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29413 Q=mem_wdata[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29415 Q=mem_wdata[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29417 Q=mem_wdata[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29419 Q=mem_wdata[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29421 Q=mem_wdata[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29423 Q=mem_wdata[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29425 Q=mem_wdata[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29427 Q=mem_wdata[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29429 Q=mem_wdata[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29431 Q=mem_wdata[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29433 Q=mem_wdata[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29435 Q=mem_wdata[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29437 Q=mem_wdata[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29439 Q=mem_wdata[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29441 Q=mem_wdata[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29443 Q=mem_wdata[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29445 Q=mem_wdata[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29447 Q=mem_wdata[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29449 Q=mem_wdata[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29451 Q=mem_wdata[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29453 Q=mem_wdata[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29455 Q=mem_wdata[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29457 Q=mem_wdata[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29459 Q=mem_wdata[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29461 Q=mem_wdata[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29463 Q=mem_wdata[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29465 Q=mem_wdata[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29467 Q=mem_wdata[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29469 Q=mem_wdata[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29471 Q=mem_wdata[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29473 Q=mem_wstrb[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29475 Q=mem_wstrb[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29477 Q=mem_wstrb[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29479 Q=mem_wstrb[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29483 Q=latched_rd[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29487 Q=latched_rd[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29491 Q=latched_rd[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29495 Q=latched_rd[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29499 Q=latched_rd[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29501 Q=reg_sh[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29503 Q=reg_sh[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29507 Q=decoded_imm[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29511 Q=decoded_imm[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29515 Q=decoded_imm[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29519 Q=decoded_imm[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29523 Q=decoded_imm[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29527 Q=decoded_imm[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29531 Q=decoded_imm[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29535 Q=decoded_imm[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29539 Q=decoded_imm[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29543 Q=decoded_imm[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29547 Q=decoded_imm[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29551 Q=decoded_imm[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29555 Q=decoded_imm[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29559 Q=decoded_imm[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29563 Q=decoded_imm[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29567 Q=decoded_imm[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29571 Q=decoded_imm[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29575 Q=decoded_imm[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29579 Q=decoded_imm[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29583 Q=decoded_imm[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29587 Q=decoded_imm[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29591 Q=decoded_imm[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29595 Q=decoded_imm[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29599 Q=decoded_imm[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29603 Q=decoded_imm[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29607 Q=decoded_imm[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29611 Q=decoded_imm[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29615 Q=decoded_imm[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29619 Q=decoded_imm[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29623 Q=decoded_imm[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29627 Q=decoded_imm[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29629 Q=cpuregs[18][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29631 Q=cpuregs[18][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29633 Q=cpuregs[18][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29635 Q=cpuregs[18][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29637 Q=cpuregs[18][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29639 Q=cpuregs[18][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29641 Q=cpuregs[18][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29643 Q=cpuregs[18][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29645 Q=cpuregs[18][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29647 Q=cpuregs[18][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29649 Q=cpuregs[18][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29651 Q=cpuregs[18][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29653 Q=cpuregs[18][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29655 Q=cpuregs[18][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29657 Q=cpuregs[18][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29659 Q=cpuregs[18][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29661 Q=cpuregs[18][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29663 Q=cpuregs[18][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29665 Q=cpuregs[18][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29667 Q=cpuregs[18][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29669 Q=cpuregs[18][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29671 Q=cpuregs[18][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29673 Q=cpuregs[18][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29675 Q=cpuregs[18][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29677 Q=cpuregs[18][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29679 Q=cpuregs[18][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29681 Q=cpuregs[18][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29683 Q=cpuregs[18][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29685 Q=cpuregs[18][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29687 Q=cpuregs[18][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29689 Q=cpuregs[18][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29691 Q=cpuregs[18][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29693 Q=cpuregs[19][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29695 Q=cpuregs[19][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29697 Q=cpuregs[19][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29699 Q=cpuregs[19][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29701 Q=cpuregs[19][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29703 Q=cpuregs[19][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29705 Q=cpuregs[19][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29707 Q=cpuregs[19][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29709 Q=cpuregs[19][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29711 Q=cpuregs[19][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29713 Q=cpuregs[19][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29715 Q=cpuregs[19][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29717 Q=cpuregs[19][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29719 Q=cpuregs[19][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29721 Q=cpuregs[19][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29723 Q=cpuregs[19][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29725 Q=cpuregs[19][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29727 Q=cpuregs[19][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29729 Q=cpuregs[19][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29731 Q=cpuregs[19][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29733 Q=cpuregs[19][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29735 Q=cpuregs[19][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29737 Q=cpuregs[19][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29739 Q=cpuregs[19][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29741 Q=cpuregs[19][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29743 Q=cpuregs[19][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29745 Q=cpuregs[19][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29747 Q=cpuregs[19][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29749 Q=cpuregs[19][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29751 Q=cpuregs[19][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29753 Q=cpuregs[19][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29755 Q=cpuregs[19][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$rtlil.cc:3270:Mux$4275[0] Q=$\cpuregs$rdreg[1]$q[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$rtlil.cc:3270:Mux$4275[1] Q=$\cpuregs$rdreg[1]$q[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$rtlil.cc:3270:Mux$4275[2] Q=$\cpuregs$rdreg[1]$q[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$rtlil.cc:3270:Mux$4275[3] Q=$\cpuregs$rdreg[1]$q[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$rtlil.cc:3270:Mux$4275[4] Q=$\cpuregs$rdreg[1]$q[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29757 Q=mem_rdata_q[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29759 Q=mem_rdata_q[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29761 Q=mem_rdata_q[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29763 Q=mem_rdata_q[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29765 Q=mem_rdata_q[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29767 Q=mem_rdata_q[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29769 Q=mem_rdata_q[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29771 Q=mem_rdata_q[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29773 Q=mem_rdata_q[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29775 Q=mem_rdata_q[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29777 Q=mem_rdata_q[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29779 Q=mem_rdata_q[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29781 Q=mem_rdata_q[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29783 Q=mem_rdata_q[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29785 Q=mem_rdata_q[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29787 Q=mem_rdata_q[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29789 Q=mem_rdata_q[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29791 Q=mem_rdata_q[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29793 Q=mem_rdata_q[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29795 Q=mem_rdata_q[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29797 Q=mem_rdata_q[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29799 Q=mem_rdata_q[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29801 Q=mem_rdata_q[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29803 Q=mem_rdata_q[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29805 Q=mem_rdata_q[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29807 Q=mem_rdata_q[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29809 Q=mem_rdata_q[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29811 Q=mem_rdata_q[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29813 Q=mem_rdata_q[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29815 Q=mem_rdata_q[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29817 Q=mem_rdata_q[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29819 Q=mem_rdata_q[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29821 Q=cpuregs[23][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29823 Q=cpuregs[23][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29825 Q=cpuregs[23][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29827 Q=cpuregs[23][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29829 Q=cpuregs[23][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29831 Q=cpuregs[23][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29833 Q=cpuregs[23][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29835 Q=cpuregs[23][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29837 Q=cpuregs[23][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29839 Q=cpuregs[23][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29841 Q=cpuregs[23][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29843 Q=cpuregs[23][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29845 Q=cpuregs[23][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29847 Q=cpuregs[23][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29849 Q=cpuregs[23][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29851 Q=cpuregs[23][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29853 Q=cpuregs[23][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29855 Q=cpuregs[23][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29857 Q=cpuregs[23][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29859 Q=cpuregs[23][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29861 Q=cpuregs[23][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29863 Q=cpuregs[23][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29865 Q=cpuregs[23][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29867 Q=cpuregs[23][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29869 Q=cpuregs[23][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29871 Q=cpuregs[23][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29873 Q=cpuregs[23][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29875 Q=cpuregs[23][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29877 Q=cpuregs[23][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29879 Q=cpuregs[23][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29881 Q=cpuregs[23][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29883 Q=cpuregs[23][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\reg_sh[4:0][2] Q=reg_sh[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\reg_sh[4:0][3] Q=reg_sh[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$0\reg_sh[4:0][4] Q=reg_sh[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[0] Q=cpu_state[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[1] Q=cpu_state[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[2] Q=cpu_state[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[3] Q=cpu_state[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[4] Q=cpu_state[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[5] Q=cpu_state[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$fsm_map.cc:170:map_fsm$3615[6] Q=cpu_state[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29885 Q=cpuregs[31][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29887 Q=cpuregs[31][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29889 Q=cpuregs[31][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29891 Q=cpuregs[31][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29893 Q=cpuregs[31][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29895 Q=cpuregs[31][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29897 Q=cpuregs[31][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29899 Q=cpuregs[31][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29901 Q=cpuregs[31][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29903 Q=cpuregs[31][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29905 Q=cpuregs[31][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29907 Q=cpuregs[31][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29909 Q=cpuregs[31][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29911 Q=cpuregs[31][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29913 Q=cpuregs[31][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29915 Q=cpuregs[31][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29917 Q=cpuregs[31][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29919 Q=cpuregs[31][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29921 Q=cpuregs[31][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29923 Q=cpuregs[31][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29925 Q=cpuregs[31][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29927 Q=cpuregs[31][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29929 Q=cpuregs[31][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29931 Q=cpuregs[31][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29933 Q=cpuregs[31][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29935 Q=cpuregs[31][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29937 Q=cpuregs[31][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29939 Q=cpuregs[31][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29941 Q=cpuregs[31][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29943 Q=cpuregs[31][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29945 Q=cpuregs[31][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29947 Q=cpuregs[31][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29949 Q=cpuregs[22][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29951 Q=cpuregs[22][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29953 Q=cpuregs[22][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29955 Q=cpuregs[22][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29957 Q=cpuregs[22][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29959 Q=cpuregs[22][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29961 Q=cpuregs[22][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29963 Q=cpuregs[22][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29965 Q=cpuregs[22][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29967 Q=cpuregs[22][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29969 Q=cpuregs[22][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29971 Q=cpuregs[22][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29973 Q=cpuregs[22][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29975 Q=cpuregs[22][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29977 Q=cpuregs[22][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29979 Q=cpuregs[22][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29981 Q=cpuregs[22][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29983 Q=cpuregs[22][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29985 Q=cpuregs[22][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29987 Q=cpuregs[22][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29989 Q=cpuregs[22][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29991 Q=cpuregs[22][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29993 Q=cpuregs[22][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29995 Q=cpuregs[22][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29997 Q=cpuregs[22][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$29999 Q=cpuregs[22][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30001 Q=cpuregs[22][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30003 Q=cpuregs[22][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30005 Q=cpuregs[22][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30007 Q=cpuregs[22][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30009 Q=cpuregs[22][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30011 Q=cpuregs[22][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30013 Q=cpuregs[29][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30015 Q=cpuregs[29][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30017 Q=cpuregs[29][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30019 Q=cpuregs[29][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30021 Q=cpuregs[29][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30023 Q=cpuregs[29][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30025 Q=cpuregs[29][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30027 Q=cpuregs[29][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30029 Q=cpuregs[29][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30031 Q=cpuregs[29][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30033 Q=cpuregs[29][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30035 Q=cpuregs[29][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30037 Q=cpuregs[29][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30039 Q=cpuregs[29][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30041 Q=cpuregs[29][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30043 Q=cpuregs[29][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30045 Q=cpuregs[29][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30047 Q=cpuregs[29][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30049 Q=cpuregs[29][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30051 Q=cpuregs[29][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30053 Q=cpuregs[29][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30055 Q=cpuregs[29][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30057 Q=cpuregs[29][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30059 Q=cpuregs[29][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30061 Q=cpuregs[29][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30063 Q=cpuregs[29][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30065 Q=cpuregs[29][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30067 Q=cpuregs[29][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30069 Q=cpuregs[29][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30071 Q=cpuregs[29][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30073 Q=cpuregs[29][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30075 Q=cpuregs[29][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30077 Q=cpuregs[3][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30079 Q=cpuregs[3][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30081 Q=cpuregs[3][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30083 Q=cpuregs[3][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30085 Q=cpuregs[3][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30087 Q=cpuregs[3][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30089 Q=cpuregs[3][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30091 Q=cpuregs[3][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30093 Q=cpuregs[3][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30095 Q=cpuregs[3][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30097 Q=cpuregs[3][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30099 Q=cpuregs[3][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30101 Q=cpuregs[3][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30103 Q=cpuregs[3][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30105 Q=cpuregs[3][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30107 Q=cpuregs[3][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30109 Q=cpuregs[3][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30111 Q=cpuregs[3][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30113 Q=cpuregs[3][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30115 Q=cpuregs[3][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30117 Q=cpuregs[3][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30119 Q=cpuregs[3][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30121 Q=cpuregs[3][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30123 Q=cpuregs[3][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30125 Q=cpuregs[3][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30127 Q=cpuregs[3][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30129 Q=cpuregs[3][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30131 Q=cpuregs[3][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30133 Q=cpuregs[3][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30135 Q=cpuregs[3][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30137 Q=cpuregs[3][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30139 Q=cpuregs[3][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30141 Q=cpuregs[4][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30143 Q=cpuregs[4][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30145 Q=cpuregs[4][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30147 Q=cpuregs[4][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30149 Q=cpuregs[4][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30151 Q=cpuregs[4][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30153 Q=cpuregs[4][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30155 Q=cpuregs[4][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30157 Q=cpuregs[4][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30159 Q=cpuregs[4][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30161 Q=cpuregs[4][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30163 Q=cpuregs[4][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30165 Q=cpuregs[4][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30167 Q=cpuregs[4][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30169 Q=cpuregs[4][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30171 Q=cpuregs[4][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30173 Q=cpuregs[4][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30175 Q=cpuregs[4][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30177 Q=cpuregs[4][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30179 Q=cpuregs[4][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30181 Q=cpuregs[4][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30183 Q=cpuregs[4][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30185 Q=cpuregs[4][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30187 Q=cpuregs[4][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30189 Q=cpuregs[4][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30191 Q=cpuregs[4][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30193 Q=cpuregs[4][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30195 Q=cpuregs[4][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30197 Q=cpuregs[4][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30199 Q=cpuregs[4][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30201 Q=cpuregs[4][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30203 Q=cpuregs[4][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30205 Q=cpuregs[5][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30207 Q=cpuregs[5][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30209 Q=cpuregs[5][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30211 Q=cpuregs[5][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30213 Q=cpuregs[5][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30215 Q=cpuregs[5][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30217 Q=cpuregs[5][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30219 Q=cpuregs[5][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30221 Q=cpuregs[5][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30223 Q=cpuregs[5][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30225 Q=cpuregs[5][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30227 Q=cpuregs[5][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30229 Q=cpuregs[5][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30231 Q=cpuregs[5][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30233 Q=cpuregs[5][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30235 Q=cpuregs[5][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30237 Q=cpuregs[5][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30239 Q=cpuregs[5][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30241 Q=cpuregs[5][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30243 Q=cpuregs[5][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30245 Q=cpuregs[5][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30247 Q=cpuregs[5][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30249 Q=cpuregs[5][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30251 Q=cpuregs[5][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30253 Q=cpuregs[5][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30255 Q=cpuregs[5][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30257 Q=cpuregs[5][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30259 Q=cpuregs[5][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30261 Q=cpuregs[5][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30263 Q=cpuregs[5][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30265 Q=cpuregs[5][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30267 Q=cpuregs[5][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[0] Q=mem_wordsize[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[1] Q=mem_wordsize[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$fsm_map.cc:170:map_fsm$3816[2] Q=mem_wordsize[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30269 Q=cpuregs[6][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30271 Q=cpuregs[6][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30273 Q=cpuregs[6][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30275 Q=cpuregs[6][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30277 Q=cpuregs[6][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30279 Q=cpuregs[6][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30281 Q=cpuregs[6][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30283 Q=cpuregs[6][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30285 Q=cpuregs[6][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30287 Q=cpuregs[6][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30289 Q=cpuregs[6][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30291 Q=cpuregs[6][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30293 Q=cpuregs[6][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30295 Q=cpuregs[6][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30297 Q=cpuregs[6][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30299 Q=cpuregs[6][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30301 Q=cpuregs[6][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30303 Q=cpuregs[6][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30305 Q=cpuregs[6][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30307 Q=cpuregs[6][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30309 Q=cpuregs[6][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30311 Q=cpuregs[6][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30313 Q=cpuregs[6][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30315 Q=cpuregs[6][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30317 Q=cpuregs[6][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30319 Q=cpuregs[6][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30321 Q=cpuregs[6][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30323 Q=cpuregs[6][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30325 Q=cpuregs[6][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30327 Q=cpuregs[6][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30329 Q=cpuregs[6][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30331 Q=cpuregs[6][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30333 Q=cpuregs[7][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30335 Q=cpuregs[7][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30337 Q=cpuregs[7][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30339 Q=cpuregs[7][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30341 Q=cpuregs[7][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30343 Q=cpuregs[7][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30345 Q=cpuregs[7][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30347 Q=cpuregs[7][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30349 Q=cpuregs[7][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30351 Q=cpuregs[7][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30353 Q=cpuregs[7][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30355 Q=cpuregs[7][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30357 Q=cpuregs[7][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30359 Q=cpuregs[7][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30361 Q=cpuregs[7][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30363 Q=cpuregs[7][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30365 Q=cpuregs[7][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30367 Q=cpuregs[7][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30369 Q=cpuregs[7][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30371 Q=cpuregs[7][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30373 Q=cpuregs[7][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30375 Q=cpuregs[7][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30377 Q=cpuregs[7][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30379 Q=cpuregs[7][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30381 Q=cpuregs[7][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30383 Q=cpuregs[7][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30385 Q=cpuregs[7][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30387 Q=cpuregs[7][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30389 Q=cpuregs[7][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30391 Q=cpuregs[7][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30393 Q=cpuregs[7][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30395 Q=cpuregs[7][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30397 Q=cpuregs[8][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30399 Q=cpuregs[8][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30401 Q=cpuregs[8][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30403 Q=cpuregs[8][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30405 Q=cpuregs[8][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30407 Q=cpuregs[8][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30409 Q=cpuregs[8][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30411 Q=cpuregs[8][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30413 Q=cpuregs[8][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30415 Q=cpuregs[8][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30417 Q=cpuregs[8][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30419 Q=cpuregs[8][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30421 Q=cpuregs[8][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30423 Q=cpuregs[8][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30425 Q=cpuregs[8][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30427 Q=cpuregs[8][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30429 Q=cpuregs[8][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30431 Q=cpuregs[8][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30433 Q=cpuregs[8][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30435 Q=cpuregs[8][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30437 Q=cpuregs[8][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30439 Q=cpuregs[8][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30441 Q=cpuregs[8][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30443 Q=cpuregs[8][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30445 Q=cpuregs[8][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30447 Q=cpuregs[8][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30449 Q=cpuregs[8][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30451 Q=cpuregs[8][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30453 Q=cpuregs[8][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30455 Q=cpuregs[8][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30457 Q=cpuregs[8][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30459 Q=cpuregs[8][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30461 Q=cpuregs[0][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30463 Q=cpuregs[0][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30465 Q=cpuregs[0][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30467 Q=cpuregs[0][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30469 Q=cpuregs[0][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30471 Q=cpuregs[0][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30473 Q=cpuregs[0][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30475 Q=cpuregs[0][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30477 Q=cpuregs[0][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30479 Q=cpuregs[0][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30481 Q=cpuregs[0][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30483 Q=cpuregs[0][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30485 Q=cpuregs[0][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30487 Q=cpuregs[0][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30489 Q=cpuregs[0][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30491 Q=cpuregs[0][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30493 Q=cpuregs[0][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30495 Q=cpuregs[0][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30497 Q=cpuregs[0][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30499 Q=cpuregs[0][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30501 Q=cpuregs[0][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30503 Q=cpuregs[0][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30505 Q=cpuregs[0][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30507 Q=cpuregs[0][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30509 Q=cpuregs[0][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30511 Q=cpuregs[0][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30513 Q=cpuregs[0][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30515 Q=cpuregs[0][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30517 Q=cpuregs[0][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30519 Q=cpuregs[0][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30521 Q=cpuregs[0][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30523 Q=cpuregs[0][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30525 Q=cpuregs[21][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30527 Q=cpuregs[21][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30529 Q=cpuregs[21][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30531 Q=cpuregs[21][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30533 Q=cpuregs[21][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30535 Q=cpuregs[21][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30537 Q=cpuregs[21][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30539 Q=cpuregs[21][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30541 Q=cpuregs[21][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30543 Q=cpuregs[21][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30545 Q=cpuregs[21][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30547 Q=cpuregs[21][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30549 Q=cpuregs[21][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30551 Q=cpuregs[21][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30553 Q=cpuregs[21][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30555 Q=cpuregs[21][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30557 Q=cpuregs[21][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30559 Q=cpuregs[21][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30561 Q=cpuregs[21][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30563 Q=cpuregs[21][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30565 Q=cpuregs[21][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30567 Q=cpuregs[21][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30569 Q=cpuregs[21][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30571 Q=cpuregs[21][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30573 Q=cpuregs[21][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30575 Q=cpuregs[21][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30577 Q=cpuregs[21][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30579 Q=cpuregs[21][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30581 Q=cpuregs[21][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30583 Q=cpuregs[21][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30585 Q=cpuregs[21][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30587 Q=cpuregs[21][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30589 Q=cpuregs[10][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30591 Q=cpuregs[10][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30593 Q=cpuregs[10][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30595 Q=cpuregs[10][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30597 Q=cpuregs[10][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30599 Q=cpuregs[10][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30601 Q=cpuregs[10][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30603 Q=cpuregs[10][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30605 Q=cpuregs[10][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30607 Q=cpuregs[10][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30609 Q=cpuregs[10][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30611 Q=cpuregs[10][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30613 Q=cpuregs[10][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30615 Q=cpuregs[10][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30617 Q=cpuregs[10][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30619 Q=cpuregs[10][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30621 Q=cpuregs[10][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30623 Q=cpuregs[10][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30625 Q=cpuregs[10][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30627 Q=cpuregs[10][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30629 Q=cpuregs[10][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30631 Q=cpuregs[10][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30633 Q=cpuregs[10][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30635 Q=cpuregs[10][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30637 Q=cpuregs[10][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30639 Q=cpuregs[10][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30641 Q=cpuregs[10][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30643 Q=cpuregs[10][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30645 Q=cpuregs[10][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30647 Q=cpuregs[10][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30649 Q=cpuregs[10][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30651 Q=cpuregs[10][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$rtlil.cc:3270:Mux$4272[0] Q=$\cpuregs$rdreg[0]$q[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$rtlil.cc:3270:Mux$4272[1] Q=$\cpuregs$rdreg[0]$q[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$rtlil.cc:3270:Mux$4272[2] Q=$\cpuregs$rdreg[0]$q[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$rtlil.cc:3270:Mux$4272[3] Q=$\cpuregs$rdreg[0]$q[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$20796$auto$rtlil.cc:3270:Mux$4272[4] Q=$\cpuregs$rdreg[0]$q[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=clk D=$abc$30656$auto$rtlil.cc:3381:MuxGate$30655 Q=mem_valid
.names $false compressed_instr
1 1
.names $false dbg_mem_addr[0]
1 1
.names $false dbg_mem_addr[1]
1 1
.names mem_addr[2] dbg_mem_addr[2]
1 1
.names mem_addr[3] dbg_mem_addr[3]
1 1
.names mem_addr[4] dbg_mem_addr[4]
1 1
.names mem_addr[5] dbg_mem_addr[5]
1 1
.names mem_addr[6] dbg_mem_addr[6]
1 1
.names mem_addr[7] dbg_mem_addr[7]
1 1
.names mem_addr[8] dbg_mem_addr[8]
1 1
.names mem_addr[9] dbg_mem_addr[9]
1 1
.names mem_addr[10] dbg_mem_addr[10]
1 1
.names mem_addr[11] dbg_mem_addr[11]
1 1
.names mem_addr[12] dbg_mem_addr[12]
1 1
.names mem_addr[13] dbg_mem_addr[13]
1 1
.names mem_addr[14] dbg_mem_addr[14]
1 1
.names mem_addr[15] dbg_mem_addr[15]
1 1
.names mem_addr[16] dbg_mem_addr[16]
1 1
.names mem_addr[17] dbg_mem_addr[17]
1 1
.names mem_addr[18] dbg_mem_addr[18]
1 1
.names mem_addr[19] dbg_mem_addr[19]
1 1
.names mem_addr[20] dbg_mem_addr[20]
1 1
.names mem_addr[21] dbg_mem_addr[21]
1 1
.names mem_addr[22] dbg_mem_addr[22]
1 1
.names mem_addr[23] dbg_mem_addr[23]
1 1
.names mem_addr[24] dbg_mem_addr[24]
1 1
.names mem_addr[25] dbg_mem_addr[25]
1 1
.names mem_addr[26] dbg_mem_addr[26]
1 1
.names mem_addr[27] dbg_mem_addr[27]
1 1
.names mem_addr[28] dbg_mem_addr[28]
1 1
.names mem_addr[29] dbg_mem_addr[29]
1 1
.names mem_addr[30] dbg_mem_addr[30]
1 1
.names mem_addr[31] dbg_mem_addr[31]
1 1
.names mem_instr dbg_mem_instr
1 1
.names mem_rdata[0] dbg_mem_rdata[0]
1 1
.names mem_rdata[1] dbg_mem_rdata[1]
1 1
.names mem_rdata[2] dbg_mem_rdata[2]
1 1
.names mem_rdata[3] dbg_mem_rdata[3]
1 1
.names mem_rdata[4] dbg_mem_rdata[4]
1 1
.names mem_rdata[5] dbg_mem_rdata[5]
1 1
.names mem_rdata[6] dbg_mem_rdata[6]
1 1
.names mem_rdata[7] dbg_mem_rdata[7]
1 1
.names mem_rdata[8] dbg_mem_rdata[8]
1 1
.names mem_rdata[9] dbg_mem_rdata[9]
1 1
.names mem_rdata[10] dbg_mem_rdata[10]
1 1
.names mem_rdata[11] dbg_mem_rdata[11]
1 1
.names mem_rdata[12] dbg_mem_rdata[12]
1 1
.names mem_rdata[13] dbg_mem_rdata[13]
1 1
.names mem_rdata[14] dbg_mem_rdata[14]
1 1
.names mem_rdata[15] dbg_mem_rdata[15]
1 1
.names mem_rdata[16] dbg_mem_rdata[16]
1 1
.names mem_rdata[17] dbg_mem_rdata[17]
1 1
.names mem_rdata[18] dbg_mem_rdata[18]
1 1
.names mem_rdata[19] dbg_mem_rdata[19]
1 1
.names mem_rdata[20] dbg_mem_rdata[20]
1 1
.names mem_rdata[21] dbg_mem_rdata[21]
1 1
.names mem_rdata[22] dbg_mem_rdata[22]
1 1
.names mem_rdata[23] dbg_mem_rdata[23]
1 1
.names mem_rdata[24] dbg_mem_rdata[24]
1 1
.names mem_rdata[25] dbg_mem_rdata[25]
1 1
.names mem_rdata[26] dbg_mem_rdata[26]
1 1
.names mem_rdata[27] dbg_mem_rdata[27]
1 1
.names mem_rdata[28] dbg_mem_rdata[28]
1 1
.names mem_rdata[29] dbg_mem_rdata[29]
1 1
.names mem_rdata[30] dbg_mem_rdata[30]
1 1
.names mem_rdata[31] dbg_mem_rdata[31]
1 1
.names mem_ready dbg_mem_ready
1 1
.names mem_valid dbg_mem_valid
1 1
.names mem_wdata[0] dbg_mem_wdata[0]
1 1
.names mem_wdata[1] dbg_mem_wdata[1]
1 1
.names mem_wdata[2] dbg_mem_wdata[2]
1 1
.names mem_wdata[3] dbg_mem_wdata[3]
1 1
.names mem_wdata[4] dbg_mem_wdata[4]
1 1
.names mem_wdata[5] dbg_mem_wdata[5]
1 1
.names mem_wdata[6] dbg_mem_wdata[6]
1 1
.names mem_wdata[7] dbg_mem_wdata[7]
1 1
.names mem_wdata[8] dbg_mem_wdata[8]
1 1
.names mem_wdata[9] dbg_mem_wdata[9]
1 1
.names mem_wdata[10] dbg_mem_wdata[10]
1 1
.names mem_wdata[11] dbg_mem_wdata[11]
1 1
.names mem_wdata[12] dbg_mem_wdata[12]
1 1
.names mem_wdata[13] dbg_mem_wdata[13]
1 1
.names mem_wdata[14] dbg_mem_wdata[14]
1 1
.names mem_wdata[15] dbg_mem_wdata[15]
1 1
.names mem_wdata[16] dbg_mem_wdata[16]
1 1
.names mem_wdata[17] dbg_mem_wdata[17]
1 1
.names mem_wdata[18] dbg_mem_wdata[18]
1 1
.names mem_wdata[19] dbg_mem_wdata[19]
1 1
.names mem_wdata[20] dbg_mem_wdata[20]
1 1
.names mem_wdata[21] dbg_mem_wdata[21]
1 1
.names mem_wdata[22] dbg_mem_wdata[22]
1 1
.names mem_wdata[23] dbg_mem_wdata[23]
1 1
.names mem_wdata[24] dbg_mem_wdata[24]
1 1
.names mem_wdata[25] dbg_mem_wdata[25]
1 1
.names mem_wdata[26] dbg_mem_wdata[26]
1 1
.names mem_wdata[27] dbg_mem_wdata[27]
1 1
.names mem_wdata[28] dbg_mem_wdata[28]
1 1
.names mem_wdata[29] dbg_mem_wdata[29]
1 1
.names mem_wdata[30] dbg_mem_wdata[30]
1 1
.names mem_wdata[31] dbg_mem_wdata[31]
1 1
.names mem_wstrb[0] dbg_mem_wstrb[0]
1 1
.names mem_wstrb[1] dbg_mem_wstrb[1]
1 1
.names mem_wstrb[2] dbg_mem_wstrb[2]
1 1
.names mem_wstrb[3] dbg_mem_wstrb[3]
1 1
.names $false decoded_imm_j[0]
1 1
.names decoded_rs2[1] decoded_imm_j[1]
1 1
.names decoded_rs2[2] decoded_imm_j[2]
1 1
.names decoded_rs2[3] decoded_imm_j[3]
1 1
.names decoded_rs2[0] decoded_imm_j[11]
1 1
.names decoded_rs1[0] decoded_imm_j[15]
1 1
.names decoded_rs1[1] decoded_imm_j[16]
1 1
.names decoded_rs1[2] decoded_imm_j[17]
1 1
.names decoded_rs1[3] decoded_imm_j[18]
1 1
.names decoded_imm_j[20] decoded_imm_j[21]
1 1
.names decoded_imm_j[20] decoded_imm_j[22]
1 1
.names decoded_imm_j[20] decoded_imm_j[23]
1 1
.names decoded_imm_j[20] decoded_imm_j[24]
1 1
.names decoded_imm_j[20] decoded_imm_j[25]
1 1
.names decoded_imm_j[20] decoded_imm_j[26]
1 1
.names decoded_imm_j[20] decoded_imm_j[27]
1 1
.names decoded_imm_j[20] decoded_imm_j[28]
1 1
.names decoded_imm_j[20] decoded_imm_j[29]
1 1
.names decoded_imm_j[20] decoded_imm_j[30]
1 1
.names decoded_imm_j[20] decoded_imm_j[31]
1 1
.names $undef decoded_rs[0]
1 1
.names $undef decoded_rs[1]
1 1
.names $undef decoded_rs[2]
1 1
.names $undef decoded_rs[3]
1 1
.names $undef decoded_rs[4]
1 1
.names decoded_imm_j[19] decoded_rs1[4]
1 1
.names decoded_imm_j[4] decoded_rs2[4]
1 1
.names $false do_waitirq
1 1
.names $false eoi[0]
1 1
.names $false eoi[1]
1 1
.names $false eoi[2]
1 1
.names $false eoi[3]
1 1
.names $false eoi[4]
1 1
.names $false eoi[5]
1 1
.names $false eoi[6]
1 1
.names $false eoi[7]
1 1
.names $false eoi[8]
1 1
.names $false eoi[9]
1 1
.names $false eoi[10]
1 1
.names $false eoi[11]
1 1
.names $false eoi[12]
1 1
.names $false eoi[13]
1 1
.names $false eoi[14]
1 1
.names $false eoi[15]
1 1
.names $false eoi[16]
1 1
.names $false eoi[17]
1 1
.names $false eoi[18]
1 1
.names $false eoi[19]
1 1
.names $false eoi[20]
1 1
.names $false eoi[21]
1 1
.names $false eoi[22]
1 1
.names $false eoi[23]
1 1
.names $false eoi[24]
1 1
.names $false eoi[25]
1 1
.names $false eoi[26]
1 1
.names $false eoi[27]
1 1
.names $false eoi[28]
1 1
.names $false eoi[29]
1 1
.names $false eoi[30]
1 1
.names $false eoi[31]
1 1
.names $false instr_getq
1 1
.names $false instr_maskirq
1 1
.names $false instr_retirq
1 1
.names $false instr_setq
1 1
.names $false instr_timer
1 1
.names $false instr_waitirq
1 1
.names $false latched_compr
1 1
.names $false mem_addr[0]
1 1
.names $false mem_addr[1]
1 1
.names $false mem_la_addr[0]
1 1
.names $false mem_la_addr[1]
1 1
.names $false mem_la_firstword
1 1
.names $false mem_la_firstword_xfer
1 1
.names $false mem_la_use_prefetched_high_word
1 1
.names reg_op2[0] mem_la_wdata[0]
1 1
.names reg_op2[1] mem_la_wdata[1]
1 1
.names reg_op2[2] mem_la_wdata[2]
1 1
.names reg_op2[3] mem_la_wdata[3]
1 1
.names reg_op2[4] mem_la_wdata[4]
1 1
.names reg_op2[5] mem_la_wdata[5]
1 1
.names reg_op2[6] mem_la_wdata[6]
1 1
.names reg_op2[7] mem_la_wdata[7]
1 1
.names $undef pcpi_div_rd[0]
1 1
.names $undef pcpi_div_rd[1]
1 1
.names $undef pcpi_div_rd[2]
1 1
.names $undef pcpi_div_rd[3]
1 1
.names $undef pcpi_div_rd[4]
1 1
.names $undef pcpi_div_rd[5]
1 1
.names $undef pcpi_div_rd[6]
1 1
.names $undef pcpi_div_rd[7]
1 1
.names $undef pcpi_div_rd[8]
1 1
.names $undef pcpi_div_rd[9]
1 1
.names $undef pcpi_div_rd[10]
1 1
.names $undef pcpi_div_rd[11]
1 1
.names $undef pcpi_div_rd[12]
1 1
.names $undef pcpi_div_rd[13]
1 1
.names $undef pcpi_div_rd[14]
1 1
.names $undef pcpi_div_rd[15]
1 1
.names $undef pcpi_div_rd[16]
1 1
.names $undef pcpi_div_rd[17]
1 1
.names $undef pcpi_div_rd[18]
1 1
.names $undef pcpi_div_rd[19]
1 1
.names $undef pcpi_div_rd[20]
1 1
.names $undef pcpi_div_rd[21]
1 1
.names $undef pcpi_div_rd[22]
1 1
.names $undef pcpi_div_rd[23]
1 1
.names $undef pcpi_div_rd[24]
1 1
.names $undef pcpi_div_rd[25]
1 1
.names $undef pcpi_div_rd[26]
1 1
.names $undef pcpi_div_rd[27]
1 1
.names $undef pcpi_div_rd[28]
1 1
.names $undef pcpi_div_rd[29]
1 1
.names $undef pcpi_div_rd[30]
1 1
.names $undef pcpi_div_rd[31]
1 1
.names $false pcpi_div_ready
1 1
.names $false pcpi_div_wait
1 1
.names $false pcpi_div_wr
1 1
.names $undef pcpi_insn[0]
1 1
.names $undef pcpi_insn[1]
1 1
.names $undef pcpi_insn[2]
1 1
.names $undef pcpi_insn[3]
1 1
.names $undef pcpi_insn[4]
1 1
.names $undef pcpi_insn[5]
1 1
.names $undef pcpi_insn[6]
1 1
.names $undef pcpi_insn[7]
1 1
.names $undef pcpi_insn[8]
1 1
.names $undef pcpi_insn[9]
1 1
.names $undef pcpi_insn[10]
1 1
.names $undef pcpi_insn[11]
1 1
.names $undef pcpi_insn[12]
1 1
.names $undef pcpi_insn[13]
1 1
.names $undef pcpi_insn[14]
1 1
.names $undef pcpi_insn[15]
1 1
.names $undef pcpi_insn[16]
1 1
.names $undef pcpi_insn[17]
1 1
.names $undef pcpi_insn[18]
1 1
.names $undef pcpi_insn[19]
1 1
.names $undef pcpi_insn[20]
1 1
.names $undef pcpi_insn[21]
1 1
.names $undef pcpi_insn[22]
1 1
.names $undef pcpi_insn[23]
1 1
.names $undef pcpi_insn[24]
1 1
.names $undef pcpi_insn[25]
1 1
.names $undef pcpi_insn[26]
1 1
.names $undef pcpi_insn[27]
1 1
.names $undef pcpi_insn[28]
1 1
.names $undef pcpi_insn[29]
1 1
.names $undef pcpi_insn[30]
1 1
.names $undef pcpi_insn[31]
1 1
.names $undef pcpi_int_rd[0]
1 1
.names $undef pcpi_int_rd[1]
1 1
.names $undef pcpi_int_rd[2]
1 1
.names $undef pcpi_int_rd[3]
1 1
.names $undef pcpi_int_rd[4]
1 1
.names $undef pcpi_int_rd[5]
1 1
.names $undef pcpi_int_rd[6]
1 1
.names $undef pcpi_int_rd[7]
1 1
.names $undef pcpi_int_rd[8]
1 1
.names $undef pcpi_int_rd[9]
1 1
.names $undef pcpi_int_rd[10]
1 1
.names $undef pcpi_int_rd[11]
1 1
.names $undef pcpi_int_rd[12]
1 1
.names $undef pcpi_int_rd[13]
1 1
.names $undef pcpi_int_rd[14]
1 1
.names $undef pcpi_int_rd[15]
1 1
.names $undef pcpi_int_rd[16]
1 1
.names $undef pcpi_int_rd[17]
1 1
.names $undef pcpi_int_rd[18]
1 1
.names $undef pcpi_int_rd[19]
1 1
.names $undef pcpi_int_rd[20]
1 1
.names $undef pcpi_int_rd[21]
1 1
.names $undef pcpi_int_rd[22]
1 1
.names $undef pcpi_int_rd[23]
1 1
.names $undef pcpi_int_rd[24]
1 1
.names $undef pcpi_int_rd[25]
1 1
.names $undef pcpi_int_rd[26]
1 1
.names $undef pcpi_int_rd[27]
1 1
.names $undef pcpi_int_rd[28]
1 1
.names $undef pcpi_int_rd[29]
1 1
.names $undef pcpi_int_rd[30]
1 1
.names $undef pcpi_int_rd[31]
1 1
.names $false pcpi_int_ready
1 1
.names $false pcpi_int_wait
1 1
.names $false pcpi_int_wr
1 1
.names $undef pcpi_mul_rd[0]
1 1
.names $undef pcpi_mul_rd[1]
1 1
.names $undef pcpi_mul_rd[2]
1 1
.names $undef pcpi_mul_rd[3]
1 1
.names $undef pcpi_mul_rd[4]
1 1
.names $undef pcpi_mul_rd[5]
1 1
.names $undef pcpi_mul_rd[6]
1 1
.names $undef pcpi_mul_rd[7]
1 1
.names $undef pcpi_mul_rd[8]
1 1
.names $undef pcpi_mul_rd[9]
1 1
.names $undef pcpi_mul_rd[10]
1 1
.names $undef pcpi_mul_rd[11]
1 1
.names $undef pcpi_mul_rd[12]
1 1
.names $undef pcpi_mul_rd[13]
1 1
.names $undef pcpi_mul_rd[14]
1 1
.names $undef pcpi_mul_rd[15]
1 1
.names $undef pcpi_mul_rd[16]
1 1
.names $undef pcpi_mul_rd[17]
1 1
.names $undef pcpi_mul_rd[18]
1 1
.names $undef pcpi_mul_rd[19]
1 1
.names $undef pcpi_mul_rd[20]
1 1
.names $undef pcpi_mul_rd[21]
1 1
.names $undef pcpi_mul_rd[22]
1 1
.names $undef pcpi_mul_rd[23]
1 1
.names $undef pcpi_mul_rd[24]
1 1
.names $undef pcpi_mul_rd[25]
1 1
.names $undef pcpi_mul_rd[26]
1 1
.names $undef pcpi_mul_rd[27]
1 1
.names $undef pcpi_mul_rd[28]
1 1
.names $undef pcpi_mul_rd[29]
1 1
.names $undef pcpi_mul_rd[30]
1 1
.names $undef pcpi_mul_rd[31]
1 1
.names $false pcpi_mul_ready
1 1
.names $false pcpi_mul_wait
1 1
.names $false pcpi_mul_wr
1 1
.names reg_op1[0] pcpi_rs1[0]
1 1
.names reg_op1[1] pcpi_rs1[1]
1 1
.names reg_op1[2] pcpi_rs1[2]
1 1
.names reg_op1[3] pcpi_rs1[3]
1 1
.names reg_op1[4] pcpi_rs1[4]
1 1
.names reg_op1[5] pcpi_rs1[5]
1 1
.names reg_op1[6] pcpi_rs1[6]
1 1
.names reg_op1[7] pcpi_rs1[7]
1 1
.names reg_op1[8] pcpi_rs1[8]
1 1
.names reg_op1[9] pcpi_rs1[9]
1 1
.names reg_op1[10] pcpi_rs1[10]
1 1
.names reg_op1[11] pcpi_rs1[11]
1 1
.names reg_op1[12] pcpi_rs1[12]
1 1
.names reg_op1[13] pcpi_rs1[13]
1 1
.names reg_op1[14] pcpi_rs1[14]
1 1
.names reg_op1[15] pcpi_rs1[15]
1 1
.names reg_op1[16] pcpi_rs1[16]
1 1
.names reg_op1[17] pcpi_rs1[17]
1 1
.names reg_op1[18] pcpi_rs1[18]
1 1
.names reg_op1[19] pcpi_rs1[19]
1 1
.names reg_op1[20] pcpi_rs1[20]
1 1
.names reg_op1[21] pcpi_rs1[21]
1 1
.names reg_op1[22] pcpi_rs1[22]
1 1
.names reg_op1[23] pcpi_rs1[23]
1 1
.names reg_op1[24] pcpi_rs1[24]
1 1
.names reg_op1[25] pcpi_rs1[25]
1 1
.names reg_op1[26] pcpi_rs1[26]
1 1
.names reg_op1[27] pcpi_rs1[27]
1 1
.names reg_op1[28] pcpi_rs1[28]
1 1
.names reg_op1[29] pcpi_rs1[29]
1 1
.names reg_op1[30] pcpi_rs1[30]
1 1
.names reg_op1[31] pcpi_rs1[31]
1 1
.names reg_op2[0] pcpi_rs2[0]
1 1
.names reg_op2[1] pcpi_rs2[1]
1 1
.names reg_op2[2] pcpi_rs2[2]
1 1
.names reg_op2[3] pcpi_rs2[3]
1 1
.names reg_op2[4] pcpi_rs2[4]
1 1
.names reg_op2[5] pcpi_rs2[5]
1 1
.names reg_op2[6] pcpi_rs2[6]
1 1
.names reg_op2[7] pcpi_rs2[7]
1 1
.names reg_op2[8] pcpi_rs2[8]
1 1
.names reg_op2[9] pcpi_rs2[9]
1 1
.names reg_op2[10] pcpi_rs2[10]
1 1
.names reg_op2[11] pcpi_rs2[11]
1 1
.names reg_op2[12] pcpi_rs2[12]
1 1
.names reg_op2[13] pcpi_rs2[13]
1 1
.names reg_op2[14] pcpi_rs2[14]
1 1
.names reg_op2[15] pcpi_rs2[15]
1 1
.names reg_op2[16] pcpi_rs2[16]
1 1
.names reg_op2[17] pcpi_rs2[17]
1 1
.names reg_op2[18] pcpi_rs2[18]
1 1
.names reg_op2[19] pcpi_rs2[19]
1 1
.names reg_op2[20] pcpi_rs2[20]
1 1
.names reg_op2[21] pcpi_rs2[21]
1 1
.names reg_op2[22] pcpi_rs2[22]
1 1
.names reg_op2[23] pcpi_rs2[23]
1 1
.names reg_op2[24] pcpi_rs2[24]
1 1
.names reg_op2[25] pcpi_rs2[25]
1 1
.names reg_op2[26] pcpi_rs2[26]
1 1
.names reg_op2[27] pcpi_rs2[27]
1 1
.names reg_op2[28] pcpi_rs2[28]
1 1
.names reg_op2[29] pcpi_rs2[29]
1 1
.names reg_op2[30] pcpi_rs2[30]
1 1
.names reg_op2[31] pcpi_rs2[31]
1 1
.names $false pcpi_valid
1 1
.names $false reg_next_pc[0]
1 1
.names $false reg_pc[0]
1 1
.names $undef trace_data[0]
1 1
.names $undef trace_data[1]
1 1
.names $undef trace_data[2]
1 1
.names $undef trace_data[3]
1 1
.names $undef trace_data[4]
1 1
.names $undef trace_data[5]
1 1
.names $undef trace_data[6]
1 1
.names $undef trace_data[7]
1 1
.names $undef trace_data[8]
1 1
.names $undef trace_data[9]
1 1
.names $undef trace_data[10]
1 1
.names $undef trace_data[11]
1 1
.names $undef trace_data[12]
1 1
.names $undef trace_data[13]
1 1
.names $undef trace_data[14]
1 1
.names $undef trace_data[15]
1 1
.names $undef trace_data[16]
1 1
.names $undef trace_data[17]
1 1
.names $undef trace_data[18]
1 1
.names $undef trace_data[19]
1 1
.names $undef trace_data[20]
1 1
.names $undef trace_data[21]
1 1
.names $undef trace_data[22]
1 1
.names $undef trace_data[23]
1 1
.names $undef trace_data[24]
1 1
.names $undef trace_data[25]
1 1
.names $undef trace_data[26]
1 1
.names $undef trace_data[27]
1 1
.names $undef trace_data[28]
1 1
.names $undef trace_data[29]
1 1
.names $undef trace_data[30]
1 1
.names $undef trace_data[31]
1 1
.names $undef trace_data[32]
1 1
.names $undef trace_data[33]
1 1
.names $undef trace_data[34]
1 1
.names $undef trace_data[35]
1 1
.names $false trace_valid
1 1
.end
