verilog xil_defaultlib --include "../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/ec67/hdl" --include "../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/b65a" --include "../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/5bb9/hdl/verilog" --include "../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ipshared/e4d1/hdl" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/sim/vcu_trd.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_enc0_reg_slice_1/sim/vcu_trd_vcu_enc0_reg_slice_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_enc1_reg_slice_1/sim/vcu_trd_vcu_enc1_reg_slice_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_dec0_reg_slice_1/sim/vcu_trd_vcu_dec0_reg_slice_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_dec1_reg_slice_1/sim/vcu_trd_vcu_dec1_reg_slice_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_mcu_reg_slice_1/sim/vcu_trd_vcu_mcu_reg_slice_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_clk_wiz0_1/vcu_trd_vcu_clk_wiz0_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_zynq_ultra_ps_e_0_1/sim/vcu_trd_zynq_ultra_ps_e_0_1_vip_wrapper.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_vcu_interrupt_1/sim/vcu_trd_vcu_interrupt_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/sim/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gthe4_channel_wrapper.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/sim/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/sim/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_top.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/ip_0/sim/vcu_trd_gig_ethernet_pcs_pma_0_1_gt.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_resets.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_clocking.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_support.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_clk_gen.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_johnson_cntr.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_reset_sync.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/transceiver/vcu_trd_gig_ethernet_pcs_pma_0_1_rx_elastic_buffer.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_rx_rate_adapt.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_sgmii_adapt.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_sync_block.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/transceiver/vcu_trd_gig_ethernet_pcs_pma_0_1_transceiver.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/sgmii_adapt/vcu_trd_gig_ethernet_pcs_pma_0_1_tx_rate_adapt.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1_block.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_gig_ethernet_pcs_pma_0_1/synth/vcu_trd_gig_ethernet_pcs_pma_0_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1/vcu_trd_clk_wiz_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_1_1/vcu_trd_clk_wiz_1_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_2_1/vcu_trd_clk_wiz_2_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_3_1/vcu_trd_clk_wiz_3_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_4_1/vcu_trd_clk_wiz_4_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_0/sim/bd_22f3_v_smpte_uhdsdi_rx_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_1/sim/bd_22f3_v_sdi_rx_vid_bridge_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/ip/ip_2/sim/bd_22f3_v_vid_in_axi4s_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/bd_0/sim/bd_22f3.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0/sim/vcu_trd_v_smpte_uhdsdi_rx_ss_0_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_0/sim/bd_82d8_axi_crossbar_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_1/sim/bd_82d8_v_smpte_uhdsdi_tx_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_2/sim/bd_82d8_v_vid_sdi_tx_bridge_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_3/sim/bd_82d8_v_axi4s_vid_out_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/ip/ip_5/sim/bd_82d8_const_1_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/bd_0/sim/bd_82d8.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0/sim/vcu_trd_v_smpte_uhdsdi_tx_ss_0_0.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1_clk_wiz.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_clk_wiz_0_1/vcu_trd_clk_wiz_0_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_xbar_1/sim/vcu_trd_xbar_1.v" \
"../../../../vcu_trd.srcs/sources_1/bd/vcu_trd/ip/vcu_trd_auto_pc_6/sim/vcu_trd_auto_pc_6.v" \

verilog xil_defaultlib "glbl.v"

nosort
