{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734255776035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734255776036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 04:42:55 2024 " "Processing started: Sun Dec 15 04:42:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734255776036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255776036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_emulation -c fpga_emulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_emulation -c fpga_emulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255776036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734255776295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734255776295 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "spi/minion.v interconnect2.v(4) " "Verilog HDL File I/O error at interconnect2.v(4): can't open Verilog Design File \"spi/minion.v\"" {  } { { "src/tapeins/sp24/tapein2/interconnect2.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect2.v" 4 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782534 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "arbiter_router/router.v interconnect2.v(5) " "Verilog HDL File I/O error at interconnect2.v(5): can't open Verilog Design File \"arbiter_router/router.v\"" {  } { { "src/tapeins/sp24/tapein2/interconnect2.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect2.v" 5 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782535 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "fft/pease/fft.v interconnect2.v(6) " "Verilog HDL File I/O error at interconnect2.v(6): can't open Verilog Design File \"fft/pease/fft.v\"" {  } { { "src/tapeins/sp24/tapein2/interconnect2.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect2.v" 6 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782535 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "serdes/deserializer.v interconnect2.v(7) " "Verilog HDL File I/O error at interconnect2.v(7): can't open Verilog Design File \"serdes/deserializer.v\"" {  } { { "src/tapeins/sp24/tapein2/interconnect2.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect2.v" 7 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782535 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "serdes/serializer.v interconnect2.v(8) " "Verilog HDL File I/O error at interconnect2.v(8): can't open Verilog Design File \"serdes/serializer.v\"" {  } { { "src/tapeins/sp24/tapein2/interconnect2.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect2.v" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782536 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "arbiter_router/arbiter.v interconnect2.v(9) " "Verilog HDL File I/O error at interconnect2.v(9): can't open Verilog Design File \"arbiter_router/arbiter.v\"" {  } { { "src/tapeins/sp24/tapein2/interconnect2.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect2.v" 9 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782536 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "arbiter_router/router.v interconnect2.v(10) " "Verilog HDL File I/O error at interconnect2.v(10): can't open Verilog Design File \"arbiter_router/router.v\"" {  } { { "src/tapeins/sp24/tapein2/interconnect2.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect2.v" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782537 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "crossbars/blocking.v interconnect2.v(11) " "Verilog HDL File I/O error at interconnect2.v(11): can't open Verilog Design File \"crossbars/blocking.v\"" {  } { { "src/tapeins/sp24/tapein2/interconnect2.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect2.v" 11 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782537 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "classifier/classifier.v interconnect2.v(12) " "Verilog HDL File I/O error at interconnect2.v(12): can't open Verilog Design File \"classifier/classifier.v\"" {  } { { "src/tapeins/sp24/tapein2/interconnect2.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect2.v" 12 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782538 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "wishbone/wishbone.v interconnect2.v(13) " "Verilog HDL File I/O error at interconnect2.v(13): can't open Verilog Design File \"wishbone/wishbone.v\"" {  } { { "src/tapeins/sp24/tapein2/interconnect2.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect2.v" 13 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782538 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tapeins_sp24_tapein2_Interconnect2 interconnect2.v(15) " "Ignored design unit \"tapeins_sp24_tapein2_Interconnect2\" at interconnect2.v(15) due to previous errors" {  } { { "src/tapeins/sp24/tapein2/interconnect2.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect2.v" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tapeins/sp24/tapein2/interconnect2.v 0 0 " "Found 0 design units, including 0 entities, in source file src/tapeins/sp24/tapein2/interconnect2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782541 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "tapeins/sp24/tapein2/interconnect2.v interconnect_fpga.v(5) " "Verilog HDL File I/O error at interconnect_fpga.v(5): can't open Verilog Design File \"tapeins/sp24/tapein2/interconnect2.v\"" {  } { { "src/tapeins/sp24/tapein2/interconnect_fpga.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect_fpga.v" 5 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782542 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "interconnect_fpga_top interconnect_fpga.v(7) " "Ignored design unit \"interconnect_fpga_top\" at interconnect_fpga.v(7) due to previous errors" {  } { { "src/tapeins/sp24/tapein2/interconnect_fpga.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/tapein2/interconnect_fpga.v" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tapeins/sp24/tapein2/interconnect_fpga.v 0 0 " "Found 0 design units, including 0 entities, in source file src/tapeins/sp24/tapein2/interconnect_fpga.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782543 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "tapeins/sp24/tapein2/interconnect2.v interconnect_fpga.v(4) " "Verilog HDL File I/O error at interconnect_fpga.v(4): can't open Verilog Design File \"tapeins/sp24/tapein2/interconnect2.v\"" {  } { { "src/tapeins/sp24/fpga_emulation2/interconnect_fpga.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/fpga_emulation2/interconnect_fpga.v" 4 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782545 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/reset_sync.v interconnect_fpga.v(5) " "Verilog HDL File I/O error at interconnect_fpga.v(5): can't open Verilog Design File \"cmn/reset_sync.v\"" {  } { { "src/tapeins/sp24/fpga_emulation2/interconnect_fpga.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/fpga_emulation2/interconnect_fpga.v" 5 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782546 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tapeins_sp24_fpga_emulation2_Interconnect_Fpga interconnect_fpga.v(9) " "Ignored design unit \"tapeins_sp24_fpga_emulation2_Interconnect_Fpga\" at interconnect_fpga.v(9) due to previous errors" {  } { { "src/tapeins/sp24/fpga_emulation2/interconnect_fpga.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/tapeins/sp24/fpga_emulation2/interconnect_fpga.v" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tapeins/sp24/fpga_emulation2/interconnect_fpga.v 0 0 " "Found 0 design units, including 0 entities, in source file src/tapeins/sp24/fpga_emulation2/interconnect_fpga.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782547 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "spi/helpers/minion_adapter.v minion.v(1) " "Verilog HDL File I/O error at minion.v(1): can't open Verilog Design File \"spi/helpers/minion_adapter.v\"" {  } { { "src/spi/minion.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/minion.v" 1 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782549 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "spi/helpers/minion_pushpull.v minion.v(2) " "Verilog HDL File I/O error at minion.v(2): can't open Verilog Design File \"spi/helpers/minion_pushpull.v\"" {  } { { "src/spi/minion.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/minion.v" 2 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782550 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "spi_Minion minion.v(10) " "Ignored design unit \"spi_Minion\" at minion.v(10) due to previous errors" {  } { { "src/spi/minion.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/minion.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/minion.v 0 0 " "Found 0 design units, including 0 entities, in source file src/spi/minion.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782551 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "regs/shift/bitwise.v master.v(101) " "Verilog HDL File I/O error at master.v(101): can't open Verilog Design File \"regs/shift/bitwise.v\"" {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 101 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782572 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regs.v master.v(102) " "Verilog HDL File I/O error at master.v(102): can't open Verilog Design File \"cmn/regs.v\"" {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 102 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782573 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "enum master.v(190) " "Verilog HDL Declaration warning at master.v(190): \"enum\" is SystemVerilog-2005 keyword" {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 190 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1734255782580 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \";\" master.v(190) " "Verilog HDL syntax error at master.v(190) near text: \"logic\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 190 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782582 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" master.v(200) " "Verilog HDL syntax error at master.v(200) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 200 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782582 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" master.v(205) " "Verilog HDL syntax error at master.v(205) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 205 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782582 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STATE_START0 master.v(214) " "Verilog HDL Declaration error at master.v(214): identifier \"STATE_START0\" is already declared in the present scope" {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 214 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782582 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"next_state\" master.v(214) " "Verilog HDL syntax error at master.v(214) near text: \"next_state\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 214 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782582 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STATE_START1 master.v(215) " "Verilog HDL Declaration error at master.v(215): identifier \"STATE_START1\" is already declared in the present scope" {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 215 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782582 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"next_state\" master.v(215) " "Verilog HDL syntax error at master.v(215) near text: \"next_state\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 215 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782582 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STATE_SCLK_HIGH master.v(216) " "Verilog HDL Declaration error at master.v(216): identifier \"STATE_SCLK_HIGH\" is already declared in the present scope" {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 216 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782582 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\" master.v(217) " "Verilog HDL syntax error at master.v(217) near text: \"if\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 217 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STATE_SCLK_LOW master.v(219) " "Verilog HDL Declaration error at master.v(219): identifier \"STATE_SCLK_LOW\" is already declared in the present scope" {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 219 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\" master.v(220) " "Verilog HDL syntax error at master.v(220) near text: \"if\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 220 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STATE_SCLK_HIGH_HOLD master.v(223) " "Verilog HDL Declaration error at master.v(223): identifier \"STATE_SCLK_HIGH_HOLD\" is already declared in the present scope" {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 223 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\" master.v(224) " "Verilog HDL syntax error at master.v(224) near text: \"if\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 224 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STATE_SCLK_LOW_HOLD master.v(226) " "Verilog HDL Declaration error at master.v(226): identifier \"STATE_SCLK_LOW_HOLD\" is already declared in the present scope" {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 226 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\" master.v(227) " "Verilog HDL syntax error at master.v(227) near text: \"if\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 227 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782583 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "STATE_CS_LOW_WAIT master.v(230) " "Verilog HDL Declaration error at master.v(230): identifier \"STATE_CS_LOW_WAIT\" is already declared in the present scope" {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 230 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782583 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"next_state\" master.v(230) " "Verilog HDL syntax error at master.v(230) near text: \"next_state\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi/master.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/spi/master.v" 230 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/master.v 0 0 " "Found 0 design units, including 0 entities, in source file src/spi/master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782584 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regs.v serializer.v(4) " "Verilog HDL File I/O error at serializer.v(4): can't open Verilog Design File \"cmn/regs.v\"" {  } { { "src/serdes/serializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/serializer.v" 4 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782585 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"=\" serializer.v(34) " "Verilog HDL syntax error at serializer.v(34) near text: \"+\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/serdes/serializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/serializer.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782585 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "serdes_Serializer serializer.v(6) " "Ignored design unit \"serdes_Serializer\" at serializer.v(6) due to previous errors" {  } { { "src/serdes/serializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/serializer.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782585 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" serializer.v(90) " "Verilog HDL syntax error at serializer.v(90) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/serdes/serializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/serializer.v" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782585 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OUTPUT_START serializer.v(97) " "Verilog HDL Declaration error at serializer.v(97): identifier \"OUTPUT_START\" is already declared in the present scope" {  } { { "src/serdes/serializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/serializer.v" 97 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782585 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OUTPUT_START serializer.v(113) " "Verilog HDL Declaration error at serializer.v(113): identifier \"OUTPUT_START\" is already declared in the present scope" {  } { { "src/serdes/serializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/serializer.v" 113 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782585 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "mux_sel serializer.v(117) " "Verilog HDL error at serializer.v(117): object mux_sel declared in a list of port declarations cannot be redeclared within the module body" {  } { { "src/serdes/serializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/serializer.v" 117 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1734255782586 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "mux_sel serializer.v(118) " "Verilog HDL error at serializer.v(118): object mux_sel declared in a list of port declarations cannot be redeclared within the module body" {  } { { "src/serdes/serializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/serializer.v" 118 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1734255782586 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SerializerControl serializer.v(63) " "Ignored design unit \"SerializerControl\" at serializer.v(63) due to previous errors" {  } { { "src/serdes/serializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/serializer.v" 63 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serdes/serializer.v 0 0 " "Found 0 design units, including 0 entities, in source file src/serdes/serializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782586 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regs.v deserializer.v(4) " "Verilog HDL File I/O error at deserializer.v(4): can't open Verilog Design File \"cmn/regs.v\"" {  } { { "src/serdes/deserializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/deserializer.v" 4 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782587 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"=\" deserializer.v(50) " "Verilog HDL syntax error at deserializer.v(50) near text: \"+\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/serdes/deserializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/deserializer.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782588 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "serdes_Deserializer deserializer.v(6) " "Ignored design unit \"serdes_Deserializer\" at deserializer.v(6) due to previous errors" {  } { { "src/serdes/deserializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/deserializer.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782588 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" deserializer.v(97) " "Verilog HDL syntax error at deserializer.v(97) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/serdes/deserializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/deserializer.v" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782588 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DONE deserializer.v(106) " "Verilog HDL Declaration error at deserializer.v(106): identifier \"DONE\" is already declared in the present scope" {  } { { "src/serdes/deserializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/deserializer.v" 106 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782588 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "count deserializer.v(121) " "Verilog HDL Declaration error at deserializer.v(121): identifier \"count\" is already declared in the present scope" {  } { { "src/serdes/deserializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/deserializer.v" 121 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782588 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "count deserializer.v(123) " "Verilog HDL Declaration error at deserializer.v(123): identifier \"count\" is already declared in the present scope" {  } { { "src/serdes/deserializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/deserializer.v" 123 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782588 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DONE deserializer.v(130) " "Verilog HDL Declaration error at deserializer.v(130): identifier \"DONE\" is already declared in the present scope" {  } { { "src/serdes/deserializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/deserializer.v" 130 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782588 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DeserializerControl deserializer.v(64) " "Ignored design unit \"DeserializerControl\" at deserializer.v(64) due to previous errors" {  } { { "src/serdes/deserializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/deserializer.v" 64 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782588 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Decoder deserializer.v(157) " "Ignored design unit \"Decoder\" at deserializer.v(157) due to previous errors" {  } { { "src/serdes/deserializer.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/serdes/deserializer.v" 157 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serdes/deserializer.v 0 0 " "Found 0 design units, including 0 entities, in source file src/serdes/deserializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782588 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" bitwise.v(41) " "Verilog HDL syntax error at bitwise.v(41) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/regs/shift/bitwise.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/regs/shift/bitwise.v" 41 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782589 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "d bitwise.v(47) " "Verilog HDL error at bitwise.v(47): object d declared in a list of port declarations cannot be redeclared within the module body" {  } { { "src/regs/shift/bitwise.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/regs/shift/bitwise.v" 47 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1734255782589 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "regs_shift_Bitwise bitwise.v(28) " "Ignored design unit \"regs_shift_Bitwise\" at bitwise.v(28) due to previous errors" {  } { { "src/regs/shift/bitwise.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/regs/shift/bitwise.v" 28 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regs/shift/bitwise.v 0 0 " "Found 0 design units, including 0 entities, in source file src/regs/shift/bitwise.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782589 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/muxes.v multiplier.v(13) " "Verilog HDL File I/O error at multiplier.v(13): can't open Verilog Design File \"cmn/muxes.v\"" {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 13 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782591 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regs.v multiplier.v(14) " "Verilog HDL File I/O error at multiplier.v(14): can't open Verilog Design File \"cmn/regs.v\"" {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 14 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fixed_point_iterative_Multiplier multiplier.v(16) " "Ignored design unit \"fixed_point_iterative_Multiplier\" at multiplier.v(16) due to previous errors" {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782591 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" multiplier.v(84) " "Verilog HDL syntax error at multiplier.v(84) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 84 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782592 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CALC multiplier.v(90) " "Verilog HDL Declaration error at multiplier.v(90): identifier \"CALC\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 90 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782592 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' multiplier.v(91) " "Verilog HDL syntax error at multiplier.v(91) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782592 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DONE multiplier.v(94) " "Verilog HDL Declaration error at multiplier.v(94): identifier \"DONE\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 94 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782592 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "CALC multiplier.v(115) " "Verilog HDL Declaration error at multiplier.v(115): identifier \"CALC\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 115 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782592 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' multiplier.v(118) " "Verilog HDL syntax error at multiplier.v(118) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 118 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782592 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DONE multiplier.v(123) " "Verilog HDL Declaration error at multiplier.v(123): identifier \"DONE\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 123 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782592 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FXPIterMultControl multiplier.v(63) " "Ignored design unit \"FXPIterMultControl\" at multiplier.v(63) due to previous errors" {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 63 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782592 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FXPIterMultDatapath multiplier.v(158) " "Ignored design unit \"FXPIterMultDatapath\" at multiplier.v(158) due to previous errors" {  } { { "src/fixed_point/iterative/multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/multiplier.v" 158 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fixed_point/iterative/multiplier.v 0 0 " "Found 0 design units, including 0 entities, in source file src/fixed_point/iterative/multiplier.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782592 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "fixed_point/iterative/multiplier.v complex_multiplier.v(12) " "Verilog HDL File I/O error at complex_multiplier.v(12): can't open Verilog Design File \"fixed_point/iterative/multiplier.v\"" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 12 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782594 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regs.v complex_multiplier.v(13) " "Verilog HDL File I/O error at complex_multiplier.v(13): can't open Verilog Design File \"cmn/regs.v\"" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 13 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/muxes.v complex_multiplier.v(14) " "Verilog HDL File I/O error at complex_multiplier.v(14): can't open Verilog Design File \"cmn/muxes.v\"" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 14 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fixed_point_iterative_ComplexMultiplier complex_multiplier.v(16) " "Ignored design unit \"fixed_point_iterative_ComplexMultiplier\" at complex_multiplier.v(16) due to previous errors" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" complex_multiplier.v(93) " "Verilog HDL syntax error at complex_multiplier.v(93) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 93 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ARBR complex_multiplier.v(101) " "Verilog HDL Declaration error at complex_multiplier.v(101): identifier \"ARBR\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 101 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ACBC complex_multiplier.v(108) " "Verilog HDL Declaration error at complex_multiplier.v(108): identifier \"ACBC\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 108 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "AABB complex_multiplier.v(112) " "Verilog HDL Declaration error at complex_multiplier.v(112): identifier \"AABB\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 112 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DONE complex_multiplier.v(117) " "Verilog HDL Declaration error at complex_multiplier.v(117): identifier \"DONE\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 117 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "AABB complex_multiplier.v(136) " "Verilog HDL Declaration error at complex_multiplier.v(136): identifier \"AABB\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ARBR complex_multiplier.v(142) " "Verilog HDL Declaration error at complex_multiplier.v(142): identifier \"ARBR\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 142 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ACBC complex_multiplier.v(148) " "Verilog HDL Declaration error at complex_multiplier.v(148): identifier \"ACBC\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 148 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DONE complex_multiplier.v(154) " "Verilog HDL Declaration error at complex_multiplier.v(154): identifier \"DONE\" is already declared in the present scope" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 154 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fpcmult_control complex_multiplier.v(68) " "Ignored design unit \"fpcmult_control\" at complex_multiplier.v(68) due to previous errors" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 68 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fpcmult_datapath complex_multiplier.v(180) " "Ignored design unit \"fpcmult_datapath\" at complex_multiplier.v(180) due to previous errors" {  } { { "src/fixed_point/iterative/complex_multiplier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/complex_multiplier.v" 180 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fixed_point/iterative/complex_multiplier.v 0 0 " "Found 0 design units, including 0 entities, in source file src/fixed_point/iterative/complex_multiplier.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782596 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "fixed_point/iterative/complex_multiplier.v butterfly.v(19) " "Verilog HDL File I/O error at butterfly.v(19): can't open Verilog Design File \"fixed_point/iterative/complex_multiplier.v\"" {  } { { "src/fixed_point/iterative/butterfly.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/butterfly.v" 19 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782597 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regs.v butterfly.v(20) " "Verilog HDL File I/O error at butterfly.v(20): can't open Verilog Design File \"cmn/regs.v\"" {  } { { "src/fixed_point/iterative/butterfly.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/butterfly.v" 20 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" butterfly.v(67) " "Verilog HDL syntax error at butterfly.v(67) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fixed_point/iterative/butterfly.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/butterfly.v" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" butterfly.v(100) " "Verilog HDL syntax error at butterfly.v(100) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fixed_point/iterative/butterfly.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/butterfly.v" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" butterfly.v(133) " "Verilog HDL syntax error at butterfly.v(133) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fixed_point/iterative/butterfly.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/butterfly.v" 133 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" butterfly.v(166) " "Verilog HDL syntax error at butterfly.v(166) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fixed_point/iterative/butterfly.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/butterfly.v" 166 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782598 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fixed_point_iterative_Butterfly butterfly.v(22) " "Ignored design unit \"fixed_point_iterative_Butterfly\" at butterfly.v(22) due to previous errors" {  } { { "src/fixed_point/iterative/butterfly.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fixed_point/iterative/butterfly.v" 22 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fixed_point/iterative/butterfly.v 0 0 " "Found 0 design units, including 0 entities, in source file src/fixed_point/iterative/butterfly.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/helpers/sine_wave_lookup_160832.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fft/helpers/sine_wave_lookup_160832.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_helpers_sine_wave_lookup_160832 " "Found entity 1: fft_helpers_sine_wave_lookup_160832" {  } { { "src/fft/helpers/sine_wave_lookup_160832.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/helpers/sine_wave_lookup_160832.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\$error\";  expecting \"end\" sine_wave.v(55) " "Verilog HDL syntax error at sine_wave.v(55) near text: \"\$error\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/helpers/sine_wave.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/helpers/sine_wave.v" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"=\" sine_wave.v(60) " "Verilog HDL syntax error at sine_wave.v(60) near text: \"+\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/helpers/sine_wave.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/helpers/sine_wave.v" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' sine_wave.v(63) " "Verilog HDL syntax error at sine_wave.v(63) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/helpers/sine_wave.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/helpers/sine_wave.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" sine_wave.v(63) " "Verilog HDL syntax error at sine_wave.v(63) near text: \"'\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/helpers/sine_wave.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/helpers/sine_wave.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782602 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fft_helpers_SineWave sine_wave.v(7) " "Ignored design unit \"fft_helpers_SineWave\" at sine_wave.v(7) due to previous errors" {  } { { "src/fft/helpers/sine_wave.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/helpers/sine_wave.v" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/helpers/sine_wave.v 0 0 " "Found 0 design units, including 0 entities, in source file src/fft/helpers/sine_wave.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782602 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"=\" bit_reverse.v(30) " "Verilog HDL syntax error at bit_reverse.v(30) near text: \"+\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/helpers/bit_reverse.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/helpers/bit_reverse.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782603 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"=\" bit_reverse.v(33) " "Verilog HDL syntax error at bit_reverse.v(33) near text: \"+\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/helpers/bit_reverse.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/helpers/bit_reverse.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782603 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fft_helpers_BitReverse bit_reverse.v(8) " "Ignored design unit \"fft_helpers_BitReverse\" at bit_reverse.v(8) due to previous errors" {  } { { "src/fft/helpers/bit_reverse.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/helpers/bit_reverse.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/helpers/bit_reverse.v 0 0 " "Found 0 design units, including 0 entities, in source file src/fft/helpers/bit_reverse.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782604 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "fft/helpers/sine_wave.v fft.v(5) " "Verilog HDL File I/O error at fft.v(5): can't open Verilog Design File \"fft/helpers/sine_wave.v\"" {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 5 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782605 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "fft/helpers/bit_reverse.v fft.v(6) " "Verilog HDL File I/O error at fft.v(6): can't open Verilog Design File \"fft/helpers/bit_reverse.v\"" {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 6 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782605 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "fixed_point/combinational/butterfly.v fft.v(7) " "Verilog HDL File I/O error at fft.v(7): can't open Verilog Design File \"fixed_point/combinational/butterfly.v\"" {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 7 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782606 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "fft/pease/helpers/stride_permutation.v fft.v(8) " "Verilog HDL File I/O error at fft.v(8): can't open Verilog Design File \"fft/pease/helpers/stride_permutation.v\"" {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782606 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "fft/pease/helpers/twiddle_generator.v fft.v(9) " "Verilog HDL File I/O error at fft.v(9): can't open Verilog Design File \"fft/pease/helpers/twiddle_generator.v\"" {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 9 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"=\" fft.v(70) " "Verilog HDL syntax error at fft.v(70) near text: \"+\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 70 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"=\" fft.v(103) " "Verilog HDL syntax error at fft.v(103) near text: \"+\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 103 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"=\" fft.v(116) " "Verilog HDL syntax error at fft.v(116) near text: \"+\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 116 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an identifier fft.v(128) " "Verilog HDL syntax error at fft.v(128) near text: \"*\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 128 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" fft.v(131) " "Verilog HDL syntax error at fft.v(131) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 131 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"=\" fft.v(168) " "Verilog HDL syntax error at fft.v(168) near text: \"+\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 168 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" fft.v(169) " "Verilog HDL syntax error at fft.v(169) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 169 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier fft.v(174) " "Verilog HDL syntax error at fft.v(174) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 174 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier fft.v(175) " "Verilog HDL syntax error at fft.v(175) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 175 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782607 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier fft.v(178) " "Verilog HDL syntax error at fft.v(178) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 178 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782608 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endgenerate\" fft.v(183) " "Verilog HDL syntax error at fft.v(183) near text: \"end\";  expecting \"endgenerate\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 183 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782608 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fft_pease_FFT fft.v(11) " "Ignored design unit \"fft_pease_FFT\" at fft.v(11) due to previous errors" {  } { { "src/fft/pease/fft.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/fft/pease/fft.v" 11 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/pease/fft.v 0 0 " "Found 0 design units, including 0 entities, in source file src/fft/pease/fft.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782608 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" blocking_overrideable.v(38) " "Verilog HDL syntax error at blocking_overrideable.v(38) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking_overrideable.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking_overrideable.v" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782610 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" blocking_overrideable.v(51) " "Verilog HDL syntax error at blocking_overrideable.v(51) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking_overrideable.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking_overrideable.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782610 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier blocking_overrideable.v(81) " "Verilog HDL syntax error at blocking_overrideable.v(81) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking_overrideable.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking_overrideable.v" 81 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782610 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier blocking_overrideable.v(83) " "Verilog HDL syntax error at blocking_overrideable.v(83) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking_overrideable.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking_overrideable.v" 83 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782610 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier blocking_overrideable.v(84) " "Verilog HDL syntax error at blocking_overrideable.v(84) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking_overrideable.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking_overrideable.v" 84 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782610 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \".\", or \"(\" blocking_overrideable.v(87) " "Verilog HDL syntax error at blocking_overrideable.v(87) near text: \"<\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking_overrideable.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking_overrideable.v" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782610 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier blocking_overrideable.v(93) " "Verilog HDL syntax error at blocking_overrideable.v(93) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking_overrideable.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking_overrideable.v" 93 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782610 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "crossbars_BlockingOverrideable blocking_overrideable.v(6) " "Ignored design unit \"crossbars_BlockingOverrideable\" at blocking_overrideable.v(6) due to previous errors" {  } { { "src/crossbars/blocking_overrideable.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking_overrideable.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crossbars/blocking_overrideable.v 0 0 " "Found 0 design units, including 0 entities, in source file src/crossbars/blocking_overrideable.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782611 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" blocking.v(34) " "Verilog HDL syntax error at blocking.v(34) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782612 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" blocking.v(58) " "Verilog HDL syntax error at blocking.v(58) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking.v" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782612 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier blocking.v(64) " "Verilog HDL syntax error at blocking.v(64) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782612 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier blocking.v(66) " "Verilog HDL syntax error at blocking.v(66) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking.v" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782612 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier blocking.v(67) " "Verilog HDL syntax error at blocking.v(67) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking.v" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782612 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \".\", or \"(\" blocking.v(70) " "Verilog HDL syntax error at blocking.v(70) near text: \"<\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking.v" 70 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782612 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier blocking.v(76) " "Verilog HDL syntax error at blocking.v(76) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/crossbars/blocking.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking.v" 76 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782612 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "crossbars_Blocking blocking.v(6) " "Ignored design unit \"crossbars_Blocking\" at blocking.v(6) due to previous errors" {  } { { "src/crossbars/blocking.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/crossbars/blocking.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crossbars/blocking.v 0 0 " "Found 0 design units, including 0 entities, in source file src/crossbars/blocking.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782612 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" trace.v(63) " "Verilog HDL syntax error at trace.v(63) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/trace.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/trace.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782614 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Trace trace.v(17) " "Ignored design unit \"cmn_Trace\" at trace.v(17) due to previous errors" {  } { { "src/cmn/trace.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/trace.v" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/trace.v 0 0 " "Found 0 design units, including 0 entities, in source file src/cmn/trace.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782614 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/assert.v srams.v(8) " "Verilog HDL File I/O error at srams.v(8): can't open Verilog Design File \"cmn/assert.v\"" {  } { { "src/cmn/srams.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/srams.v" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782616 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" srams.v(47) " "Verilog HDL syntax error at srams.v(47) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/srams.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/srams.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782616 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_CombinationalBitSRAM_1rw srams.v(14) " "Ignored design unit \"cmn_CombinationalBitSRAM_1rw\" at srams.v(14) due to previous errors" {  } { { "src/cmn/srams.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/srams.v" 14 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782616 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" srams.v(125) " "Verilog HDL syntax error at srams.v(125) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/srams.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/srams.v" 125 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782616 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" srams.v(137) " "Verilog HDL syntax error at srams.v(137) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/srams.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/srams.v" 137 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782616 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_CombinationalSRAM_1rw srams.v(90) " "Ignored design unit \"cmn_CombinationalSRAM_1rw\" at srams.v(90) due to previous errors" {  } { { "src/cmn/srams.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/srams.v" 90 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782616 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" srams.v(209) " "Verilog HDL syntax error at srams.v(209) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/srams.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/srams.v" 209 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782616 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" srams.v(219) " "Verilog HDL syntax error at srams.v(219) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/srams.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/srams.v" 219 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782616 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_SynchronousSRAM_1rw srams.v(176) " "Ignored design unit \"cmn_SynchronousSRAM_1rw\" at srams.v(176) due to previous errors" {  } { { "src/cmn/srams.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/srams.v" 176 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/srams.v 0 0 " "Found 0 design units, including 0 entities, in source file src/cmn/srams.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782617 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regs.v reset_sync.v(7) " "Verilog HDL File I/O error at reset_sync.v(7): can't open Verilog Design File \"cmn/regs.v\"" {  } { { "src/cmn/reset_sync.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/reset_sync.v" 7 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782618 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_reset_synchronizer reset_sync.v(12) " "Ignored design unit \"cmn_reset_synchronizer\" at reset_sync.v(12) due to previous errors" {  } { { "src/cmn/reset_sync.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/reset_sync.v" 12 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/reset_sync.v 0 0 " "Found 0 design units, including 0 entities, in source file src/cmn/reset_sync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782618 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/assert.v regs.v(15) " "Verilog HDL File I/O error at regs.v(15): can't open Verilog Design File \"cmn/assert.v\"" {  } { { "src/cmn/regs.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regs.v" 15 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" regs.v(29) " "Verilog HDL syntax error at regs.v(29) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/regs.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regs.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782619 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Reg regs.v(21) " "Ignored design unit \"cmn_Reg\" at regs.v(21) due to previous errors" {  } { { "src/cmn/regs.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regs.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" regs.v(47) " "Verilog HDL syntax error at regs.v(47) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/regs.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regs.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782619 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_ResetReg regs.v(37) " "Ignored design unit \"cmn_ResetReg\" at regs.v(37) due to previous errors" {  } { { "src/cmn/regs.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regs.v" 37 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" regs.v(64) " "Verilog HDL syntax error at regs.v(64) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/regs.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regs.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782619 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_EnReg regs.v(55) " "Ignored design unit \"cmn_EnReg\" at regs.v(55) due to previous errors" {  } { { "src/cmn/regs.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regs.v" 55 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" regs.v(83) " "Verilog HDL syntax error at regs.v(83) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/regs.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regs.v" 83 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' regs.v(83) " "Verilog HDL syntax error at regs.v(83) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/regs.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regs.v" 83 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782619 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_EnResetReg regs.v(72) " "Ignored design unit \"cmn_EnResetReg\" at regs.v(72) due to previous errors" {  } { { "src/cmn/regs.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regs.v" 72 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/regs.v 0 0 " "Found 0 design units, including 0 entities, in source file src/cmn/regs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782620 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/assert.v regfiles.v(8) " "Verilog HDL File I/O error at regfiles.v(8): can't open Verilog Design File \"cmn/assert.v\"" {  } { { "src/cmn/regfiles.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regfiles.v" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" regfiles.v(43) " "Verilog HDL syntax error at regfiles.v(43) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/regfiles.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regfiles.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Regfile_1r1w regfiles.v(14) " "Ignored design unit \"cmn_Regfile_1r1w\" at regfiles.v(14) due to previous errors" {  } { { "src/cmn/regfiles.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regfiles.v" 14 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" regfiles.v(105) " "Verilog HDL syntax error at regfiles.v(105) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/regfiles.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regfiles.v" 105 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier regfiles.v(107) " "Verilog HDL syntax error at regfiles.v(107) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/regfiles.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regfiles.v" 107 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_ResetRegfile_1r1w regfiles.v(70) " "Ignored design unit \"cmn_ResetRegfile_1r1w\" at regfiles.v(70) due to previous errors" {  } { { "src/cmn/regfiles.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regfiles.v" 70 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" regfiles.v(171) " "Verilog HDL syntax error at regfiles.v(171) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/regfiles.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regfiles.v" 171 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Regfile_2r1w regfiles.v(136) " "Ignored design unit \"cmn_Regfile_2r1w\" at regfiles.v(136) due to previous errors" {  } { { "src/cmn/regfiles.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regfiles.v" 136 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" regfiles.v(239) " "Verilog HDL syntax error at regfiles.v(239) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/regfiles.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regfiles.v" 239 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Regfile_2r2w regfiles.v(198) " "Ignored design unit \"cmn_Regfile_2r2w\" at regfiles.v(198) due to previous errors" {  } { { "src/cmn/regfiles.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regfiles.v" 198 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Regfile_2r1w_zero regfiles.v(284) " "Ignored design unit \"cmn_Regfile_2r1w_zero\" at regfiles.v(284) due to previous errors" {  } { { "src/cmn/regfiles.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/regfiles.v" 284 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/regfiles.v 0 0 " "Found 0 design units, including 0 entities, in source file src/cmn/regfiles.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782621 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regs.v queues.v(8) " "Verilog HDL File I/O error at queues.v(8): can't open Verilog Design File \"cmn/regs.v\"" {  } { { "src/cmn/queues.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/queues.v" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782623 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/muxes.v queues.v(9) " "Verilog HDL File I/O error at queues.v(9): can't open Verilog Design File \"cmn/muxes.v\"" {  } { { "src/cmn/queues.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/queues.v" 9 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782623 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regfiles.v queues.v(10) " "Verilog HDL File I/O error at queues.v(10): can't open Verilog Design File \"cmn/regfiles.v\"" {  } { { "src/cmn/queues.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/queues.v" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782623 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/assert.v queues.v(11) " "Verilog HDL File I/O error at queues.v(11): can't open Verilog Design File \"cmn/assert.v\"" {  } { { "src/cmn/queues.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/queues.v" 11 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782624 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" queues.v(56) " "Verilog HDL syntax error at queues.v(56) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/queues.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/queues.v" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782624 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_QueueCtrl1 queues.v(34) " "Ignored design unit \"cmn_QueueCtrl1\" at queues.v(34) due to previous errors" {  } { { "src/cmn/queues.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/queues.v" 34 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782624 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_QueueDpath1 queues.v(116) " "Ignored design unit \"cmn_QueueDpath1\" at queues.v(116) due to previous errors" {  } { { "src/cmn/queues.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/queues.v" 116 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782624 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_QueueCtrl queues.v(173) " "Ignored design unit \"cmn_QueueCtrl\" at queues.v(173) due to previous errors" {  } { { "src/cmn/queues.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/queues.v" 173 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782624 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_QueueDpath queues.v(319) " "Ignored design unit \"cmn_QueueDpath\" at queues.v(319) due to previous errors" {  } { { "src/cmn/queues.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/queues.v" 319 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782625 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Queue queues.v(373) " "Ignored design unit \"cmn_Queue\" at queues.v(373) due to previous errors" {  } { { "src/cmn/queues.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/queues.v" 373 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/queues.v 0 0 " "Found 0 design units, including 0 entities, in source file src/cmn/queues.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782625 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" muxes.v(21) " "Verilog HDL syntax error at muxes.v(21) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Mux2 muxes.v(12) " "Ignored design unit \"cmn_Mux2\" at muxes.v(12) due to previous errors" {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 12 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" muxes.v(45) " "Verilog HDL syntax error at muxes.v(45) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Mux3 muxes.v(35) " "Ignored design unit \"cmn_Mux3\" at muxes.v(35) due to previous errors" {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 35 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" muxes.v(71) " "Verilog HDL syntax error at muxes.v(71) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Mux4 muxes.v(60) " "Ignored design unit \"cmn_Mux4\" at muxes.v(60) due to previous errors" {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 60 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" muxes.v(99) " "Verilog HDL syntax error at muxes.v(99) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 99 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Mux5 muxes.v(87) " "Ignored design unit \"cmn_Mux5\" at muxes.v(87) due to previous errors" {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 87 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" muxes.v(129) " "Verilog HDL syntax error at muxes.v(129) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 129 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Mux6 muxes.v(116) " "Ignored design unit \"cmn_Mux6\" at muxes.v(116) due to previous errors" {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 116 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" muxes.v(161) " "Verilog HDL syntax error at muxes.v(161) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 161 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Mux7 muxes.v(147) " "Ignored design unit \"cmn_Mux7\" at muxes.v(147) due to previous errors" {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 147 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" muxes.v(195) " "Verilog HDL syntax error at muxes.v(195) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 195 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_Mux8 muxes.v(180) " "Ignored design unit \"cmn_Mux8\" at muxes.v(180) due to previous errors" {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 180 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782627 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_MuxN muxes.v(215) " "Ignored design unit \"cmn_MuxN\" at muxes.v(215) due to previous errors" {  } { { "src/cmn/muxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/muxes.v" 215 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/muxes.v 0 0 " "Found 0 design units, including 0 entities, in source file src/cmn/muxes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/demuxes.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmn/demuxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmn_DemuxN " "Found entity 1: cmn_DemuxN" {  } { { "src/cmn/demuxes.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/demuxes.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782629 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regs.v counters.v(8) " "Verilog HDL File I/O error at counters.v(8): can't open Verilog Design File \"cmn/regs.v\"" {  } { { "src/cmn/counters.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/counters.v" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782632 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/assert.v counters.v(9) " "Verilog HDL File I/O error at counters.v(9): can't open Verilog Design File \"cmn/assert.v\"" {  } { { "src/cmn/counters.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/counters.v" 9 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782632 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_BasicCounter counters.v(11) " "Ignored design unit \"cmn_BasicCounter\" at counters.v(11) due to previous errors" {  } { { "src/cmn/counters.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/counters.v" 11 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/counters.v 0 0 " "Found 0 design units, including 0 entities, in source file src/cmn/counters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/assert.v 0 0 " "Found 0 design units, including 0 entities, in source file src/cmn/assert.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/arithmetic.v 12 12 " "Found 12 design units, including 12 entities, in source file src/cmn/arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmn_Adder " "Found entity 1: cmn_Adder" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""} { "Info" "ISGN_ENTITY_NAME" "2 cmn_SimpleAdder " "Found entity 2: cmn_SimpleAdder" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""} { "Info" "ISGN_ENTITY_NAME" "3 cmn_Subtractor " "Found entity 3: cmn_Subtractor" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""} { "Info" "ISGN_ENTITY_NAME" "4 cmn_Incrementer " "Found entity 4: cmn_Incrementer" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""} { "Info" "ISGN_ENTITY_NAME" "5 cmn_ZeroExtender " "Found entity 5: cmn_ZeroExtender" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""} { "Info" "ISGN_ENTITY_NAME" "6 cmn_SignExtender " "Found entity 6: cmn_SignExtender" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""} { "Info" "ISGN_ENTITY_NAME" "7 cmn_ZeroComparator " "Found entity 7: cmn_ZeroComparator" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""} { "Info" "ISGN_ENTITY_NAME" "8 cmn_EqComparator " "Found entity 8: cmn_EqComparator" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""} { "Info" "ISGN_ENTITY_NAME" "9 cmn_LtComparator " "Found entity 9: cmn_LtComparator" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""} { "Info" "ISGN_ENTITY_NAME" "10 cmn_GtComparator " "Found entity 10: cmn_GtComparator" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""} { "Info" "ISGN_ENTITY_NAME" "11 cmn_LeftLogicalShifter " "Found entity 11: cmn_LeftLogicalShifter" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""} { "Info" "ISGN_ENTITY_NAME" "12 cmn_RightLogicalShifter " "Found entity 12: cmn_RightLogicalShifter" {  } { { "src/cmn/arithmetic.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arithmetic.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734255782635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782635 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regs.v arbiters.v(12) " "Verilog HDL File I/O error at arbiters.v(12): can't open Verilog Design File \"cmn/regs.v\"" {  } { { "src/cmn/arbiters.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arbiters.v" 12 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782638 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_FixedArbChain arbiters.v(20) " "Ignored design unit \"cmn_FixedArbChain\" at arbiters.v(20) due to previous errors" {  } { { "src/cmn/arbiters.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arbiters.v" 20 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782638 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_FixedArb arbiters.v(77) " "Ignored design unit \"cmn_FixedArb\" at arbiters.v(77) due to previous errors" {  } { { "src/cmn/arbiters.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arbiters.v" 77 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782638 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_VariableArbChain arbiters.v(101) " "Ignored design unit \"cmn_VariableArbChain\" at arbiters.v(101) due to previous errors" {  } { { "src/cmn/arbiters.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arbiters.v" 101 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782638 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_VariableArb arbiters.v(171) " "Ignored design unit \"cmn_VariableArb\" at arbiters.v(171) due to previous errors" {  } { { "src/cmn/arbiters.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arbiters.v" 171 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782638 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_RoundRobinArbChain arbiters.v(197) " "Ignored design unit \"cmn_RoundRobinArbChain\" at arbiters.v(197) due to previous errors" {  } { { "src/cmn/arbiters.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arbiters.v" 197 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782638 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_RoundRobinArbEn arbiters.v(256) " "Ignored design unit \"cmn_RoundRobinArbEn\" at arbiters.v(256) due to previous errors" {  } { { "src/cmn/arbiters.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arbiters.v" 256 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782638 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cmn_RoundRobinArb arbiters.v(314) " "Ignored design unit \"cmn_RoundRobinArb\" at arbiters.v(314) due to previous errors" {  } { { "src/cmn/arbiters.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/cmn/arbiters.v" 314 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmn/arbiters.v 0 0 " "Found 0 design units, including 0 entities, in source file src/cmn/arbiters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782639 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/regs.v classifier.v(7) " "Verilog HDL File I/O error at classifier.v(7): can't open Verilog Design File \"cmn/regs.v\"" {  } { { "src/classifier/classifier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/classifier/classifier.v" 7 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782640 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "classifier/helpers/magnitude.v classifier.v(8) " "Verilog HDL File I/O error at classifier.v(8): can't open Verilog Design File \"classifier/helpers/magnitude.v\"" {  } { { "src/classifier/classifier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/classifier/classifier.v" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782641 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "classifier/helpers/highpass.v classifier.v(9) " "Verilog HDL File I/O error at classifier.v(9): can't open Verilog Design File \"classifier/helpers/highpass.v\"" {  } { { "src/classifier/classifier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/classifier/classifier.v" 9 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782641 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "classifier/helpers/frequency_bins.v classifier.v(10) " "Verilog HDL File I/O error at classifier.v(10): can't open Verilog Design File \"classifier/helpers/frequency_bins.v\"" {  } { { "src/classifier/classifier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/classifier/classifier.v" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782642 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "classifier/helpers/comparison.v classifier.v(11) " "Verilog HDL File I/O error at classifier.v(11): can't open Verilog Design File \"classifier/helpers/comparison.v\"" {  } { { "src/classifier/classifier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/classifier/classifier.v" 11 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782642 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "classifier_Classifier classifier.v(13) " "Ignored design unit \"classifier_Classifier\" at classifier.v(13) due to previous errors" {  } { { "src/classifier/classifier.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/classifier/classifier.v" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/classifier/classifier.v 0 0 " "Found 0 design units, including 0 entities, in source file src/classifier/classifier.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782643 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/muxes.v router.v(3) " "Verilog HDL File I/O error at router.v(3): can't open Verilog Design File \"cmn/muxes.v\"" {  } { { "src/arbiter_router/router.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/arbiter_router/router.v" 3 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782644 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/demuxes.v router.v(4) " "Verilog HDL File I/O error at router.v(4): can't open Verilog Design File \"cmn/demuxes.v\"" {  } { { "src/arbiter_router/router.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/arbiter_router/router.v" 4 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782645 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "cmn/queues.v router.v(5) " "Verilog HDL File I/O error at router.v(5): can't open Verilog Design File \"cmn/queues.v\"" {  } { { "src/arbiter_router/router.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/arbiter_router/router.v" 5 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734255782645 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "arbiter_router_Router router.v(21) " "Ignored design unit \"arbiter_router_Router\" at router.v(21) due to previous errors" {  } { { "src/arbiter_router/router.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/arbiter_router/router.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/arbiter_router/router.v 0 0 " "Found 0 design units, including 0 entities, in source file src/arbiter_router/router.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782645 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \".\", or \"(\" arbiter.v(56) " "Verilog HDL syntax error at arbiter.v(56) near text: \"begin\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/arbiter_router/arbiter.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/arbiter_router/arbiter.v" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782646 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"=\" arbiter.v(68) " "Verilog HDL syntax error at arbiter.v(68) near text: \"+\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/arbiter_router/arbiter.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/arbiter_router/arbiter.v" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782647 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"=\" arbiter.v(84) " "Verilog HDL syntax error at arbiter.v(84) near text: \"+\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/arbiter_router/arbiter.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/arbiter_router/arbiter.v" 84 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782647 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" arbiter.v(101) " "Verilog HDL syntax error at arbiter.v(101) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/arbiter_router/arbiter.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/arbiter_router/arbiter.v" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1734255782647 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "arbiter_router_Arbiter arbiter.v(21) " "Ignored design unit \"arbiter_router_Arbiter\" at arbiter.v(21) due to previous errors" {  } { { "src/arbiter_router/arbiter.v" "" { Text "C:/Users/smich/c2s2/c2s2_ip/src/arbiter_router/arbiter.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734255782647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/arbiter_router/arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file src/arbiter_router/arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782647 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 220 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 220 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734255782704 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 15 04:43:02 2024 " "Processing ended: Sun Dec 15 04:43:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734255782704 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734255782704 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734255782704 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734255782704 ""}
