{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 20:19:37 2023 " "Info: Processing started: Wed May 24 20:19:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off timeCounter -c timeCounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off timeCounter -c timeCounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] register block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 157.28 MHz 6.358 ns Internal " "Info: Clock \"clk\" has Internal fmax of 157.28 MHz between source register \"block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]\" and destination register \"block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]\" (period= 6.358 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.097 ns + Longest register register " "Info: + Longest register to register delay is 6.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 1 REG LCFF_X9_Y8_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y8_N7; Fanout = 5; REG Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.621 ns) 1.102 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X9_Y8_N6 2 " "Info: 2: + IC(0.481 ns) + CELL(0.621 ns) = 1.102 ns; Loc. = LCCOMB_X9_Y8_N6; Fanout = 2; COMB Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.188 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X9_Y8_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.188 ns; Loc. = LCCOMB_X9_Y8_N8; Fanout = 2; COMB Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.274 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X9_Y8_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.274 ns; Loc. = LCCOMB_X9_Y8_N10; Fanout = 2; COMB Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.360 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X9_Y8_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.360 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 1; COMB Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.866 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~0 6 COMB LCCOMB_X9_Y8_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.866 ns; Loc. = LCCOMB_X9_Y8_N14; Fanout = 2; COMB Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.202 ns) 3.129 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_reg_bit1a\[3\]~0 7 COMB LCCOMB_X11_Y8_N14 4 " "Info: 7: + IC(1.061 ns) + CELL(0.202 ns) = 3.129 ns; Loc. = LCCOMB_X11_Y8_N14; Fanout = 4; COMB Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_reg_bit1a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 59 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.370 ns) 3.902 ns block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~0 8 COMB LCCOMB_X11_Y8_N16 4 " "Info: 8: + IC(0.403 ns) + CELL(0.370 ns) = 3.902 ns; Loc. = LCCOMB_X11_Y8_N16; Fanout = 4; COMB Node = 'block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.855 ns) 6.097 ns block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 9 REG LCFF_X18_Y7_N23 4 " "Info: 9: + IC(1.340 ns) + CELL(0.855 ns) = 6.097 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 4; REG Node = 'block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.812 ns ( 46.12 % ) " "Info: Total cell delay = 2.812 ns ( 46.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.285 ns ( 53.88 % ) " "Info: Total interconnect delay = 3.285 ns ( 53.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.097 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.481ns 0.000ns 0.000ns 0.000ns 0.000ns 1.061ns 0.403ns 1.340ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.202 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.666 ns) 3.202 ns block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 3 REG LCFF_X18_Y7_N23 4 " "Info: 3: + IC(1.187 ns) + CELL(0.666 ns) = 3.202 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 4; REG Node = 'block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { clk~clkctrl block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.47 % ) " "Info: Total cell delay = 1.776 ns ( 55.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.426 ns ( 44.53 % ) " "Info: Total interconnect delay = 1.426 ns ( 44.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.202 ns" { clk clk~clkctrl block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.202 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.187ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.199 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.666 ns) 3.199 ns block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 3 REG LCFF_X9_Y8_N7 5 " "Info: 3: + IC(1.184 ns) + CELL(0.666 ns) = 3.199 ns; Loc. = LCFF_X9_Y8_N7; Fanout = 5; REG Node = 'block60:inst8\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { clk~clkctrl block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.52 % ) " "Info: Total cell delay = 1.776 ns ( 55.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 44.48 % ) " "Info: Total interconnect delay = 1.423 ns ( 44.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clk clk~clkctrl block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.184ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.202 ns" { clk clk~clkctrl block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.202 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.187ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clk clk~clkctrl block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.184ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.097 ns" { block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~0 {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.481ns 0.000ns 0.000ns 0.000ns 0.000ns 1.061ns 0.403ns 1.340ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.370ns 0.855ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.202 ns" { clk clk~clkctrl block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.202 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.187ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clk clk~clkctrl block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.184ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] en clk 4.773 ns register " "Info: tsu for register \"block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]\" (data pin = \"en\", clock pin = \"clk\") is 4.773 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.015 ns + Longest pin register " "Info: + Longest pin to register delay is 8.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns en 1 PIN PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -544 -472 -304 -528 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.485 ns) + CELL(0.651 ns) 5.226 ns block60:inst\|inst7~0 2 COMB LCCOMB_X11_Y8_N10 4 " "Info: 2: + IC(3.485 ns) + CELL(0.651 ns) = 5.226 ns; Loc. = LCCOMB_X11_Y8_N10; Fanout = 4; COMB Node = 'block60:inst\|inst7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.136 ns" { en block60:inst|inst7~0 } "NODE_NAME" } } { "block60.bdf" "" { Schematic "G:/mywork/timeCounter/block60.bdf" { { -200 200 264 -152 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 5.820 ns block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~0 3 COMB LCCOMB_X11_Y8_N16 4 " "Info: 3: + IC(0.388 ns) + CELL(0.206 ns) = 5.820 ns; Loc. = LCCOMB_X11_Y8_N16; Fanout = 4; COMB Node = 'block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { block60:inst|inst7~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.855 ns) 8.015 ns block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 4 REG LCFF_X18_Y7_N23 4 " "Info: 4: + IC(1.340 ns) + CELL(0.855 ns) = 8.015 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 4; REG Node = 'block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.802 ns ( 34.96 % ) " "Info: Total cell delay = 2.802 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.213 ns ( 65.04 % ) " "Info: Total interconnect delay = 5.213 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.015 ns" { en block60:inst|inst7~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.015 ns" { en {} en~combout {} block60:inst|inst7~0 {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 3.485ns 0.388ns 1.340ns } { 0.000ns 1.090ns 0.651ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.202 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.666 ns) 3.202 ns block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 3 REG LCFF_X18_Y7_N23 4 " "Info: 3: + IC(1.187 ns) + CELL(0.666 ns) = 3.202 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 4; REG Node = 'block60:inst8\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { clk~clkctrl block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.47 % ) " "Info: Total cell delay = 1.776 ns ( 55.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.426 ns ( 44.53 % ) " "Info: Total interconnect delay = 1.426 ns ( 44.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.202 ns" { clk clk~clkctrl block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.202 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.187ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.015 ns" { en block60:inst|inst7~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.015 ns" { en {} en~combout {} block60:inst|inst7~0 {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 3.485ns 0.388ns 1.340ns } { 0.000ns 1.090ns 0.651ns 0.206ns 0.855ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.202 ns" { clk clk~clkctrl block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.202 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.187ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk H\[0\] block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 11.511 ns register " "Info: tco from clock \"clk\" to destination pin \"H\[0\]\" through register \"block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]\" is 11.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.199 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.666 ns) 3.199 ns block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 3 REG LCFF_X16_Y7_N11 5 " "Info: 3: + IC(1.184 ns) + CELL(0.666 ns) = 3.199 ns; Loc. = LCFF_X16_Y7_N11; Fanout = 5; REG Node = 'block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { clk~clkctrl block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.52 % ) " "Info: Total cell delay = 1.776 ns ( 55.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 44.48 % ) " "Info: Total interconnect delay = 1.423 ns ( 44.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clk clk~clkctrl block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.184ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.008 ns + Longest register pin " "Info: + Longest register to pin delay is 8.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 1 REG LCFF_X16_Y7_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y7_N11; Fanout = 5; REG Node = 'block60:inst\|ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.942 ns) + CELL(3.066 ns) 8.008 ns H\[0\] 2 PIN PIN_Y26 0 " "Info: 2: + IC(4.942 ns) + CELL(3.066 ns) = 8.008 ns; Loc. = PIN_Y26; Fanout = 0; PIN Node = 'H\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.008 ns" { block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] H[0] } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -544 -80 96 -528 "H\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 38.29 % ) " "Info: Total cell delay = 3.066 ns ( 38.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.942 ns ( 61.71 % ) " "Info: Total interconnect delay = 4.942 ns ( 61.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.008 ns" { block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] H[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.008 ns" { block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} H[0] {} } { 0.000ns 4.942ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clk clk~clkctrl block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.184ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.008 ns" { block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] H[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.008 ns" { block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} H[0] {} } { 0.000ns 4.942ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] en clk -2.465 ns register " "Info: th for register \"block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]\" (data pin = \"en\", clock pin = \"clk\") is -2.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.205 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -560 -472 -304 -544 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.666 ns) 3.205 ns block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y8_N21 5 " "Info: 3: + IC(1.190 ns) + CELL(0.666 ns) = 3.205 ns; Loc. = LCFF_X14_Y8_N21; Fanout = 5; REG Node = 'block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { clk~clkctrl block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.41 % ) " "Info: Total cell delay = 1.776 ns ( 55.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.429 ns ( 44.59 % ) " "Info: Total interconnect delay = 1.429 ns ( 44.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { clk clk~clkctrl block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.205 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.190ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.976 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns en 1 PIN PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "timeCounter.bdf" "" { Schematic "G:/mywork/timeCounter/timeCounter.bdf" { { -544 -472 -304 -528 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.073 ns) + CELL(0.624 ns) 4.787 ns block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~0 2 COMB LCCOMB_X14_Y8_N30 4 " "Info: 2: + IC(3.073 ns) + CELL(0.624 ns) = 4.787 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 4; COMB Node = 'block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.697 ns" { en block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.855 ns) 5.976 ns block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y8_N21 5 " "Info: 3: + IC(0.334 ns) + CELL(0.855 ns) = 5.976 ns; Loc. = LCFF_X14_Y8_N21; Fanout = 5; REG Node = 'block60:inst\|ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/timeCounter/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.569 ns ( 42.99 % ) " "Info: Total cell delay = 2.569 ns ( 42.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.407 ns ( 57.01 % ) " "Info: Total interconnect delay = 3.407 ns ( 57.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { en block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { en {} en~combout {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.073ns 0.334ns } { 0.000ns 1.090ns 0.624ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { clk clk~clkctrl block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.205 ns" { clk {} clk~combout {} clk~clkctrl {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.190ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { en block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { en {} en~combout {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~0 {} block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.073ns 0.334ns } { 0.000ns 1.090ns 0.624ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 20:19:37 2023 " "Info: Processing ended: Wed May 24 20:19:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
