Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 12 18:42:30 2025
| Host         : AAVP-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a12ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              13 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             136 |           54 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | i_spi_bridge/sclk_prev_reg_0         | i_regs/rst_n     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | i_regs/functions_reg[0]_0            | i_regs/rst_n     |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG |                                      | i_regs/rst_n     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | i_spi_bridge/shift_in_0              | i_regs/rst_n     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | i_spi_bridge/byte_sync               | i_regs/rst_n     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | i_spi_bridge/shift_out[7]_i_1_n_0    | i_regs/rst_n     |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | i_spi_bridge/byte_sync_i_1_n_0       | i_regs/rst_n     |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | i_instr_dcd/E[0]                     | i_regs/rst_n     |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | i_instr_dcd/E[1]                     | i_regs/rst_n     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | i_instr_dcd/write_i_1_n_0            | i_regs/rst_n     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | i_instr_dcd/latched_addr_reg[0]_1[0] | i_regs/rst_n     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | i_instr_dcd/latched_addr_reg[4]_0[0] | i_regs/rst_n     |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | i_instr_dcd/latched_addr_reg[0]_1[1] | i_regs/rst_n     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | i_instr_dcd/latched_addr_reg[2]_0[0] | i_regs/rst_n     |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | i_instr_dcd/latched_addr_reg[0]_0[1] | i_regs/rst_n     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | i_instr_dcd/latched_addr_reg[0]_0[0] | i_regs/rst_n     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                      | i_regs/rst_n     |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | i_regs/E[0]                          | i_regs/rst_n     |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | i_regs/count_reset_reg_0[0]          | i_regs/rst_n     |                3 |             16 |         5.33 |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+


