// Seed: 1667320123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_6, id_7;
  final $display(1, 1);
  assign id_7[1'b0] = id_2;
  assign id_5 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    output wor id_2,
    input uwire id_3,
    input wand id_4,
    output supply1 id_5,
    output wire id_6,
    inout wire id_7,
    output wand id_8,
    input tri0 id_9,
    input supply1 id_10,
    output supply1 id_11,
    output supply1 id_12,
    input tri id_13,
    output tri id_14
);
  genvar id_16;
  assign id_14 = 1;
  assign id_2  = 1'b0;
  xor (id_1, id_13, id_9, id_7, id_16, id_10, id_3, id_4);
  module_0(
      id_16, id_16, id_16, id_16, id_16
  );
endmodule
