// Seed: 137585040
`timescale 1ps / 1ps
module module_0;
  assign id_0 = 1;
  type_4 id_1 (
      .id_0(id_2),
      .id_1(id_2)
  );
  type_5(
      1, id_0, id_0, id_0
  );
  logic id_3;
endmodule
