library ieee;
use ieee.std_logic_1164.all; 
use work.core_utils.all;
entity EXMemRegister is 
	port(
		in_clk, in_rst : in std_logic; 
		in_branchALU, in_resALU, : in std_logic_vector(7 downto 0); --
		in_rdData2 : in std_logic_vector(7 downto 0); --
		in_sExtended : in std_logic_vector(7 downto 0); --
		
		in_memRead, in_memWrite, in_branch : in std_logic;  -- M --
		in_regWrite, in_memToReg : in std_logic; -- WB --
		
		out_rdData1, out_rdData2, out_pc : out std_logic_vector(7 downto 0);
		out_sExtended : out std_logic_vector(7 downto 0);
		out_aluOp : out std_logic_vector(1 downto 0);
		out_regDst, out_aluSrc : out std_logic;  
		out_memRead, out_memWrite, out_branch : out std_logic; 
		out_regWrite, out_memToReg : out std_logic;
	);
end IDEXRegister;