// Seed: 1260405105
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4
);
  always @(id_2) begin
    deassign id_1;
  end
endmodule
module module_1 (
    input  wire id_0,
    input  tri0 id_1,
    output tri  id_2
);
  wire id_4;
  module_0(
      id_1, id_2, id_0, id_1, id_2
  );
  wire id_5;
  id_6(
      .id_0(1'b0), .id_1(id_5), .id_2(1), .id_3(1'b0), .id_4(1), .id_5(1), .id_6(1)
  );
endmodule
