// -------------------------------------------------------------
// 
// File Name: F:\FileFolder\DVB\dvbs2_tx_new\hdlsrc\dvbs2hdlTransmitter\dvbs2hdlTransmitterCore\dvbs2hdlTransmitterCore_DVB_S2_BCH_Encoder.v
// Created: 2024-01-10 13:49:57
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: dvbs2hdlTransmitterCore_DVB_S2_BCH_Encoder
// Source Path: dvbs2hdlTransmitterCore/DVB-S2 Tx/FEC Encoder/DVB-S2 BCH Encoder
// Hierarchy Level: 4
// Model version: 4.5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module dvbs2hdlTransmitterCore_DVB_S2_BCH_Encoder
          (clk,
           reset,
           enb,
           dataIn,
           ctrlIn_start,
           ctrlIn_end,
           ctrlIn_valid,
           frameType,
           codeRateIdx,
           dataOut,
           ctrlOut_start,
           ctrlOut_end,
           ctrlOut_valid);


  input   clk;
  input   reset;
  input   enb;
  input   dataIn;
  input   ctrlIn_start;
  input   ctrlIn_end;
  input   ctrlIn_valid;
  input   frameType;
  input   [3:0] codeRateIdx;  // ufix4
  output  dataOut;
  output  ctrlOut_start;
  output  ctrlOut_end;
  output  ctrlOut_valid;


  wire Input_controller_out1;
  wire [15:0] Input_controller_out2;  // uint16
  wire [15:0] Input_controller_out3;  // uint16
  wire Input_controller_out4;
  wire [15:0] Input_controller_out5;  // uint16
  wire Input_controller_out6;
  wire [7:0] Input_controller_out7;  // uint8
  wire [15:0] Store_and_Retreive_Input_out1;  // uint16
  wire Store_and_Retreive_Input_out2;
  wire Store_and_Retreive_Input_out3;
  wire Store_and_Retreive_Input_out4;
  wire Store_and_Retreive_Input_out5;
  wire Parity_Generation_out1;
  wire Parity_Generation_out2;
  wire Parity_Generation_out3;
  wire Parity_Generation_out4;
  wire Parity_Generation_out5;
  wire Output_Controller_out1;
  wire Output_Controller_out2_start;
  wire Output_Controller_out2_end;
  wire Output_Controller_out2_valid;


  dvbs2hdlTransmitterCore_Input_controller u_Input_controller (.clk(clk),
                                                               .reset(reset),
                                                               .enb(enb),
                                                               .ctrlIn_start(ctrlIn_start),
                                                               .ctrlIn_end(ctrlIn_end),
                                                               .ctrlIn_valid(ctrlIn_valid),
                                                               .frameType(frameType),
                                                               .codeRateIdx(codeRateIdx),  // ufix4
                                                               .iwr_enb(Input_controller_out1),
                                                               .iwr_addr(Input_controller_out2),  // uint16
                                                               .ird_addr(Input_controller_out3),  // uint16
                                                               .ird_valid(Input_controller_out4),
                                                               .framLenDelayed(Input_controller_out5),  // uint16
                                                               .reset_1(Input_controller_out6),
                                                               .parLen(Input_controller_out7)  // uint8
                                                               );

  dvbs2hdlTransmitterCore_Store_and_Retreive_Input u_Store_and_Retreive_Input (.clk(clk),
                                                                               .reset(reset),
                                                                               .enb(enb),
                                                                               .iwr_data(dataIn),
                                                                               .iwr_enb(Input_controller_out1),
                                                                               .iwr_addr(Input_controller_out2),  // uint16
                                                                               .ird_addr(Input_controller_out3),  // uint16
                                                                               .ird_valid(Input_controller_out4),
                                                                               .framLenDelayed(Input_controller_out5),  // uint16
                                                                               .resetIn(Input_controller_out6),
                                                                               .framLenDelay(Store_and_Retreive_Input_out1),  // uint16
                                                                               .outrd_data(Store_and_Retreive_Input_out2),
                                                                               .outRd_valid(Store_and_Retreive_Input_out3),
                                                                               .ParityCalCompFlag(Store_and_Retreive_Input_out4),
                                                                               .resetOut(Store_and_Retreive_Input_out5)
                                                                               );

  dvbs2hdlTransmitterCore_Parity_Generation u_Parity_Generation (.clk(clk),
                                                                 .reset(reset),
                                                                 .enb(enb),
                                                                 .outrd_data(Store_and_Retreive_Input_out2),
                                                                 .outRd_valid(Store_and_Retreive_Input_out3),
                                                                 .ParityCalCompFlag(Store_and_Retreive_Input_out4),
                                                                 .resetIn(Store_and_Retreive_Input_out5),
                                                                 .parLen(Input_controller_out7),  // uint8
                                                                 .readDataOut(Parity_Generation_out1),
                                                                 .readValidOut(Parity_Generation_out2),
                                                                 .parityScalarOut(Parity_Generation_out3),
                                                                 .parityScalarValidOut(Parity_Generation_out4),
                                                                 .resetOut(Parity_Generation_out5)
                                                                 );

  dvbs2hdlTransmitterCore_Output_Controller u_Output_Controller (.clk(clk),
                                                                 .reset(reset),
                                                                 .enb(enb),
                                                                 .framLenDelayed(Store_and_Retreive_Input_out1),  // uint16
                                                                 .outputMsg(Parity_Generation_out1),
                                                                 .validMsg(Parity_Generation_out2),
                                                                 .outputParity(Parity_Generation_out3),
                                                                 .validParity(Parity_Generation_out4),
                                                                 .resetIn(Parity_Generation_out5),
                                                                 .parLen(Input_controller_out7),  // uint8
                                                                 .outData(Output_Controller_out1),
                                                                 .outCtrl_start(Output_Controller_out2_start),
                                                                 .outCtrl_end(Output_Controller_out2_end),
                                                                 .outCtrl_valid(Output_Controller_out2_valid)
                                                                 );

  assign dataOut = Output_Controller_out1;

  assign ctrlOut_start = Output_Controller_out2_start;

  assign ctrlOut_end = Output_Controller_out2_end;

  assign ctrlOut_valid = Output_Controller_out2_valid;

endmodule  // dvbs2hdlTransmitterCore_DVB_S2_BCH_Encoder

