# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do moving_average_filter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Grad\ School/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 09/HW_9/Q1 {C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q1/moving_average_filter.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:38 on Jul 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q1" C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q1/moving_average_filter.v 
# -- Compiling module moving_average_filter
# 
# Top level modules:
# 	moving_average_filter
# End time: 15:53:38 on Jul 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Grad\ School/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 09/HW_9/Q1 {C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q1/moving_average_filter_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:38 on Jul 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q1" C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q1/moving_average_filter_tb.v 
# -- Compiling module moving_average_filter_tb
# 
# Top level modules:
# 	moving_average_filter_tb
# End time: 15:53:38 on Jul 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  moving_average_filter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" moving_average_filter_tb 
# Start time: 15:53:38 on Jul 14,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.moving_average_filter_tb(fast)
# Loading work.moving_average_filter(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Filtered Output: xxxx
# Filtered Output: 0000
# Filtered Output: Xxxx
# Filtered Output: Xxxx
# Filtered Output: Xxxx
# Filtered Output: Xxxx
# Filtered Output: Xxxx
# Filtered Output: 0000
# Filtered Output: 0001
# Filtered Output: 0002
# Filtered Output: 0002
# Filtered Output: 0002
# Filtered Output: 0001
# Filtered Output: 0000
# Filtered Output: 0004
# Filtered Output: 0008
# Filtered Output: 0010
# Filtered Output: 0019
# Filtered Output: 0021
# Filtered Output: 0029
# Filtered Output: 0031
# Filtered Output: 0039
# Filtered Output: 0041
# Filtered Output: 0049
# Filtered Output: 0051
# Filtered Output: 0059
# Filtered Output: 0061
# Filtered Output: 0069
# Filtered Output: 0071
# Filtered Output: 0079
# Filtered Output: 0081
# Filtered Output: 0089
# Filtered Output: 0091
# Filtered Output: 0099
# Filtered Output: 00a1
# Filtered Output: 00a9
# Filtered Output: 0000
# Filtered Output: 0000
# Filtered Output: 0000
# Filtered Output: 0000
# Filtered Output: 002c
# Filtered Output: 0058
# Filtered Output: 0088
# Filtered Output: 00b9
# Filtered Output: 00c1
# Filtered Output: 00c9
# Filtered Output: 00d1
# Filtered Output: 00d9
# Filtered Output: 00e1
# Filtered Output: 00e9
# Filtered Output: 00d1
# Filtered Output: 00b9
# ** Note: $stop    : C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q1/moving_average_filter_tb.v(81)
#    Time: 510 ps  Iteration: 0  Instance: /moving_average_filter_tb
# Break in Module moving_average_filter_tb at C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q1/moving_average_filter_tb.v line 81
# End time: 16:06:30 on Jul 14,2024, Elapsed time: 0:12:52
# Errors: 0, Warnings: 0
