Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 14 23:17:10 2019
| Host         : Leonardo-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file teste_neuronio_gmbh_timing_summary_routed.rpt -pb teste_neuronio_gmbh_timing_summary_routed.pb -rpx teste_neuronio_gmbh_timing_summary_routed.rpx -warn_on_violation
| Design       : teste_neuronio_gmbh
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.630        0.000                      0                  337        0.106        0.000                      0                  337        4.500        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.630        0.000                      0                  337        0.106        0.000                      0                  337        4.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 U0/add_gen[0].add/addsub_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[1].add/res_man_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 2.763ns (33.044%)  route 5.599ns (66.956%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.634     5.155    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  U0/add_gen[0].add/addsub_out_reg[19]/Q
                         net (fo=16, routed)          1.341     7.014    U0/mult_gen[2].mul/addsub_out[19]
    SLICE_X6Y18          LUT4 (Prop_lut4_I1_O)        0.124     7.138 f  U0/mult_gen[2].mul/addsub_out[23]_i_6/O
                         net (fo=1, routed)           0.641     7.780    U0/mult_gen[2].mul/addsub_out[23]_i_6_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.904 f  U0/mult_gen[2].mul/addsub_out[23]_i_5/O
                         net (fo=5, routed)           0.919     8.823    U0/mult_gen[2].mul/mul_out_reg[19]_0
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.148     8.971 r  U0/mult_gen[2].mul/res_man[19]_i_21__0/O
                         net (fo=19, routed)          0.828     9.798    U0/mult_gen[2].mul/res_man[19]_i_21__0_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.322    10.120 r  U0/mult_gen[2].mul/res_man[19]_i_20/O
                         net (fo=18, routed)          1.067    11.188    U0/mult_gen[2].mul/res_man[19]_i_20_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.326    11.514 r  U0/mult_gen[2].mul/res_man[3]_i_10__0/O
                         net (fo=2, routed)           0.802    12.316    U0/add_gen[1].add/res_man_reg[3]_6
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124    12.440 r  U0/add_gen[1].add/res_man[3]_i_6/O
                         net (fo=1, routed)           0.000    12.440    U0/mult_gen[2].mul/res_man_reg[3][3]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.841 r  U0/mult_gen[2].mul/res_man_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.841    U0/mult_gen[2].mul/res_man_reg[3]_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.955 r  U0/mult_gen[2].mul/res_man_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.955    U0/mult_gen[2].mul/res_man_reg[7]_i_1__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  U0/mult_gen[2].mul/res_man_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    U0/add_gen[0].add/res_man_reg[15]_4[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  U0/add_gen[0].add/res_man_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.183    U0/add_gen[0].add/res_man_reg[15]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.517 r  U0/add_gen[0].add/res_man_reg[19]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.517    U0/add_gen[1].add/D[17]
    SLICE_X4Y19          FDRE                                         r  U0/add_gen[1].add/res_man_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.506    14.847    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  U0/add_gen[1].add/res_man_reg[17]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.062    15.147    U0/add_gen[1].add/res_man_reg[17]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -13.517    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 U0/add_gen[0].add/addsub_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[1].add/res_man_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 2.742ns (32.875%)  route 5.599ns (67.125%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.634     5.155    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  U0/add_gen[0].add/addsub_out_reg[19]/Q
                         net (fo=16, routed)          1.341     7.014    U0/mult_gen[2].mul/addsub_out[19]
    SLICE_X6Y18          LUT4 (Prop_lut4_I1_O)        0.124     7.138 f  U0/mult_gen[2].mul/addsub_out[23]_i_6/O
                         net (fo=1, routed)           0.641     7.780    U0/mult_gen[2].mul/addsub_out[23]_i_6_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.904 f  U0/mult_gen[2].mul/addsub_out[23]_i_5/O
                         net (fo=5, routed)           0.919     8.823    U0/mult_gen[2].mul/mul_out_reg[19]_0
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.148     8.971 r  U0/mult_gen[2].mul/res_man[19]_i_21__0/O
                         net (fo=19, routed)          0.828     9.798    U0/mult_gen[2].mul/res_man[19]_i_21__0_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.322    10.120 r  U0/mult_gen[2].mul/res_man[19]_i_20/O
                         net (fo=18, routed)          1.067    11.188    U0/mult_gen[2].mul/res_man[19]_i_20_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.326    11.514 r  U0/mult_gen[2].mul/res_man[3]_i_10__0/O
                         net (fo=2, routed)           0.802    12.316    U0/add_gen[1].add/res_man_reg[3]_6
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124    12.440 r  U0/add_gen[1].add/res_man[3]_i_6/O
                         net (fo=1, routed)           0.000    12.440    U0/mult_gen[2].mul/res_man_reg[3][3]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.841 r  U0/mult_gen[2].mul/res_man_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.841    U0/mult_gen[2].mul/res_man_reg[3]_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.955 r  U0/mult_gen[2].mul/res_man_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.955    U0/mult_gen[2].mul/res_man_reg[7]_i_1__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  U0/mult_gen[2].mul/res_man_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    U0/add_gen[0].add/res_man_reg[15]_4[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  U0/add_gen[0].add/res_man_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.183    U0/add_gen[0].add/res_man_reg[15]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.496 r  U0/add_gen[0].add/res_man_reg[19]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.496    U0/add_gen[1].add/D[19]
    SLICE_X4Y19          FDRE                                         r  U0/add_gen[1].add/res_man_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.506    14.847    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  U0/add_gen[1].add/res_man_reg[19]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.062    15.147    U0/add_gen[1].add/res_man_reg[19]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -13.496    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 U0/add_gen[0].add/addsub_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[1].add/res_man_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 2.668ns (32.274%)  route 5.599ns (67.726%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.634     5.155    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  U0/add_gen[0].add/addsub_out_reg[19]/Q
                         net (fo=16, routed)          1.341     7.014    U0/mult_gen[2].mul/addsub_out[19]
    SLICE_X6Y18          LUT4 (Prop_lut4_I1_O)        0.124     7.138 f  U0/mult_gen[2].mul/addsub_out[23]_i_6/O
                         net (fo=1, routed)           0.641     7.780    U0/mult_gen[2].mul/addsub_out[23]_i_6_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.904 f  U0/mult_gen[2].mul/addsub_out[23]_i_5/O
                         net (fo=5, routed)           0.919     8.823    U0/mult_gen[2].mul/mul_out_reg[19]_0
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.148     8.971 r  U0/mult_gen[2].mul/res_man[19]_i_21__0/O
                         net (fo=19, routed)          0.828     9.798    U0/mult_gen[2].mul/res_man[19]_i_21__0_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.322    10.120 r  U0/mult_gen[2].mul/res_man[19]_i_20/O
                         net (fo=18, routed)          1.067    11.188    U0/mult_gen[2].mul/res_man[19]_i_20_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.326    11.514 r  U0/mult_gen[2].mul/res_man[3]_i_10__0/O
                         net (fo=2, routed)           0.802    12.316    U0/add_gen[1].add/res_man_reg[3]_6
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124    12.440 r  U0/add_gen[1].add/res_man[3]_i_6/O
                         net (fo=1, routed)           0.000    12.440    U0/mult_gen[2].mul/res_man_reg[3][3]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.841 r  U0/mult_gen[2].mul/res_man_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.841    U0/mult_gen[2].mul/res_man_reg[3]_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.955 r  U0/mult_gen[2].mul/res_man_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.955    U0/mult_gen[2].mul/res_man_reg[7]_i_1__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  U0/mult_gen[2].mul/res_man_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    U0/add_gen[0].add/res_man_reg[15]_4[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  U0/add_gen[0].add/res_man_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.183    U0/add_gen[0].add/res_man_reg[15]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.422 r  U0/add_gen[0].add/res_man_reg[19]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.422    U0/add_gen[1].add/D[18]
    SLICE_X4Y19          FDRE                                         r  U0/add_gen[1].add/res_man_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.506    14.847    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  U0/add_gen[1].add/res_man_reg[18]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.062    15.147    U0/add_gen[1].add/res_man_reg[18]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -13.422    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 U0/add_gen[0].add/addsub_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[1].add/res_man_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 2.652ns (32.143%)  route 5.599ns (67.857%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.634     5.155    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  U0/add_gen[0].add/addsub_out_reg[19]/Q
                         net (fo=16, routed)          1.341     7.014    U0/mult_gen[2].mul/addsub_out[19]
    SLICE_X6Y18          LUT4 (Prop_lut4_I1_O)        0.124     7.138 f  U0/mult_gen[2].mul/addsub_out[23]_i_6/O
                         net (fo=1, routed)           0.641     7.780    U0/mult_gen[2].mul/addsub_out[23]_i_6_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.904 f  U0/mult_gen[2].mul/addsub_out[23]_i_5/O
                         net (fo=5, routed)           0.919     8.823    U0/mult_gen[2].mul/mul_out_reg[19]_0
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.148     8.971 r  U0/mult_gen[2].mul/res_man[19]_i_21__0/O
                         net (fo=19, routed)          0.828     9.798    U0/mult_gen[2].mul/res_man[19]_i_21__0_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.322    10.120 r  U0/mult_gen[2].mul/res_man[19]_i_20/O
                         net (fo=18, routed)          1.067    11.188    U0/mult_gen[2].mul/res_man[19]_i_20_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.326    11.514 r  U0/mult_gen[2].mul/res_man[3]_i_10__0/O
                         net (fo=2, routed)           0.802    12.316    U0/add_gen[1].add/res_man_reg[3]_6
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124    12.440 r  U0/add_gen[1].add/res_man[3]_i_6/O
                         net (fo=1, routed)           0.000    12.440    U0/mult_gen[2].mul/res_man_reg[3][3]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.841 r  U0/mult_gen[2].mul/res_man_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.841    U0/mult_gen[2].mul/res_man_reg[3]_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.955 r  U0/mult_gen[2].mul/res_man_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.955    U0/mult_gen[2].mul/res_man_reg[7]_i_1__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  U0/mult_gen[2].mul/res_man_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    U0/add_gen[0].add/res_man_reg[15]_4[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  U0/add_gen[0].add/res_man_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.183    U0/add_gen[0].add/res_man_reg[15]_i_1__0_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.406 r  U0/add_gen[0].add/res_man_reg[19]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.406    U0/add_gen[1].add/D[16]
    SLICE_X4Y19          FDRE                                         r  U0/add_gen[1].add/res_man_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.506    14.847    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  U0/add_gen[1].add/res_man_reg[16]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.062    15.147    U0/add_gen[1].add/res_man_reg[16]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 U0/add_gen[0].add/addsub_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[1].add/res_man_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 2.649ns (32.118%)  route 5.599ns (67.882%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.634     5.155    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  U0/add_gen[0].add/addsub_out_reg[19]/Q
                         net (fo=16, routed)          1.341     7.014    U0/mult_gen[2].mul/addsub_out[19]
    SLICE_X6Y18          LUT4 (Prop_lut4_I1_O)        0.124     7.138 f  U0/mult_gen[2].mul/addsub_out[23]_i_6/O
                         net (fo=1, routed)           0.641     7.780    U0/mult_gen[2].mul/addsub_out[23]_i_6_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.904 f  U0/mult_gen[2].mul/addsub_out[23]_i_5/O
                         net (fo=5, routed)           0.919     8.823    U0/mult_gen[2].mul/mul_out_reg[19]_0
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.148     8.971 r  U0/mult_gen[2].mul/res_man[19]_i_21__0/O
                         net (fo=19, routed)          0.828     9.798    U0/mult_gen[2].mul/res_man[19]_i_21__0_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.322    10.120 r  U0/mult_gen[2].mul/res_man[19]_i_20/O
                         net (fo=18, routed)          1.067    11.188    U0/mult_gen[2].mul/res_man[19]_i_20_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.326    11.514 r  U0/mult_gen[2].mul/res_man[3]_i_10__0/O
                         net (fo=2, routed)           0.802    12.316    U0/add_gen[1].add/res_man_reg[3]_6
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124    12.440 r  U0/add_gen[1].add/res_man[3]_i_6/O
                         net (fo=1, routed)           0.000    12.440    U0/mult_gen[2].mul/res_man_reg[3][3]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.841 r  U0/mult_gen[2].mul/res_man_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.841    U0/mult_gen[2].mul/res_man_reg[3]_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.955 r  U0/mult_gen[2].mul/res_man_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.955    U0/mult_gen[2].mul/res_man_reg[7]_i_1__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  U0/mult_gen[2].mul/res_man_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    U0/add_gen[0].add/res_man_reg[15]_4[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.403 r  U0/add_gen[0].add/res_man_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.403    U0/add_gen[1].add/D[13]
    SLICE_X4Y18          FDRE                                         r  U0/add_gen[1].add/res_man_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.507    14.848    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  U0/add_gen[1].add/res_man_reg[13]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.062    15.148    U0/add_gen[1].add/res_man_reg[13]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -13.403    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 U0/add_gen[0].add/addsub_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[1].add/res_man_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.227ns  (logic 2.628ns (31.945%)  route 5.599ns (68.055%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.634     5.155    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  U0/add_gen[0].add/addsub_out_reg[19]/Q
                         net (fo=16, routed)          1.341     7.014    U0/mult_gen[2].mul/addsub_out[19]
    SLICE_X6Y18          LUT4 (Prop_lut4_I1_O)        0.124     7.138 f  U0/mult_gen[2].mul/addsub_out[23]_i_6/O
                         net (fo=1, routed)           0.641     7.780    U0/mult_gen[2].mul/addsub_out[23]_i_6_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.904 f  U0/mult_gen[2].mul/addsub_out[23]_i_5/O
                         net (fo=5, routed)           0.919     8.823    U0/mult_gen[2].mul/mul_out_reg[19]_0
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.148     8.971 r  U0/mult_gen[2].mul/res_man[19]_i_21__0/O
                         net (fo=19, routed)          0.828     9.798    U0/mult_gen[2].mul/res_man[19]_i_21__0_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.322    10.120 r  U0/mult_gen[2].mul/res_man[19]_i_20/O
                         net (fo=18, routed)          1.067    11.188    U0/mult_gen[2].mul/res_man[19]_i_20_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.326    11.514 r  U0/mult_gen[2].mul/res_man[3]_i_10__0/O
                         net (fo=2, routed)           0.802    12.316    U0/add_gen[1].add/res_man_reg[3]_6
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124    12.440 r  U0/add_gen[1].add/res_man[3]_i_6/O
                         net (fo=1, routed)           0.000    12.440    U0/mult_gen[2].mul/res_man_reg[3][3]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.841 r  U0/mult_gen[2].mul/res_man_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.841    U0/mult_gen[2].mul/res_man_reg[3]_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.955 r  U0/mult_gen[2].mul/res_man_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.955    U0/mult_gen[2].mul/res_man_reg[7]_i_1__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  U0/mult_gen[2].mul/res_man_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    U0/add_gen[0].add/res_man_reg[15]_4[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.382 r  U0/add_gen[0].add/res_man_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.382    U0/add_gen[1].add/D[15]
    SLICE_X4Y18          FDRE                                         r  U0/add_gen[1].add/res_man_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.507    14.848    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  U0/add_gen[1].add/res_man_reg[15]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.062    15.148    U0/add_gen[1].add/res_man_reg[15]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -13.382    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 U0/add_gen[0].add/addsub_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[1].add/res_man_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.554ns (31.327%)  route 5.599ns (68.673%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.634     5.155    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  U0/add_gen[0].add/addsub_out_reg[19]/Q
                         net (fo=16, routed)          1.341     7.014    U0/mult_gen[2].mul/addsub_out[19]
    SLICE_X6Y18          LUT4 (Prop_lut4_I1_O)        0.124     7.138 f  U0/mult_gen[2].mul/addsub_out[23]_i_6/O
                         net (fo=1, routed)           0.641     7.780    U0/mult_gen[2].mul/addsub_out[23]_i_6_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.904 f  U0/mult_gen[2].mul/addsub_out[23]_i_5/O
                         net (fo=5, routed)           0.919     8.823    U0/mult_gen[2].mul/mul_out_reg[19]_0
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.148     8.971 r  U0/mult_gen[2].mul/res_man[19]_i_21__0/O
                         net (fo=19, routed)          0.828     9.798    U0/mult_gen[2].mul/res_man[19]_i_21__0_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.322    10.120 r  U0/mult_gen[2].mul/res_man[19]_i_20/O
                         net (fo=18, routed)          1.067    11.188    U0/mult_gen[2].mul/res_man[19]_i_20_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.326    11.514 r  U0/mult_gen[2].mul/res_man[3]_i_10__0/O
                         net (fo=2, routed)           0.802    12.316    U0/add_gen[1].add/res_man_reg[3]_6
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124    12.440 r  U0/add_gen[1].add/res_man[3]_i_6/O
                         net (fo=1, routed)           0.000    12.440    U0/mult_gen[2].mul/res_man_reg[3][3]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.841 r  U0/mult_gen[2].mul/res_man_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.841    U0/mult_gen[2].mul/res_man_reg[3]_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.955 r  U0/mult_gen[2].mul/res_man_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.955    U0/mult_gen[2].mul/res_man_reg[7]_i_1__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  U0/mult_gen[2].mul/res_man_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    U0/add_gen[0].add/res_man_reg[15]_4[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.308 r  U0/add_gen[0].add/res_man_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.308    U0/add_gen[1].add/D[14]
    SLICE_X4Y18          FDRE                                         r  U0/add_gen[1].add/res_man_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.507    14.848    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  U0/add_gen[1].add/res_man_reg[14]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.062    15.148    U0/add_gen[1].add/res_man_reg[14]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 U0/add_gen[0].add/addsub_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[1].add/res_man_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 2.538ns (31.192%)  route 5.599ns (68.808%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.634     5.155    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  U0/add_gen[0].add/addsub_out_reg[19]/Q
                         net (fo=16, routed)          1.341     7.014    U0/mult_gen[2].mul/addsub_out[19]
    SLICE_X6Y18          LUT4 (Prop_lut4_I1_O)        0.124     7.138 f  U0/mult_gen[2].mul/addsub_out[23]_i_6/O
                         net (fo=1, routed)           0.641     7.780    U0/mult_gen[2].mul/addsub_out[23]_i_6_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.904 f  U0/mult_gen[2].mul/addsub_out[23]_i_5/O
                         net (fo=5, routed)           0.919     8.823    U0/mult_gen[2].mul/mul_out_reg[19]_0
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.148     8.971 r  U0/mult_gen[2].mul/res_man[19]_i_21__0/O
                         net (fo=19, routed)          0.828     9.798    U0/mult_gen[2].mul/res_man[19]_i_21__0_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.322    10.120 r  U0/mult_gen[2].mul/res_man[19]_i_20/O
                         net (fo=18, routed)          1.067    11.188    U0/mult_gen[2].mul/res_man[19]_i_20_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.326    11.514 r  U0/mult_gen[2].mul/res_man[3]_i_10__0/O
                         net (fo=2, routed)           0.802    12.316    U0/add_gen[1].add/res_man_reg[3]_6
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124    12.440 r  U0/add_gen[1].add/res_man[3]_i_6/O
                         net (fo=1, routed)           0.000    12.440    U0/mult_gen[2].mul/res_man_reg[3][3]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.841 r  U0/mult_gen[2].mul/res_man_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.841    U0/mult_gen[2].mul/res_man_reg[3]_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.955 r  U0/mult_gen[2].mul/res_man_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.955    U0/mult_gen[2].mul/res_man_reg[7]_i_1__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  U0/mult_gen[2].mul/res_man_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    U0/add_gen[0].add/res_man_reg[15]_4[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.292 r  U0/add_gen[0].add/res_man_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.292    U0/add_gen[1].add/D[12]
    SLICE_X4Y18          FDRE                                         r  U0/add_gen[1].add/res_man_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.507    14.848    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  U0/add_gen[1].add/res_man_reg[12]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.062    15.148    U0/add_gen[1].add/res_man_reg[12]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -13.292    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 U0/add_gen[0].add/addsub_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[1].add/res_man_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 2.535ns (31.167%)  route 5.599ns (68.833%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.634     5.155    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  U0/add_gen[0].add/addsub_out_reg[19]/Q
                         net (fo=16, routed)          1.341     7.014    U0/mult_gen[2].mul/addsub_out[19]
    SLICE_X6Y18          LUT4 (Prop_lut4_I1_O)        0.124     7.138 f  U0/mult_gen[2].mul/addsub_out[23]_i_6/O
                         net (fo=1, routed)           0.641     7.780    U0/mult_gen[2].mul/addsub_out[23]_i_6_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.904 f  U0/mult_gen[2].mul/addsub_out[23]_i_5/O
                         net (fo=5, routed)           0.919     8.823    U0/mult_gen[2].mul/mul_out_reg[19]_0
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.148     8.971 r  U0/mult_gen[2].mul/res_man[19]_i_21__0/O
                         net (fo=19, routed)          0.828     9.798    U0/mult_gen[2].mul/res_man[19]_i_21__0_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.322    10.120 r  U0/mult_gen[2].mul/res_man[19]_i_20/O
                         net (fo=18, routed)          1.067    11.188    U0/mult_gen[2].mul/res_man[19]_i_20_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.326    11.514 r  U0/mult_gen[2].mul/res_man[3]_i_10__0/O
                         net (fo=2, routed)           0.802    12.316    U0/add_gen[1].add/res_man_reg[3]_6
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124    12.440 r  U0/add_gen[1].add/res_man[3]_i_6/O
                         net (fo=1, routed)           0.000    12.440    U0/mult_gen[2].mul/res_man_reg[3][3]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.841 r  U0/mult_gen[2].mul/res_man_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.841    U0/mult_gen[2].mul/res_man_reg[3]_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.955 r  U0/mult_gen[2].mul/res_man_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.955    U0/mult_gen[2].mul/res_man_reg[7]_i_1__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.289 r  U0/mult_gen[2].mul/res_man_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.289    U0/add_gen[1].add/D[9]
    SLICE_X4Y17          FDRE                                         r  U0/add_gen[1].add/res_man_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.509    14.850    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  U0/add_gen[1].add/res_man_reg[9]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)        0.062    15.150    U0/add_gen[1].add/res_man_reg[9]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 U0/add_gen[0].add/addsub_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[1].add/res_man_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 2.514ns (30.989%)  route 5.599ns (69.011%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.634     5.155    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 r  U0/add_gen[0].add/addsub_out_reg[19]/Q
                         net (fo=16, routed)          1.341     7.014    U0/mult_gen[2].mul/addsub_out[19]
    SLICE_X6Y18          LUT4 (Prop_lut4_I1_O)        0.124     7.138 f  U0/mult_gen[2].mul/addsub_out[23]_i_6/O
                         net (fo=1, routed)           0.641     7.780    U0/mult_gen[2].mul/addsub_out[23]_i_6_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.904 f  U0/mult_gen[2].mul/addsub_out[23]_i_5/O
                         net (fo=5, routed)           0.919     8.823    U0/mult_gen[2].mul/mul_out_reg[19]_0
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.148     8.971 r  U0/mult_gen[2].mul/res_man[19]_i_21__0/O
                         net (fo=19, routed)          0.828     9.798    U0/mult_gen[2].mul/res_man[19]_i_21__0_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.322    10.120 r  U0/mult_gen[2].mul/res_man[19]_i_20/O
                         net (fo=18, routed)          1.067    11.188    U0/mult_gen[2].mul/res_man[19]_i_20_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.326    11.514 r  U0/mult_gen[2].mul/res_man[3]_i_10__0/O
                         net (fo=2, routed)           0.802    12.316    U0/add_gen[1].add/res_man_reg[3]_6
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124    12.440 r  U0/add_gen[1].add/res_man[3]_i_6/O
                         net (fo=1, routed)           0.000    12.440    U0/mult_gen[2].mul/res_man_reg[3][3]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.841 r  U0/mult_gen[2].mul/res_man_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.841    U0/mult_gen[2].mul/res_man_reg[3]_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.955 r  U0/mult_gen[2].mul/res_man_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.955    U0/mult_gen[2].mul/res_man_reg[7]_i_1__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.268 r  U0/mult_gen[2].mul/res_man_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.268    U0/add_gen[1].add/D[11]
    SLICE_X4Y17          FDRE                                         r  U0/add_gen[1].add/res_man_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.509    14.850    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  U0/add_gen[1].add/res_man_reg[11]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)        0.062    15.150    U0/add_gen[1].add/res_man_reg[11]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  1.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U0/add_gen[1].add/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[1].add/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.562     1.445    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  U0/add_gen[1].add/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U0/add_gen[1].add/FSM_onehot_state_reg[2]/Q
                         net (fo=1, routed)           0.054     1.640    U0/add_gen[1].add/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.685 r  U0/add_gen[1].add/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.685    U0/add_gen[1].add/FSM_onehot_state[0]_i_1_n_0
    SLICE_X12Y15         FDSE                                         r  U0/add_gen[1].add/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.830     1.957    U0/add_gen[1].add/clk_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  U0/add_gen[1].add/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X12Y15         FDSE (Hold_fdse_C_D)         0.121     1.579    U0/add_gen[1].add/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U0/add_gen[0].add/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[0].add/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.562     1.445    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  U0/add_gen[0].add/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U0/add_gen[0].add/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.099     1.685    U0/add_gen[0].add/FSM_onehot_state_reg[2]_0[0]
    SLICE_X12Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.730 r  U0/add_gen[0].add/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.730    U0/add_gen[0].add/FSM_onehot_state[0]_i_1_n_0
    SLICE_X12Y15         FDSE                                         r  U0/add_gen[0].add/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.830     1.957    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  U0/add_gen[0].add/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X12Y15         FDSE (Hold_fdse_C_D)         0.120     1.578    U0/add_gen[0].add/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U0/mult_gen[1].mul/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/mult_gen[1].mul/mul_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.832%)  route 0.120ns (39.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.565     1.448    U0/mult_gen[1].mul/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  U0/mult_gen[1].mul/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  U0/mult_gen[1].mul/state_reg[0]/Q
                         net (fo=12, routed)          0.120     1.709    U0/mult_gen[1].mul/state[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.754 r  U0/mult_gen[1].mul/mul_out[25]_i_1__1/O
                         net (fo=1, routed)           0.000     1.754    U0/mult_gen[1].mul/s_mul_out[25]
    SLICE_X8Y8           FDRE                                         r  U0/mult_gen[1].mul/mul_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.835     1.962    U0/mult_gen[1].mul/clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  U0/mult_gen[1].mul/mul_out_reg[25]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.121     1.582    U0/mult_gen[1].mul/mul_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U0/mult_gen[1].mul/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/mult_gen[1].mul/mul_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.565     1.448    U0/mult_gen[1].mul/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  U0/mult_gen[1].mul/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  U0/mult_gen[1].mul/state_reg[0]/Q
                         net (fo=12, routed)          0.122     1.711    U0/mult_gen[1].mul/state[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.756 r  U0/mult_gen[1].mul/mul_out[24]_i_1__1/O
                         net (fo=1, routed)           0.000     1.756    U0/mult_gen[1].mul/s_mul_out[24]
    SLICE_X8Y8           FDRE                                         r  U0/mult_gen[1].mul/mul_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.835     1.962    U0/mult_gen[1].mul/clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  U0/mult_gen[1].mul/mul_out_reg[24]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.121     1.582    U0/mult_gen[1].mul/mul_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U0/add_gen[0].add/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[0].add/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.681%)  route 0.131ns (44.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.562     1.445    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  U0/add_gen[0].add/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  U0/add_gen[0].add/FSM_onehot_state_reg[1]/Q
                         net (fo=28, routed)          0.131     1.740    U0/add_gen[0].add/update
    SLICE_X13Y15         FDRE                                         r  U0/add_gen[0].add/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.830     1.957    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  U0/add_gen[0].add/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X13Y15         FDRE (Hold_fdre_C_D)         0.070     1.528    U0/add_gen[0].add/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U0/add_gen[0].add/s_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[0].add/addsub_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.592     1.475    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  U0/add_gen[0].add/s_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  U0/add_gen[0].add/s_sign_reg/Q
                         net (fo=1, routed)           0.138     1.754    U0/add_gen[0].add/s_sign
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  U0/add_gen[0].add/addsub_out[26]_i_1/O
                         net (fo=1, routed)           0.000     1.799    U0/add_gen[0].add/addsub_out[26]_i_1_n_0
    SLICE_X5Y10          FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.862     1.989    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  U0/add_gen[0].add/addsub_out_reg[26]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.091     1.581    U0/add_gen[0].add/addsub_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U0/mult_gen[2].mul/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/mult_gen[2].mul/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.564     1.447    U0/mult_gen[2].mul/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  U0/mult_gen[2].mul/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  U0/mult_gen[2].mul/state_reg[0]/Q
                         net (fo=29, routed)          0.168     1.756    U0/mult_gen[2].mul/state[0]
    SLICE_X13Y10         LUT4 (Prop_lut4_I1_O)        0.042     1.798 r  U0/mult_gen[2].mul/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U0/mult_gen[2].mul/pr_state[1]
    SLICE_X13Y10         FDRE                                         r  U0/mult_gen[2].mul/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.834     1.961    U0/mult_gen[2].mul/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  U0/mult_gen[2].mul/state_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.107     1.554    U0/mult_gen[2].mul/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U0/mult_gen[1].mul/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/mult_gen[1].mul/mul_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.357%)  route 0.207ns (52.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.565     1.448    U0/mult_gen[1].mul/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  U0/mult_gen[1].mul/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  U0/mult_gen[1].mul/state_reg[0]/Q
                         net (fo=12, routed)          0.207     1.796    U0/mult_gen[1].mul/state[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  U0/mult_gen[1].mul/mul_out[22]_i_1__1/O
                         net (fo=1, routed)           0.000     1.841    U0/mult_gen[1].mul/s_mul_out[22]
    SLICE_X8Y8           FDRE                                         r  U0/mult_gen[1].mul/mul_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.835     1.962    U0/mult_gen[1].mul/clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  U0/mult_gen[1].mul/mul_out_reg[22]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.121     1.582    U0/mult_gen[1].mul/mul_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U0/mult_gen[1].mul/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/mult_gen[1].mul/mul_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.237%)  route 0.208ns (52.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.565     1.448    U0/mult_gen[1].mul/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  U0/mult_gen[1].mul/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  U0/mult_gen[1].mul/state_reg[0]/Q
                         net (fo=12, routed)          0.208     1.797    U0/mult_gen[1].mul/state[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.842 r  U0/mult_gen[1].mul/mul_out[21]_i_1__1/O
                         net (fo=1, routed)           0.000     1.842    U0/mult_gen[1].mul/s_mul_out[21]
    SLICE_X8Y8           FDRE                                         r  U0/mult_gen[1].mul/mul_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.835     1.962    U0/mult_gen[1].mul/clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  U0/mult_gen[1].mul/mul_out_reg[21]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.120     1.581    U0/mult_gen[1].mul/mul_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U0/add_gen[0].add/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/add_gen[0].add/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.562     1.445    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X12Y15         FDSE                                         r  U0/add_gen[0].add/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDSE (Prop_fdse_C_Q)         0.164     1.609 r  U0/add_gen[0].add/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.174     1.783    U0/add_gen[0].add/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  U0/add_gen[0].add/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    U0/add_gen[0].add/FSM_onehot_state[1]_i_1_n_0
    SLICE_X12Y15         FDRE                                         r  U0/add_gen[0].add/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.830     1.957    U0/add_gen[0].add/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  U0/add_gen[0].add/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.121     1.566    U0/add_gen[0].add/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X12Y15   U0/add_gen[0].add/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y15   U0/add_gen[0].add/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y15   U0/add_gen[0].add/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y14   U0/mult_gen[2].mul/ready_mul_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y10   U0/mult_gen[1].mul/ready_mul_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y10   U0/mult_gen[0].mul/ready_mul_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y8    U0/mult_gen[0].mul/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y8    U0/mult_gen[0].mul/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     U0/add_gen[0].add/addsub_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   U0/mult_gen[2].mul/ready_mul_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   U0/mult_gen[2].mul/mul_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y12   U0/mult_gen[2].mul/mul_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y12   U0/mult_gen[2].mul/mul_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y13   U0/mult_gen[2].mul/mul_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y13   U0/mult_gen[2].mul/mul_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   U0/mult_gen[2].mul/mul_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   U0/mult_gen[2].mul/mul_out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   U0/mult_gen[2].mul/mul_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   U0/mult_gen[2].mul/mul_out_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y8    U0/mult_gen[0].mul/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y8    U0/mult_gen[0].mul/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     U0/add_gen[0].add/addsub_out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     U0/add_gen[0].add/addsub_out_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     U0/mult_gen[1].mul/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     U0/mult_gen[1].mul/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y4    U0/mult_gen[1].mul/mul_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    U0/mult_gen[1].mul/mul_out_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    U0/mult_gen[1].mul/mul_out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y3    U0/mult_gen[1].mul/mul_out_reg[16]/C



