#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Mar 15 10:34:49 2022
# Process ID: 19126
# Current directory: /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.runs/synth_1
# Command line: vivado -log Lab2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab2.tcl
# Log file: /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.runs/synth_1/Lab2.vds
# Journal file: /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Lab2.tcl -notrace
Command: synth_design -top Lab2 -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19150
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.230 ; gain = 0.000 ; free physical = 7133 ; free virtual = 12300
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab2' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.srcs/sources_1/new/Lab2.vhd:11]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ila_0' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.runs/synth_1/.Xil/Vivado-19126-Ubuntu-ZBook-15-G2/realtime/ila_0_stub.vhdl:5' bound to instance 'ila' of component 'ila_0' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.srcs/sources_1/new/Lab2.vhd:26]
INFO: [Synth 8-638] synthesizing module 'ila_0' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.runs/synth_1/.Xil/Vivado-19126-Ubuntu-ZBook-15-G2/realtime/ila_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'Lab2' (1#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.srcs/sources_1/new/Lab2.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2146.230 ; gain = 0.000 ; free physical = 7216 ; free virtual = 12384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2152.070 ; gain = 5.840 ; free physical = 7207 ; free virtual = 12376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2152.070 ; gain = 5.840 ; free physical = 7207 ; free virtual = 12376
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.070 ; gain = 0.000 ; free physical = 7201 ; free virtual = 12369
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.srcs/constrs_1/new/Lab2.xdc]
Finished Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.srcs/constrs_1/new/Lab2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.srcs/constrs_1/new/Lab2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.820 ; gain = 0.000 ; free physical = 7093 ; free virtual = 12261
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.820 ; gain = 0.000 ; free physical = 7093 ; free virtual = 12261
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 7212 ; free virtual = 12380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 7212 ; free virtual = 12380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 7212 ; free virtual = 12380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 7212 ; free virtual = 12381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 7205 ; free virtual = 12377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 6945 ; free virtual = 12118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 6944 ; free virtual = 12117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 6942 ; free virtual = 12115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 6807 ; free virtual = 11981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 6807 ; free virtual = 11981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 6806 ; free virtual = 11980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 6806 ; free virtual = 11980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 6806 ; free virtual = 11980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 6806 ; free virtual = 11980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |ila_0_bbox |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |     7|
|4     |LUT1       |     1|
|5     |FDRE       |    26|
|6     |IBUF       |     1|
|7     |OBUF       |     7|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 6806 ; free virtual = 11980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2290.820 ; gain = 5.840 ; free physical = 6852 ; free virtual = 12026
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2290.820 ; gain = 144.590 ; free physical = 6852 ; free virtual = 12026
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.820 ; gain = 0.000 ; free physical = 6913 ; free virtual = 12087
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.820 ; gain = 0.000 ; free physical = 6848 ; free virtual = 12022
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2290.820 ; gain = 144.688 ; free physical = 6986 ; free virtual = 12160
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab2/Lab2.runs/synth_1/Lab2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab2_utilization_synth.rpt -pb Lab2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 10:35:28 2022...
