

================================================================
== Vitis HLS Report for 'rate_encoding'
================================================================
* Date:           Sat Jan 24 12:35:45 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_rate_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    19620|    19620|  0.196 ms|  0.196 ms|  19600|  19600|  loop auto-rewind stp(delay=11 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- TIME_LOOP_PIXEL_LOOP  |    19618|    19618|        20|          1|          1|  19600|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    435|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    4|    1165|   1378|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    153|    -|
|Register         |        -|    -|     888|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    4|    2053|   2126|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    1|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                   |control_s_axi                  |        0|   0|  198|  328|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U3    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    |gmem_m_axi_U                      |gmem_m_axi                     |        4|   0|  824|  723|    0|
    |mul_5ns_11ns_15_1_1_U4            |mul_5ns_11ns_15_1_1            |        0|   1|    0|    6|    0|
    |uitofp_32ns_32_6_no_dsp_1_U2      |uitofp_32ns_32_6_no_dsp_1      |        0|   0|    0|    0|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        4|   4| 1165| 1378|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln54_1_fu_291_p2       |         +|   0|  0|  20|          15|           1|
    |add_ln54_fu_478_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln62_1_fu_500_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln62_fu_505_p2         |         +|   0|  0|  64|          64|          64|
    |i_fu_364_p2                |         +|   0|  0|  13|          10|           1|
    |and_ln62_1_fu_549_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln62_fu_543_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_361           |       and|   0|  0|   2|           1|           1|
    |ap_condition_535           |       and|   0|  0|   2|           1|           1|
    |ap_condition_856           |       and|   0|  0|   2|           1|           1|
    |ap_condition_862           |       and|   0|  0|   2|           1|           1|
    |first_iter_0_fu_285_p2     |      icmp|   0|  0|  13|          10|           1|
    |icmp_ln54_fu_376_p2        |      icmp|   0|  0|  20|          15|          15|
    |icmp_ln55_fu_370_p2        |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln62_1_fu_472_p2      |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln62_2_fu_411_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln62_3_fu_416_p2      |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln62_fu_466_p2        |      icmp|   0|  0|  15|           8|           2|
    |ap_block_pp0_stage0_00001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln62_1_fu_539_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln62_fu_535_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln54_fu_277_p3      |    select|   0|  0|  10|           1|           1|
    |t_fu_427_p3                |    select|   0|  0|   5|           1|           5|
    |shl_ln62_2_fu_578_p2       |       shl|   0|  0|  71|          25|          25|
    |shl_ln62_fu_561_p2         |       shl|   0|  0|   9|           1|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_1_fu_344_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln18_2_fu_338_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln18_fu_350_p2         |       xor|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 435|         298|         213|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |add_ln547_fu_150                       |   9|          2|    5|         10|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg      |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln556_phi_fu_202_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i5_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten2_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_or_i74_load           |   9|          2|   32|         64|
    |gmem_blk_n_AR                          |   9|          2|    1|          2|
    |gmem_blk_n_AW                          |   9|          2|    1|          2|
    |gmem_blk_n_B                           |   9|          2|    1|          2|
    |gmem_blk_n_R                           |   9|          2|    1|          2|
    |gmem_blk_n_W                           |   9|          2|    1|          2|
    |i5_fu_146                              |   9|          2|   10|         20|
    |icmp_ln556_reg_199                     |   9|          2|    1|          2|
    |indvar_flatten2_fu_134                 |   9|          2|   15|         30|
    |or_i74_fu_142                          |   9|          2|   32|         64|
    |t3_fu_138                              |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 153|         34|  133|        266|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add_ln547_fu_150                                   |   5|   0|    5|          0|
    |ap_CS_fsm                                          |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                   |   1|   0|    1|          0|
    |conv_i_reg_657                                     |  32|   0|   32|          0|
    |first_iter_0_reg_639                               |   1|   0|    1|          0|
    |gmem_addr_1_reg_724                                |  64|   0|   64|          0|
    |gmem_addr_read_reg_662                             |  32|   0|   32|          0|
    |gmem_addr_read_reg_662_pp0_iter10_reg              |  32|   0|   32|          0|
    |gmem_addr_reg_628                                  |  64|   0|   64|          0|
    |i5_fu_146                                          |  10|   0|   10|          0|
    |icmp_ln54_reg_653                                  |   1|   0|    1|          0|
    |icmp_ln556_reg_199                                 |   1|   0|    1|          0|
    |icmp_ln55_reg_648                                  |   1|   0|    1|          0|
    |icmp_ln62_1_reg_708                                |   1|   0|    1|          0|
    |icmp_ln62_1_reg_708_pp0_iter12_reg                 |   1|   0|    1|          0|
    |icmp_ln62_2_reg_683                                |   1|   0|    1|          0|
    |icmp_ln62_3_reg_688                                |   1|   0|    1|          0|
    |icmp_ln62_reg_703                                  |   1|   0|    1|          0|
    |icmp_ln62_reg_703_pp0_iter12_reg                   |   1|   0|    1|          0|
    |indvar_flatten2_fu_134                             |  15|   0|   15|          0|
    |mul_ln55_reg_693                                   |  15|   0|   15|          0|
    |or_i74_fu_142                                      |  32|   0|   32|          0|
    |or_ln_reg_643                                      |  32|   0|   32|          0|
    |rand_val_reg_677                                   |  32|   0|   32|          0|
    |select_ln54_reg_634                                |  10|   0|   10|          0|
    |shl_ln62_2_reg_735                                 |  25|   0|   25|          0|
    |shl_ln62_reg_730                                   |   4|   0|    4|          0|
    |spikes_read_reg_623                                |  64|   0|   64|          0|
    |t3_fu_138                                          |   5|   0|    5|          0|
    |tmp_1_reg_667                                      |   8|   0|    8|          0|
    |tmp_2_reg_713                                      |   1|   0|    1|          0|
    |trunc_ln62_2_reg_672                               |  23|   0|   23|          0|
    |trunc_ln62_3_reg_718                               |   2|   0|    2|          0|
    |icmp_ln556_reg_199                                 |  64|  32|    1|          0|
    |icmp_ln62_2_reg_683                                |  64|  32|    1|          0|
    |icmp_ln62_3_reg_688                                |  64|  32|    1|          0|
    |select_ln54_reg_634                                |  64|  32|   10|          0|
    |spikes_read_reg_623                                |  64|  32|   64|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 888| 160|  645|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  rate_encoding|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  rate_encoding|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  rate_encoding|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.73>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t3 = alloca i32 1"   --->   Operation 24 'alloca' 't3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_i74 = alloca i32 1"   --->   Operation 25 'alloca' 'or_i74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i5 = alloca i32 1"   --->   Operation 26 'alloca' 'i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add_ln547 = alloca i32 1"   --->   Operation 27 'alloca' 'add_ln547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln42 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [../src/encoding.cpp:42]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 784, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %spikes, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %spikes, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %seed"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %seed, void @empty_3, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %seed, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%seed_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %seed" [../src/encoding.cpp:43]   --->   Operation 39 'read' 'seed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%spikes_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %spikes" [../src/encoding.cpp:43]   --->   Operation 40 'read' 'spikes_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img" [../src/encoding.cpp:43]   --->   Operation 41 'read' 'img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i16 %seed_read" [../src/encoding.cpp:52]   --->   Operation 42 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %img_read, i32 2, i32 63" [../src/encoding.cpp:43]   --->   Operation 43 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [../src/encoding.cpp:43]   --->   Operation 44 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast" [../src/encoding.cpp:43]   --->   Operation 45 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 1, i5 %add_ln547"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i5"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %zext_ln52, i32 %or_i74" [../src/encoding.cpp:52]   --->   Operation 48 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %t3"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten2"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc11"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%icmp_ln556 = phi i1 0, void %entry, i1 %icmp_ln55, void %for.inc.split" [../src/encoding.cpp:55]   --->   Operation 52 'phi' 'icmp_ln556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i15 %indvar_flatten2" [../src/encoding.cpp:54]   --->   Operation 53 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i5_load = load i10 %i5" [../src/encoding.cpp:54]   --->   Operation 54 'load' 'i5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.68ns)   --->   "%select_ln54 = select i1 %icmp_ln556, i10 0, i10 %i5_load" [../src/encoding.cpp:54]   --->   Operation 55 'select' 'select_ln54' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.73ns)   --->   "%first_iter_0 = icmp_eq  i10 %select_ln54, i10 0" [../src/encoding.cpp:54]   --->   Operation 56 'icmp' 'first_iter_0' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.94ns)   --->   "%add_ln54_1 = add i15 %indvar_flatten2_load, i15 1" [../src/encoding.cpp:54]   --->   Operation 57 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [../src/encoding.cpp:55]   --->   Operation 58 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%or_i74_load = load i32 %or_i74" [../src/encoding.cpp:17->../src/encoding.cpp:58]   --->   Operation 59 'load' 'or_i74_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%trunc_ln17 = trunc i32 %or_i74_load" [../src/encoding.cpp:17->../src/encoding.cpp:58]   --->   Operation 60 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i74_load, i32 3" [../src/encoding.cpp:17->../src/encoding.cpp:58]   --->   Operation 61 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i74_load, i32 2" [../src/encoding.cpp:17->../src/encoding.cpp:58]   --->   Operation 62 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i74_load, i32 5" [../src/encoding.cpp:17->../src/encoding.cpp:58]   --->   Operation 63 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i74_load, i32 1, i32 31" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 64 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%xor_ln18_2 = xor i1 %tmp_4, i1 %tmp_5" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 65 'xor' 'xor_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%xor_ln18_1 = xor i1 %xor_ln18_2, i1 %tmp_3" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 66 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln18 = xor i1 %xor_ln18_1, i1 %trunc_ln17" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 67 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln18, i31 %lshr_ln" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 68 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.73ns)   --->   "%i = add i10 %select_ln54, i10 1" [../src/encoding.cpp:55]   --->   Operation 69 'add' 'i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.73ns)   --->   "%icmp_ln55 = icmp_eq  i10 %i, i10 784" [../src/encoding.cpp:55]   --->   Operation 70 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.94ns)   --->   "%icmp_ln54 = icmp_eq  i15 %indvar_flatten2_load, i15 19599" [../src/encoding.cpp:54]   --->   Operation 71 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln55 = store i10 %i, i10 %i5" [../src/encoding.cpp:55]   --->   Operation 72 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %or_ln, i32 %or_i74" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 73 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln54 = store i15 %add_ln54_1, i15 %indvar_flatten2" [../src/encoding.cpp:54]   --->   Operation 74 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc11, void %for.end13" [../src/encoding.cpp:54]   --->   Operation 75 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 76 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 76 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 77 [6/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 77 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 78 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 78 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 79 [5/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 79 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 80 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 80 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 81 [4/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 81 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 82 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 82 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 83 [3/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 83 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 84 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 85 [2/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 85 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 86 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 87 [1/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 87 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 88 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 88 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 89 [4/4] (5.70ns)   --->   "%rand_val = fmul i32 %conv_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 89 'fmul' 'rand_val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 90 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 90 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc.split" [../src/encoding.cpp:55]   --->   Operation 91 'br' 'br_ln55' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_9 : Operation 92 [3/4] (5.70ns)   --->   "%rand_val = fmul i32 %conv_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 92 'fmul' 'rand_val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 93 [2/4] (5.70ns)   --->   "%rand_val = fmul i32 %conv_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 93 'fmul' 'rand_val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [../src/encoding.cpp:59]   --->   Operation 94 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32 23, i32 30" [../src/encoding.cpp:62]   --->   Operation 95 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i32 %gmem_addr_read" [../src/encoding.cpp:62]   --->   Operation 96 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 97 [1/4] (5.70ns)   --->   "%rand_val = fmul i32 %conv_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 97 'fmul' 'rand_val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (1.91ns)   --->   "%icmp_ln62_2 = icmp_ne  i8 %tmp_1, i8 255" [../src/encoding.cpp:62]   --->   Operation 98 'icmp' 'icmp_ln62_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (2.28ns)   --->   "%icmp_ln62_3 = icmp_eq  i23 %trunc_ln62_2, i23 0" [../src/encoding.cpp:62]   --->   Operation 99 'icmp' 'icmp_ln62_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.84>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%t3_load = load i5 %t3" [../src/encoding.cpp:54]   --->   Operation 100 'load' 't3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%add_ln547_load = load i5 %add_ln547" [../src/encoding.cpp:54]   --->   Operation 101 'load' 'add_ln547_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TIME_LOOP_PIXEL_LOOP_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19600, i64 19600, i64 19600"   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (1.21ns)   --->   "%t = select i1 %icmp_ln556, i5 %add_ln547_load, i5 %t3_load" [../src/encoding.cpp:54]   --->   Operation 104 'select' 't' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i5 %t" [../src/encoding.cpp:54]   --->   Operation 105 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (5.63ns)   --->   "%mul_ln55 = mul i15 %zext_ln54, i15 784" [../src/encoding.cpp:55]   --->   Operation 106 'mul' 'mul_ln55' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%intensity = bitcast i32 %gmem_addr_read" [../src/encoding.cpp:59]   --->   Operation 107 'bitcast' 'intensity' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %rand_val" [../src/encoding.cpp:62]   --->   Operation 108 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62, i32 23, i32 30" [../src/encoding.cpp:62]   --->   Operation 109 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %bitcast_ln62" [../src/encoding.cpp:62]   --->   Operation 110 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (1.91ns)   --->   "%icmp_ln62 = icmp_ne  i8 %tmp, i8 255" [../src/encoding.cpp:62]   --->   Operation 111 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (2.28ns)   --->   "%icmp_ln62_1 = icmp_eq  i23 %trunc_ln62, i23 0" [../src/encoding.cpp:62]   --->   Operation 112 'icmp' 'icmp_ln62_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %rand_val, i32 %intensity" [../src/encoding.cpp:62]   --->   Operation 113 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (1.78ns)   --->   "%add_ln54 = add i5 %t, i5 1" [../src/encoding.cpp:54]   --->   Operation 114 'add' 'add_ln54' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln54 = store i5 %add_ln54, i5 %add_ln547" [../src/encoding.cpp:54]   --->   Operation 115 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln54 = store i5 %t, i5 %t3" [../src/encoding.cpp:54]   --->   Operation 116 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 5.43>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i15 %mul_ln55" [../src/encoding.cpp:55]   --->   Operation 117 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i10 %select_ln54" [../src/encoding.cpp:55]   --->   Operation 118 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %rand_val, i32 %intensity" [../src/encoding.cpp:62]   --->   Operation 119 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_1 = add i64 %zext_ln55_1, i64 %spikes_read" [../src/encoding.cpp:62]   --->   Operation 120 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 121 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln62 = add i64 %add_ln62_1, i64 %zext_ln55" [../src/encoding.cpp:62]   --->   Operation 121 'add' 'add_ln62' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = trunc i64 %add_ln62" [../src/encoding.cpp:62]   --->   Operation 122 'trunc' 'trunc_ln62_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32 2, i32 63" [../src/encoding.cpp:62]   --->   Operation 123 'partselect' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln62_1" [../src/encoding.cpp:62]   --->   Operation 124 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln62" [../src/encoding.cpp:62]   --->   Operation 125 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%or_ln62 = or i1 %icmp_ln62_1, i1 %icmp_ln62" [../src/encoding.cpp:62]   --->   Operation 126 'or' 'or_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%or_ln62_1 = or i1 %icmp_ln62_3, i1 %icmp_ln62_2" [../src/encoding.cpp:62]   --->   Operation 127 'or' 'or_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%and_ln62 = and i1 %or_ln62, i1 %or_ln62_1" [../src/encoding.cpp:62]   --->   Operation 128 'and' 'and_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%and_ln62_1 = and i1 %and_ln62, i1 %tmp_2" [../src/encoding.cpp:62]   --->   Operation 129 'and' 'and_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%zext_ln62 = zext i1 %and_ln62_1" [../src/encoding.cpp:62]   --->   Operation 130 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i2 %trunc_ln62_3" [../src/encoding.cpp:62]   --->   Operation 131 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (1.85ns)   --->   "%shl_ln62 = shl i4 1, i4 %zext_ln62_1" [../src/encoding.cpp:62]   --->   Operation 132 'shl' 'shl_ln62' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%shl_ln62_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln62_3, i3 0" [../src/encoding.cpp:62]   --->   Operation 133 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%zext_ln62_2 = zext i5 %shl_ln62_1" [../src/encoding.cpp:62]   --->   Operation 134 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (2.66ns) (out node of the LUT)   --->   "%shl_ln62_2 = shl i25 %zext_ln62, i25 %zext_ln62_2" [../src/encoding.cpp:62]   --->   Operation 135 'shl' 'shl_ln62_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (7.30ns)   --->   "%empty_18 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_1, i64 1" [../src/encoding.cpp:62]   --->   Operation 136 'writereq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i25 %shl_ln62_2" [../src/encoding.cpp:62]   --->   Operation 137 'zext' 'zext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (7.30ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_1, i32 %zext_ln62_3, i4 %shl_ln62" [../src/encoding.cpp:62]   --->   Operation 138 'write' 'write_ln62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 139 [5/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [../src/encoding.cpp:62]   --->   Operation 139 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 140 [4/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [../src/encoding.cpp:62]   --->   Operation 140 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 141 [3/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [../src/encoding.cpp:62]   --->   Operation 141 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 142 [2/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [../src/encoding.cpp:62]   --->   Operation 142 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/encoding.cpp:56]   --->   Operation 143 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [../src/encoding.cpp:62]   --->   Operation 144 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 145 [1/1] (1.58ns)   --->   "%ret_ln65 = ret" [../src/encoding.cpp:65]   --->   Operation 145 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spikes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten2       (alloca           ) [ 010000000000000000000]
t3                    (alloca           ) [ 011111111111100000000]
or_i74                (alloca           ) [ 010000000000000000000]
i5                    (alloca           ) [ 010000000000000000000]
add_ln547             (alloca           ) [ 011111111111100000000]
spectopmodule_ln42    (spectopmodule    ) [ 000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000]
seed_read             (read             ) [ 000000000000000000000]
spikes_read           (read             ) [ 011111111111110000000]
img_read              (read             ) [ 000000000000000000000]
zext_ln52             (zext             ) [ 000000000000000000000]
p_cast                (partselect       ) [ 000000000000000000000]
p_cast_cast           (sext             ) [ 000000000000000000000]
gmem_addr             (getelementptr    ) [ 011111111110000000000]
store_ln0             (store            ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
store_ln52            (store            ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000]
icmp_ln556            (phi              ) [ 011111111111100000000]
indvar_flatten2_load  (load             ) [ 000000000000000000000]
i5_load               (load             ) [ 000000000000000000000]
select_ln54           (select           ) [ 011111111111110000000]
first_iter_0          (icmp             ) [ 011111111100000000000]
add_ln54_1            (add              ) [ 000000000000000000000]
br_ln55               (br               ) [ 000000000000000000000]
or_i74_load           (load             ) [ 000000000000000000000]
trunc_ln17            (trunc            ) [ 000000000000000000000]
tmp_3                 (bitselect        ) [ 000000000000000000000]
tmp_4                 (bitselect        ) [ 000000000000000000000]
tmp_5                 (bitselect        ) [ 000000000000000000000]
lshr_ln               (partselect       ) [ 000000000000000000000]
xor_ln18_2            (xor              ) [ 000000000000000000000]
xor_ln18_1            (xor              ) [ 000000000000000000000]
xor_ln18              (xor              ) [ 000000000000000000000]
or_ln                 (bitconcatenate   ) [ 011111110000000000000]
i                     (add              ) [ 000000000000000000000]
icmp_ln55             (icmp             ) [ 010000000000000000000]
icmp_ln54             (icmp             ) [ 011111111111111111111]
store_ln55            (store            ) [ 000000000000000000000]
store_ln18            (store            ) [ 000000000000000000000]
store_ln54            (store            ) [ 000000000000000000000]
br_ln54               (br               ) [ 010000000000000000000]
conv_i                (uitofp           ) [ 010000001111000000000]
empty                 (readreq          ) [ 000000000000000000000]
br_ln55               (br               ) [ 000000000000000000000]
gmem_addr_read        (read             ) [ 010000000001100000000]
tmp_1                 (partselect       ) [ 010000000001000000000]
trunc_ln62_2          (trunc            ) [ 010000000001000000000]
rand_val              (fmul             ) [ 010000000000110000000]
icmp_ln62_2           (icmp             ) [ 010000000000111000000]
icmp_ln62_3           (icmp             ) [ 010000000000111000000]
t3_load               (load             ) [ 000000000000000000000]
add_ln547_load        (load             ) [ 000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000]
t                     (select           ) [ 000000000000000000000]
zext_ln54             (zext             ) [ 000000000000000000000]
mul_ln55              (mul              ) [ 010000000000010000000]
intensity             (bitcast          ) [ 010000000000010000000]
bitcast_ln62          (bitcast          ) [ 000000000000000000000]
tmp                   (partselect       ) [ 000000000000000000000]
trunc_ln62            (trunc            ) [ 000000000000000000000]
icmp_ln62             (icmp             ) [ 010000000000011000000]
icmp_ln62_1           (icmp             ) [ 010000000000011000000]
add_ln54              (add              ) [ 000000000000000000000]
store_ln54            (store            ) [ 000000000000000000000]
store_ln54            (store            ) [ 000000000000000000000]
zext_ln55             (zext             ) [ 000000000000000000000]
zext_ln55_1           (zext             ) [ 000000000000000000000]
tmp_2                 (fcmp             ) [ 010000000000001000000]
add_ln62_1            (add              ) [ 000000000000000000000]
add_ln62              (add              ) [ 000000000000000000000]
trunc_ln62_3          (trunc            ) [ 010000000000001000000]
trunc_ln62_1          (partselect       ) [ 000000000000000000000]
sext_ln62             (sext             ) [ 000000000000000000000]
gmem_addr_1           (getelementptr    ) [ 010000000000001111111]
or_ln62               (or               ) [ 000000000000000000000]
or_ln62_1             (or               ) [ 000000000000000000000]
and_ln62              (and              ) [ 000000000000000000000]
and_ln62_1            (and              ) [ 000000000000000000000]
zext_ln62             (zext             ) [ 000000000000000000000]
zext_ln62_1           (zext             ) [ 000000000000000000000]
shl_ln62              (shl              ) [ 010000000000000100000]
shl_ln62_1            (bitconcatenate   ) [ 000000000000000000000]
zext_ln62_2           (zext             ) [ 000000000000000000000]
shl_ln62_2            (shl              ) [ 010000000000000100000]
empty_18              (writereq         ) [ 000000000000000000000]
zext_ln62_3           (zext             ) [ 000000000000000000000]
write_ln62            (write            ) [ 000000000000000000000]
specpipeline_ln56     (specpipeline     ) [ 000000000000000000000]
empty_19              (writeresp        ) [ 000000000000000000000]
ret_ln65              (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="spikes">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spikes"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="seed">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TIME_LOOP_PIXEL_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="t3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="or_i74_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="or_i74/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i5_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i5/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln547_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln547/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="seed_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seed_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="spikes_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spikes_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="img_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_readreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="gmem_addr_read_read_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="9"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_writeresp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_18/14 empty_19/16 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln62_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2"/>
<pin id="194" dir="0" index="2" bw="25" slack="0"/>
<pin id="195" dir="0" index="3" bw="4" slack="1"/>
<pin id="196" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/15 "/>
</bind>
</comp>

<comp id="199" class="1005" name="icmp_ln556_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="11"/>
<pin id="201" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln556 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln556_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln556/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="rand_val/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv_i/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln52_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="62" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="7" slack="0"/>
<pin id="231" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_cast_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="62" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="gmem_addr_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln52_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="15" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="indvar_flatten2_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="15" slack="0"/>
<pin id="273" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i5_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i5_load/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln54_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="0"/>
<pin id="280" dir="0" index="2" bw="10" slack="0"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="first_iter_0_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="0" index="1" bw="10" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln54_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="15" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="or_i74_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="or_i74_load/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln17_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="lshr_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="6" slack="0"/>
<pin id="333" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="xor_ln18_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_2/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="xor_ln18_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln18_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="or_ln_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="31" slack="0"/>
<pin id="360" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln55_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln54_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="15" slack="0"/>
<pin id="378" dir="0" index="1" bw="15" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln55_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="10" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln18_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln54_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="15" slack="0"/>
<pin id="394" dir="0" index="1" bw="15" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="0" index="3" bw="6" slack="0"/>
<pin id="402" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln62_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62_2/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln62_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="1"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62_2/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln62_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="23" slack="1"/>
<pin id="418" dir="0" index="1" bw="23" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62_3/11 "/>
</bind>
</comp>

<comp id="421" class="1004" name="t3_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="11"/>
<pin id="423" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t3_load/12 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln547_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="11"/>
<pin id="426" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln547_load/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="t_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="11"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln54_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/12 "/>
</bind>
</comp>

<comp id="439" class="1004" name="mul_ln55_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="0" index="1" bw="11" slack="0"/>
<pin id="442" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln55/12 "/>
</bind>
</comp>

<comp id="445" class="1004" name="intensity_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="intensity/12 "/>
</bind>
</comp>

<comp id="449" class="1004" name="bitcast_ln62_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln62/12 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="6" slack="0"/>
<pin id="456" dir="0" index="3" bw="6" slack="0"/>
<pin id="457" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln62_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/12 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln62_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/12 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln62_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="23" slack="0"/>
<pin id="474" dir="0" index="1" bw="23" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62_1/12 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln54_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/12 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln54_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="5" slack="11"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/12 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln54_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="5" slack="11"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln55_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="15" slack="1"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/13 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln55_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="12"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/13 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln62_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="12"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/13 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln62_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="15" slack="0"/>
<pin id="508" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/13 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln62_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62_3/13 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln62_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="62" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="0" index="2" bw="3" slack="0"/>
<pin id="519" dir="0" index="3" bw="7" slack="0"/>
<pin id="520" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln62_1/13 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln62_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="62" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/13 "/>
</bind>
</comp>

<comp id="529" class="1004" name="gmem_addr_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/13 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_ln62_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="2"/>
<pin id="537" dir="0" index="1" bw="1" slack="2"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/14 "/>
</bind>
</comp>

<comp id="539" class="1004" name="or_ln62_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="3"/>
<pin id="541" dir="0" index="1" bw="1" slack="3"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62_1/14 "/>
</bind>
</comp>

<comp id="543" class="1004" name="and_ln62_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln62/14 "/>
</bind>
</comp>

<comp id="549" class="1004" name="and_ln62_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="1"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln62_1/14 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln62_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln62_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="1"/>
<pin id="560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/14 "/>
</bind>
</comp>

<comp id="561" class="1004" name="shl_ln62_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="2" slack="0"/>
<pin id="564" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln62/14 "/>
</bind>
</comp>

<comp id="567" class="1004" name="shl_ln62_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="2" slack="1"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_1/14 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln62_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/14 "/>
</bind>
</comp>

<comp id="578" class="1004" name="shl_ln62_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="5" slack="0"/>
<pin id="581" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln62_2/14 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln62_3_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="25" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_3/15 "/>
</bind>
</comp>

<comp id="588" class="1005" name="indvar_flatten2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="15" slack="0"/>
<pin id="590" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="t3_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="t3 "/>
</bind>
</comp>

<comp id="602" class="1005" name="or_i74_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="or_i74 "/>
</bind>
</comp>

<comp id="609" class="1005" name="i5_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i5 "/>
</bind>
</comp>

<comp id="616" class="1005" name="add_ln547_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln547 "/>
</bind>
</comp>

<comp id="623" class="1005" name="spikes_read_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="12"/>
<pin id="625" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="spikes_read "/>
</bind>
</comp>

<comp id="628" class="1005" name="gmem_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="select_ln54_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="12"/>
<pin id="636" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="639" class="1005" name="first_iter_0_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 "/>
</bind>
</comp>

<comp id="643" class="1005" name="or_ln_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="648" class="1005" name="icmp_ln55_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="653" class="1005" name="icmp_ln54_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="657" class="1005" name="conv_i_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="662" class="1005" name="gmem_addr_read_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="2"/>
<pin id="664" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="trunc_ln62_2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="23" slack="1"/>
<pin id="674" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62_2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="rand_val_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rand_val "/>
</bind>
</comp>

<comp id="683" class="1005" name="icmp_ln62_2_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="3"/>
<pin id="685" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln62_2 "/>
</bind>
</comp>

<comp id="688" class="1005" name="icmp_ln62_3_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="3"/>
<pin id="690" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln62_3 "/>
</bind>
</comp>

<comp id="693" class="1005" name="mul_ln55_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="15" slack="1"/>
<pin id="695" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln55 "/>
</bind>
</comp>

<comp id="698" class="1005" name="intensity_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="intensity "/>
</bind>
</comp>

<comp id="703" class="1005" name="icmp_ln62_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="2"/>
<pin id="705" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln62_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="2"/>
<pin id="710" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln62_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_2_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="718" class="1005" name="trunc_ln62_3_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="1"/>
<pin id="720" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62_3 "/>
</bind>
</comp>

<comp id="724" class="1005" name="gmem_addr_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="shl_ln62_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="1"/>
<pin id="732" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln62 "/>
</bind>
</comp>

<comp id="735" class="1005" name="shl_ln62_2_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="25" slack="1"/>
<pin id="737" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln62_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="90" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="92" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="96" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="124" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="126" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="128" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="130" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="94" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="225"><net_src comp="154" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="166" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="56" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="226" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="62" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="222" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="66" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="282"><net_src comp="202" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="271" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="70" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="72" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="297" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="72" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="297" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="72" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="297" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="76" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="334"><net_src comp="78" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="297" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="8" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="342"><net_src comp="312" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="320" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="304" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="300" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="82" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="328" pin="4"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="277" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="84" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="86" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="271" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="88" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="364" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="356" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="291" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="98" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="179" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="100" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="102" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="410"><net_src comp="179" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="104" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="106" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="432"><net_src comp="199" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="421" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="116" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="458"><net_src comp="98" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="100" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="102" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="465"><net_src comp="449" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="452" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="104" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="462" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="106" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="427" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="60" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="427" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="494" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="505" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="56" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="58" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="528"><net_src comp="515" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="0" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="547"><net_src comp="535" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="565"><net_src comp="118" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="120" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="122" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="577"><net_src comp="567" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="554" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="584" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="591"><net_src comp="134" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="598"><net_src comp="138" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="605"><net_src comp="142" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="612"><net_src comp="146" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="619"><net_src comp="150" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="626"><net_src comp="160" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="631"><net_src comp="240" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="637"><net_src comp="277" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="642"><net_src comp="285" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="356" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="651"><net_src comp="370" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="656"><net_src comp="376" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="215" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="665"><net_src comp="179" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="670"><net_src comp="397" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="675"><net_src comp="407" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="680"><net_src comp="210" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="686"><net_src comp="411" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="691"><net_src comp="416" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="696"><net_src comp="439" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="701"><net_src comp="445" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="706"><net_src comp="466" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="711"><net_src comp="472" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="716"><net_src comp="218" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="721"><net_src comp="511" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="727"><net_src comp="529" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="733"><net_src comp="561" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="191" pin=3"/></net>

<net id="738"><net_src comp="578" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="584" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {14 15 16 17 18 19 20 }
 - Input state : 
	Port: rate_encoding : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: rate_encoding : img | {1 }
	Port: rate_encoding : spikes | {1 }
	Port: rate_encoding : seed | {1 }
  - Chain level:
	State 1
		p_cast_cast : 1
		gmem_addr : 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln52 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln556 : 1
		indvar_flatten2_load : 1
		i5_load : 1
		select_ln54 : 2
		first_iter_0 : 3
		add_ln54_1 : 2
		br_ln55 : 4
		or_i74_load : 1
		trunc_ln17 : 2
		tmp_3 : 2
		tmp_4 : 2
		tmp_5 : 2
		lshr_ln : 2
		xor_ln18_2 : 3
		xor_ln18_1 : 3
		xor_ln18 : 3
		or_ln : 3
		i : 3
		icmp_ln55 : 4
		icmp_ln54 : 2
		store_ln55 : 4
		store_ln18 : 4
		store_ln54 : 3
		br_ln54 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		t : 1
		zext_ln54 : 2
		mul_ln55 : 3
		tmp : 1
		trunc_ln62 : 1
		icmp_ln62 : 2
		icmp_ln62_1 : 2
		tmp_2 : 1
		add_ln54 : 2
		store_ln54 : 3
		store_ln54 : 2
	State 13
		add_ln62_1 : 1
		add_ln62 : 2
		trunc_ln62_3 : 3
		trunc_ln62_1 : 3
		sext_ln62 : 4
		gmem_addr_1 : 5
	State 14
		shl_ln62 : 1
		zext_ln62_2 : 1
		shl_ln62_2 : 1
	State 15
		write_ln62 : 1
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_210         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln54_1_fu_291     |    0    |    0    |    20   |
|          |          i_fu_364          |    0    |    0    |    13   |
|    add   |       add_ln54_fu_478      |    0    |    0    |    13   |
|          |      add_ln62_1_fu_500     |    0    |    0    |    64   |
|          |       add_ln62_fu_505      |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|          |     first_iter_0_fu_285    |    0    |    0    |    13   |
|          |      icmp_ln55_fu_370      |    0    |    0    |    13   |
|          |      icmp_ln54_fu_376      |    0    |    0    |    20   |
|   icmp   |     icmp_ln62_2_fu_411     |    0    |    0    |    15   |
|          |     icmp_ln62_3_fu_416     |    0    |    0    |    30   |
|          |      icmp_ln62_fu_466      |    0    |    0    |    15   |
|          |     icmp_ln62_1_fu_472     |    0    |    0    |    30   |
|----------|----------------------------|---------|---------|---------|
|    shl   |       shl_ln62_fu_561      |    0    |    0    |    6    |
|          |      shl_ln62_2_fu_578     |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln54_fu_277     |    0    |    0    |    10   |
|          |          t_fu_427          |    0    |    0    |    5    |
|----------|----------------------------|---------|---------|---------|
|    mul   |       mul_ln55_fu_439      |    1    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln18_2_fu_338     |    0    |    0    |    2    |
|    xor   |      xor_ln18_1_fu_344     |    0    |    0    |    2    |
|          |       xor_ln18_fu_350      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln62_fu_535       |    0    |    0    |    2    |
|          |      or_ln62_1_fu_539      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |       and_ln62_fu_543      |    0    |    0    |    2    |
|          |      and_ln62_1_fu_549     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |    seed_read_read_fu_154   |    0    |    0    |    0    |
|   read   |   spikes_read_read_fu_160  |    0    |    0    |    0    |
|          |    img_read_read_fu_166    |    0    |    0    |    0    |
|          | gmem_addr_read_read_fu_179 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_172     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_184    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   write_ln62_write_fu_191  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  uitofp  |         grp_fu_215         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   fcmp   |         grp_fu_218         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln52_fu_222      |    0    |    0    |    0    |
|          |      zext_ln54_fu_435      |    0    |    0    |    0    |
|          |      zext_ln55_fu_494      |    0    |    0    |    0    |
|   zext   |     zext_ln55_1_fu_497     |    0    |    0    |    0    |
|          |      zext_ln62_fu_554      |    0    |    0    |    0    |
|          |     zext_ln62_1_fu_558     |    0    |    0    |    0    |
|          |     zext_ln62_2_fu_574     |    0    |    0    |    0    |
|          |     zext_ln62_3_fu_584     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        p_cast_fu_226       |    0    |    0    |    0    |
|          |       lshr_ln_fu_328       |    0    |    0    |    0    |
|partselect|        tmp_1_fu_397        |    0    |    0    |    0    |
|          |         tmp_fu_452         |    0    |    0    |    0    |
|          |     trunc_ln62_1_fu_515    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |     p_cast_cast_fu_236     |    0    |    0    |    0    |
|          |      sext_ln62_fu_525      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln17_fu_300     |    0    |    0    |    0    |
|   trunc  |     trunc_ln62_2_fu_407    |    0    |    0    |    0    |
|          |      trunc_ln62_fu_462     |    0    |    0    |    0    |
|          |     trunc_ln62_3_fu_511    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_3_fu_304        |    0    |    0    |    0    |
| bitselect|        tmp_4_fu_312        |    0    |    0    |    0    |
|          |        tmp_5_fu_320        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        or_ln_fu_356        |    0    |    0    |    0    |
|          |      shl_ln62_1_fu_567     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |   143   |   683   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln547_reg_616   |    5   |
|     conv_i_reg_657    |   32   |
|  first_iter_0_reg_639 |    1   |
|  gmem_addr_1_reg_724  |   32   |
| gmem_addr_read_reg_662|   32   |
|   gmem_addr_reg_628   |   32   |
|       i5_reg_609      |   10   |
|   icmp_ln54_reg_653   |    1   |
|   icmp_ln556_reg_199  |    1   |
|   icmp_ln55_reg_648   |    1   |
|  icmp_ln62_1_reg_708  |    1   |
|  icmp_ln62_2_reg_683  |    1   |
|  icmp_ln62_3_reg_688  |    1   |
|   icmp_ln62_reg_703   |    1   |
|indvar_flatten2_reg_588|   15   |
|   intensity_reg_698   |   32   |
|    mul_ln55_reg_693   |   15   |
|     or_i74_reg_602    |   32   |
|     or_ln_reg_643     |   32   |
|    rand_val_reg_677   |   32   |
|  select_ln54_reg_634  |   10   |
|   shl_ln62_2_reg_735  |   25   |
|    shl_ln62_reg_730   |    4   |
|  spikes_read_reg_623  |   64   |
|       t3_reg_595      |    5   |
|     tmp_1_reg_667     |    8   |
|     tmp_2_reg_713     |    1   |
|  trunc_ln62_2_reg_672 |   23   |
|  trunc_ln62_3_reg_718 |    2   |
+-----------------------+--------+
|         Total         |   451  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_184 |  p0  |   2  |   1  |    2   |
|      grp_fu_218      |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   66   ||  3.176  ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   143  |   683  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |    9   |
|  Register |    -   |    -   |   451  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   594  |   692  |
+-----------+--------+--------+--------+--------+
