// Seed: 1202533218
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output tri id_2;
  inout wire id_1;
  assign id_2 = 1 / -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire _id_5;
  input logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_8;
  localparam id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_1,
      id_8,
      id_9,
      id_8,
      id_6
  );
  uwire [id_5 : -1] id_10;
  assign id_10 = ~-1 ? id_2 : -1'b0;
  wire [1 : 1] id_11;
  wire id_12;
  ;
  logic id_13;
endmodule
