# do ALU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying /home/titto/Altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/titto/Altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/titto/Desktop/EE214/ALU/rShift/mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:50:23 on Mar 02,2016
# vcom -reportprogress 300 -93 -work work /home/titto/Desktop/EE214/ALU/rShift/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux
# -- Compiling architecture mux_hw of mux
# End time: 14:50:23 on Mar 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/titto/Desktop/EE214/ALU/rShift/rshift.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:50:23 on Mar 02,2016
# vcom -reportprogress 300 -93 -work work /home/titto/Desktop/EE214/ALU/rShift/rshift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rshift
# -- Compiling architecture rshift_hw of rshift
# End time: 14:50:23 on Mar 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/titto/Desktop/EE214/ALU/lShift/lshift.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:50:23 on Mar 02,2016
# vcom -reportprogress 300 -93 -work work /home/titto/Desktop/EE214/ALU/lShift/lshift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lshift
# -- Compiling architecture lshift_hw of lshift
# End time: 14:50:23 on Mar 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/titto/Desktop/EE214/ALU/Sub/sub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:50:23 on Mar 02,2016
# vcom -reportprogress 300 -93 -work work /home/titto/Desktop/EE214/ALU/Sub/sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sub
# -- Compiling architecture sub_hw of sub
# End time: 14:50:23 on Mar 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/titto/Desktop/EE214/ALU/Adder/adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:50:23 on Mar 02,2016
# vcom -reportprogress 300 -93 -work work /home/titto/Desktop/EE214/ALU/Adder/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture adder_hw of adder
# End time: 14:50:23 on Mar 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/titto/Desktop/EE214/ALU/Adder/FA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:50:23 on Mar 02,2016
# vcom -reportprogress 300 -93 -work work /home/titto/Desktop/EE214/ALU/Adder/FA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FA
# -- Compiling architecture fa_hw of FA
# End time: 14:50:23 on Mar 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/titto/Desktop/EE214/ALU/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:50:23 on Mar 02,2016
# vcom -reportprogress 300 -93 -work work /home/titto/Desktop/EE214/ALU/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture alu_hw of alu
# End time: 14:50:23 on Mar 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/titto/Desktop/EE214/ALU/Quartus/../test_alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:50:23 on Mar 02,2016
# vcom -reportprogress 300 -93 -work work /home/titto/Desktop/EE214/ALU/Quartus/../test_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_alu
# -- Compiling architecture test_hw of test_alu
# End time: 14:50:23 on Mar 02,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  test_alu
# vsim -i -l msim_transcript -do "ALU_run_msim_rtl_vhdl.do" 
# Start time: 14:50:23 on Mar 02,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(test_hw)
# Loading work.alu(alu_hw)
# Loading work.adder(adder_hw)
# Loading work.fa(fa_hw)
# Loading work.sub(sub_hw)
# Loading work.rshift(rshift_hw)
# Loading work.mux(mux_hw)
# Loading work.lshift(lshift_hw)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process Main at /home/titto/Desktop/EE214/ALU/Quartus/../test_alu.vhd line 99
# End time: 14:50:36 on Mar 02,2016, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
