vendor_name = ModelSim
source_file = 1, J:/cmos_fpga_vga_bak/src/udp_ip/udp_send.v
source_file = 1, J:/cmos_fpga_vga_bak/src/udp_ip/udp_receive.v
source_file = 1, J:/cmos_fpga_vga_bak/src/udp_ip/udp_para.v
source_file = 1, J:/cmos_fpga_vga_bak/src/udp_ip/udp.v
source_file = 1, J:/cmos_fpga_vga_bak/src/udp_ip/sys_reset.v
source_file = 1, J:/cmos_fpga_vga_bak/src/udp_ip/fifo.v
source_file = 1, J:/cmos_fpga_vga_bak/src/udp_ip/crc.v
source_file = 1, J:/cmos_fpga_vga_bak/src/udp_ip/check_sum.v
source_file = 1, J:/cmos_fpga_vga_bak/core/sdram_pll.v
source_file = 1, J:/cmos_fpga_vga_bak/dev/pin_set.tcl
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/wrfifo.v
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_wr_data.v
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_top.v
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_para.v
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_ctrl.v
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_cmd.v
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/sdram_2fifo_top.v
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/sdbank_switch.v
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/rdfifo.v
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/dcfifo_ctrl.v
source_file = 1, J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_OV7670_Config.v
source_file = 1, J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_Controller.v
source_file = 1, J:/cmos_fpga_vga_bak/src/ov7670_ip/I2C_AV_Config.v
source_file = 1, J:/cmos_fpga_vga_bak/src/ov7670_ip/CMOS_Capture.v
source_file = 1, J:/cmos_fpga_vga_bak/src/lcd_ip/lcd_top.v
source_file = 1, J:/cmos_fpga_vga_bak/src/lcd_ip/lcd_para.v
source_file = 1, J:/cmos_fpga_vga_bak/src/lcd_ip/lcd_driver.v
source_file = 1, J:/cmos_fpga_vga_bak/src/system_ctrl.v
source_file = 1, J:/cmos_fpga_vga_bak/src/cmos_fpga_vga.v
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/rdfifo.qip
source_file = 1, J:/cmos_fpga_vga_bak/src/sdram_ip/wrfifo.qip
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/cmos_fpga_vga.cbx.xml
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/dcfifo_3in1.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/a_gray2bin_7ib.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/a_graycounter_677.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/a_graycounter_2lc.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/altsyncram_6i51.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/dffpipe_pe9.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_vd8.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/dffpipe_qe9.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/cmpr_c66.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/cmpr_b66.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/mux_j28.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/dcfifo_min1.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_e98.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/alt_synch_pipe_0e8.tdf
source_file = 1, J:/cmos_fpga_vga_bak/dev/db/dffpipe_re9.tdf
design_name = cmos_fpga_vga
instance = comp, \u_system_ctrl|u_sdram_pll|altpll_component|pll , u_system_ctrl|u_sdram_pll|altpll_component|pll, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[3] , u_lcd_top|u_lcd_driver|hcnt[3], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[1] , u_lcd_top|u_lcd_driver|vcnt[1], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[17] , u_system_ctrl|u_system_delay|cnt[17], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[2] , u_system_ctrl|u_system_delay|cnt[2], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[15] , u_system_ctrl|u_system_delay|cnt[15], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[8], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[0] , u_lcd_top|u_lcd_driver|hcnt[0], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[0]~11 , u_lcd_top|u_lcd_driver|hcnt[0]~11, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[3]~17 , u_lcd_top|u_lcd_driver|hcnt[3]~17, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[0] , u_lcd_top|u_lcd_driver|vcnt[0], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[0]~11 , u_lcd_top|u_lcd_driver|vcnt[0]~11, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[1]~13 , u_lcd_top|u_lcd_driver|vcnt[1]~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[3] , u_I2C_AV_Config|mI2C_CLK_DIV[3], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[5] , u_I2C_AV_Config|mI2C_CLK_DIV[5], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[6] , u_I2C_AV_Config|mI2C_CLK_DIV[6], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[2]~24 , u_system_ctrl|u_system_delay|cnt[2]~24, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[15]~50 , u_system_ctrl|u_system_delay|cnt[15]~50, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[17]~54 , u_system_ctrl|u_system_delay|cnt[17]~54, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[23] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[23], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[22] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[22], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[8]~16 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[8]~16, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~27 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~27, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~29 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~29, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~40 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~40, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[3]~22 , u_I2C_AV_Config|mI2C_CLK_DIV[3]~22, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[5]~26 , u_I2C_AV_Config|mI2C_CLK_DIV[5]~26, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[6]~28 , u_I2C_AV_Config|mI2C_CLK_DIV[6]~28, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~17 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~17, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~23 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~23, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[6] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~42 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~42, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[22]~44 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[22]~44, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[23]~46 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[23]~46, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[6]~23 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[6]~23, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[2] , u_CMOS_Capture|X_Cont[2], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[3] , u_CMOS_Capture|X_Cont[3], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[11] , u_CMOS_Capture|X_Cont[11], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[2]~16 , u_CMOS_Capture|X_Cont[2]~16, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[3]~18 , u_CMOS_Capture|X_Cont[3]~18, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[10]~32 , u_CMOS_Capture|X_Cont[10]~32, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[11]~34 , u_CMOS_Capture|X_Cont[11]~34, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan8~1 , u_lcd_top|u_lcd_driver|LessThan8~1, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan9~0 , u_lcd_top|u_lcd_driver|LessThan9~0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan6~2 , u_lcd_top|u_lcd_driver|LessThan6~2, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan6~4 , u_lcd_top|u_lcd_driver|LessThan6~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Equal0~0 , u_I2C_AV_Config|u0|Equal0~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_SCLK~3 , u_I2C_AV_Config|u0|I2C_SCLK~3, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|pll_rst , u_system_ctrl|pll_rst, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~0 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~2 , u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3 , u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~2 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~2 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux2~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux2~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[2]~3 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[2]~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~3 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~3, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Equal0~2 , u_lcd_top|u_lcd_driver|Equal0~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0 , u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan2~0 , u_lcd_top|u_lcd_driver|LessThan2~0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan2~1 , u_lcd_top|u_lcd_driver|LessThan2~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LessThan0~0 , u_I2C_AV_Config|LessThan0~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LessThan0~1 , u_I2C_AV_Config|LessThan0~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mSetup_ST.01 , u_I2C_AV_Config|mSetup_ST.01, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|LessThan11~0 , u_I2C_AV_Config|u0|LessThan11~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SCLK~0 , u_I2C_AV_Config|u0|SCLK~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SCLK~1 , u_I2C_AV_Config|u0|SCLK~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SCLK~2 , u_I2C_AV_Config|u0|SCLK~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SCLK~3 , u_I2C_AV_Config|u0|SCLK~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector9~0 , u_I2C_AV_Config|u0|Selector9~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SCLK~4 , u_I2C_AV_Config|u0|SCLK~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector6~2 , u_I2C_AV_Config|u0|Selector6~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector6~3 , u_I2C_AV_Config|u0|Selector6~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector6~4 , u_I2C_AV_Config|u0|Selector6~4, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|LessThan0~0 , u_system_ctrl|u_system_delay|LessThan0~0, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|LessThan0~1 , u_system_ctrl|u_system_delay|LessThan0~1, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|sysrst_nr0~0 , u_system_ctrl|sysrst_nr0~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~2 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~4 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~3 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~4 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~5 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~6 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan1~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan1~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan1~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan1~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan1~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan1~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan1~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan1~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan1~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan1~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~0 , u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[1]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mSetup_ST~10 , u_I2C_AV_Config|mSetup_ST~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|END~2 , u_I2C_AV_Config|u0|END~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|END~3 , u_I2C_AV_Config|u0|END~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|END~5 , u_I2C_AV_Config|u0|END~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mSetup_ST~11 , u_I2C_AV_Config|mSetup_ST~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW2 , u_I2C_AV_Config|u0|ACKW2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SDO~0 , u_I2C_AV_Config|u0|SDO~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SDO~1 , u_I2C_AV_Config|u0|SDO~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~0 , u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~1 , u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~1 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR1~0 , u_I2C_AV_Config|u0|ACKR1~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR2~0 , u_I2C_AV_Config|u0|ACKR2~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector8~0 , u_I2C_AV_Config|u0|Selector8~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR2~1 , u_I2C_AV_Config|u0|ACKR2~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW2~0 , u_I2C_AV_Config|u0|ACKW2~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW2~1 , u_I2C_AV_Config|u0|ACKW2~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW2~2 , u_I2C_AV_Config|u0|ACKW2~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~6 , u_I2C_AV_Config|u0|Mux1~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~7 , u_I2C_AV_Config|u0|Mux1~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~8 , u_I2C_AV_Config|u0|Mux1~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~9 , u_I2C_AV_Config|u0|Mux1~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~14 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~19 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~19, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~23 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~23, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~24 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~24, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~25 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~25, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~26 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~26, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~27 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~27, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~28 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~28, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~29 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~29, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~11 , u_I2C_AV_Config|u0|Mux1~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~13 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~14 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~15 , u_I2C_AV_Config|u0|Mux1~15, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~16 , u_I2C_AV_Config|u0|Mux1~16, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~18 , u_I2C_AV_Config|u0|Mux1~18, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~13 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~14 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~15 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~15, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~13 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~14 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~15 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~15, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~16 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~16, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~28 , u_I2C_AV_Config|u0|Mux1~28, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~35 , u_I2C_AV_Config|u0|Mux1~35, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~38 , u_I2C_AV_Config|u0|Mux1~38, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~39 , u_I2C_AV_Config|u0|Mux1~39, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~13 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~14 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~15 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~15, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~16 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~16, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~17 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~17, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~40 , u_I2C_AV_Config|u0|Mux1~40, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~12, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~0 , u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|frame_read_done , u_sdram_2fifo_top|u_dcfifo_ctrl|frame_read_done, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oCLK~3 , u_CMOS_Capture|CMOS_oCLK~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb|data_wire[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|data_change_state , u_CMOS_Capture|data_change_state, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[6] , u_CMOS_Capture|Pre_CMOS_iDATA[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|frame_read_done~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|frame_read_done~2, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|byte_cnt , u_CMOS_Capture|byte_cnt, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[0]~0 , u_CMOS_Capture|Pre_CMOS_iDATA[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|byte_cnt~0 , u_CMOS_Capture|byte_cnt~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~10 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~44 , u_I2C_AV_Config|u0|Mux1~44, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~13 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~14 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr10~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~13 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~14 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr11~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~46 , u_I2C_AV_Config|u0|Mux1~46, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~47 , u_I2C_AV_Config|u0|Mux1~47, cmos_fpga_vga, 1
instance = comp, \cmos_pclk~input , cmos_pclk~input, cmos_fpga_vga, 1
instance = comp, \clk_50~inputclkctrl , clk_50~inputclkctrl, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder , u_CMOS_Capture|Pre_CMOS_iDATA[6]~feeder, cmos_fpga_vga, 1
instance = comp, \sdram_clk~output , sdram_clk~output, cmos_fpga_vga, 1
instance = comp, \sdram_cke~output , sdram_cke~output, cmos_fpga_vga, 1
instance = comp, \sdram_cs_n~output , sdram_cs_n~output, cmos_fpga_vga, 1
instance = comp, \sdram_we_n~output , sdram_we_n~output, cmos_fpga_vga, 1
instance = comp, \sdram_cas_n~output , sdram_cas_n~output, cmos_fpga_vga, 1
instance = comp, \sdram_ras_n~output , sdram_ras_n~output, cmos_fpga_vga, 1
instance = comp, \sdram_udqm~output , sdram_udqm~output, cmos_fpga_vga, 1
instance = comp, \sdram_ldqm~output , sdram_ldqm~output, cmos_fpga_vga, 1
instance = comp, \sdram_ba[0]~output , sdram_ba[0]~output, cmos_fpga_vga, 1
instance = comp, \sdram_ba[1]~output , sdram_ba[1]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[0]~output , sdram_addr[0]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[1]~output , sdram_addr[1]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[2]~output , sdram_addr[2]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[3]~output , sdram_addr[3]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[4]~output , sdram_addr[4]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[5]~output , sdram_addr[5]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[6]~output , sdram_addr[6]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[7]~output , sdram_addr[7]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[8]~output , sdram_addr[8]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[9]~output , sdram_addr[9]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[10]~output , sdram_addr[10]~output, cmos_fpga_vga, 1
instance = comp, \sdram_addr[11]~output , sdram_addr[11]~output, cmos_fpga_vga, 1
instance = comp, \lcd_dclk~output , lcd_dclk~output, cmos_fpga_vga, 1
instance = comp, \lcd_hs~output , lcd_hs~output, cmos_fpga_vga, 1
instance = comp, \lcd_vs~output , lcd_vs~output, cmos_fpga_vga, 1
instance = comp, \lcd_sync~output , lcd_sync~output, cmos_fpga_vga, 1
instance = comp, \lcd_blank~output , lcd_blank~output, cmos_fpga_vga, 1
instance = comp, \lcd_red[0]~output , lcd_red[0]~output, cmos_fpga_vga, 1
instance = comp, \lcd_red[1]~output , lcd_red[1]~output, cmos_fpga_vga, 1
instance = comp, \lcd_red[2]~output , lcd_red[2]~output, cmos_fpga_vga, 1
instance = comp, \lcd_red[3]~output , lcd_red[3]~output, cmos_fpga_vga, 1
instance = comp, \lcd_red[4]~output , lcd_red[4]~output, cmos_fpga_vga, 1
instance = comp, \lcd_red[5]~output , lcd_red[5]~output, cmos_fpga_vga, 1
instance = comp, \lcd_red[6]~output , lcd_red[6]~output, cmos_fpga_vga, 1
instance = comp, \lcd_red[7]~output , lcd_red[7]~output, cmos_fpga_vga, 1
instance = comp, \lcd_red[8]~output , lcd_red[8]~output, cmos_fpga_vga, 1
instance = comp, \lcd_red[9]~output , lcd_red[9]~output, cmos_fpga_vga, 1
instance = comp, \lcd_green[0]~output , lcd_green[0]~output, cmos_fpga_vga, 1
instance = comp, \lcd_green[1]~output , lcd_green[1]~output, cmos_fpga_vga, 1
instance = comp, \lcd_green[2]~output , lcd_green[2]~output, cmos_fpga_vga, 1
instance = comp, \lcd_green[3]~output , lcd_green[3]~output, cmos_fpga_vga, 1
instance = comp, \lcd_green[4]~output , lcd_green[4]~output, cmos_fpga_vga, 1
instance = comp, \lcd_green[5]~output , lcd_green[5]~output, cmos_fpga_vga, 1
instance = comp, \lcd_green[6]~output , lcd_green[6]~output, cmos_fpga_vga, 1
instance = comp, \lcd_green[7]~output , lcd_green[7]~output, cmos_fpga_vga, 1
instance = comp, \lcd_green[8]~output , lcd_green[8]~output, cmos_fpga_vga, 1
instance = comp, \lcd_green[9]~output , lcd_green[9]~output, cmos_fpga_vga, 1
instance = comp, \lcd_blue[0]~output , lcd_blue[0]~output, cmos_fpga_vga, 1
instance = comp, \lcd_blue[1]~output , lcd_blue[1]~output, cmos_fpga_vga, 1
instance = comp, \lcd_blue[2]~output , lcd_blue[2]~output, cmos_fpga_vga, 1
instance = comp, \lcd_blue[3]~output , lcd_blue[3]~output, cmos_fpga_vga, 1
instance = comp, \lcd_blue[4]~output , lcd_blue[4]~output, cmos_fpga_vga, 1
instance = comp, \lcd_blue[5]~output , lcd_blue[5]~output, cmos_fpga_vga, 1
instance = comp, \lcd_blue[6]~output , lcd_blue[6]~output, cmos_fpga_vga, 1
instance = comp, \lcd_blue[7]~output , lcd_blue[7]~output, cmos_fpga_vga, 1
instance = comp, \lcd_blue[8]~output , lcd_blue[8]~output, cmos_fpga_vga, 1
instance = comp, \lcd_blue[9]~output , lcd_blue[9]~output, cmos_fpga_vga, 1
instance = comp, \i2c_sclk~output , i2c_sclk~output, cmos_fpga_vga, 1
instance = comp, \cmos_xclk~output , cmos_xclk~output, cmos_fpga_vga, 1
instance = comp, \cmos_rst_n~output , cmos_rst_n~output, cmos_fpga_vga, 1
instance = comp, \cmos_pwdn~output , cmos_pwdn~output, cmos_fpga_vga, 1
instance = comp, \led_data[0]~output , led_data[0]~output, cmos_fpga_vga, 1
instance = comp, \led_data[1]~output , led_data[1]~output, cmos_fpga_vga, 1
instance = comp, \led_data[2]~output , led_data[2]~output, cmos_fpga_vga, 1
instance = comp, \led_data[3]~output , led_data[3]~output, cmos_fpga_vga, 1
instance = comp, \led_data[4]~output , led_data[4]~output, cmos_fpga_vga, 1
instance = comp, \led_data[5]~output , led_data[5]~output, cmos_fpga_vga, 1
instance = comp, \led_data[6]~output , led_data[6]~output, cmos_fpga_vga, 1
instance = comp, \led_data[7]~output , led_data[7]~output, cmos_fpga_vga, 1
instance = comp, \tx_data[0]~output , tx_data[0]~output, cmos_fpga_vga, 1
instance = comp, \tx_data[1]~output , tx_data[1]~output, cmos_fpga_vga, 1
instance = comp, \tx_data[2]~output , tx_data[2]~output, cmos_fpga_vga, 1
instance = comp, \tx_data[3]~output , tx_data[3]~output, cmos_fpga_vga, 1
instance = comp, \tx_en~output , tx_en~output, cmos_fpga_vga, 1
instance = comp, \phy_rst_n~output , phy_rst_n~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[0]~output , sdram_data[0]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[1]~output , sdram_data[1]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[2]~output , sdram_data[2]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[3]~output , sdram_data[3]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[4]~output , sdram_data[4]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[5]~output , sdram_data[5]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[6]~output , sdram_data[6]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[7]~output , sdram_data[7]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[8]~output , sdram_data[8]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[9]~output , sdram_data[9]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[10]~output , sdram_data[10]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[11]~output , sdram_data[11]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[12]~output , sdram_data[12]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[13]~output , sdram_data[13]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[14]~output , sdram_data[14]~output, cmos_fpga_vga, 1
instance = comp, \sdram_data[15]~output , sdram_data[15]~output, cmos_fpga_vga, 1
instance = comp, \i2c_sdat~output , i2c_sdat~output, cmos_fpga_vga, 1
instance = comp, \clk_50~input , clk_50~input, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_sdram_pll|altpll_component|_clk1~clkctrl , u_system_ctrl|u_sdram_pll|altpll_component|_clk1~clkctrl, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~9 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~9, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|sysrst_nr1~feeder , u_system_ctrl|sysrst_nr1~feeder, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[1]~22 , u_system_ctrl|u_system_delay|cnt[1]~22, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[1]~feeder , u_system_ctrl|u_system_delay|cnt[1]~feeder, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|rst_nr1~feeder , u_system_ctrl|rst_nr1~feeder, cmos_fpga_vga, 1
instance = comp, \rst_n~input , rst_n~input, cmos_fpga_vga, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|rst_nr1 , u_system_ctrl|rst_nr1, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|rst_nr2 , u_system_ctrl|rst_nr2, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[9]~38 , u_system_ctrl|u_system_delay|cnt[9]~38, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[10]~40 , u_system_ctrl|u_system_delay|cnt[10]~40, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[10] , u_system_ctrl|u_system_delay|cnt[10], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[11]~42 , u_system_ctrl|u_system_delay|cnt[11]~42, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[12]~44 , u_system_ctrl|u_system_delay|cnt[12]~44, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[12] , u_system_ctrl|u_system_delay|cnt[12], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[13]~46 , u_system_ctrl|u_system_delay|cnt[13]~46, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[13] , u_system_ctrl|u_system_delay|cnt[13], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[14]~48 , u_system_ctrl|u_system_delay|cnt[14]~48, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[14] , u_system_ctrl|u_system_delay|cnt[14], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[16]~52 , u_system_ctrl|u_system_delay|cnt[16]~52, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[16] , u_system_ctrl|u_system_delay|cnt[16], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[18]~56 , u_system_ctrl|u_system_delay|cnt[18]~56, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[19]~58 , u_system_ctrl|u_system_delay|cnt[19]~58, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[19] , u_system_ctrl|u_system_delay|cnt[19], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[20]~61 , u_system_ctrl|u_system_delay|cnt[20]~61, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[20] , u_system_ctrl|u_system_delay|cnt[20], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[21]~63 , u_system_ctrl|u_system_delay|cnt[21]~63, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[21] , u_system_ctrl|u_system_delay|cnt[21], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[22]~65 , u_system_ctrl|u_system_delay|cnt[22]~65, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[22] , u_system_ctrl|u_system_delay|cnt[22], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|LessThan0~2 , u_system_ctrl|u_system_delay|LessThan0~2, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[1] , u_system_ctrl|u_system_delay|cnt[1], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[3]~26 , u_system_ctrl|u_system_delay|cnt[3]~26, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[3] , u_system_ctrl|u_system_delay|cnt[3], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[4]~28 , u_system_ctrl|u_system_delay|cnt[4]~28, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[4] , u_system_ctrl|u_system_delay|cnt[4], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[5]~30 , u_system_ctrl|u_system_delay|cnt[5]~30, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[5] , u_system_ctrl|u_system_delay|cnt[5], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[6]~32 , u_system_ctrl|u_system_delay|cnt[6]~32, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[6] , u_system_ctrl|u_system_delay|cnt[6], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[7]~34 , u_system_ctrl|u_system_delay|cnt[7]~34, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[8]~36 , u_system_ctrl|u_system_delay|cnt[8]~36, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[8] , u_system_ctrl|u_system_delay|cnt[8], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[9] , u_system_ctrl|u_system_delay|cnt[9], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|Equal0~6 , u_system_ctrl|u_system_delay|Equal0~6, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|Equal0~7 , u_system_ctrl|u_system_delay|Equal0~7, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[18] , u_system_ctrl|u_system_delay|cnt[18], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|Equal0~1 , u_system_ctrl|u_system_delay|Equal0~1, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[11] , u_system_ctrl|u_system_delay|cnt[11], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|Equal0~0 , u_system_ctrl|u_system_delay|Equal0~0, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|Equal0~2 , u_system_ctrl|u_system_delay|Equal0~2, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[0]~60 , u_system_ctrl|u_system_delay|cnt[0]~60, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[0] , u_system_ctrl|u_system_delay|cnt[0], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|Equal0~3 , u_system_ctrl|u_system_delay|Equal0~3, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|cnt[7] , u_system_ctrl|u_system_delay|cnt[7], cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|Equal0~4 , u_system_ctrl|u_system_delay|Equal0~4, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_system_delay|Equal0~5 , u_system_ctrl|u_system_delay|Equal0~5, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|sysrst_nr0 , u_system_ctrl|sysrst_nr0, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|sysrst_nr1 , u_system_ctrl|sysrst_nr1, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|sysrst_nr2 , u_system_ctrl|sysrst_nr2, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|sysrst_nr2~clkctrl , u_system_ctrl|sysrst_nr2~clkctrl, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~13 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~13, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~0 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~33 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~33, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~35 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~35, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~37 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~37, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~39 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~39, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[14]~41 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[14]~41, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[14] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[14], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2 , u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[0]~14 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[0]~14, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[0] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~15 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~15, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~19 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~19, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~21 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~21, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~25 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~25, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~27 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~27, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~29 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~29, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~31 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~31, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~1 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~3 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~4 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~22 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~22, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0001 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0001, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~2 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~21 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~21, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0011 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0011, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector1~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector1~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~19 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~19, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0101 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0101, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector2~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector2~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~20 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~20, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~8 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector3~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector3~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~0 , u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~9 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~11 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~11, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~15 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~15, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~17 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~17, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~19 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~19, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~21 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~21, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~23 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~23, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[0]~11 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[0]~11, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[3]~17 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[3]~17, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[4]~19 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[4]~19, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[4] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[5]~21 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[5]~21, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[7]~25 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[7]~25, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[7] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[8]~27 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[8]~27, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[8] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[9]~29 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[9]~29, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[9] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[10]~31 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[10]~31, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[10] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~1 , u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[0] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[1]~13 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[1]~13, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[1] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[2]~15 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[2]~15, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[2] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[3] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~2 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[5] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_15us[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~0 , u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req , u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~0 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001 , u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[2]~15 , u_lcd_top|u_lcd_driver|vcnt[2]~15, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[9]~29 , u_lcd_top|u_lcd_driver|vcnt[9]~29, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[10]~31 , u_lcd_top|u_lcd_driver|vcnt[10]~31, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[1]~13 , u_lcd_top|u_lcd_driver|hcnt[1]~13, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[4]~19 , u_lcd_top|u_lcd_driver|hcnt[4]~19, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[5]~21 , u_lcd_top|u_lcd_driver|hcnt[5]~21, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[5] , u_lcd_top|u_lcd_driver|hcnt[5], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[6]~23 , u_lcd_top|u_lcd_driver|hcnt[6]~23, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[6] , u_lcd_top|u_lcd_driver|hcnt[6], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[7]~25 , u_lcd_top|u_lcd_driver|hcnt[7]~25, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[7] , u_lcd_top|u_lcd_driver|hcnt[7], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[8]~27 , u_lcd_top|u_lcd_driver|hcnt[8]~27, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[9]~29 , u_lcd_top|u_lcd_driver|hcnt[9]~29, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[9] , u_lcd_top|u_lcd_driver|hcnt[9], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[10]~31 , u_lcd_top|u_lcd_driver|hcnt[10]~31, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[10] , u_lcd_top|u_lcd_driver|hcnt[10], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[8] , u_lcd_top|u_lcd_driver|hcnt[8], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Equal0~0 , u_lcd_top|u_lcd_driver|Equal0~0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan0~0 , u_lcd_top|u_lcd_driver|LessThan0~0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[1] , u_lcd_top|u_lcd_driver|hcnt[1], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[2]~15 , u_lcd_top|u_lcd_driver|hcnt[2]~15, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[4] , u_lcd_top|u_lcd_driver|hcnt[4], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|hcnt[2] , u_lcd_top|u_lcd_driver|hcnt[2], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan8~0 , u_lcd_top|u_lcd_driver|LessThan8~0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Equal0~1 , u_lcd_top|u_lcd_driver|Equal0~1, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Equal0~3 , u_lcd_top|u_lcd_driver|Equal0~3, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[10] , u_lcd_top|u_lcd_driver|vcnt[10], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan2~2 , u_lcd_top|u_lcd_driver|LessThan2~2, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[2] , u_lcd_top|u_lcd_driver|vcnt[2], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[3]~17 , u_lcd_top|u_lcd_driver|vcnt[3]~17, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[3] , u_lcd_top|u_lcd_driver|vcnt[3], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[4]~19 , u_lcd_top|u_lcd_driver|vcnt[4]~19, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[4] , u_lcd_top|u_lcd_driver|vcnt[4], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[5]~21 , u_lcd_top|u_lcd_driver|vcnt[5]~21, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[5] , u_lcd_top|u_lcd_driver|vcnt[5], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[6]~23 , u_lcd_top|u_lcd_driver|vcnt[6]~23, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[7]~25 , u_lcd_top|u_lcd_driver|vcnt[7]~25, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[7] , u_lcd_top|u_lcd_driver|vcnt[7], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[8]~27 , u_lcd_top|u_lcd_driver|vcnt[8]~27, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[9] , u_lcd_top|u_lcd_driver|vcnt[9], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan6~1 , u_lcd_top|u_lcd_driver|LessThan6~1, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[8] , u_lcd_top|u_lcd_driver|vcnt[8], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|vcnt[6] , u_lcd_top|u_lcd_driver|vcnt[6], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan6~0 , u_lcd_top|u_lcd_driver|LessThan6~0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan6~3 , u_lcd_top|u_lcd_driver|LessThan6~3, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan8~2 , u_lcd_top|u_lcd_driver|LessThan8~2, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|lcd_request~0 , u_lcd_top|u_lcd_driver|lcd_request~0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan7~0 , u_lcd_top|u_lcd_driver|LessThan7~0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|lcd_request~1 , u_lcd_top|u_lcd_driver|lcd_request~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|lcd_framesync~0 , u_lcd_top|u_lcd_driver|lcd_framesync~0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|lcd_framesync , u_lcd_top|u_lcd_driver|lcd_framesync, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|data_valid_r , u_sdram_2fifo_top|u_dcfifo_ctrl|data_valid_r, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[9] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[8]~25 , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[8]~25, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[8] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector12~2 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector12~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector12~3 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector12~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1] , u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal9~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal9~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector8~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector8~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~1 , u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[10] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_rdempty , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|int_rdempty, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[10] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~16 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~16, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~10, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[10] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[0]~12 , u_CMOS_Capture|X_Cont[0]~12, cmos_fpga_vga, 1
instance = comp, \cmos_vsync~input , cmos_vsync~input, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_VSYNC~0 , u_CMOS_Capture|mCMOS_VSYNC~0, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_VSYNC , u_CMOS_Capture|mCMOS_VSYNC, cmos_fpga_vga, 1
instance = comp, \cmos_href~input , cmos_href~input, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_HREF , u_CMOS_Capture|mCMOS_HREF, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|always3~0 , u_CMOS_Capture|always3~0, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[0] , u_CMOS_Capture|X_Cont[0], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[1]~14 , u_CMOS_Capture|X_Cont[1]~14, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[4]~20 , u_CMOS_Capture|X_Cont[4]~20, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[4] , u_CMOS_Capture|X_Cont[4], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[5]~22 , u_CMOS_Capture|X_Cont[5]~22, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[5] , u_CMOS_Capture|X_Cont[5], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[6]~24 , u_CMOS_Capture|X_Cont[6]~24, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[6] , u_CMOS_Capture|X_Cont[6], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[7]~26 , u_CMOS_Capture|X_Cont[7]~26, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[8]~28 , u_CMOS_Capture|X_Cont[8]~28, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[8] , u_CMOS_Capture|X_Cont[8], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[9]~30 , u_CMOS_Capture|X_Cont[9]~30, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[10] , u_CMOS_Capture|X_Cont[10], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[7] , u_CMOS_Capture|X_Cont[7], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[9] , u_CMOS_Capture|X_Cont[9], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|X_Cont[1] , u_CMOS_Capture|X_Cont[1], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oCLK~0 , u_CMOS_Capture|CMOS_oCLK~0, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oCLK~1 , u_CMOS_Capture|CMOS_oCLK~1, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oCLK~2 , u_CMOS_Capture|CMOS_oCLK~2, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oCLK~4 , u_CMOS_Capture|CMOS_oCLK~4, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oCLK , u_CMOS_Capture|CMOS_oCLK, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~11, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~13, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~15, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~16 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|op_1~16, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~20 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~20, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~21 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~21, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector6~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector6~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~22 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~22, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector9~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector9~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector12~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector12~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector12~1 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector12~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector10~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector10~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~2 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector11~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector11~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~3 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~6 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~5 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~23 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~23, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~24 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~24, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0011 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0011, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Selector7~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Selector7~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100 , u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0 , u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|Equal1~0 , u_sdram_2fifo_top|u_sdramtop|module_003|Equal1~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~1 , u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn , u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0 , u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~0 , u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~1 , u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0 , u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18 , u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~0 , u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_sdram_pll|altpll_component|_clk0~clkctrl , u_system_ctrl|u_sdram_pll|altpll_component|_clk0~clkctrl, cmos_fpga_vga, 1
instance = comp, \cmos_data[0]~input , cmos_data[0]~input, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_iDATA[0]~feeder , u_CMOS_Capture|mCMOS_iDATA[0]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_iDATA[0] , u_CMOS_Capture|mCMOS_iDATA[0], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[0]~feeder , u_CMOS_Capture|CMOS_oDATA[0]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[0]~0 , u_CMOS_Capture|CMOS_oDATA[0]~0, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[0] , u_CMOS_Capture|CMOS_oDATA[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a[9] , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, cmos_fpga_vga, 1
instance = comp, \cmos_data[1]~input , cmos_data[1]~input, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_iDATA[1] , u_CMOS_Capture|mCMOS_iDATA[1], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[1]~feeder , u_CMOS_Capture|CMOS_oDATA[1]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[1] , u_CMOS_Capture|CMOS_oDATA[1], cmos_fpga_vga, 1
instance = comp, \cmos_data[2]~input , cmos_data[2]~input, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_iDATA[2]~feeder , u_CMOS_Capture|mCMOS_iDATA[2]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_iDATA[2] , u_CMOS_Capture|mCMOS_iDATA[2], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[2]~feeder , u_CMOS_Capture|CMOS_oDATA[2]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[2] , u_CMOS_Capture|CMOS_oDATA[2], cmos_fpga_vga, 1
instance = comp, \cmos_data[3]~input , cmos_data[3]~input, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_iDATA[3] , u_CMOS_Capture|mCMOS_iDATA[3], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[3]~feeder , u_CMOS_Capture|CMOS_oDATA[3]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[3] , u_CMOS_Capture|CMOS_oDATA[3], cmos_fpga_vga, 1
instance = comp, \cmos_data[4]~input , cmos_data[4]~input, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_iDATA[4]~feeder , u_CMOS_Capture|mCMOS_iDATA[4]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_iDATA[4] , u_CMOS_Capture|mCMOS_iDATA[4], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[4]~feeder , u_CMOS_Capture|CMOS_oDATA[4]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[4] , u_CMOS_Capture|CMOS_oDATA[4], cmos_fpga_vga, 1
instance = comp, \cmos_data[5]~input , cmos_data[5]~input, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_iDATA[5] , u_CMOS_Capture|mCMOS_iDATA[5], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[5]~feeder , u_CMOS_Capture|CMOS_oDATA[5]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[5] , u_CMOS_Capture|CMOS_oDATA[5], cmos_fpga_vga, 1
instance = comp, \cmos_data[6]~input , cmos_data[6]~input, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_iDATA[6] , u_CMOS_Capture|mCMOS_iDATA[6], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[6]~feeder , u_CMOS_Capture|CMOS_oDATA[6]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[6] , u_CMOS_Capture|CMOS_oDATA[6], cmos_fpga_vga, 1
instance = comp, \cmos_data[7]~input , cmos_data[7]~input, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|mCMOS_iDATA[7] , u_CMOS_Capture|mCMOS_iDATA[7], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[7]~feeder , u_CMOS_Capture|CMOS_oDATA[7]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[7] , u_CMOS_Capture|CMOS_oDATA[7], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[0]~feeder , u_CMOS_Capture|Pre_CMOS_iDATA[0]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[0]~1 , u_CMOS_Capture|Pre_CMOS_iDATA[0]~1, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[0] , u_CMOS_Capture|Pre_CMOS_iDATA[0], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[8]~feeder , u_CMOS_Capture|CMOS_oDATA[8]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[8] , u_CMOS_Capture|CMOS_oDATA[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[0]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[0]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17 , u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|always0~0 , u_sdram_2fifo_top|u_sdramtop|module_003|always0~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[0] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[1]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[1]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[1] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[2]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[2]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[2] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[3]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[3]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[3] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[4]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[4]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[4] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[5]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[5]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[5] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[6]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[6]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[6] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[7]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[7]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[7] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[8]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[8]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[8] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[8], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[1]~feeder , u_CMOS_Capture|Pre_CMOS_iDATA[1]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[1] , u_CMOS_Capture|Pre_CMOS_iDATA[1], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[9] , u_CMOS_Capture|CMOS_oDATA[9], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder , u_CMOS_Capture|Pre_CMOS_iDATA[2]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[2] , u_CMOS_Capture|Pre_CMOS_iDATA[2], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[10]~feeder , u_CMOS_Capture|CMOS_oDATA[10]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[10] , u_CMOS_Capture|CMOS_oDATA[10], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[3]~feeder , u_CMOS_Capture|Pre_CMOS_iDATA[3]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[3] , u_CMOS_Capture|Pre_CMOS_iDATA[3], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[11]~feeder , u_CMOS_Capture|CMOS_oDATA[11]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[11] , u_CMOS_Capture|CMOS_oDATA[11], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[4]~feeder , u_CMOS_Capture|Pre_CMOS_iDATA[4]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[4] , u_CMOS_Capture|Pre_CMOS_iDATA[4], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[12]~feeder , u_CMOS_Capture|CMOS_oDATA[12]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[12] , u_CMOS_Capture|CMOS_oDATA[12], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[5]~feeder , u_CMOS_Capture|Pre_CMOS_iDATA[5]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[5] , u_CMOS_Capture|Pre_CMOS_iDATA[5], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[13]~feeder , u_CMOS_Capture|CMOS_oDATA[13]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[13] , u_CMOS_Capture|CMOS_oDATA[13], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[14]~feeder , u_CMOS_Capture|CMOS_oDATA[14]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[14] , u_CMOS_Capture|CMOS_oDATA[14], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[7]~feeder , u_CMOS_Capture|Pre_CMOS_iDATA[7]~feeder, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Pre_CMOS_iDATA[7] , u_CMOS_Capture|Pre_CMOS_iDATA[7], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_oDATA[15] , u_CMOS_Capture|CMOS_oDATA[15], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[9]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[9]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[9] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[10]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[10]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[10] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[11]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[11]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[11] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[11], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[12]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[12]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[12] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[12], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[13]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[13]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[13] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[13], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[14]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[14]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[14] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[14], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[15]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[15]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[15] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[15], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[0]~6 , u_I2C_AV_Config|u0|SD_COUNTER[0]~6, cmos_fpga_vga, 1
instance = comp, \comb~0 , comb~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[4]~14 , u_I2C_AV_Config|u0|SD_COUNTER[4]~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[0]~16 , u_I2C_AV_Config|mI2C_CLK_DIV[0]~16, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[10]~36 , u_I2C_AV_Config|mI2C_CLK_DIV[10]~36, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[11]~38 , u_I2C_AV_Config|mI2C_CLK_DIV[11]~38, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[12]~40 , u_I2C_AV_Config|mI2C_CLK_DIV[12]~40, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[12] , u_I2C_AV_Config|mI2C_CLK_DIV[12], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[13]~42 , u_I2C_AV_Config|mI2C_CLK_DIV[13]~42, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[14]~44 , u_I2C_AV_Config|mI2C_CLK_DIV[14]~44, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[14] , u_I2C_AV_Config|mI2C_CLK_DIV[14], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[15]~46 , u_I2C_AV_Config|mI2C_CLK_DIV[15]~46, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[15] , u_I2C_AV_Config|mI2C_CLK_DIV[15], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[13] , u_I2C_AV_Config|mI2C_CLK_DIV[13], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[11] , u_I2C_AV_Config|mI2C_CLK_DIV[11], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LessThan0~3 , u_I2C_AV_Config|LessThan0~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LessThan0~4 , u_I2C_AV_Config|LessThan0~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[0] , u_I2C_AV_Config|mI2C_CLK_DIV[0], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[1]~18 , u_I2C_AV_Config|mI2C_CLK_DIV[1]~18, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[1] , u_I2C_AV_Config|mI2C_CLK_DIV[1], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[2]~20 , u_I2C_AV_Config|mI2C_CLK_DIV[2]~20, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[2] , u_I2C_AV_Config|mI2C_CLK_DIV[2], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[4]~24 , u_I2C_AV_Config|mI2C_CLK_DIV[4]~24, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[4] , u_I2C_AV_Config|mI2C_CLK_DIV[4], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[7]~30 , u_I2C_AV_Config|mI2C_CLK_DIV[7]~30, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[7] , u_I2C_AV_Config|mI2C_CLK_DIV[7], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[8]~32 , u_I2C_AV_Config|mI2C_CLK_DIV[8]~32, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[8] , u_I2C_AV_Config|mI2C_CLK_DIV[8], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[9]~34 , u_I2C_AV_Config|mI2C_CLK_DIV[9]~34, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[9] , u_I2C_AV_Config|mI2C_CLK_DIV[9], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CLK_DIV[10] , u_I2C_AV_Config|mI2C_CLK_DIV[10], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LessThan0~2 , u_I2C_AV_Config|LessThan0~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CTRL_CLK~0 , u_I2C_AV_Config|mI2C_CTRL_CLK~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_CTRL_CLK , u_I2C_AV_Config|mI2C_CTRL_CLK, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|i2c_en_r0 , u_I2C_AV_Config|i2c_en_r0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|i2c_negclk , u_I2C_AV_Config|i2c_negclk, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[4] , u_I2C_AV_Config|u0|SD_COUNTER[4], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Decoder0~0 , u_I2C_AV_Config|u0|Decoder0~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|END~1 , u_I2C_AV_Config|u0|END~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[1]~7 , u_I2C_AV_Config|LUT_INDEX[1]~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|i2c_en_r1 , u_I2C_AV_Config|i2c_en_r1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[5]~16 , u_I2C_AV_Config|LUT_INDEX[5]~16, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[5] , u_I2C_AV_Config|LUT_INDEX[5], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mSetup_ST~12 , u_I2C_AV_Config|mSetup_ST~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mSetup_ST.00 , u_I2C_AV_Config|mSetup_ST.00, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|Selector3~0 , u_I2C_AV_Config|Selector3~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|Selector3~1 , u_I2C_AV_Config|Selector3~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_WR~0 , u_I2C_AV_Config|mI2C_WR~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_WR , u_I2C_AV_Config|mI2C_WR, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR3~0 , u_I2C_AV_Config|u0|ACKR3~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~5 , u_I2C_AV_Config|u0|Mux1~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR3~1 , u_I2C_AV_Config|u0|ACKR3~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR3~2 , u_I2C_AV_Config|u0|ACKR3~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR3~3 , u_I2C_AV_Config|u0|ACKR3~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR3 , u_I2C_AV_Config|u0|ACKR3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector9~1 , u_I2C_AV_Config|u0|Selector9~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR1~1 , u_I2C_AV_Config|u0|ACKR1~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR1~2 , u_I2C_AV_Config|u0|ACKR1~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR1 , u_I2C_AV_Config|u0|ACKR1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Decoder0~1 , u_I2C_AV_Config|u0|Decoder0~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Decoder0~2 , u_I2C_AV_Config|u0|Decoder0~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR2~2 , u_I2C_AV_Config|u0|ACKR2~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKR2 , u_I2C_AV_Config|u0|ACKR2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACK~0 , u_I2C_AV_Config|u0|ACK~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW1~0 , u_I2C_AV_Config|u0|ACKW1~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW1~1 , u_I2C_AV_Config|u0|ACKW1~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW1~2 , u_I2C_AV_Config|u0|ACKW1~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW1 , u_I2C_AV_Config|u0|ACKW1, cmos_fpga_vga, 1
instance = comp, \i2c_sdat~input , i2c_sdat~input, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW3~0 , u_I2C_AV_Config|u0|ACKW3~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector2~0 , u_I2C_AV_Config|u0|Selector2~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|END~4 , u_I2C_AV_Config|u0|END~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW3~1 , u_I2C_AV_Config|u0|ACKW3~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW3~2 , u_I2C_AV_Config|u0|ACKW3~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACKW3 , u_I2C_AV_Config|u0|ACKW3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACK~1 , u_I2C_AV_Config|u0|ACK~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|ACK~2 , u_I2C_AV_Config|u0|ACK~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mSetup_ST~13 , u_I2C_AV_Config|mSetup_ST~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mSetup_ST.10 , u_I2C_AV_Config|mSetup_ST.10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[7]~13 , u_I2C_AV_Config|LUT_INDEX[7]~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[1] , u_I2C_AV_Config|LUT_INDEX[1], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[2]~9 , u_I2C_AV_Config|LUT_INDEX[2]~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[2] , u_I2C_AV_Config|LUT_INDEX[2], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[3]~11 , u_I2C_AV_Config|LUT_INDEX[3]~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[4]~14 , u_I2C_AV_Config|LUT_INDEX[4]~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[4] , u_I2C_AV_Config|LUT_INDEX[4], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[6]~18 , u_I2C_AV_Config|LUT_INDEX[6]~18, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[6] , u_I2C_AV_Config|LUT_INDEX[6], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[7]~20 , u_I2C_AV_Config|LUT_INDEX[7]~20, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[7] , u_I2C_AV_Config|LUT_INDEX[7], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LessThan1~0 , u_I2C_AV_Config|LessThan1~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_GO~1 , u_I2C_AV_Config|mI2C_GO~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_GO , u_I2C_AV_Config|mI2C_GO, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|END~6 , u_I2C_AV_Config|u0|END~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|END , u_I2C_AV_Config|u0|END, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|mI2C_GO~0 , u_I2C_AV_Config|mI2C_GO~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[0] , u_I2C_AV_Config|u0|SD_COUNTER[0], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[1]~8 , u_I2C_AV_Config|u0|SD_COUNTER[1]~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[1] , u_I2C_AV_Config|u0|SD_COUNTER[1], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[2]~10 , u_I2C_AV_Config|u0|SD_COUNTER[2]~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[2] , u_I2C_AV_Config|u0|SD_COUNTER[2], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[3]~12 , u_I2C_AV_Config|u0|SD_COUNTER[3]~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[3] , u_I2C_AV_Config|u0|SD_COUNTER[3], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[5]~16 , u_I2C_AV_Config|u0|SD_COUNTER[5]~16, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SD_COUNTER[5] , u_I2C_AV_Config|u0|SD_COUNTER[5], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[3] , u_I2C_AV_Config|LUT_INDEX[3], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~13 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[0]~22 , u_I2C_AV_Config|LUT_INDEX[0]~22, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|LUT_INDEX[0] , u_I2C_AV_Config|LUT_INDEX[0], cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~14 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~15 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~15, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~16 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr3~16, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~13 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~17 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr4~17, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~12 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr0~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~13 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~14 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr1~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~14 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~15 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~15, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~16 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~16, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~17 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr2~17, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~25 , u_I2C_AV_Config|u0|Mux1~25, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~26 , u_I2C_AV_Config|u0|Mux1~26, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~5 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr7~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~19 , u_I2C_AV_Config|u0|Mux1~19, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~6 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr6~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|comb~0 , u_I2C_AV_Config|u0|comb~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~17 , u_I2C_AV_Config|u0|Mux1~17, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~20 , u_I2C_AV_Config|u0|Mux1~20, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr5~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~48 , u_I2C_AV_Config|u0|Mux1~48, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~49 , u_I2C_AV_Config|u0|Mux1~49, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~21 , u_I2C_AV_Config|u0|Mux1~21, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~22 , u_I2C_AV_Config|u0|Mux1~22, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Equal3~2 , u_I2C_AV_Config|u0|Equal3~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~23 , u_I2C_AV_Config|u0|Mux1~23, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~24 , u_I2C_AV_Config|u0|Mux1~24, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~27 , u_I2C_AV_Config|u0|Mux1~27, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~29 , u_I2C_AV_Config|u0|Mux1~29, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~22 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~22, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~13 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~14 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~15 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~15, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~16 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~16, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~17 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~17, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~8 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~7 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~9 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~10 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~18 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~18, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~19 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~19, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~20 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~20, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~21 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr13~21, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~18 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~18, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~19 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~19, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~20 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr12~20, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~41 , u_I2C_AV_Config|u0|Mux1~41, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr8~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~36 , u_I2C_AV_Config|u0|Mux1~36, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~30 , u_I2C_AV_Config|u0|Mux1~30, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~31 , u_I2C_AV_Config|u0|Mux1~31, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~32 , u_I2C_AV_Config|u0|Mux1~32, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~0 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr9~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~33 , u_I2C_AV_Config|u0|Mux1~33, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~34 , u_I2C_AV_Config|u0|Mux1~34, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~37 , u_I2C_AV_Config|u0|Mux1~37, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~45 , u_I2C_AV_Config|u0|Mux1~45, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~42 , u_I2C_AV_Config|u0|Mux1~42, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~43 , u_I2C_AV_Config|u0|Mux1~43, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~10 , u_I2C_AV_Config|u0|Mux1~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~18 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~18, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~17 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~17, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~20 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~20, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~21 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~21, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~1 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~2 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~3 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~3, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~4 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~11 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~11, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~13 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~15 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~15, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~16 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~16, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~22 , u_I2C_AV_Config|u_I2C_OV7670_Config|WideOr14~22, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~12 , u_I2C_AV_Config|u0|Mux1~12, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~13 , u_I2C_AV_Config|u0|Mux1~13, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~14 , u_I2C_AV_Config|u0|Mux1~14, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_BIT~0 , u_I2C_AV_Config|u0|I2C_BIT~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_BIT , u_I2C_AV_Config|u0|I2C_BIT, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|comb~1 , u_I2C_AV_Config|u0|comb~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Mux1~4 , u_I2C_AV_Config|u0|Mux1~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Equal5~0 , u_I2C_AV_Config|u0|Equal5~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Equal0~1 , u_I2C_AV_Config|u0|Equal0~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SDO~2 , u_I2C_AV_Config|u0|SDO~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SDO~3 , u_I2C_AV_Config|u0|SDO~3, cmos_fpga_vga, 1
instance = comp, \u_system_ctrl|u_sdram_pll|altpll_component|_clk2~clkctrl_e_sdram_clk , u_system_ctrl|u_sdram_pll|altpll_component|_clk2~clkctrl_e_sdram_clk, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[4]~feeder , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[4]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[4] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[3]~feeder , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[3]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[3] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|init_state[3] , u_sdram_2fifo_top|u_sdramtop|module_001|init_state[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0 , u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[2]~0 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[2]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0 , u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[0] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|WideOr0~0 , u_sdram_2fifo_top|u_sdramtop|module_002|WideOr0~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7 , u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux17~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux17~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r~1 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux16~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux16~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[2] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux2~2 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux2~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux2~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux2~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~16 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~16, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_read~9 , u_sdbank_switch|state_read~9, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_read.000 , u_sdbank_switch|state_read.000, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_read.001~0 , u_sdbank_switch|state_read.001~0, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_read.001 , u_sdbank_switch|state_read.001, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_read.010~feeder , u_sdbank_switch|state_read.010~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_read.010 , u_sdbank_switch|state_read.010, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Equal0~0 , u_CMOS_Capture|Equal0~0, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|pos_CMOS_VSYNC , u_CMOS_Capture|pos_CMOS_VSYNC, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Frame_Cont[0]~8 , u_CMOS_Capture|Frame_Cont[0]~8, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Frame_Cont[0] , u_CMOS_Capture|Frame_Cont[0], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Frame_Cont[1]~6 , u_CMOS_Capture|Frame_Cont[1]~6, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Frame_Cont[1]~7 , u_CMOS_Capture|Frame_Cont[1]~7, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Frame_Cont[1] , u_CMOS_Capture|Frame_Cont[1], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Frame_Cont[3]~9 , u_CMOS_Capture|Frame_Cont[3]~9, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Frame_Cont[3]~4 , u_CMOS_Capture|Frame_Cont[3]~4, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Frame_Cont[3] , u_CMOS_Capture|Frame_Cont[3], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Frame_Cont[2]~10 , u_CMOS_Capture|Frame_Cont[2]~10, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Frame_Cont[2]~5 , u_CMOS_Capture|Frame_Cont[2]~5, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|Frame_Cont[2] , u_CMOS_Capture|Frame_Cont[2], cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|data_valid~0 , u_CMOS_Capture|data_valid~0, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|data_valid~1 , u_CMOS_Capture|data_valid~1, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|data_valid , u_CMOS_Capture|data_valid, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_VALID~0 , u_CMOS_Capture|CMOS_VALID~0, cmos_fpga_vga, 1
instance = comp, \u_CMOS_Capture|CMOS_VALID , u_CMOS_Capture|CMOS_VALID, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|bank_valid_r0~feeder , u_sdbank_switch|bank_valid_r0~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|bank_valid_r0 , u_sdbank_switch|bank_valid_r0, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|Selector4~0 , u_sdbank_switch|Selector4~0, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_read.011 , u_sdbank_switch|state_read.011, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|bank_valid_r1 , u_sdbank_switch|bank_valid_r1, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|Selector2~0 , u_sdbank_switch|Selector2~0, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|Selector5~0 , u_sdbank_switch|Selector5~0, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_read.100 , u_sdbank_switch|state_read.100, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|Selector3~0 , u_sdbank_switch|Selector3~0, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|rd_load , u_sdbank_switch|rd_load, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1 , u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2 , u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|frame_read_done~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|frame_read_done~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr1 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr2 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|frame_read_done~1 , u_sdram_2fifo_top|u_dcfifo_ctrl|frame_read_done~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~18 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~18, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~4 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[2]~2 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[2]~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0 , u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~2 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~3 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~3, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~8 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~8, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~9 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~9, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[0] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[0], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~21 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~21, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~23 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~23, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~25 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~25, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done , u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_write~9 , u_sdbank_switch|state_write~9, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_write.000 , u_sdbank_switch|state_write.000, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_write.001~0 , u_sdbank_switch|state_write.001~0, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_write.001 , u_sdbank_switch|state_write.001, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_write.010~feeder , u_sdbank_switch|state_write.010~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_write.010 , u_sdbank_switch|state_write.010, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|Selector1~0 , u_sdbank_switch|Selector1~0, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_write.011 , u_sdbank_switch|state_write.011, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|Selector2~1 , u_sdbank_switch|Selector2~1, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|state_write.100 , u_sdbank_switch|state_write.100, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|Selector0~0 , u_sdbank_switch|Selector0~0, cmos_fpga_vga, 1
instance = comp, \u_sdbank_switch|wr_load , u_sdbank_switch|wr_load, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|wr_load_r1~feeder , u_sdram_2fifo_top|u_dcfifo_ctrl|wr_load_r1~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|wr_load_r1 , u_sdram_2fifo_top|u_dcfifo_ctrl|wr_load_r1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|wr_load_r2 , u_sdram_2fifo_top|u_dcfifo_ctrl|wr_load_r2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|wr_load_flag , u_sdram_2fifo_top|u_dcfifo_ctrl|wr_load_flag, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~2 , u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~20 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~20, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~31 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~31, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~33 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~33, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~35 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~35, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~37 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~37, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~39 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~39, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~41 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~41, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~43 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~43, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[22]~45 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[22]~45, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[22] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[22], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[23]~47 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[23]~47, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[23] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[23], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4 , u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~18 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~18, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~20 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~20, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~10 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~10, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~11 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~11, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[1] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[1], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~22 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~22, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~12 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~12, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~13 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~13, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[2] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[2], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~1 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~14 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~14, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~24 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~24, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~2 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~7 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~7, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[3] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~26 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~26, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~16 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~16, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~17 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~17, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~28 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~28, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~18 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~18, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~5 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~19 , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~19, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[5] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[5], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~30 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~30, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[6] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[6], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~32 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~32, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[7] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[7], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~34 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~34, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~2 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~4 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~4, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~5 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~5, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~6 , u_sdram_2fifo_top|u_sdramtop|module_002|Mux7~6, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~2 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[8] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[8], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~36 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~36, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[9] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[9], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~38 , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~38, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~2 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~2, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[10] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[10], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20] , u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~0 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~1 , u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11] , u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|LessThan1~0 , u_lcd_top|u_lcd_driver|LessThan1~0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|lcd_hs , u_lcd_top|u_lcd_driver|lcd_hs, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|lcd_blank , u_lcd_top|u_lcd_driver|lcd_blank, cmos_fpga_vga, 1
instance = comp, \sdram_data[3]~input , sdram_data[3]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~1 , u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~1, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[3] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[3], cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a[9]~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a[9]~0, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, cmos_fpga_vga, 1
instance = comp, \sdram_data[4]~input , sdram_data[4]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[4] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[4], cmos_fpga_vga, 1
instance = comp, \sdram_data[5]~input , sdram_data[5]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[5]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[5]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[5] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[5], cmos_fpga_vga, 1
instance = comp, \sdram_data[6]~input , sdram_data[6]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[6] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[6], cmos_fpga_vga, 1
instance = comp, \sdram_data[7]~input , sdram_data[7]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[7]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[7]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[7] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[7], cmos_fpga_vga, 1
instance = comp, \sdram_data[8]~input , sdram_data[8]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[8] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[8], cmos_fpga_vga, 1
instance = comp, \sdram_data[9]~input , sdram_data[9]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[9] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[9], cmos_fpga_vga, 1
instance = comp, \sdram_data[10]~input , sdram_data[10]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[10]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[10]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[10] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[10], cmos_fpga_vga, 1
instance = comp, \sdram_data[11]~input , sdram_data[11]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[11] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[11], cmos_fpga_vga, 1
instance = comp, \sdram_data[0]~input , sdram_data[0]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[0] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[0], cmos_fpga_vga, 1
instance = comp, \sdram_data[1]~input , sdram_data[1]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[1]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[1]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[1] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[1], cmos_fpga_vga, 1
instance = comp, \sdram_data[2]~input , sdram_data[2]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[2]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[2]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[2] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[2], cmos_fpga_vga, 1
instance = comp, \sdram_data[12]~input , sdram_data[12]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[12] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[12], cmos_fpga_vga, 1
instance = comp, \sdram_data[13]~input , sdram_data[13]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[13] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[13], cmos_fpga_vga, 1
instance = comp, \sdram_data[14]~input , sdram_data[14]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[14]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[14]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[14] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[14], cmos_fpga_vga, 1
instance = comp, \sdram_data[15]~input , sdram_data[15]~input, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[15]~feeder , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[15]~feeder, cmos_fpga_vga, 1
instance = comp, \u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[15] , u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[15], cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~0 , u_lcd_top|u_lcd_driver|Add4~0, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~2 , u_lcd_top|u_lcd_driver|Add4~2, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~4 , u_lcd_top|u_lcd_driver|Add4~4, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~6 , u_lcd_top|u_lcd_driver|Add4~6, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~8 , u_lcd_top|u_lcd_driver|Add4~8, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~10 , u_lcd_top|u_lcd_driver|Add4~10, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~12 , u_lcd_top|u_lcd_driver|Add4~12, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~14 , u_lcd_top|u_lcd_driver|Add4~14, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~16 , u_lcd_top|u_lcd_driver|Add4~16, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~18 , u_lcd_top|u_lcd_driver|Add4~18, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~20 , u_lcd_top|u_lcd_driver|Add4~20, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~22 , u_lcd_top|u_lcd_driver|Add4~22, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~24 , u_lcd_top|u_lcd_driver|Add4~24, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~25 , u_lcd_top|u_lcd_driver|Add4~25, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~27 , u_lcd_top|u_lcd_driver|Add4~27, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~28 , u_lcd_top|u_lcd_driver|Add4~28, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~30 , u_lcd_top|u_lcd_driver|Add4~30, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~31 , u_lcd_top|u_lcd_driver|Add4~31, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~33 , u_lcd_top|u_lcd_driver|Add4~33, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~34 , u_lcd_top|u_lcd_driver|Add4~34, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~36 , u_lcd_top|u_lcd_driver|Add4~36, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~37 , u_lcd_top|u_lcd_driver|Add4~37, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~38 , u_lcd_top|u_lcd_driver|Add4~38, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~39 , u_lcd_top|u_lcd_driver|Add4~39, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~40 , u_lcd_top|u_lcd_driver|Add4~40, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~41 , u_lcd_top|u_lcd_driver|Add4~41, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~42 , u_lcd_top|u_lcd_driver|Add4~42, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~43 , u_lcd_top|u_lcd_driver|Add4~43, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~44 , u_lcd_top|u_lcd_driver|Add4~44, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~45 , u_lcd_top|u_lcd_driver|Add4~45, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~46 , u_lcd_top|u_lcd_driver|Add4~46, cmos_fpga_vga, 1
instance = comp, \u_lcd_top|u_lcd_driver|Add4~47 , u_lcd_top|u_lcd_driver|Add4~47, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_SCLK~7 , u_I2C_AV_Config|u0|I2C_SCLK~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_SCLK~6 , u_I2C_AV_Config|u0|I2C_SCLK~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_SCLK~8 , u_I2C_AV_Config|u0|I2C_SCLK~8, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_SCLK~4 , u_I2C_AV_Config|u0|I2C_SCLK~4, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_SCLK~5 , u_I2C_AV_Config|u0|I2C_SCLK~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_SCLK~0 , u_I2C_AV_Config|u0|I2C_SCLK~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_SCLK~1 , u_I2C_AV_Config|u0|I2C_SCLK~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Equal3~0 , u_I2C_AV_Config|u0|Equal3~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Equal3~1 , u_I2C_AV_Config|u0|Equal3~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_SCLK~2 , u_I2C_AV_Config|u0|I2C_SCLK~2, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_SCLK~9 , u_I2C_AV_Config|u0|I2C_SCLK~9, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector6~5 , u_I2C_AV_Config|u0|Selector6~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector6~6 , u_I2C_AV_Config|u0|Selector6~6, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector6~0 , u_I2C_AV_Config|u0|Selector6~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|END~0 , u_I2C_AV_Config|u0|END~0, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector6~1 , u_I2C_AV_Config|u0|Selector6~1, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|Selector6~7 , u_I2C_AV_Config|u0|Selector6~7, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SCLK~5 , u_I2C_AV_Config|u0|SCLK~5, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|SCLK , u_I2C_AV_Config|u0|SCLK, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|u0|I2C_SCLK~10 , u_I2C_AV_Config|u0|I2C_SCLK~10, cmos_fpga_vga, 1
instance = comp, \u_I2C_AV_Config|Config_Done , u_I2C_AV_Config|Config_Done, cmos_fpga_vga, 1
instance = comp, \rx_dv~input , rx_dv~input, cmos_fpga_vga, 1
instance = comp, \phy_clk_rx~input , phy_clk_rx~input, cmos_fpga_vga, 1
instance = comp, \phy_clk_tx~input , phy_clk_tx~input, cmos_fpga_vga, 1
instance = comp, \key1~input , key1~input, cmos_fpga_vga, 1
instance = comp, \rx_data[0]~input , rx_data[0]~input, cmos_fpga_vga, 1
instance = comp, \rx_data[1]~input , rx_data[1]~input, cmos_fpga_vga, 1
instance = comp, \rx_data[2]~input , rx_data[2]~input, cmos_fpga_vga, 1
instance = comp, \rx_data[3]~input , rx_data[3]~input, cmos_fpga_vga, 1
