{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 18:44:28 2011 " "Info: Processing started: Wed Feb 09 18:44:28 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC_TLC549 -c ADC_TLC549 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC_TLC549 -c ADC_TLC549" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_TLC549 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"ADC_TLC549\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ioclk~reg0 " "Info: Destination node ioclk~reg0" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 39 0 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioclk~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk1ms " "Info: Destination node clk1ms" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 25 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1ms } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 20 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ioclk~reg0  " "Info: Automatically promoted node ioclk~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ioclk~0 " "Info: Destination node ioclk~0" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 22 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioclk~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ioclk " "Info: Destination node ioclk" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ioclk } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioclk" } } } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 22 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 39 0 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioclk~reg0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1ms  " "Info: Automatically promoted node clk1ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk1ms~0 " "Info: Destination node clk1ms~0" {  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 25 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1ms~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 25 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1ms } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Warning: Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "53.315 ns register register " "Info: Estimated most critical path is register to register delay of 53.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tenvalue\[13\] 1 REG LAB_X28_Y11 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X28_Y11; Fanout = 16; REG Node = 'tenvalue\[13\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenvalue[13] } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.621 ns) 1.269 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[1\]~1 2 COMB LAB_X28_Y11 2 " "Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = LAB_X28_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { tenvalue[13] lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.355 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[2\]~3 3 COMB LAB_X28_Y11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.355 ns; Loc. = LAB_X28_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[1]~1 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.441 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[3\]~5 4 COMB LAB_X28_Y11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.441 ns; Loc. = LAB_X28_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.527 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[4\]~7 5 COMB LAB_X28_Y11 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.527 ns; Loc. = LAB_X28_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.033 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[5\]~8 6 COMB LAB_X28_Y11 13 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.033 ns; Loc. = LAB_X28_Y11; Fanout = 13; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.624 ns) 3.150 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[22\]~122 7 COMB LAB_X29_Y11 2 " "Info: 7: + IC(0.493 ns) + CELL(0.624 ns) = 3.150 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[22\]~122'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[22]~122 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 4.656 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[3\]~5 8 COMB LAB_X28_Y11 1 " "Info: 8: + IC(0.885 ns) + CELL(0.621 ns) = 4.656 ns; Loc. = LAB_X28_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[22]~122 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.742 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[4\]~7 9 COMB LAB_X28_Y11 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.742 ns; Loc. = LAB_X28_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.248 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[5\]~8 10 COMB LAB_X28_Y11 14 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 5.248 ns; Loc. = LAB_X28_Y11; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.206 ns) 6.365 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[27\]~297 11 COMB LAB_X29_Y11 3 " "Info: 11: + IC(0.911 ns) + CELL(0.206 ns) = 6.365 ns; Loc. = LAB_X29_Y11; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[27\]~297'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[27]~297 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.621 ns) 8.291 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[3\]~5 12 COMB LAB_X28_Y13 1 " "Info: 12: + IC(1.305 ns) + CELL(0.621 ns) = 8.291 ns; Loc. = LAB_X28_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[27]~297 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.377 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[4\]~7 13 COMB LAB_X28_Y13 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 8.377 ns; Loc. = LAB_X28_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.883 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[5\]~8 14 COMB LAB_X28_Y13 14 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 8.883 ns; Loc. = LAB_X28_Y13; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.206 ns) 10.421 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[32\]~298 15 COMB LAB_X29_Y11 3 " "Info: 15: + IC(1.332 ns) + CELL(0.206 ns) = 10.421 ns; Loc. = LAB_X29_Y11; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[32\]~298'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[32]~298 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.621 ns) 12.347 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[3\]~5 16 COMB LAB_X29_Y13 1 " "Info: 16: + IC(1.305 ns) + CELL(0.621 ns) = 12.347 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[32]~298 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.433 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[4\]~7 17 COMB LAB_X29_Y13 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 12.433 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.939 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[5\]~8 18 COMB LAB_X29_Y13 14 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 12.939 ns; Loc. = LAB_X29_Y13; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.624 ns) 14.477 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[36\]~93 19 COMB LAB_X29_Y11 2 " "Info: 19: + IC(0.914 ns) + CELL(0.624 ns) = 14.477 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[36\]~93'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[36]~93 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.621 ns) 16.403 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[2\]~3 20 COMB LAB_X29_Y13 2 " "Info: 20: + IC(1.305 ns) + CELL(0.621 ns) = 16.403 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[36]~93 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.489 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[3\]~5 21 COMB LAB_X29_Y13 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 16.489 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.575 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[4\]~7 22 COMB LAB_X29_Y13 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.575 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 17.081 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[5\]~8 23 COMB LAB_X29_Y13 14 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 17.081 ns; Loc. = LAB_X29_Y13; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.366 ns) 18.615 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[43\]~288 24 COMB LAB_X29_Y11 1 " "Info: 24: + IC(1.168 ns) + CELL(0.366 ns) = 18.615 ns; Loc. = LAB_X29_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[43\]~288'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[43]~288 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.621 ns) 20.918 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_9_result_int\[4\]~7 25 COMB LAB_X26_Y13 1 " "Info: 25: + IC(1.682 ns) + CELL(0.621 ns) = 20.918 ns; Loc. = LAB_X26_Y13; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[43]~288 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.424 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_9_result_int\[5\]~8 26 COMB LAB_X26_Y13 14 " "Info: 26: + IC(0.000 ns) + CELL(0.506 ns) = 21.424 ns; Loc. = LAB_X26_Y13; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.366 ns) 23.335 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[48\]~289 27 COMB LAB_X29_Y11 1 " "Info: 27: + IC(1.545 ns) + CELL(0.366 ns) = 23.335 ns; Loc. = LAB_X29_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[48\]~289'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[48]~289 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.621 ns) 25.218 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[4\]~7 28 COMB LAB_X26_Y11 1 " "Info: 28: + IC(1.262 ns) + CELL(0.621 ns) = 25.218 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[48]~289 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.724 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[5\]~8 29 COMB LAB_X26_Y11 14 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 25.724 ns; Loc. = LAB_X26_Y11; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.624 ns) 27.219 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[50\]~64 30 COMB LAB_X29_Y11 2 " "Info: 30: + IC(0.871 ns) + CELL(0.624 ns) = 27.219 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[50\]~64'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[50]~64 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.621 ns) 29.102 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[1\]~1 31 COMB LAB_X26_Y11 2 " "Info: 31: + IC(1.262 ns) + CELL(0.621 ns) = 29.102 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[1\]~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[50]~64 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.188 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[2\]~3 32 COMB LAB_X26_Y11 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 29.188 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[1]~1 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.274 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[3\]~5 33 COMB LAB_X26_Y11 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 29.274 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.360 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[4\]~7 34 COMB LAB_X26_Y11 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 29.360 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.866 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[5\]~8 35 COMB LAB_X26_Y11 14 " "Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 29.866 ns; Loc. = LAB_X26_Y11; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.624 ns) 31.404 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[55\]~54 36 COMB LAB_X26_Y9 2 " "Info: 36: + IC(0.914 ns) + CELL(0.624 ns) = 31.404 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[55\]~54'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[55]~54 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 32.603 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[1\]~1 37 COMB LAB_X26_Y9 2 " "Info: 37: + IC(0.578 ns) + CELL(0.621 ns) = 32.603 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[1\]~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[55]~54 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.689 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[2\]~3 38 COMB LAB_X26_Y9 2 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 32.689 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[1]~1 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.775 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[3\]~5 39 COMB LAB_X26_Y9 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 32.775 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.861 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[4\]~7 40 COMB LAB_X26_Y9 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 32.861 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 33.367 ns lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[5\]~8 41 COMB LAB_X26_Y9 14 " "Info: 41: + IC(0.000 ns) + CELL(0.506 ns) = 33.367 ns; Loc. = LAB_X26_Y9; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_hem:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_12_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.202 ns) 35.267 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[60\]~44 42 COMB LAB_X29_Y10 2 " "Info: 42: + IC(1.698 ns) + CELL(0.202 ns) = 35.267 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[60\]~44'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[60]~44 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 36.466 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[1\]~1 43 COMB LAB_X29_Y10 2 " "Info: 43: + IC(0.578 ns) + CELL(0.621 ns) = 36.466 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[1\]~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[60]~44 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.552 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[2\]~3 44 COMB LAB_X29_Y10 2 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 36.552 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[1]~1 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.638 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[3\]~5 45 COMB LAB_X29_Y10 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 36.638 ns; Loc. = LAB_X29_Y10; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.724 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[4\]~7 46 COMB LAB_X29_Y10 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 36.724 ns; Loc. = LAB_X29_Y10; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 37.230 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[5\]~8 47 COMB LAB_X29_Y10 10 " "Info: 47: + IC(0.000 ns) + CELL(0.506 ns) = 37.230 ns; Loc. = LAB_X29_Y10; Fanout = 10; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_13_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.370 ns) 38.758 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[66\]~309 48 COMB LAB_X30_Y9 2 " "Info: 48: + IC(1.158 ns) + CELL(0.370 ns) = 38.758 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[66\]~309'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[66]~309 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 40.264 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[2\]~3 49 COMB LAB_X29_Y9 2 " "Info: 49: + IC(0.885 ns) + CELL(0.621 ns) = 40.264 ns; Loc. = LAB_X29_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[66]~309 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.350 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[3\]~5 50 COMB LAB_X29_Y9 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 40.350 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.436 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[4\]~7 51 COMB LAB_X29_Y9 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 40.436 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 40.942 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[5\]~8 52 COMB LAB_X29_Y9 10 " "Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 40.942 ns; Loc. = LAB_X29_Y9; Fanout = 10; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_14_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.206 ns) 42.470 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[72\]~317 53 COMB LAB_X28_Y10 3 " "Info: 53: + IC(1.322 ns) + CELL(0.206 ns) = 42.470 ns; Loc. = LAB_X28_Y10; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[72\]~317'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[72]~317 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 44.385 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[3\]~5 54 COMB LAB_X29_Y9 1 " "Info: 54: + IC(1.294 ns) + CELL(0.621 ns) = 44.385 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[72]~317 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.471 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[4\]~7 55 COMB LAB_X29_Y9 1 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 44.471 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.977 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[5\]~8 56 COMB LAB_X29_Y9 8 " "Info: 56: + IC(0.000 ns) + CELL(0.506 ns) = 44.977 ns; Loc. = LAB_X29_Y9; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_15_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.651 ns) 46.505 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[75\]~14 57 COMB LAB_X29_Y8 3 " "Info: 57: + IC(0.877 ns) + CELL(0.651 ns) = 46.505 ns; Loc. = LAB_X29_Y8; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[75\]~14'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[75]~14 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 47.704 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[1\]~1 58 COMB LAB_X29_Y8 2 " "Info: 58: + IC(0.578 ns) + CELL(0.621 ns) = 47.704 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[1\]~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[75]~14 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.790 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[2\]~3 59 COMB LAB_X29_Y8 2 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 47.790 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[2\]~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[1]~1 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.876 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[3\]~5 60 COMB LAB_X29_Y8 1 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 47.876 ns; Loc. = LAB_X29_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[3\]~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.962 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[4\]~7 61 COMB LAB_X29_Y8 1 " "Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 47.962 ns; Loc. = LAB_X29_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[4\]~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 48.468 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[5\]~8 62 COMB LAB_X29_Y8 4 " "Info: 62: + IC(0.000 ns) + CELL(0.506 ns) = 48.468 ns; Loc. = LAB_X29_Y8; Fanout = 4; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|add_sub_16_result_int\[5\]~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 49.279 ns lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[81\]~294 63 COMB LAB_X29_Y8 8 " "Info: 63: + IC(0.187 ns) + CELL(0.624 ns) = 49.279 ns; Loc. = LAB_X29_Y8; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_k6m:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_o2f:divider\|StageOut\[81\]~294'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[81]~294 } "NODE_NAME" } } { "db/alt_u_div_o2f.tdf" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/db/alt_u_div_o2f.tdf" 123 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.206 ns) 50.774 ns Mux6~5 64 COMB LAB_X26_Y8 1 " "Info: 64: + IC(1.289 ns) + CELL(0.206 ns) = 50.774 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'Mux6~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[81]~294 Mux6~5 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 51.585 ns Mux6~6 65 COMB LAB_X26_Y8 1 " "Info: 65: + IC(0.605 ns) + CELL(0.206 ns) = 51.585 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'Mux6~6'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Mux6~5 Mux6~6 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 52.396 ns Mux6~7 66 COMB LAB_X26_Y8 1 " "Info: 66: + IC(0.605 ns) + CELL(0.206 ns) = 52.396 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'Mux6~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Mux6~6 Mux6~7 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 53.207 ns Mux6~8 67 COMB LAB_X26_Y8 1 " "Info: 67: + IC(0.187 ns) + CELL(0.624 ns) = 53.207 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'Mux6~8'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Mux6~7 Mux6~8 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 53.315 ns segdata\[0\]~reg0 68 REG LAB_X26_Y8 1 " "Info: 68: + IC(0.000 ns) + CELL(0.108 ns) = 53.315 ns; Loc. = LAB_X26_Y8; Fanout = 1; REG Node = 'segdata\[0\]~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux6~8 segdata[0]~reg0 } "NODE_NAME" } } { "ADC_TLC549.v" "" { Text "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.v" 142 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.672 ns ( 44.40 % ) " "Info: Total cell delay = 23.672 ns ( 44.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "29.643 ns ( 55.60 % ) " "Info: Total interconnect delay = 29.643 ns ( 55.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "53.315 ns" { tenvalue[13] lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[1]~1 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[22]~122 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[27]~297 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[32]~298 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[36]~93 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[43]~288 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[48]~289 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[50]~64 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[1]~1 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[55]~54 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[1]~1 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[2]~3 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~5 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~7 lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[60]~44 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[1]~1 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[66]~309 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[72]~317 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[75]~14 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[1]~1 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[2]~3 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[3]~5 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[4]~7 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[5]~8 lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[81]~294 Mux6~5 Mux6~6 Mux6~7 Mux6~8 segdata[0]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Warning: Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segdata\[0\] 0 " "Info: Pin \"segdata\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segdata\[1\] 0 " "Info: Pin \"segdata\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segdata\[2\] 0 " "Info: Pin \"segdata\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segdata\[3\] 0 " "Info: Pin \"segdata\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segdata\[4\] 0 " "Info: Pin \"segdata\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segdata\[5\] 0 " "Info: Pin \"segdata\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segdata\[6\] 0 " "Info: Pin \"segdata\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segdata\[7\] 0 " "Info: Pin \"segdata\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioclk 0 " "Info: Pin \"ioclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs 0 " "Info: Pin \"cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcs\[0\] 0 " "Info: Pin \"segcs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcs\[1\] 0 " "Info: Pin \"segcs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcs\[2\] 0 " "Info: Pin \"segcs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcs\[3\] 0 " "Info: Pin \"segcs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.fit.smsg " "Info: Generated suppressed messages file E:/A-C8V4整理的Verilog程序/33实验三十三：利用程序实现ADC_TLC549采样/ADC_TLC549.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 09 18:45:05 2011 " "Info: Processing ended: Wed Feb 09 18:45:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
