module t(input clk, input [31:0] d, output reg [31:0] q);
  always @(posedge clk) q <= d;
endmodule
