v 20100214 2
P 1000 2300 1000 2000 1 0 0
{
T 1050 2100 5 8 1 1 0 0 1
pinnumber=8
T 950 2100 5 8 0 1 0 6 1
pinseq=8
T 1000 1850 9 8 1 1 180 5 1
pinlabel=VDD
T 1000 1800 5 8 0 1 0 5 1
pintype=pwr
}
P 2000 1400 1700 1400 1 0 0
{
T 1800 1450 5 8 1 1 0 0 1
pinnumber=6
T 1800 1350 5 8 0 1 0 2 1
pinseq=6
T 1650 1500 9 8 1 1 0 6 1
pinlabel=OUT
T 1650 1400 5 8 0 1 0 8 1
pintype=clk
}
P 0 1700 300 1700 1 0 0
{
T 200 1750 5 8 1 1 0 6 1
pinnumber=1
T 200 1650 5 8 0 1 0 8 1
pinseq=1
T 350 1700 9 8 1 1 0 0 1
pinlabel=IN
T 350 1700 5 8 0 1 0 2 1
pintype=clk
}
P 0 800 300 800 1 0 0
{
T 200 850 5 8 1 1 0 6 1
pinnumber=2
T 200 750 5 8 0 1 0 8 1
pinseq=2
T 350 800 9 8 1 1 0 0 1
pinlabel=SSC_SEL_0
T 350 800 5 8 0 1 0 2 1
pintype=in
}
P 1000 0 1000 300 1 0 0
{
T 1050 200 5 8 1 1 0 2 1
pinnumber=4
T 950 200 5 8 0 1 0 8 1
pinseq=4
T 1000 350 9 8 1 1 0 3 1
pinlabel=GND
T 1000 500 5 8 0 1 0 3 1
pintype=pwr
}
B 300 300 1400 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1700 2100 8 10 1 1 0 6 1
refdes=U?
T 300 2700 5 10 0 0 0 0 1
footprint=TSSOP8_SE
T 300 2900 5 10 0 0 0 0 1
author=Bernt Weber
T 300 3100 5 10 0 0 0 0 1
description=Clock Buffer/Multiplier with optional SSC
T 300 3300 5 10 0 0 0 0 1
numslots=0
L 1100 1600 1400 1400 3 0 0 0 -1 -1
L 1400 1400 1100 1200 3 0 0 0 -1 -1
L 1100 1600 1100 1200 3 0 0 0 -1 -1
L 1400 1400 1700 1400 3 0 0 0 -1 -1
L 1100 1400 900 1400 3 0 0 0 -1 -1
T 300 3500 5 10 0 0 0 0 1
value=CDSC503
T 1200 1850 9 8 1 0 0 0 1
3.3V
P 0 600 300 600 1 0 0
{
T 200 650 5 8 1 1 0 6 1
pinnumber=3
T 200 550 5 8 0 1 0 8 1
pinseq=3
T 350 600 9 8 1 1 0 0 1
pinlabel=SSC_SEL_1
T 350 600 5 8 0 1 0 2 1
pintype=in
}
P 0 1400 300 1400 1 0 0
{
T 200 1450 5 8 1 1 0 6 1
pinnumber=7
T 200 1350 5 8 0 1 0 8 1
pinseq=7
T 350 1400 9 8 1 1 0 0 1
pinlabel=OE
T 350 1400 5 8 0 1 0 2 1
pintype=in
}
P 0 1200 300 1200 1 0 0
{
T 200 1250 5 8 1 1 0 6 1
pinnumber=5
T 200 1150 5 8 0 1 0 8 1
pinseq=5
T 350 1200 9 8 1 1 0 0 1
pinlabel=FS
T 350 1200 5 8 0 1 0 2 1
pintype=in
}
