// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtb_single_cycle.h for the primary calling header

#include "Vtb_single_cycle__pch.h"
#include "Vtb_single_cycle__Syms.h"
#include "Vtb_single_cycle___024root.h"

VlCoroutine Vtb_single_cycle___024root___eval_initial__TOP__Vtiming__1(Vtb_single_cycle___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_single_cycle___024root___eval_initial__TOP__Vtiming__1\n"); );
    Vtb_single_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    while (VL_LIKELY(!vlSymsp->_vm_contextp__->gotFinish())) {
        co_await vlSelfRef.__VdlySched.delay(0x0000000000001388ULL, 
                                             nullptr, 
                                             "/home/link/work/real_work/MRV-CPU/sim/tests/fibonacci/tb.sv", 
                                             77);
        vlSelfRef.tb_single_cycle__DOT__clk_i = (1U 
                                                 & (~ (IData)(vlSelfRef.tb_single_cycle__DOT__clk_i)));
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_single_cycle___024root___dump_triggers__act(Vtb_single_cycle___024root* vlSelf);
#endif  // VL_DEBUG

void Vtb_single_cycle___024root___eval_triggers__act(Vtb_single_cycle___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_single_cycle___024root___eval_triggers__act\n"); );
    Vtb_single_cycle__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__VactTriggered.setBit(0U, ((IData)(vlSelfRef.tb_single_cycle__DOT__clk_i) 
                                          & (~ (IData)(vlSelfRef.__Vtrigprevexpr___TOP__tb_single_cycle__DOT__clk_i__0))));
    vlSelfRef.__VactTriggered.setBit(1U, ((~ (IData)(vlSelfRef.tb_single_cycle__DOT__rst_ni)) 
                                          & (IData)(vlSelfRef.__Vtrigprevexpr___TOP__tb_single_cycle__DOT__rst_ni__0)));
    vlSelfRef.__VactTriggered.setBit(2U, ((~ (IData)(vlSelfRef.tb_single_cycle__DOT__clk_i)) 
                                          & (IData)(vlSelfRef.__Vtrigprevexpr___TOP__tb_single_cycle__DOT__clk_i__0)));
    vlSelfRef.__VactTriggered.setBit(3U, vlSelfRef.__VdlySched.awaitingCurrentTime());
    vlSelfRef.__Vtrigprevexpr___TOP__tb_single_cycle__DOT__clk_i__0 
        = vlSelfRef.tb_single_cycle__DOT__clk_i;
    vlSelfRef.__Vtrigprevexpr___TOP__tb_single_cycle__DOT__rst_ni__0 
        = vlSelfRef.tb_single_cycle__DOT__rst_ni;
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        Vtb_single_cycle___024root___dump_triggers__act(vlSelf);
    }
#endif
}
