============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:13:28 pm
  Module:                 carry_select_adder_461012_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-8 ps) Path Delay Check
     Startpoint: (F) B[11]
       Endpoint: (F) S[29]

                   Capture    Launch  
      Path Delay:+    1880         -  
      Drv Adjust:+       0         0  
         Arrival:=    1880            
                                      
   Required Time:=    1880            
       Data Path:-    1888            
           Slack:=      -8            

Exceptions/Constraints:
  max_delay             1880            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  B[11]                                                   -       -     F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g2220_dup/X                                             -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  6.1    64   328     328    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g191/Y       -       A->Y  R     sky130_fd_sc_hd__clkinv_2      2 11.1    49    67     395    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g183__6131/Y -       B->Y  F     sky130_fd_sc_hd__nand2_2       1  9.7    49    64     459    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g181__8246/Y -       B->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    71     531    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g179__1705/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     581    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g124__4733/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     637    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g122__5115/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     688    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g124__1666/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     744    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g122__2883/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     794    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g124__6260/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     851    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g122__2398/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    39    50     901    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g124__1617/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     958    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g122__6783/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1008    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g121__6131/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1065    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g119__8246/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1115    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g121__9315/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1172    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g119__4733/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1222    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g121__6417/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1278    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g119__1666/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1329    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g121__8428/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1385    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g119__6260/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 18.5    50    61    1446    (-,-) 
  g64/Y                                                   -       A->Y  R     sky130_fd_sc_hd__nand2_4       3 24.7    93    91    1537    (-,-) 
  g4888/Y                                                 -       A->Y  F     sky130_fd_sc_hd__nand2_8       7 30.4    61    74    1612    (-,-) 
  g4854/Y                                                 -       A->Y  R     sky130_fd_sc_hd__nand2_1       1 19.4   189   164    1775    (-,-) 
  g4853/Y                                                 -       B->Y  F     sky130_fd_sc_hd__nand2_8       1 51.3    91   113    1888    (-,-) 
  S[29]                                                   <<<     -     F     (port)                         -    -     -     0    1888    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

