

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Mon Nov 18 06:18:34 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_hw_act_layer1_fu_304  |hw_act_layer1  |       69|       69|   0.690 us|   0.690 us|    69|    69|     none|
        |grp_hw_act_layer2_fu_309  |hw_act_layer2  |       37|       37|   0.370 us|   0.370 us|    37|    37|     none|
        |grp_hw_act_layer3_fu_314  |hw_act_layer3  |       21|       21|   0.210 us|   0.210 us|    21|    21|     none|
        |grp_hwmm_layer1_fu_319    |hwmm_layer1    |     3409|     3409|  34.090 us|  34.090 us|  3409|  3409|     none|
        |grp_hwmm_layer4_fu_327    |hwmm_layer4    |        ?|        ?|          ?|          ?|     ?|     ?|     none|
        |grp_hwmm_layer2_fu_335    |hwmm_layer2    |     1129|     1129|  11.290 us|  11.290 us|  1129|  1129|     none|
        |grp_hwmm_layer3_fu_343    |hwmm_layer3    |      309|      309|   3.090 us|   3.090 us|   309|   309|     none|
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |      102|      102|         4|          1|          1|   100|       yes|
        |- loop1           |        5|        5|         2|          1|          1|     5|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 23 22 
22 --> 21 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "%fp_input_img_V = alloca i64 1" [nn.cpp:158]   --->   Operation 28 'alloca' 'fp_input_img_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 29 [1/1] (1.35ns)   --->   "%temp_output_0_V = alloca i64 1" [nn.cpp:161]   --->   Operation 29 'alloca' 'temp_output_0_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (1.35ns)   --->   "%temp_output2_0_V = alloca i64 1" [nn.cpp:162]   --->   Operation 30 'alloca' 'temp_output2_0_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%temp_output3_0_V = alloca i64 1" [nn.cpp:163]   --->   Operation 31 'alloca' 'temp_output3_0_V' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%temp_output4_0_V = alloca i64 1" [nn.cpp:164]   --->   Operation 32 'alloca' 'temp_output4_0_V' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fp_input_img_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 0"   --->   Operation 33 'getelementptr' 'fp_input_img_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "%store_ln586 = store i32 256, i7 %fp_input_img_V_addr"   --->   Operation 34 'store' 'store_ln586' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%br_ln5 = br void" [nn.cpp:5]   --->   Operation 35 'br' 'br_ln5' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln5, void %.split_ifconv, i7 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [nn.cpp:5]   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.89ns)   --->   "%add_ln5 = add i7 %i, i7 1" [nn.cpp:5]   --->   Operation 37 'add' 'add_ln5' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln5 = icmp_eq  i7 %i, i7 100" [nn.cpp:5]   --->   Operation 39 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %.split_ifconv, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [nn.cpp:5]   --->   Operation 41 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i" [nn.cpp:5]   --->   Operation 42 'zext' 'i_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %i_cast" [nn.cpp:6]   --->   Operation 43 'getelementptr' 'input_img_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.35ns)   --->   "%input_img_load = load i7 %input_img_addr" [nn.cpp:6]   --->   Operation 44 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 45 [1/2] (1.35ns)   --->   "%input_img_load = load i7 %input_img_addr" [nn.cpp:6]   --->   Operation 45 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln6 = bitcast i32 %input_img_load" [nn.cpp:6]   --->   Operation 46 'bitcast' 'bitcast_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 47 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 48 [1/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 48 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 49 'bitcast' 'ireg' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 50 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 51 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 52 'partselect' 'exp_tmp' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 53 'zext' 'zext_ln455' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 54 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 55 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln5)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 56 'sub' 'F2' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [nn.cpp:5]   --->   Operation 57 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 58 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_2"   --->   Operation 59 'zext' 'zext_ln569' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.32ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569"   --->   Operation 60 'sub' 'man_V_1' <Predicate = (!icmp_ln5 & p_Result_1)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_1, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 61 'select' 'man_V_2' <Predicate = (!icmp_ln5)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 62 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 %F2, i12 4088"   --->   Operation 63 'add' 'add_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 8, i12 %F2"   --->   Operation 64 'sub' 'sub_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 65 'select' 'sh_amt' <Predicate = (!icmp_ln5)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 66 'sext' 'sext_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 8"   --->   Operation 67 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 68 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 69 'partselect' 'tmp' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp, i7 0"   --->   Operation 70 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%zext_ln586 = zext i32 %sext_ln581"   --->   Operation 71 'zext' 'zext_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 72 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 73 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_img_load, i32 31"   --->   Operation 74 'bitselect' 'tmp_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln588 = select i1 %tmp_1, i32 4294967295, i32 0"   --->   Operation 75 'select' 'select_ln588' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 76 'shl' 'shl_ln604' <Predicate = (!icmp_ln5 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 77 'xor' 'xor_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 78 'and' 'and_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 79 'or' 'or_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 80 'xor' 'xor_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 81 'and' 'and_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53"   --->   Operation 82 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 83 'and' 'and_ln585' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 84 'or' 'or_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 85 'xor' 'xor_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 86 'and' 'and_ln603' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 0, i32 %shl_ln604"   --->   Operation 87 'select' 'select_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln571 = or i1 %icmp_ln571, i1 %and_ln603"   --->   Operation 88 'or' 'or_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln586"   --->   Operation 89 'select' 'select_ln571_1' <Predicate = (!icmp_ln5)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln582, i32 %trunc_ln583, i32 0"   --->   Operation 90 'select' 'select_ln571_2' <Predicate = (!icmp_ln5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_1"   --->   Operation 91 'select' 'select_ln571_3' <Predicate = (!icmp_ln5)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%or_ln571_1 = or i1 %or_ln571, i1 %and_ln581"   --->   Operation 92 'or' 'or_ln571_1' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %or_ln571_1, i32 %select_ln571_3, i32 %select_ln571_2"   --->   Operation 93 'select' 'select_ln571_4' <Predicate = (!icmp_ln5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%fp_input_img_V_addr_1 = getelementptr i32 %fp_input_img_V, i64 0, i64 %i_cast" [nn.cpp:6]   --->   Operation 94 'getelementptr' 'fp_input_img_V_addr_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.35ns)   --->   "%store_ln6 = store i32 %select_ln571_4, i7 %fp_input_img_V_addr_1" [nn.cpp:6]   --->   Operation 95 'store' 'store_ln6' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.35>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr = getelementptr i32 %temp_output_0_V, i64 0, i64 0"   --->   Operation 97 'getelementptr' 'temp_output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.35ns)   --->   "%store_ln731 = store i32 256, i6 %temp_output_0_V_addr"   --->   Operation 98 'store' 'store_ln731' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr = getelementptr i32 %temp_output2_0_V, i64 0, i64 0"   --->   Operation 99 'getelementptr' 'temp_output2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.35ns)   --->   "%store_ln731 = store i32 256, i5 %temp_output2_0_V_addr"   --->   Operation 100 'store' 'store_ln731' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln168 = call void @hwmm_layer1, i32 %fp_input_img_V, i32 %temp_output_0_V, i10 %weights_layer1_weights_V" [nn.cpp:168]   --->   Operation 101 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln168 = call void @hwmm_layer1, i32 %fp_input_img_V, i32 %temp_output_0_V, i10 %weights_layer1_weights_V" [nn.cpp:168]   --->   Operation 102 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln169 = call void @hw_act_layer1, i32 %temp_output_0_V" [nn.cpp:169]   --->   Operation 103 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln169 = call void @hw_act_layer1, i32 %temp_output_0_V" [nn.cpp:169]   --->   Operation 104 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln170 = call void @hwmm_layer2, i32 %temp_output_0_V, i32 %temp_output2_0_V, i11 %weights_layer2_weights_V" [nn.cpp:170]   --->   Operation 105 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln170 = call void @hwmm_layer2, i32 %temp_output_0_V, i32 %temp_output2_0_V, i11 %weights_layer2_weights_V" [nn.cpp:170]   --->   Operation 106 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln171 = call void @hw_act_layer2, i32 %temp_output2_0_V" [nn.cpp:171]   --->   Operation 107 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.79>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr = getelementptr i32 %temp_output3_0_V, i64 0, i64 0"   --->   Operation 108 'getelementptr' 'temp_output3_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.79ns)   --->   "%store_ln731 = store i32 256, i4 %temp_output3_0_V_addr"   --->   Operation 109 'store' 'store_ln731' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln171 = call void @hw_act_layer2, i32 %temp_output2_0_V" [nn.cpp:171]   --->   Operation 110 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln172 = call void @hwmm_layer3, i32 %temp_output2_0_V, i32 %temp_output3_0_V, i11 %weights_layer3_weights_V" [nn.cpp:172]   --->   Operation 111 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln172 = call void @hwmm_layer3, i32 %temp_output2_0_V, i32 %temp_output3_0_V, i11 %weights_layer3_weights_V" [nn.cpp:172]   --->   Operation 112 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln173 = call void @hw_act_layer3, i32 %temp_output3_0_V" [nn.cpp:173]   --->   Operation 113 'call' 'call_ln173' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 0.79>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%temp_output4_0_V_addr = getelementptr i32 %temp_output4_0_V, i64 0, i64 0"   --->   Operation 114 'getelementptr' 'temp_output4_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.79ns)   --->   "%store_ln731 = store i32 256, i4 %temp_output4_0_V_addr"   --->   Operation 115 'store' 'store_ln731' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln173 = call void @hw_act_layer3, i32 %temp_output3_0_V" [nn.cpp:173]   --->   Operation 116 'call' 'call_ln173' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln174 = call void @hwmm_layer4, i32 %temp_output3_0_V, i32 %temp_output4_0_V, i12 %weights_layer4_weights_V" [nn.cpp:174]   --->   Operation 117 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 0.48>
ST_20 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln174 = call void @hwmm_layer4, i32 %temp_output3_0_V, i32 %temp_output4_0_V, i12 %weights_layer4_weights_V" [nn.cpp:174]   --->   Operation 118 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 119 [1/1] (0.48ns)   --->   "%br_ln138 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i" [nn.cpp:138]   --->   Operation 119 'br' 'br_ln138' <Predicate = true> <Delay = 0.48>

State 21 <SV = 17> <Delay = 0.88>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%i_1 = phi i4 %add_ln138, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i4 0, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 120 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%max_idx_V = phi i32 %max_idx_V_3, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294967040, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 121 'phi' 'max_idx_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%max_val_V = phi i32 %max_val_V_3, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294935040, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit"   --->   Operation 122 'phi' 'max_val_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 123 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.88ns)   --->   "%icmp_ln138 = icmp_ult  i4 %i_1, i4 10" [nn.cpp:138]   --->   Operation 124 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 125 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %_Z13hw_act_layer4PA10_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split" [nn.cpp:138]   --->   Operation 126 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.86ns)   --->   "%add_ln138 = add i4 %i_1, i4 2" [nn.cpp:138]   --->   Operation 127 'add' 'add_ln138' <Predicate = (icmp_ln138)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln731_1_cast = zext i4 %i_1"   --->   Operation 128 'zext' 'trunc_ln731_1_cast' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%temp_output4_0_V_addr_1 = getelementptr i32 %temp_output4_0_V, i64 0, i64 %trunc_ln731_1_cast"   --->   Operation 129 'getelementptr' 'temp_output4_0_V_addr_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_21 : Operation 130 [2/2] (0.79ns)   --->   "%temp_output4_0_V_load = load i4 %temp_output4_0_V_addr_1"   --->   Operation 130 'load' 'temp_output4_0_V_load' <Predicate = (icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln138 = or i4 %i_1, i4 1" [nn.cpp:138]   --->   Operation 131 'or' 'or_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i4 %or_ln138" [nn.cpp:137]   --->   Operation 132 'zext' 'zext_ln137' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%temp_output4_0_V_addr_2 = getelementptr i32 %temp_output4_0_V, i64 0, i64 %zext_ln137"   --->   Operation 133 'getelementptr' 'temp_output4_0_V_addr_2' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_21 : Operation 134 [2/2] (0.79ns)   --->   "%max_val_V_2 = load i4 %temp_output4_0_V_addr_2"   --->   Operation 134 'load' 'max_val_V_2' <Predicate = (icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 18> <Delay = 4.06>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [nn.cpp:137]   --->   Operation 135 'specloopname' 'specloopname_ln137' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 136 [1/2] (0.79ns)   --->   "%temp_output4_0_V_load = load i4 %temp_output4_0_V_addr_1"   --->   Operation 136 'load' 'temp_output4_0_V_load' <Predicate = (icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 137 [1/1] (1.11ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %temp_output4_0_V_load, i32 %max_val_V"   --->   Operation 137 'icmp' 'icmp_ln1494' <Predicate = (icmp_ln138)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [1/1] (0.52ns)   --->   "%max_val_V_1 = select i1 %icmp_ln1494, i32 %temp_output4_0_V_load, i32 %max_val_V" [nn.cpp:140]   --->   Operation 138 'select' 'max_val_V_1' <Predicate = (icmp_ln138)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node max_idx_V_3)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i_1, i8 0" [nn.cpp:140]   --->   Operation 139 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node max_idx_V_3)   --->   "%zext_ln140 = zext i12 %shl_ln" [nn.cpp:140]   --->   Operation 140 'zext' 'zext_ln140' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node max_idx_V_3)   --->   "%max_idx_V_1 = select i1 %icmp_ln1494, i32 %zext_ln140, i32 %max_idx_V" [nn.cpp:140]   --->   Operation 141 'select' 'max_idx_V_1' <Predicate = (icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 142 [1/2] (0.79ns)   --->   "%max_val_V_2 = load i4 %temp_output4_0_V_addr_2"   --->   Operation 142 'load' 'max_val_V_2' <Predicate = (icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 143 [1/1] (1.11ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i32 %max_val_V_2, i32 %max_val_V_1"   --->   Operation 143 'icmp' 'icmp_ln1494_1' <Predicate = (icmp_ln138)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 144 [1/1] (0.52ns)   --->   "%max_val_V_3 = select i1 %icmp_ln1494_1, i32 %max_val_V_2, i32 %max_val_V_1" [nn.cpp:140]   --->   Operation 144 'select' 'max_val_V_3' <Predicate = (icmp_ln138)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node max_idx_V_3)   --->   "%shl_ln140_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %or_ln138, i8 0" [nn.cpp:140]   --->   Operation 145 'bitconcatenate' 'shl_ln140_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node max_idx_V_3)   --->   "%zext_ln140_1 = zext i12 %shl_ln140_1" [nn.cpp:140]   --->   Operation 146 'zext' 'zext_ln140_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.52ns) (out node of the LUT)   --->   "%max_idx_V_3 = select i1 %icmp_ln1494_1, i32 %zext_ln140_1, i32 %max_idx_V_1" [nn.cpp:140]   --->   Operation 147 'select' 'max_idx_V_3' <Predicate = (icmp_ln138)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i"   --->   Operation 148 'br' 'br_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 1.54>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%ret_V = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %max_idx_V, i32 8, i32 31"   --->   Operation 149 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %max_idx_V, i32 31"   --->   Operation 150 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %max_idx_V"   --->   Operation 151 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.85ns)   --->   "%icmp_ln851 = icmp_eq  i8 %trunc_ln851, i8 0"   --->   Operation 152 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (1.10ns)   --->   "%ret_V_1 = add i24 %ret_V, i24 1"   --->   Operation 153 'add' 'ret_V_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%select_ln850 = select i1 %icmp_ln851, i24 %ret_V, i24 %ret_V_1"   --->   Operation 154 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 155 [1/1] (0.43ns) (out node of the LUT)   --->   "%ret_V_3 = select i1 %p_Result_s, i24 %select_ln850, i24 %ret_V"   --->   Operation 155 'select' 'ret_V_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i24 %ret_V_3"   --->   Operation 156 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln179 = ret i32 %sext_ln545" [nn.cpp:179]   --->   Operation 157 'ret' 'ret_ln179' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_layer1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weights_layer2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weights_layer3_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weights_layer4_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000]
spectopmodule_ln0       (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000]
fp_input_img_V          (alloca           ) [ 001111111000000000000000]
temp_output_0_V         (alloca           ) [ 001111111111100000000000]
temp_output2_0_V        (alloca           ) [ 001111111111111110000000]
temp_output3_0_V        (alloca           ) [ 001111111111111111111000]
temp_output4_0_V        (alloca           ) [ 001111111111111111111110]
fp_input_img_V_addr     (getelementptr    ) [ 000000000000000000000000]
store_ln586             (store            ) [ 000000000000000000000000]
br_ln5                  (br               ) [ 011111000000000000000000]
i                       (phi              ) [ 001000000000000000000000]
add_ln5                 (add              ) [ 011111000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000]
icmp_ln5                (icmp             ) [ 001111000000000000000000]
empty                   (speclooptripcount) [ 000000000000000000000000]
br_ln5                  (br               ) [ 000000000000000000000000]
i_cast                  (zext             ) [ 001111000000000000000000]
input_img_addr          (getelementptr    ) [ 001100000000000000000000]
input_img_load          (load             ) [ 001011000000000000000000]
bitcast_ln6             (bitcast          ) [ 001010000000000000000000]
d                       (fpext            ) [ 000000000000000000000000]
ireg                    (bitcast          ) [ 000000000000000000000000]
trunc_ln555             (trunc            ) [ 000000000000000000000000]
p_Result_1              (bitselect        ) [ 001001000000000000000000]
exp_tmp                 (partselect       ) [ 000000000000000000000000]
zext_ln455              (zext             ) [ 000000000000000000000000]
trunc_ln565             (trunc            ) [ 001001000000000000000000]
icmp_ln571              (icmp             ) [ 001001000000000000000000]
F2                      (sub              ) [ 001001000000000000000000]
specloopname_ln5        (specloopname     ) [ 000000000000000000000000]
p_Result_2              (bitconcatenate   ) [ 000000000000000000000000]
zext_ln569              (zext             ) [ 000000000000000000000000]
man_V_1                 (sub              ) [ 000000000000000000000000]
man_V_2                 (select           ) [ 000000000000000000000000]
icmp_ln581              (icmp             ) [ 000000000000000000000000]
add_ln581               (add              ) [ 000000000000000000000000]
sub_ln581               (sub              ) [ 000000000000000000000000]
sh_amt                  (select           ) [ 000000000000000000000000]
sext_ln581              (sext             ) [ 000000000000000000000000]
icmp_ln582              (icmp             ) [ 000000000000000000000000]
trunc_ln583             (trunc            ) [ 000000000000000000000000]
tmp                     (partselect       ) [ 000000000000000000000000]
icmp_ln603              (icmp             ) [ 000000000000000000000000]
zext_ln586              (zext             ) [ 000000000000000000000000]
ashr_ln586              (ashr             ) [ 000000000000000000000000]
trunc_ln586             (trunc            ) [ 000000000000000000000000]
tmp_1                   (bitselect        ) [ 000000000000000000000000]
select_ln588            (select           ) [ 000000000000000000000000]
shl_ln604               (shl              ) [ 000000000000000000000000]
xor_ln571               (xor              ) [ 000000000000000000000000]
and_ln582               (and              ) [ 000000000000000000000000]
or_ln582                (or               ) [ 000000000000000000000000]
xor_ln582               (xor              ) [ 000000000000000000000000]
and_ln581               (and              ) [ 000000000000000000000000]
icmp_ln585              (icmp             ) [ 000000000000000000000000]
and_ln585               (and              ) [ 000000000000000000000000]
or_ln581                (or               ) [ 000000000000000000000000]
xor_ln581               (xor              ) [ 000000000000000000000000]
and_ln603               (and              ) [ 000000000000000000000000]
select_ln571            (select           ) [ 000000000000000000000000]
or_ln571                (or               ) [ 000000000000000000000000]
select_ln571_1          (select           ) [ 000000000000000000000000]
select_ln571_2          (select           ) [ 000000000000000000000000]
select_ln571_3          (select           ) [ 000000000000000000000000]
or_ln571_1              (or               ) [ 000000000000000000000000]
select_ln571_4          (select           ) [ 000000000000000000000000]
fp_input_img_V_addr_1   (getelementptr    ) [ 000000000000000000000000]
store_ln6               (store            ) [ 000000000000000000000000]
br_ln0                  (br               ) [ 011111000000000000000000]
temp_output_0_V_addr    (getelementptr    ) [ 000000000000000000000000]
store_ln731             (store            ) [ 000000000000000000000000]
temp_output2_0_V_addr   (getelementptr    ) [ 000000000000000000000000]
store_ln731             (store            ) [ 000000000000000000000000]
call_ln168              (call             ) [ 000000000000000000000000]
call_ln169              (call             ) [ 000000000000000000000000]
call_ln170              (call             ) [ 000000000000000000000000]
temp_output3_0_V_addr   (getelementptr    ) [ 000000000000000000000000]
store_ln731             (store            ) [ 000000000000000000000000]
call_ln171              (call             ) [ 000000000000000000000000]
call_ln172              (call             ) [ 000000000000000000000000]
temp_output4_0_V_addr   (getelementptr    ) [ 000000000000000000000000]
store_ln731             (store            ) [ 000000000000000000000000]
call_ln173              (call             ) [ 000000000000000000000000]
call_ln174              (call             ) [ 000000000000000000000000]
br_ln138                (br               ) [ 000000000000000000001110]
i_1                     (phi              ) [ 000000000000000000000110]
max_idx_V               (phi              ) [ 000000000000000000000111]
max_val_V               (phi              ) [ 000000000000000000000110]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000]
icmp_ln138              (icmp             ) [ 000000000000000000000110]
empty_25                (speclooptripcount) [ 000000000000000000000000]
br_ln138                (br               ) [ 000000000000000000000000]
add_ln138               (add              ) [ 000000000000000000001110]
trunc_ln731_1_cast      (zext             ) [ 000000000000000000000000]
temp_output4_0_V_addr_1 (getelementptr    ) [ 000000000000000000000110]
or_ln138                (or               ) [ 000000000000000000000110]
zext_ln137              (zext             ) [ 000000000000000000000000]
temp_output4_0_V_addr_2 (getelementptr    ) [ 000000000000000000000110]
specloopname_ln137      (specloopname     ) [ 000000000000000000000000]
temp_output4_0_V_load   (load             ) [ 000000000000000000000000]
icmp_ln1494             (icmp             ) [ 000000000000000000000000]
max_val_V_1             (select           ) [ 000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 000000000000000000000000]
zext_ln140              (zext             ) [ 000000000000000000000000]
max_idx_V_1             (select           ) [ 000000000000000000000000]
max_val_V_2             (load             ) [ 000000000000000000000000]
icmp_ln1494_1           (icmp             ) [ 000000000000000000000000]
max_val_V_3             (select           ) [ 000000000000000000001110]
shl_ln140_1             (bitconcatenate   ) [ 000000000000000000000000]
zext_ln140_1            (zext             ) [ 000000000000000000000000]
max_idx_V_3             (select           ) [ 000000000000000000001110]
br_ln0                  (br               ) [ 000000000000000000001110]
ret_V                   (partselect       ) [ 000000000000000000000000]
p_Result_s              (bitselect        ) [ 000000000000000000000000]
trunc_ln851             (trunc            ) [ 000000000000000000000000]
icmp_ln851              (icmp             ) [ 000000000000000000000000]
ret_V_1                 (add              ) [ 000000000000000000000000]
select_ln850            (select           ) [ 000000000000000000000000]
ret_V_3                 (select           ) [ 000000000000000000000000]
sext_ln545              (sext             ) [ 000000000000000000000000]
ret_ln179               (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_img"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_layer1_weights_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_layer1_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_layer2_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_layer2_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_layer3_weights_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_layer3_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_layer4_weights_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_layer4_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwmm_layer1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_act_layer1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwmm_layer2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_act_layer2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwmm_layer3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_act_layer3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwmm_layer4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="fp_input_img_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fp_input_img_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="temp_output_0_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_output_0_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="temp_output2_0_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_output2_0_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="temp_output3_0_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_output3_0_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="temp_output4_0_V_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_output4_0_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="fp_input_img_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fp_input_img_V_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/1 store_ln6/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="input_img_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_img_addr/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_img_load/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="fp_input_img_V_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="3"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fp_input_img_V_addr_1/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="temp_output_0_V_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output_0_V_addr/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln731_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln731/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="temp_output2_0_V_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output2_0_V_addr/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln731_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln731/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="temp_output3_0_V_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output3_0_V_addr/14 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln731_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln731/14 "/>
</bind>
</comp>

<comp id="225" class="1004" name="temp_output4_0_V_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output4_0_V_addr/18 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="245" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="246" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
<pin id="248" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln731/18 temp_output4_0_V_load/21 max_val_V_2/21 "/>
</bind>
</comp>

<comp id="239" class="1004" name="temp_output4_0_V_addr_1_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output4_0_V_addr_1/21 "/>
</bind>
</comp>

<comp id="250" class="1004" name="temp_output4_0_V_addr_2_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output4_0_V_addr_2/21 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="1"/>
<pin id="259" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="i_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_1_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/21 "/>
</bind>
</comp>

<comp id="280" class="1005" name="max_idx_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_idx_V (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="max_idx_V_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="9" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_idx_V/21 "/>
</bind>
</comp>

<comp id="292" class="1005" name="max_val_V_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_V (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="max_val_V_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="16" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_val_V/21 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_hw_act_layer1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln169/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_hw_act_layer2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln171/13 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_hw_act_layer3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln173/17 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_hwmm_layer1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="3" bw="10" slack="0"/>
<pin id="324" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln168/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_hwmm_layer4_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="0" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="3" bw="12" slack="0"/>
<pin id="332" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/19 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_hwmm_layer2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="0" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="3" bw="11" slack="0"/>
<pin id="340" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln170/11 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_hwmm_layer3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="3" bw="11" slack="0"/>
<pin id="348" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln172/15 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln5_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="bitcast_ln6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln6/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="ireg_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln555_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln555/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Result_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exp_tmp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="0" index="3" bw="7" slack="0"/>
<pin id="397" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln455_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln455/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln565_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln571_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="63" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="F2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="0"/>
<pin id="418" dir="0" index="1" bw="11" slack="0"/>
<pin id="419" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Result_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="53" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="52" slack="1"/>
<pin id="426" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln569_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="53" slack="0"/>
<pin id="431" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln569/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="man_V_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="53" slack="0"/>
<pin id="436" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="man_V_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="54" slack="0"/>
<pin id="442" dir="0" index="2" bw="53" slack="0"/>
<pin id="443" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln581_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="1"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln581_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="12" slack="1"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sub_ln581_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="12" slack="1"/>
<pin id="459" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sh_amt_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="12" slack="0"/>
<pin id="464" dir="0" index="2" bw="12" slack="0"/>
<pin id="465" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln581_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln582_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="12" slack="1"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln583_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="54" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="12" slack="0"/>
<pin id="485" dir="0" index="2" bw="4" slack="0"/>
<pin id="486" dir="0" index="3" bw="5" slack="0"/>
<pin id="487" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln603_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln586_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="0"/>
<pin id="500" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="ashr_ln586_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="54" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln586_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="54" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="2"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln588_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="shl_ln604_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="12" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln571_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln582_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_ln582_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="xor_ln582_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="and_ln581_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln585_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="12" slack="0"/>
<pin id="563" dir="0" index="1" bw="7" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="and_ln585_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="or_ln581_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="xor_ln581_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="and_ln603_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln571_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="32" slack="0"/>
<pin id="595" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_ln571_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln571/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln571_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="0" index="2" bw="32" slack="0"/>
<pin id="607" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571_1/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln571_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571_2/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="select_ln571_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="32" slack="0"/>
<pin id="623" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571_3/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln571_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln571_1/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln571_4_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="32" slack="0"/>
<pin id="637" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln571_4/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln138_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="0"/>
<pin id="644" dir="0" index="1" bw="4" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/21 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln138_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="0"/>
<pin id="650" dir="0" index="1" bw="3" slack="0"/>
<pin id="651" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/21 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln731_1_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln731_1_cast/21 "/>
</bind>
</comp>

<comp id="659" class="1004" name="or_ln138_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln138/21 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln137_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/21 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln1494_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="1"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/22 "/>
</bind>
</comp>

<comp id="676" class="1004" name="max_val_V_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="0" index="2" bw="32" slack="1"/>
<pin id="680" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_V_1/22 "/>
</bind>
</comp>

<comp id="684" class="1004" name="shl_ln_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="0"/>
<pin id="686" dir="0" index="1" bw="4" slack="1"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/22 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln140_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="0"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/22 "/>
</bind>
</comp>

<comp id="696" class="1004" name="max_idx_V_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="12" slack="0"/>
<pin id="699" dir="0" index="2" bw="32" slack="1"/>
<pin id="700" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_idx_V_1/22 "/>
</bind>
</comp>

<comp id="704" class="1004" name="icmp_ln1494_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/22 "/>
</bind>
</comp>

<comp id="710" class="1004" name="max_val_V_3_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="0" index="2" bw="32" slack="0"/>
<pin id="714" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_V_3/22 "/>
</bind>
</comp>

<comp id="718" class="1004" name="shl_ln140_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="12" slack="0"/>
<pin id="720" dir="0" index="1" bw="4" slack="1"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_1/22 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln140_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="12" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/22 "/>
</bind>
</comp>

<comp id="729" class="1004" name="max_idx_V_3_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="12" slack="0"/>
<pin id="732" dir="0" index="2" bw="32" slack="0"/>
<pin id="733" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_idx_V_3/22 "/>
</bind>
</comp>

<comp id="737" class="1004" name="ret_V_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="24" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="1"/>
<pin id="740" dir="0" index="2" bw="5" slack="0"/>
<pin id="741" dir="0" index="3" bw="6" slack="0"/>
<pin id="742" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/23 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_Result_s_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="1"/>
<pin id="750" dir="0" index="2" bw="6" slack="0"/>
<pin id="751" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/23 "/>
</bind>
</comp>

<comp id="755" class="1004" name="trunc_ln851_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/23 "/>
</bind>
</comp>

<comp id="759" class="1004" name="icmp_ln851_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/23 "/>
</bind>
</comp>

<comp id="765" class="1004" name="ret_V_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="24" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/23 "/>
</bind>
</comp>

<comp id="771" class="1004" name="select_ln850_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="24" slack="0"/>
<pin id="774" dir="0" index="2" bw="24" slack="0"/>
<pin id="775" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/23 "/>
</bind>
</comp>

<comp id="779" class="1004" name="ret_V_3_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="24" slack="0"/>
<pin id="782" dir="0" index="2" bw="24" slack="0"/>
<pin id="783" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_3/23 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sext_ln545_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="24" slack="0"/>
<pin id="789" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545/23 "/>
</bind>
</comp>

<comp id="791" class="1005" name="add_ln5_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="0"/>
<pin id="793" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln5 "/>
</bind>
</comp>

<comp id="796" class="1005" name="icmp_ln5_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln5 "/>
</bind>
</comp>

<comp id="800" class="1005" name="i_cast_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="3"/>
<pin id="802" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="805" class="1005" name="input_img_addr_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="7" slack="1"/>
<pin id="807" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_img_addr "/>
</bind>
</comp>

<comp id="810" class="1005" name="input_img_load_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="2"/>
<pin id="812" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_img_load "/>
</bind>
</comp>

<comp id="815" class="1005" name="bitcast_ln6_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln6 "/>
</bind>
</comp>

<comp id="820" class="1005" name="p_Result_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="trunc_ln565_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="52" slack="1"/>
<pin id="827" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="830" class="1005" name="icmp_ln571_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="838" class="1005" name="F2_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="12" slack="1"/>
<pin id="840" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="846" class="1005" name="icmp_ln138_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="1"/>
<pin id="848" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="850" class="1005" name="add_ln138_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="4" slack="0"/>
<pin id="852" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln138 "/>
</bind>
</comp>

<comp id="855" class="1005" name="temp_output4_0_V_addr_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="1"/>
<pin id="857" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="temp_output4_0_V_addr_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="or_ln138_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="4" slack="1"/>
<pin id="862" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="or_ln138 "/>
</bind>
</comp>

<comp id="865" class="1005" name="temp_output4_0_V_addr_2_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="4" slack="1"/>
<pin id="867" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="temp_output4_0_V_addr_2 "/>
</bind>
</comp>

<comp id="870" class="1005" name="max_val_V_3_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_V_3 "/>
</bind>
</comp>

<comp id="875" class="1005" name="max_idx_V_3_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_idx_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="128" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="102" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="104" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="106" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="308"><net_src comp="90" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="94" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="98" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="88" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="2" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="333"><net_src comp="100" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="8" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="341"><net_src comp="92" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="4" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="349"><net_src comp="96" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="6" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="358"><net_src comp="261" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="261" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="261" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="374"><net_src comp="170" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="379"><net_src comp="351" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="376" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="376" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="405"><net_src comp="392" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="376" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="380" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="60" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="402" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="429" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="72" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="72" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="446" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="451" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="456" pin="2"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="439" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="76" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="461" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="78" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="80" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="496"><net_src comp="482" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="32" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="469" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="439" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="82" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="84" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="512" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="24" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="12" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="478" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="469" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="68" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="473" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="473" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="68" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="446" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="461" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="86" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="555" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="544" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="446" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="68" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="492" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="579" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="12" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="527" pin="2"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="585" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="567" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="519" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="508" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="616"><net_src comp="538" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="478" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="12" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="624"><net_src comp="598" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="591" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="603" pin="3"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="598" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="555" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="619" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="611" pin="3"/><net_sink comp="633" pin=2"/></net>

<net id="641"><net_src comp="633" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="646"><net_src comp="272" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="108" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="272" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="112" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="272" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="663"><net_src comp="272" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="114" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="674"><net_src comp="232" pin="7"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="292" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="232" pin="7"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="292" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="689"><net_src comp="118" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="268" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="120" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="670" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="280" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="708"><net_src comp="232" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="676" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="232" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="676" pin="3"/><net_sink comp="710" pin=2"/></net>

<net id="723"><net_src comp="118" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="120" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="718" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="704" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="696" pin="3"/><net_sink comp="729" pin=2"/></net>

<net id="743"><net_src comp="122" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="280" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="124" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="746"><net_src comp="84" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="752"><net_src comp="82" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="280" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="84" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="758"><net_src comp="280" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="120" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="737" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="126" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="759" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="737" pin="4"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="765" pin="2"/><net_sink comp="771" pin=2"/></net>

<net id="784"><net_src comp="747" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="771" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="737" pin="4"/><net_sink comp="779" pin=2"/></net>

<net id="790"><net_src comp="779" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="354" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="799"><net_src comp="360" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="366" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="808"><net_src comp="163" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="813"><net_src comp="170" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="818"><net_src comp="371" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="823"><net_src comp="384" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="828"><net_src comp="406" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="833"><net_src comp="410" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="841"><net_src comp="416" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="845"><net_src comp="838" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="849"><net_src comp="642" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="648" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="858"><net_src comp="239" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="863"><net_src comp="659" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="868"><net_src comp="250" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="873"><net_src comp="710" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="878"><net_src comp="729" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="284" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: nn_inference : input_img | {2 3 }
	Port: nn_inference : weights_layer1_weights_V | {7 8 }
	Port: nn_inference : weights_layer2_weights_V | {11 12 }
	Port: nn_inference : weights_layer3_weights_V | {15 16 }
	Port: nn_inference : weights_layer4_weights_V | {19 20 }
  - Chain level:
	State 1
		fp_input_img_V_addr : 1
		store_ln586 : 2
	State 2
		add_ln5 : 1
		icmp_ln5 : 1
		br_ln5 : 2
		i_cast : 1
		input_img_addr : 2
		input_img_load : 3
	State 3
		bitcast_ln6 : 1
		d : 2
	State 4
		ireg : 1
		trunc_ln555 : 2
		p_Result_1 : 2
		exp_tmp : 2
		zext_ln455 : 3
		trunc_ln565 : 2
		icmp_ln571 : 3
		F2 : 4
	State 5
		zext_ln569 : 1
		man_V_1 : 2
		man_V_2 : 3
		sh_amt : 1
		sext_ln581 : 2
		trunc_ln583 : 4
		tmp : 2
		icmp_ln603 : 3
		zext_ln586 : 3
		ashr_ln586 : 4
		trunc_ln586 : 5
		select_ln588 : 1
		shl_ln604 : 5
		or_ln582 : 1
		xor_ln582 : 1
		and_ln581 : 1
		icmp_ln585 : 2
		and_ln585 : 1
		or_ln581 : 1
		xor_ln581 : 1
		and_ln603 : 1
		select_ln571 : 6
		or_ln571 : 1
		select_ln571_1 : 6
		select_ln571_2 : 5
		select_ln571_3 : 7
		or_ln571_1 : 1
		select_ln571_4 : 8
		store_ln6 : 9
	State 6
		store_ln731 : 1
		store_ln731 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		store_ln731 : 1
	State 15
	State 16
	State 17
	State 18
		store_ln731 : 1
	State 19
	State 20
	State 21
		icmp_ln138 : 1
		br_ln138 : 2
		add_ln138 : 1
		trunc_ln731_1_cast : 1
		temp_output4_0_V_addr_1 : 2
		temp_output4_0_V_load : 3
		or_ln138 : 1
		zext_ln137 : 1
		temp_output4_0_V_addr_2 : 2
		max_val_V_2 : 3
	State 22
		icmp_ln1494 : 1
		max_val_V_1 : 2
		zext_ln140 : 1
		max_idx_V_1 : 2
		icmp_ln1494_1 : 3
		max_val_V_3 : 4
		zext_ln140_1 : 1
		max_idx_V_3 : 4
	State 23
		icmp_ln851 : 1
		ret_V_1 : 1
		select_ln850 : 2
		ret_V_3 : 3
		sext_ln545 : 4
		ret_ln179 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          |  grp_hw_act_layer1_fu_304 |    0    |  2.072  |   507   |   1957  |
|          |  grp_hw_act_layer2_fu_309 |    0    |  2.072  |   503   |   1956  |
|          |  grp_hw_act_layer3_fu_314 |    0    |  2.072  |   499   |   1955  |
|   call   |   grp_hwmm_layer1_fu_319  |    0    |  7.003  |   972   |   923   |
|          |   grp_hwmm_layer4_fu_327  |    8    |  8.959  |   648   |   1197  |
|          |   grp_hwmm_layer2_fu_335  |    8    |  7.003  |   936   |   880   |
|          |   grp_hwmm_layer3_fu_343  |    8    |  7.003  |   892   |   873   |
|----------|---------------------------|---------|---------|---------|---------|
|          |       man_V_2_fu_439      |    0    |    0    |    0    |    53   |
|          |       sh_amt_fu_461       |    0    |    0    |    0    |    12   |
|          |    select_ln588_fu_519    |    0    |    0    |    0    |    2    |
|          |    select_ln571_fu_591    |    0    |    0    |    0    |    32   |
|          |   select_ln571_1_fu_603   |    0    |    0    |    0    |    32   |
|          |   select_ln571_2_fu_611   |    0    |    0    |    0    |    32   |
|  select  |   select_ln571_3_fu_619   |    0    |    0    |    0    |    32   |
|          |   select_ln571_4_fu_633   |    0    |    0    |    0    |    32   |
|          |     max_val_V_1_fu_676    |    0    |    0    |    0    |    32   |
|          |     max_idx_V_1_fu_696    |    0    |    0    |    0    |    32   |
|          |     max_val_V_3_fu_710    |    0    |    0    |    0    |    32   |
|          |     max_idx_V_3_fu_729    |    0    |    0    |    0    |    32   |
|          |    select_ln850_fu_771    |    0    |    0    |    0    |    24   |
|          |       ret_V_3_fu_779      |    0    |    0    |    0    |    24   |
|----------|---------------------------|---------|---------|---------|---------|
|   ashr   |     ashr_ln586_fu_502     |    0    |    0    |    0    |   159   |
|----------|---------------------------|---------|---------|---------|---------|
|          |      icmp_ln5_fu_360      |    0    |    0    |    0    |    10   |
|          |     icmp_ln571_fu_410     |    0    |    0    |    0    |    28   |
|          |     icmp_ln581_fu_446     |    0    |    0    |    0    |    12   |
|          |     icmp_ln582_fu_473     |    0    |    0    |    0    |    12   |
|   icmp   |     icmp_ln603_fu_492     |    0    |    0    |    0    |    10   |
|          |     icmp_ln585_fu_561     |    0    |    0    |    0    |    12   |
|          |     icmp_ln138_fu_642     |    0    |    0    |    0    |    9    |
|          |     icmp_ln1494_fu_670    |    0    |    0    |    0    |    20   |
|          |    icmp_ln1494_1_fu_704   |    0    |    0    |    0    |    20   |
|          |     icmp_ln851_fu_759     |    0    |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|---------|
|    shl   |      shl_ln604_fu_527     |    0    |    0    |    0    |   100   |
|----------|---------------------------|---------|---------|---------|---------|
|          |         F2_fu_416         |    0    |    0    |    0    |    19   |
|    sub   |       man_V_1_fu_433      |    0    |    0    |    0    |    60   |
|          |      sub_ln581_fu_456     |    0    |    0    |    0    |    19   |
|----------|---------------------------|---------|---------|---------|---------|
|          |       add_ln5_fu_354      |    0    |    0    |    0    |    14   |
|    add   |      add_ln581_fu_451     |    0    |    0    |    0    |    19   |
|          |      add_ln138_fu_648     |    0    |    0    |    0    |    12   |
|          |       ret_V_1_fu_765      |    0    |    0    |    0    |    31   |
|----------|---------------------------|---------|---------|---------|---------|
|          |      and_ln582_fu_538     |    0    |    0    |    0    |    2    |
|    and   |      and_ln581_fu_555     |    0    |    0    |    0    |    2    |
|          |      and_ln585_fu_567     |    0    |    0    |    0    |    2    |
|          |      and_ln603_fu_585     |    0    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|---------|
|          |      or_ln582_fu_544      |    0    |    0    |    0    |    2    |
|          |      or_ln581_fu_573      |    0    |    0    |    0    |    2    |
|    or    |      or_ln571_fu_598      |    0    |    0    |    0    |    2    |
|          |     or_ln571_1_fu_627     |    0    |    0    |    0    |    2    |
|          |      or_ln138_fu_659      |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |      xor_ln571_fu_533     |    0    |    0    |    0    |    2    |
|    xor   |      xor_ln582_fu_549     |    0    |    0    |    0    |    2    |
|          |      xor_ln581_fu_579     |    0    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|---------|
|   fpext  |         grp_fu_351        |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |       i_cast_fu_366       |    0    |    0    |    0    |    0    |
|          |     zext_ln455_fu_402     |    0    |    0    |    0    |    0    |
|          |     zext_ln569_fu_429     |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln586_fu_498     |    0    |    0    |    0    |    0    |
|          | trunc_ln731_1_cast_fu_654 |    0    |    0    |    0    |    0    |
|          |     zext_ln137_fu_665     |    0    |    0    |    0    |    0    |
|          |     zext_ln140_fu_692     |    0    |    0    |    0    |    0    |
|          |    zext_ln140_1_fu_725    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |     trunc_ln555_fu_380    |    0    |    0    |    0    |    0    |
|          |     trunc_ln565_fu_406    |    0    |    0    |    0    |    0    |
|   trunc  |     trunc_ln583_fu_478    |    0    |    0    |    0    |    0    |
|          |     trunc_ln586_fu_508    |    0    |    0    |    0    |    0    |
|          |     trunc_ln851_fu_755    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |     p_Result_1_fu_384     |    0    |    0    |    0    |    0    |
| bitselect|        tmp_1_fu_512       |    0    |    0    |    0    |    0    |
|          |     p_Result_s_fu_747     |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |       exp_tmp_fu_392      |    0    |    0    |    0    |    0    |
|partselect|         tmp_fu_482        |    0    |    0    |    0    |    0    |
|          |        ret_V_fu_737       |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |     p_Result_2_fu_422     |    0    |    0    |    0    |    0    |
|bitconcatenate|       shl_ln_fu_684       |    0    |    0    |    0    |    0    |
|          |     shl_ln140_1_fu_718    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   sext   |     sext_ln581_fu_469     |    0    |    0    |    0    |    0    |
|          |     sext_ln545_fu_787     |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    24   |  36.184 |   4957  |  10743  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
+------------------------+--------+--------+--------+
|                        |  BRAM  |   FF   |   LUT  |
+------------------------+--------+--------+--------+
|     fp_input_img_V     |    2   |    0   |    0   |
|    temp_output2_0_V    |    2   |    0   |    0   |
|    temp_output3_0_V    |    0   |   64   |    8   |
|    temp_output4_0_V    |    0   |   64   |    5   |
|     temp_output_0_V    |    2   |    0   |    0   |
|weights_layer1_weights_V|    5   |    0   |    0   |
|weights_layer2_weights_V|    2   |    0   |    0   |
|weights_layer3_weights_V|    1   |    0   |    0   |
|weights_layer4_weights_V|    1   |    0   |    0   |
+------------------------+--------+--------+--------+
|          Total         |   15   |   128  |   13   |
+------------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|           F2_reg_838          |   12   |
|       add_ln138_reg_850       |    4   |
|        add_ln5_reg_791        |    7   |
|      bitcast_ln6_reg_815      |   32   |
|          i_1_reg_268          |    4   |
|         i_cast_reg_800        |   64   |
|           i_reg_257           |    7   |
|       icmp_ln138_reg_846      |    1   |
|       icmp_ln571_reg_830      |    1   |
|        icmp_ln5_reg_796       |    1   |
|     input_img_addr_reg_805    |    7   |
|     input_img_load_reg_810    |   32   |
|      max_idx_V_3_reg_875      |   32   |
|       max_idx_V_reg_280       |   32   |
|      max_val_V_3_reg_870      |   32   |
|       max_val_V_reg_292       |   32   |
|        or_ln138_reg_860       |    4   |
|       p_Result_1_reg_820      |    1   |
|temp_output4_0_V_addr_1_reg_855|    4   |
|temp_output4_0_V_addr_2_reg_865|    4   |
|      trunc_ln565_reg_825      |   52   |
+-------------------------------+--------+
|             Total             |   365  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_156 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_156 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_232 |  p0  |   3  |   4  |   12   ||    14   |
| grp_access_fu_232 |  p2  |   2  |   0  |    0   ||    9    |
|    i_1_reg_268    |  p0  |   2  |   4  |    8   ||    9    |
| max_idx_V_reg_280 |  p0  |   2  |  32  |   64   ||    9    |
| max_val_V_reg_292 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_351    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   304  ||  4.459  ||    86   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   24   |   36   |  4957  |  10743 |
|   Memory  |   15   |    -   |    -   |   128  |   13   |
|Multiplexer|    -   |    -   |    4   |    -   |   86   |
|  Register |    -   |    -   |    -   |   365  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   15   |   24   |   40   |  5450  |  10842 |
+-----------+--------+--------+--------+--------+--------+
