{
  "design": {
    "design_info": {
      "boundary_crc": "0x142355AD4DDF6E5D",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "axi_intc": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {}
      },
      "camera_reset": "",
      "car_iop_arduino": {
        "AXI_Encoder_0": "",
        "AXI_Encoder_1": "",
        "AXI_PWM_Servo": "",
        "AXI_ultrasonic_ranger_0": "",
        "analog2digital_0": "",
        "arduino_gpio": "",
        "axi_iic_0": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {},
          "m08_couplers": {},
          "m09_couplers": {},
          "m10_couplers": {},
          "m11_couplers": {},
          "m12_couplers": {}
        },
        "dff_en_reset_vector_0": "",
        "intr": "",
        "io_switch": "",
        "logic_1": "",
        "mb": "",
        "mb_bram_ctrl": "",
        "mb_intc": "",
        "microblaze_0_local_memory": {
          "dlmb_bram_if_cntlr": "",
          "dlmb_v10": "",
          "ilmb_v10": "",
          "lmb_bram": ""
        },
        "motor_driver_0": {
          "AXI_PWM_Motor": "",
          "axi_interconnect": {
            "xbar": "",
            "s00_couplers": {},
            "m00_couplers": {},
            "m01_couplers": {}
          },
          "axi_motor_ctrl_sel_0": ""
        },
        "motor_driver_1": {
          "AXI_PWM_Motor": "",
          "axi_interconnect": {
            "xbar": "",
            "s00_couplers": {},
            "m00_couplers": {},
            "m01_couplers": {}
          },
          "axi_motor_ctrl_sel_0": ""
        },
        "proc_sys_reset": "",
        "timer_subsystem": {
          "timer_0": "",
          "timer_1": "",
          "timer_intr": ""
        },
        "xadc_wiz_0": "",
        "xlconcat_0": "",
        "xlconcat_PWM": ""
      },
      "image_process_reset": "",
      "image_processing": {
        "Canny_accel_0": "",
        "SobelX_accel_0": "",
        "SobelY_accel_0": "",
        "axi_dma_proc": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {}
        },
        "axis_interconnect_back": {
          "xbar": "",
          "s00_couplers": {
            "auto_ss_k": ""
          },
          "s01_couplers": {
            "auto_ss_slid": "",
            "auto_ss_u": ""
          },
          "s02_couplers": {
            "auto_ss_slid": "",
            "auto_ss_u": ""
          },
          "s03_couplers": {
            "auto_ss_slid": "",
            "auto_ss_u": ""
          },
          "m00_couplers": {
            "auto_ss_k": ""
          }
        },
        "axis_interconnect_front": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {
            "auto_ss_k": "",
            "auto_ss_slidr": "",
            "auto_ss_u": ""
          },
          "m02_couplers": {
            "auto_ss_k": "",
            "auto_ss_slidr": "",
            "auto_ss_u": ""
          },
          "m03_couplers": {
            "auto_ss_k": "",
            "auto_ss_slidr": "",
            "auto_ss_u": ""
          },
          "m04_couplers": {
            "auto_ss_k": "",
            "auto_ss_slidr": ""
          }
        },
        "axis_subset_converter_0": "",
        "axis_subset_converter_1": "",
        "axis_subset_converter_2": "",
        "axis_subset_converter_3": "",
        "axis_subset_converter_4": "",
        "axis_subset_converter_5": "",
        "color_detect": "",
        "logic_1": "",
        "pixel_pack": "",
        "pixel_unpack": "",
        "proc_sys_reset_0": "",
        "xlconstant_0": ""
      },
      "interrupt": "",
      "mb_car_iop_arduino_intr_ack": "",
      "mb_car_iop_arduino_reset": "",
      "mdm_0": "",
      "ov5640_driver_wrapper": {
        "a0_demosaic": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {}
        },
        "axi_sccb": "",
        "axi_vdma_cam": "",
        "axis_interconnect_back": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {
            "auto_ss_slid": ""
          },
          "m00_couplers": {
            "auto_ss_k": ""
          }
        },
        "axis_interconnect_front": {
          "xbar": "",
          "s00_couplers": {
            "auto_ss_slid": ""
          },
          "m00_couplers": {},
          "m01_couplers": {
            "auto_ss_slidr": ""
          }
        },
        "gbr2rgb": "",
        "logic0": "",
        "logic1": "",
        "pixel_pack": "",
        "rgb2gray_0": "",
        "subset_cvt": "",
        "v_vid_in_axi4s_0": ""
      },
      "proc_sys_reset_100m": "",
      "processing_system7_0": "",
      "smartconnect_0": "",
      "util_vector_logic_0": "",
      "video_output": {
        "RGBA2GBR": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {}
        },
        "axi_vdma": "",
        "clk_wiz_0": "",
        "pixel_unpack": "",
        "rgb2dvi": "",
        "v_axi4s_vid_out_0": "",
        "v_tc_0": ""
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "Encoder_A0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Encoder_A1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Encoder_B0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Encoder_B1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "MB_IIC": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "TMDS_0": {
        "mode": "Master",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      },
      "arduino_gpio": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "sig": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "vid_iic": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "vid_data": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "vid_hsync": {
        "direction": "I"
      },
      "vid_pclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_vid_pclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "74250000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "vid_pwd": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "vid_rst": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "vid_vsync": {
        "direction": "I"
      },
      "vid_xclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "23809525"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "design_1_axi_intc_0"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "6"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_4",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          }
        }
      },
      "camera_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_camera_reset_0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "5"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "car_iop_arduino": {
        "interface_ports": {
          "DEBUG": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:mbdebug_rtl:3.0"
          },
          "Encoder_A0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Encoder_A1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Encoder_B0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Encoder_B1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "MB_IIC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI_BRAM": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "arduino_gpio": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "sig": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          },
          "aux_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "intr_ack": {
            "direction": "I"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_bram_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "AXI_Encoder_0": {
            "vlnv": "xilinx.com:user:AXI_Encoder:1.0",
            "xci_name": "design_1_AXI_Encoder_0_0"
          },
          "AXI_Encoder_1": {
            "vlnv": "xilinx.com:user:AXI_Encoder:1.0",
            "xci_name": "design_1_AXI_Encoder_1_0"
          },
          "AXI_PWM_Servo": {
            "vlnv": "xilinx.com:user:AXI_PWM:1.0",
            "xci_name": "design_1_AXI_PWM_Servo_0"
          },
          "AXI_ultrasonic_ranger_0": {
            "vlnv": "xilinx.com:user:AXI_ultrasonic_ranger:1.0",
            "xci_name": "design_1_AXI_ultrasonic_ranger_0_0",
            "parameters": {
              "PULSE_WIDTH_US": {
                "value": "10"
              }
            }
          },
          "analog2digital_0": {
            "vlnv": "xilinx.com:user:analog2digital:1.0",
            "xci_name": "design_1_analog2digital_0_0"
          },
          "arduino_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_arduino_gpio_0",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "15"
              }
            }
          },
          "axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "design_1_axi_iic_0_0"
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_axi_interconnect_0_1",
            "parameters": {
              "NUM_MI": {
                "value": "13"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M11_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M11_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M11_ARESETN"
                  }
                }
              },
              "M11_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M12_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M12_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M12_ARESETN"
                  }
                }
              },
              "M12_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "13"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m11_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m11_couplers_to_m11_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m12_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m12_couplers_to_m12_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "m05_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "m07_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "m08_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "m09_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "m10_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "xbar_to_m09_couplers": {
                "interface_ports": [
                  "xbar/M09_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "m11_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M11_AXI",
                  "m11_couplers/M_AXI"
                ]
              },
              "xbar_to_m10_couplers": {
                "interface_ports": [
                  "xbar/M10_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "m12_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M12_AXI",
                  "m12_couplers/M_AXI"
                ]
              },
              "xbar_to_m11_couplers": {
                "interface_ports": [
                  "xbar/M11_AXI",
                  "m11_couplers/S_AXI"
                ]
              },
              "xbar_to_m12_couplers": {
                "interface_ports": [
                  "xbar/M12_AXI",
                  "m12_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK",
                  "m11_couplers/S_ACLK",
                  "m12_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN",
                  "m11_couplers/S_ARESETN",
                  "m12_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "M08_ACLK_1": {
                "ports": [
                  "M08_ACLK",
                  "m08_couplers/M_ACLK"
                ]
              },
              "M08_ARESETN_1": {
                "ports": [
                  "M08_ARESETN",
                  "m08_couplers/M_ARESETN"
                ]
              },
              "M09_ACLK_1": {
                "ports": [
                  "M09_ACLK",
                  "m09_couplers/M_ACLK"
                ]
              },
              "M09_ARESETN_1": {
                "ports": [
                  "M09_ARESETN",
                  "m09_couplers/M_ARESETN"
                ]
              },
              "M10_ACLK_1": {
                "ports": [
                  "M10_ACLK",
                  "m10_couplers/M_ACLK"
                ]
              },
              "M10_ARESETN_1": {
                "ports": [
                  "M10_ARESETN",
                  "m10_couplers/M_ARESETN"
                ]
              },
              "M11_ACLK_1": {
                "ports": [
                  "M11_ACLK",
                  "m11_couplers/M_ACLK"
                ]
              },
              "M11_ARESETN_1": {
                "ports": [
                  "M11_ARESETN",
                  "m11_couplers/M_ARESETN"
                ]
              },
              "M12_ACLK_1": {
                "ports": [
                  "M12_ACLK",
                  "m12_couplers/M_ACLK"
                ]
              },
              "M12_ARESETN_1": {
                "ports": [
                  "M12_ARESETN",
                  "m12_couplers/M_ARESETN"
                ]
              }
            }
          },
          "dff_en_reset_vector_0": {
            "vlnv": "xilinx.com:user:dff_en_reset_vector:1.0",
            "xci_name": "design_1_dff_en_reset_vector_0_0",
            "parameters": {
              "SIZE": {
                "value": "1"
              }
            }
          },
          "intr": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_intr_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "io_switch": {
            "vlnv": "xilinx.com:user:io_switch:1.1",
            "xci_name": "design_1_io_switch_0",
            "parameters": {
              "C_INTERFACE_TYPE": {
                "value": "3"
              },
              "C_IO_SWITCH_WIDTH": {
                "value": "13"
              },
              "C_NUM_PWMS": {
                "value": "5"
              },
              "I2C0_Enable": {
                "value": "false"
              },
              "PWM_Enable": {
                "value": "true"
              }
            }
          },
          "logic_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_logic_1_0"
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "design_1_mb_0",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "0"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "0"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_ENABLE_DISCRETE_PORTS": {
                "value": "0"
              },
              "C_I_AXI": {
                "value": "0"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_USE_BARREL": {
                "value": "0"
              },
              "C_USE_DCACHE": {
                "value": "0"
              },
              "C_USE_DIV": {
                "value": "1"
              },
              "C_USE_FPU": {
                "value": "1"
              },
              "C_USE_HW_MUL": {
                "value": "1"
              },
              "C_USE_ICACHE": {
                "value": "0"
              },
              "C_USE_MMU": {
                "value": "0"
              },
              "G_USE_EXCEPTIONS": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > design_1 car_iop_arduino/microblaze_0_local_memory/dlmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mb_bram_ctrl": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_mb_bram_ctrl_0",
            "parameters": {
              "PROTOCOL": {
                "value": "AXI4"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x40000000 32 > design_1 car_iop_arduino/microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mb_intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "design_1_mb_intc_0"
          },
          "microblaze_0_local_memory": {
            "interface_ports": {
              "BRAM_PORTB": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "FCLK_CLK0": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "design_1_dlmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  },
                  "C_NUM_LMB": {
                    "value": "2"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > design_1 car_iop_arduino/microblaze_0_local_memory/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "design_1_dlmb_v10_0"
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "design_1_ilmb_v10_0"
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_lmb_bram_0",
                "parameters": {
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORTB",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "Conn": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/SLMB1",
                  "ilmb_v10/LMB_Sl_0"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              },
              "microblaze_0_dlmb_bus": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/SLMB",
                  "dlmb_v10/LMB_Sl_0"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_v10/SYS_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "FCLK_CLK0",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_v10/LMB_Clk"
                ]
              }
            }
          },
          "motor_driver_0": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Clk": {
                "type": "clk",
                "direction": "I"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "AXI_PWM_Motor": {
                "vlnv": "xilinx.com:user:AXI_PWM:1.0",
                "xci_name": "design_1_AXI_PWM_Motor_0"
              },
              "axi_interconnect": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "design_1_axi_interconnect_0",
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "design_1_xbar_2",
                    "parameters": {
                      "NUM_MI": {
                        "value": "2"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "m01_couplers_to_axi_interconnect": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "axi_motor_ctrl_sel_0": {
                "vlnv": "xilinx.com:user:axi_motor_ctrl_sel:1.0",
                "xci_name": "design_1_axi_motor_ctrl_sel_0_0"
              }
            },
            "interface_nets": {
              "axi_interconnect_0_M01_AXI": {
                "interface_ports": [
                  "axi_interconnect/M01_AXI",
                  "axi_motor_ctrl_sel_0/S_AXI"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "AXI_PWM_Motor/S_AXI",
                  "axi_interconnect/M00_AXI"
                ]
              },
              "S_AXI_1": {
                "interface_ports": [
                  "S_AXI",
                  "axi_interconnect/S00_AXI"
                ]
              }
            },
            "nets": {
              "AXI_PWM_Motor_PWM": {
                "ports": [
                  "AXI_PWM_Motor/PWM",
                  "axi_motor_ctrl_sel_0/PWM"
                ]
              },
              "AXI_PWM_Motor_dir": {
                "ports": [
                  "AXI_PWM_Motor/dir",
                  "axi_motor_ctrl_sel_0/dir"
                ]
              },
              "Clk_1": {
                "ports": [
                  "Clk",
                  "AXI_PWM_Motor/s_axi_aclk",
                  "axi_interconnect/ACLK",
                  "axi_interconnect/M00_ACLK",
                  "axi_interconnect/M01_ACLK",
                  "axi_interconnect/S00_ACLK",
                  "axi_motor_ctrl_sel_0/s_axi_aclk"
                ]
              },
              "axi_motor_ctrl_sel_0_out1": {
                "ports": [
                  "axi_motor_ctrl_sel_0/out1",
                  "out1"
                ]
              },
              "axi_motor_ctrl_sel_0_out2": {
                "ports": [
                  "axi_motor_ctrl_sel_0/out2",
                  "out2"
                ]
              },
              "peripheral_aresetn_1": {
                "ports": [
                  "peripheral_aresetn",
                  "AXI_PWM_Motor/s_axi_aresetn",
                  "axi_interconnect/ARESETN",
                  "axi_interconnect/M00_ARESETN",
                  "axi_interconnect/M01_ARESETN",
                  "axi_interconnect/S00_ARESETN",
                  "axi_motor_ctrl_sel_0/s_axi_aresetn"
                ]
              }
            }
          },
          "motor_driver_1": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Clk": {
                "type": "clk",
                "direction": "I"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "AXI_PWM_Motor": {
                "vlnv": "xilinx.com:user:AXI_PWM:1.0",
                "xci_name": "design_1_AXI_PWM_Motor_1"
              },
              "axi_interconnect": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "design_1_axi_interconnect_1",
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "design_1_xbar_3",
                    "parameters": {
                      "NUM_MI": {
                        "value": "2"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "m01_couplers_to_axi_interconnect": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "axi_motor_ctrl_sel_0": {
                "vlnv": "xilinx.com:user:axi_motor_ctrl_sel:1.0",
                "xci_name": "design_1_axi_motor_ctrl_sel_0_1"
              }
            },
            "interface_nets": {
              "S_AXI_1": {
                "interface_ports": [
                  "S_AXI",
                  "axi_interconnect/S00_AXI"
                ]
              },
              "axi_interconnect_0_M01_AXI": {
                "interface_ports": [
                  "axi_interconnect/M01_AXI",
                  "axi_motor_ctrl_sel_0/S_AXI"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "AXI_PWM_Motor/S_AXI",
                  "axi_interconnect/M00_AXI"
                ]
              }
            },
            "nets": {
              "AXI_PWM_Motor_PWM": {
                "ports": [
                  "AXI_PWM_Motor/PWM",
                  "axi_motor_ctrl_sel_0/PWM"
                ]
              },
              "AXI_PWM_Motor_dir": {
                "ports": [
                  "AXI_PWM_Motor/dir",
                  "axi_motor_ctrl_sel_0/dir"
                ]
              },
              "Clk_1": {
                "ports": [
                  "Clk",
                  "AXI_PWM_Motor/s_axi_aclk",
                  "axi_interconnect/ACLK",
                  "axi_interconnect/M00_ACLK",
                  "axi_interconnect/M01_ACLK",
                  "axi_interconnect/S00_ACLK",
                  "axi_motor_ctrl_sel_0/s_axi_aclk"
                ]
              },
              "axi_motor_ctrl_sel_0_out1": {
                "ports": [
                  "axi_motor_ctrl_sel_0/out1",
                  "out1"
                ]
              },
              "axi_motor_ctrl_sel_0_out2": {
                "ports": [
                  "axi_motor_ctrl_sel_0/out2",
                  "out2"
                ]
              },
              "peripheral_aresetn_1": {
                "ports": [
                  "peripheral_aresetn",
                  "AXI_PWM_Motor/s_axi_aresetn",
                  "axi_interconnect/ARESETN",
                  "axi_interconnect/M00_ARESETN",
                  "axi_interconnect/M01_ARESETN",
                  "axi_interconnect/S00_ARESETN",
                  "axi_motor_ctrl_sel_0/s_axi_aresetn"
                ]
              }
            }
          },
          "proc_sys_reset": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "1"
              }
            }
          },
          "timer_subsystem": {
            "interface_ports": {
              "S_AXI_timer_0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_timer_1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Clk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "timer_intr_out": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            },
            "components": {
              "timer_0": {
                "vlnv": "xilinx.com:ip:axi_timer:2.0",
                "xci_name": "design_1_timer_0_0"
              },
              "timer_1": {
                "vlnv": "xilinx.com:ip:axi_timer:2.0",
                "xci_name": "design_1_timer_1_0"
              },
              "timer_intr": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_timer_intr_0",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn2": {
                "interface_ports": [
                  "S_AXI_timer_1",
                  "timer_1/S_AXI"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "S_AXI_timer_0",
                  "timer_0/S_AXI"
                ]
              }
            },
            "nets": {
              "Net": {
                "ports": [
                  "Clk",
                  "timer_0/s_axi_aclk",
                  "timer_1/s_axi_aclk"
                ]
              },
              "Net1": {
                "ports": [
                  "s_axi_aresetn",
                  "timer_0/s_axi_aresetn",
                  "timer_1/s_axi_aresetn"
                ]
              },
              "axi_timer_0_interrupt": {
                "ports": [
                  "timer_0/interrupt",
                  "timer_intr/In0"
                ]
              },
              "timer_1_interrupt": {
                "ports": [
                  "timer_1/interrupt",
                  "timer_intr/In1"
                ]
              },
              "timer_intr_dout": {
                "ports": [
                  "timer_intr/dout",
                  "timer_intr_out"
                ]
              }
            }
          },
          "xadc_wiz_0": {
            "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
            "xci_name": "design_1_xadc_wiz_0_0",
            "parameters": {
              "CHANNEL_ENABLE_VAUXP15_VAUXN15": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP1_VAUXN1": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP2_VAUXN2": {
                "value": "false"
              },
              "CHANNEL_ENABLE_VAUXP5_VAUXN5": {
                "value": "false"
              },
              "CHANNEL_ENABLE_VAUXP6_VAUXN6": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP9_VAUXN9": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VP_VN": {
                "value": "false"
              },
              "ENABLE_AXI4STREAM": {
                "value": "true"
              },
              "ENABLE_RESET": {
                "value": "false"
              },
              "ENABLE_VCCDDRO_ALARM": {
                "value": "false"
              },
              "ENABLE_VCCPAUX_ALARM": {
                "value": "false"
              },
              "ENABLE_VCCPINT_ALARM": {
                "value": "false"
              },
              "EXTERNAL_MUX_CHANNEL": {
                "value": "VP_VN"
              },
              "FIFO_DEPTH": {
                "value": "16"
              },
              "INTERFACE_SELECTION": {
                "value": "None"
              },
              "OT_ALARM": {
                "value": "false"
              },
              "SEQUENCER_MODE": {
                "value": "Continuous"
              },
              "SINGLE_CHANNEL_SELECTION": {
                "value": "TEMPERATURE"
              },
              "USER_TEMP_ALARM": {
                "value": "false"
              },
              "VCCAUX_ALARM": {
                "value": "false"
              },
              "VCCINT_ALARM": {
                "value": "false"
              },
              "XADC_STARUP_SELECTION": {
                "value": "channel_sequencer"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_0_0"
          },
          "xlconcat_PWM": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_PWM_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "5"
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M03_AXI",
              "timer_subsystem/S_AXI_timer_0"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "AXI_Encoder_0/S_AXI",
              "axi_interconnect_0/M00_AXI"
            ]
          },
          "axi_interconnect_0_M07_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M07_AXI",
              "intr/S_AXI"
            ]
          },
          "arduino_gpio_GPIO": {
            "interface_ports": [
              "arduino_gpio/GPIO",
              "io_switch/gpio"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI_BRAM",
              "mb_bram_ctrl/S_AXI"
            ]
          },
          "DEBUG_1": {
            "interface_ports": [
              "DEBUG",
              "mb/DEBUG"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "AXI_PWM_Servo/S_AXI",
              "axi_interconnect_0/M02_AXI"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "MB_IIC",
              "axi_iic_0/IIC"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "Encoder_A0",
              "xadc_wiz_0/Vaux1"
            ]
          },
          "axi_interconnect_0_M09_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M09_AXI",
              "io_switch/S_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "motor_driver_0/S_AXI"
            ]
          },
          "mb_bram_ctrl_BRAM_PORTA": {
            "interface_ports": [
              "mb_bram_ctrl/BRAM_PORTA",
              "microblaze_0_local_memory/BRAM_PORTB"
            ]
          },
          "mb_DLMB": {
            "interface_ports": [
              "mb/DLMB",
              "microblaze_0_local_memory/DLMB"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "Encoder_A1",
              "xadc_wiz_0/Vaux6"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "sig",
              "AXI_ultrasonic_ranger_0/sig"
            ]
          },
          "axi_interconnect_0_M10_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M10_AXI",
              "motor_driver_1/S_AXI"
            ]
          },
          "mb_intc_interrupt": {
            "interface_ports": [
              "mb/INTERRUPT",
              "mb_intc/interrupt"
            ]
          },
          "axi_interconnect_0_M06_AXI": {
            "interface_ports": [
              "axi_iic_0/S_AXI",
              "axi_interconnect_0/M06_AXI"
            ]
          },
          "axi_interconnect_0_M11_AXI": {
            "interface_ports": [
              "AXI_Encoder_1/S_AXI",
              "axi_interconnect_0/M11_AXI"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "axi_interconnect_0/S00_AXI",
              "mb/M_AXI_DP"
            ]
          },
          "mb_ILMB": {
            "interface_ports": [
              "mb/ILMB",
              "microblaze_0_local_memory/ILMB"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "Encoder_B0",
              "xadc_wiz_0/Vaux9"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "arduino_gpio",
              "io_switch/io"
            ]
          },
          "axi_interconnect_0_M08_AXI": {
            "interface_ports": [
              "AXI_ultrasonic_ranger_0/S_AXI",
              "axi_interconnect_0/M08_AXI"
            ]
          },
          "axi_interconnect_0_M05_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M05_AXI",
              "mb_intc/s_axi"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "Encoder_B1",
              "xadc_wiz_0/Vaux15"
            ]
          },
          "axi_interconnect_0_M12_AXI": {
            "interface_ports": [
              "arduino_gpio/S_AXI",
              "axi_interconnect_0/M12_AXI"
            ]
          },
          "axi_interconnect_0_M04_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M04_AXI",
              "timer_subsystem/S_AXI_timer_1"
            ]
          },
          "xadc_wiz_0_M_AXIS": {
            "interface_ports": [
              "analog2digital_0/s_axis",
              "xadc_wiz_0/M_AXIS"
            ]
          }
        },
        "nets": {
          "AXI_PWM_Servo_PWM": {
            "ports": [
              "AXI_PWM_Servo/PWM",
              "xlconcat_PWM/In0"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "microblaze_0_local_memory/SYS_Rst"
            ]
          },
          "analog2digital_0_A0": {
            "ports": [
              "analog2digital_0/A0",
              "AXI_Encoder_0/A"
            ]
          },
          "analog2digital_0_A1": {
            "ports": [
              "analog2digital_0/A1",
              "AXI_Encoder_1/A"
            ]
          },
          "analog2digital_0_B0": {
            "ports": [
              "analog2digital_0/B0",
              "AXI_Encoder_0/B"
            ]
          },
          "analog2digital_0_B1": {
            "ports": [
              "analog2digital_0/B1",
              "AXI_Encoder_1/B"
            ]
          },
          "aux_reset_in_1": {
            "ports": [
              "aux_reset_in",
              "proc_sys_reset/aux_reset_in"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "intr/gpio_io_o",
              "dff_en_reset_vector_0/en"
            ]
          },
          "axi_iic_0_iic2intc_irpt": {
            "ports": [
              "axi_iic_0/iic2intc_irpt",
              "xlconcat_0/In1"
            ]
          },
          "dff_en_reset_vector_0_q": {
            "ports": [
              "dff_en_reset_vector_0/q",
              "q"
            ]
          },
          "logic_1_dout": {
            "ports": [
              "logic_1/dout",
              "dff_en_reset_vector_0/d",
              "proc_sys_reset/ext_reset_in"
            ]
          },
          "mb_debug_sys_rst_0_1": {
            "ports": [
              "mb_debug_sys_rst",
              "proc_sys_reset/mb_debug_sys_rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "Clk",
              "AXI_Encoder_0/s_axi_aclk",
              "AXI_Encoder_1/s_axi_aclk",
              "AXI_PWM_Servo/s_axi_aclk",
              "AXI_ultrasonic_ranger_0/s_axi_aclk",
              "analog2digital_0/s_axis_aclk",
              "arduino_gpio/s_axi_aclk",
              "axi_iic_0/s_axi_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/M02_ACLK",
              "axi_interconnect_0/M03_ACLK",
              "axi_interconnect_0/M04_ACLK",
              "axi_interconnect_0/M05_ACLK",
              "axi_interconnect_0/M06_ACLK",
              "axi_interconnect_0/M07_ACLK",
              "axi_interconnect_0/M08_ACLK",
              "axi_interconnect_0/M09_ACLK",
              "axi_interconnect_0/M10_ACLK",
              "axi_interconnect_0/M11_ACLK",
              "axi_interconnect_0/M12_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "dff_en_reset_vector_0/clk",
              "intr/s_axi_aclk",
              "io_switch/s_axi_aclk",
              "mb/Clk",
              "mb_bram_ctrl/s_axi_aclk",
              "mb_intc/s_axi_aclk",
              "microblaze_0_local_memory/FCLK_CLK0",
              "motor_driver_0/Clk",
              "motor_driver_1/Clk",
              "proc_sys_reset/slowest_sync_clk",
              "timer_subsystem/Clk",
              "xadc_wiz_0/m_axis_aclk",
              "xadc_wiz_0/s_axis_aclk"
            ]
          },
          "motor_driver_0_out1": {
            "ports": [
              "motor_driver_0/out1",
              "xlconcat_PWM/In1"
            ]
          },
          "motor_driver_0_out2": {
            "ports": [
              "motor_driver_0/out2",
              "xlconcat_PWM/In2"
            ]
          },
          "motor_driver_1_out1": {
            "ports": [
              "motor_driver_1/out1",
              "xlconcat_PWM/In3"
            ]
          },
          "motor_driver_1_out2": {
            "ports": [
              "motor_driver_1/out2",
              "xlconcat_PWM/In4"
            ]
          },
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "proc_sys_reset/interconnect_aresetn",
              "axi_interconnect_0/ARESETN"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset/peripheral_aresetn",
              "AXI_Encoder_0/s_axi_aresetn",
              "AXI_Encoder_1/s_axi_aresetn",
              "AXI_PWM_Servo/s_axi_aresetn",
              "AXI_ultrasonic_ranger_0/s_axi_aresetn",
              "arduino_gpio/s_axi_aresetn",
              "axi_iic_0/s_axi_aresetn",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN",
              "axi_interconnect_0/M03_ARESETN",
              "axi_interconnect_0/M04_ARESETN",
              "axi_interconnect_0/M05_ARESETN",
              "axi_interconnect_0/M06_ARESETN",
              "axi_interconnect_0/M07_ARESETN",
              "axi_interconnect_0/M08_ARESETN",
              "axi_interconnect_0/M09_ARESETN",
              "axi_interconnect_0/M10_ARESETN",
              "axi_interconnect_0/M11_ARESETN",
              "axi_interconnect_0/M12_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "io_switch/s_axi_aresetn",
              "mb_intc/s_axi_aresetn",
              "motor_driver_0/peripheral_aresetn",
              "motor_driver_1/peripheral_aresetn",
              "timer_subsystem/s_axi_aresetn"
            ]
          },
          "proc_sys_reset_mb_reset": {
            "ports": [
              "proc_sys_reset/mb_reset",
              "mb/Reset"
            ]
          },
          "reset_1": {
            "ports": [
              "intr_ack",
              "dff_en_reset_vector_0/reset"
            ]
          },
          "s_axi_aresetn_0_1": {
            "ports": [
              "s_axi_bram_aresetn",
              "intr/s_axi_aresetn",
              "mb_bram_ctrl/s_axi_aresetn",
              "xadc_wiz_0/m_axis_resetn"
            ]
          },
          "timer_subsystem_timer_intr_out": {
            "ports": [
              "timer_subsystem/timer_intr_out",
              "xlconcat_0/In0"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "mb_intc/intr"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_PWM/dout",
              "io_switch/pwm_o"
            ]
          }
        }
      },
      "image_process_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_image_process_reset_0",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "5"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "image_processing": {
        "interface_ports": {
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "aux_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "Canny_accel_0": {
            "vlnv": "xilinx.com:hls:Canny_accel:1.0",
            "xci_name": "design_1_Canny_accel_0_0"
          },
          "SobelX_accel_0": {
            "vlnv": "xilinx.com:hls:SobelX_accel:1.0",
            "xci_name": "design_1_SobelX_accel_0_0"
          },
          "SobelY_accel_0": {
            "vlnv": "xilinx.com:hls:SobelY_accel:1.0",
            "xci_name": "design_1_SobelY_accel_0_0"
          },
          "axi_dma_proc": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_1_axi_dma_proc_0",
            "parameters": {
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "32"
              },
              "c_mm2s_burst_size": {
                "value": "16"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_axi_interconnect_0_2",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_4",
                "parameters": {
                  "NUM_MI": {
                    "value": "7"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              }
            }
          },
          "axis_interconnect_back": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "design_1_axis_interconnect_back_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "4"
              },
              "ROUTING_MODE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S02_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S03_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_AXIS_ARESETN"
                  }
                }
              },
              "S01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_AXIS_ARESETN"
                  }
                }
              },
              "S02_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_AXIS_ARESETN"
                  }
                }
              },
              "S03_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S01_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S02_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S03_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S_AXI_CTRL_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI_CTRL"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_CTRL_ARESETN"
                  }
                }
              },
              "S_AXI_CTRL_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "design_1_xbar_5",
                "parameters": {
                  "ARB_ALGORITHM": {
                    "value": "0"
                  },
                  "ARB_ON_MAX_XFERS": {
                    "value": "1"
                  },
                  "ARB_ON_TLAST": {
                    "value": "0"
                  },
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000000"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "4"
                  },
                  "ROUTING_MODE": {
                    "value": "1"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_k_1",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "1"
                      },
                      "S_HAS_TKEEP": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_ss_k": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_k_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_k/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_k/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_k/aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slid_0",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "0"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "M_TID_WIDTH": {
                        "value": "0"
                      },
                      "S_HAS_TSTRB": {
                        "value": "1"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "S_TID_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_u": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_u_0",
                    "parameters": {
                      "M_TUSER_WIDTH": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_auto_ss_slid": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_auto_ss_u": {
                    "interface_ports": [
                      "auto_ss_slid/M_AXIS",
                      "auto_ss_u/S_AXIS"
                    ]
                  },
                  "auto_ss_u_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_u/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slid/aclk",
                      "auto_ss_u/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slid/aresetn",
                      "auto_ss_u/aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slid_1",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "0"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "M_TID_WIDTH": {
                        "value": "0"
                      },
                      "S_HAS_TSTRB": {
                        "value": "1"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "S_TID_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_u": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_u_1",
                    "parameters": {
                      "M_TUSER_WIDTH": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_auto_ss_slid": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_auto_ss_u": {
                    "interface_ports": [
                      "auto_ss_slid/M_AXIS",
                      "auto_ss_u/S_AXIS"
                    ]
                  },
                  "auto_ss_u_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_u/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slid/aclk",
                      "auto_ss_u/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slid/aresetn",
                      "auto_ss_u/aresetn"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slid_2",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "0"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "M_TID_WIDTH": {
                        "value": "0"
                      },
                      "S_HAS_TSTRB": {
                        "value": "1"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "S_TID_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_u": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_u_2",
                    "parameters": {
                      "M_TUSER_WIDTH": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s03_couplers_to_auto_ss_slid": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_auto_ss_u": {
                    "interface_ports": [
                      "auto_ss_slid/M_AXIS",
                      "auto_ss_u/S_AXIS"
                    ]
                  },
                  "auto_ss_u_to_s03_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_u/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slid/aclk",
                      "auto_ss_u/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slid/aresetn",
                      "auto_ss_u/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_k_0",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "0"
                      },
                      "S_HAS_TKEEP": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_auto_ss_k": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_k_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_k/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_k/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_k/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_interconnect_back_to_xbar": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "xbar/S_AXI_CTRL"
                ]
              },
              "axis_interconnect_back_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "m00_couplers_to_axis_interconnect_back": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "axis_interconnect_back_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXIS",
                  "s01_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXIS",
                  "xbar/S01_AXIS"
                ]
              },
              "axis_interconnect_back_to_s03_couplers": {
                "interface_ports": [
                  "S03_AXIS",
                  "s03_couplers/S_AXIS"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXIS",
                  "xbar/S02_AXIS"
                ]
              },
              "axis_interconnect_back_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXIS",
                  "s02_couplers/S_AXIS"
                ]
              },
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXIS",
                  "xbar/S03_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "axis_interconnect_back_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_AXIS_ACLK",
                  "s01_couplers/M_AXIS_ACLK",
                  "s02_couplers/M_AXIS_ACLK",
                  "s03_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_back_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_AXIS_ARESETN",
                  "s01_couplers/M_AXIS_ARESETN",
                  "s02_couplers/M_AXIS_ARESETN",
                  "s03_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S_AXI_CTRL_ACLK_1": {
                "ports": [
                  "S_AXI_CTRL_ACLK",
                  "xbar/s_axi_ctrl_aclk"
                ]
              },
              "S_AXI_CTRL_ARESETN_1": {
                "ports": [
                  "S_AXI_CTRL_ARESETN",
                  "xbar/s_axi_ctrl_aresetn"
                ]
              },
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S01_AXIS_ACLK_1": {
                "ports": [
                  "S01_AXIS_ACLK",
                  "s01_couplers/S_AXIS_ACLK"
                ]
              },
              "S01_AXIS_ARESETN_1": {
                "ports": [
                  "S01_AXIS_ARESETN",
                  "s01_couplers/S_AXIS_ARESETN"
                ]
              },
              "S02_AXIS_ACLK_1": {
                "ports": [
                  "S02_AXIS_ACLK",
                  "s02_couplers/S_AXIS_ACLK"
                ]
              },
              "S02_AXIS_ARESETN_1": {
                "ports": [
                  "S02_AXIS_ARESETN",
                  "s02_couplers/S_AXIS_ARESETN"
                ]
              },
              "S03_AXIS_ACLK_1": {
                "ports": [
                  "S03_AXIS_ACLK",
                  "s03_couplers/S_AXIS_ACLK"
                ]
              },
              "S03_AXIS_ARESETN_1": {
                "ports": [
                  "S03_AXIS_ARESETN",
                  "s03_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          },
          "axis_interconnect_front": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "design_1_axis_interconnect_front_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "ROUTING_MODE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M01_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M02_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M03_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M04_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_AXIS_ARESETN"
                  }
                }
              },
              "M01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_AXIS_ARESETN"
                  }
                }
              },
              "M02_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_AXIS_ARESETN"
                  }
                }
              },
              "M03_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_AXIS_ARESETN"
                  }
                }
              },
              "M04_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXI_CTRL_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI_CTRL"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_CTRL_ARESETN"
                  }
                }
              },
              "S_AXI_CTRL_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "design_1_xbar_6",
                "parameters": {
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000000"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "M02_AXIS_BASETDEST": {
                    "value": "0x00000002"
                  },
                  "M02_AXIS_HIGHTDEST": {
                    "value": "0x00000002"
                  },
                  "M03_AXIS_BASETDEST": {
                    "value": "0x00000003"
                  },
                  "M03_AXIS_HIGHTDEST": {
                    "value": "0x00000003"
                  },
                  "M04_AXIS_BASETDEST": {
                    "value": "0x00000004"
                  },
                  "M04_AXIS_HIGHTDEST": {
                    "value": "0x00000004"
                  },
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "ROUTING_MODE": {
                    "value": "1"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_k_2",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "1"
                      },
                      "S_HAS_TKEEP": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slidr_0",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_ss_u": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_u_3",
                    "parameters": {
                      "M_TUSER_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ss_k_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ss_k/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "m01_couplers_to_auto_ss_k": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_auto_ss_u": {
                    "interface_ports": [
                      "auto_ss_slidr/M_AXIS",
                      "auto_ss_u/S_AXIS"
                    ]
                  },
                  "auto_ss_u_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_u/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_k/aclk",
                      "auto_ss_slidr/aclk",
                      "auto_ss_u/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_k/aresetn",
                      "auto_ss_slidr/aresetn",
                      "auto_ss_u/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_k_3",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "1"
                      },
                      "S_HAS_TKEEP": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slidr_1",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_ss_u": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_u_4",
                    "parameters": {
                      "M_TUSER_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ss_u_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_u/M_AXIS"
                    ]
                  },
                  "m02_couplers_to_auto_ss_k": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_k_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ss_k/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_auto_ss_u": {
                    "interface_ports": [
                      "auto_ss_slidr/M_AXIS",
                      "auto_ss_u/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_k/aclk",
                      "auto_ss_slidr/aclk",
                      "auto_ss_u/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_k/aresetn",
                      "auto_ss_slidr/aresetn",
                      "auto_ss_u/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_k_4",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "1"
                      },
                      "S_HAS_TKEEP": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slidr_2",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_ss_u": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_u_5",
                    "parameters": {
                      "M_TUSER_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_auto_ss_k": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_k_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ss_k/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_auto_ss_u": {
                    "interface_ports": [
                      "auto_ss_slidr/M_AXIS",
                      "auto_ss_u/S_AXIS"
                    ]
                  },
                  "auto_ss_u_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_u/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_k/aclk",
                      "auto_ss_slidr/aclk",
                      "auto_ss_u/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_k/aresetn",
                      "auto_ss_slidr/aresetn",
                      "auto_ss_u/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_k_5",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "1"
                      },
                      "S_HAS_TKEEP": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slidr_3",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_auto_ss_k": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_k_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ss_k/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_k/aclk",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_k/aresetn",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_interconnect_front_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "m00_couplers_to_axis_interconnect_front": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "m01_couplers_to_axis_interconnect_front": {
                "interface_ports": [
                  "M01_AXIS",
                  "m01_couplers/M_AXIS"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXIS",
                  "m01_couplers/S_AXIS"
                ]
              },
              "m02_couplers_to_axis_interconnect_front": {
                "interface_ports": [
                  "M02_AXIS",
                  "m02_couplers/M_AXIS"
                ]
              },
              "m03_couplers_to_axis_interconnect_front": {
                "interface_ports": [
                  "M03_AXIS",
                  "m03_couplers/M_AXIS"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXIS",
                  "m02_couplers/S_AXIS"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXIS",
                  "m03_couplers/S_AXIS"
                ]
              },
              "m04_couplers_to_axis_interconnect_front": {
                "interface_ports": [
                  "M04_AXIS",
                  "m04_couplers/M_AXIS"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXIS",
                  "m04_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_front_to_xbar": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "xbar/S_AXI_CTRL"
                ]
              }
            },
            "nets": {
              "axis_interconnect_front_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK",
                  "m01_couplers/S_AXIS_ACLK",
                  "m02_couplers/S_AXIS_ACLK",
                  "m03_couplers/S_AXIS_ACLK",
                  "m04_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_front_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN",
                  "m01_couplers/S_AXIS_ARESETN",
                  "m02_couplers/S_AXIS_ARESETN",
                  "m03_couplers/S_AXIS_ARESETN",
                  "m04_couplers/S_AXIS_ARESETN"
                ]
              },
              "S_AXI_CTRL_ACLK_1": {
                "ports": [
                  "S_AXI_CTRL_ACLK",
                  "xbar/s_axi_ctrl_aclk"
                ]
              },
              "S_AXI_CTRL_ARESETN_1": {
                "ports": [
                  "S_AXI_CTRL_ARESETN",
                  "xbar/s_axi_ctrl_aresetn"
                ]
              },
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN"
                ]
              },
              "M01_AXIS_ACLK_1": {
                "ports": [
                  "M01_AXIS_ACLK",
                  "m01_couplers/M_AXIS_ACLK"
                ]
              },
              "M01_AXIS_ARESETN_1": {
                "ports": [
                  "M01_AXIS_ARESETN",
                  "m01_couplers/M_AXIS_ARESETN"
                ]
              },
              "M02_AXIS_ACLK_1": {
                "ports": [
                  "M02_AXIS_ACLK",
                  "m02_couplers/M_AXIS_ACLK"
                ]
              },
              "M02_AXIS_ARESETN_1": {
                "ports": [
                  "M02_AXIS_ARESETN",
                  "m02_couplers/M_AXIS_ARESETN"
                ]
              },
              "M03_AXIS_ACLK_1": {
                "ports": [
                  "M03_AXIS_ACLK",
                  "m03_couplers/M_AXIS_ACLK"
                ]
              },
              "M03_AXIS_ARESETN_1": {
                "ports": [
                  "M03_AXIS_ARESETN",
                  "m03_couplers/M_AXIS_ARESETN"
                ]
              },
              "M04_AXIS_ACLK_1": {
                "ports": [
                  "M04_AXIS_ACLK",
                  "m04_couplers/M_AXIS_ACLK"
                ]
              },
              "M04_AXIS_ARESETN_1": {
                "ports": [
                  "M04_AXIS_ARESETN",
                  "m04_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          },
          "axis_subset_converter_0": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_axis_subset_converter_0_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_HAS_TREADY": {
                "value": "1"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "1"
              },
              "M_TDEST_WIDTH": {
                "value": "0"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "M_TUSER_WIDTH": {
                "value": "0"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_HAS_TREADY": {
                "value": "1"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TDEST_WIDTH": {
                "value": "0"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "S_TUSER_WIDTH": {
                "value": "0"
              },
              "TDATA_REMAP": {
                "value": "tdata[7:0]"
              },
              "TDEST_REMAP": {
                "value": "1'b0"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "tkeep[0:0]"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              },
              "TUSER_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "axis_subset_converter_1": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_axis_subset_converter_1_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_HAS_TREADY": {
                "value": "1"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TDEST_WIDTH": {
                "value": "0"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "M_TUSER_WIDTH": {
                "value": "0"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_HAS_TREADY": {
                "value": "1"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "1"
              },
              "S_TDEST_WIDTH": {
                "value": "0"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "S_TUSER_WIDTH": {
                "value": "0"
              },
              "TDATA_REMAP": {
                "value": "16'b0000000000000000,tdata[7:0]"
              },
              "TDEST_REMAP": {
                "value": "1'b0"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "2'b11,tkeep[0:0]"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              },
              "TUSER_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "axis_subset_converter_2": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_axis_subset_converter_2_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_HAS_TREADY": {
                "value": "1"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "1"
              },
              "M_TDEST_WIDTH": {
                "value": "0"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "M_TUSER_WIDTH": {
                "value": "0"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_HAS_TREADY": {
                "value": "1"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TDEST_WIDTH": {
                "value": "0"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "S_TUSER_WIDTH": {
                "value": "0"
              },
              "TDATA_REMAP": {
                "value": "tdata[7:0]"
              },
              "TDEST_REMAP": {
                "value": "1'b0"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "tkeep[0:0]"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              },
              "TUSER_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "axis_subset_converter_3": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_axis_subset_converter_3_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_HAS_TREADY": {
                "value": "1"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TDEST_WIDTH": {
                "value": "0"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "M_TUSER_WIDTH": {
                "value": "0"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_HAS_TREADY": {
                "value": "1"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "1"
              },
              "S_TDEST_WIDTH": {
                "value": "0"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "S_TUSER_WIDTH": {
                "value": "0"
              },
              "TDATA_REMAP": {
                "value": "16'b0000000000000000,tdata[7:0]"
              },
              "TDEST_REMAP": {
                "value": "1'b0"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "2'b11,tkeep[0:0]"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              },
              "TUSER_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "axis_subset_converter_4": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_axis_subset_converter_4_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_HAS_TREADY": {
                "value": "1"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "1"
              },
              "M_TDEST_WIDTH": {
                "value": "0"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "M_TUSER_WIDTH": {
                "value": "0"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_HAS_TREADY": {
                "value": "1"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TDEST_WIDTH": {
                "value": "0"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "S_TUSER_WIDTH": {
                "value": "0"
              },
              "TDATA_REMAP": {
                "value": "tdata[7:0]"
              },
              "TDEST_REMAP": {
                "value": "1'b0"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "tkeep[0:0]"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              },
              "TUSER_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "axis_subset_converter_5": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_axis_subset_converter_5_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_HAS_TREADY": {
                "value": "1"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TDEST_WIDTH": {
                "value": "0"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "M_TUSER_WIDTH": {
                "value": "0"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_HAS_TREADY": {
                "value": "1"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "1"
              },
              "S_TDEST_WIDTH": {
                "value": "0"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "S_TUSER_WIDTH": {
                "value": "0"
              },
              "TDATA_REMAP": {
                "value": "16'b0000000000000000,tdata[7:0]"
              },
              "TDEST_REMAP": {
                "value": "1'b0"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "2'b11,tkeep[0:0]"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              },
              "TUSER_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "color_detect": {
            "vlnv": "xilinx.com:hls:color_detect:1.0",
            "xci_name": "design_1_color_detect_0"
          },
          "logic_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_logic_1_1"
          },
          "pixel_pack": {
            "vlnv": "xilinx.com:hls:pixel_pack:1.0",
            "xci_name": "design_1_pixel_pack_0"
          },
          "pixel_unpack": {
            "vlnv": "xilinx.com:hls:pixel_unpack:1.0",
            "xci_name": "design_1_pixel_unpack_0"
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_0",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "1"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Canny_accel_0_out_stream": {
            "interface_ports": [
              "Canny_accel_0/out_strm",
              "axis_subset_converter_3/S_AXIS"
            ]
          },
          "axi_dma_0_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S",
              "axi_dma_proc/M_AXI_MM2S"
            ]
          },
          "axi_interconnect_0_M05_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M05_AXI",
              "pixel_unpack/s_axi_AXILiteS"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "S03_AXIS_1": {
            "interface_ports": [
              "axis_interconnect_back/S03_AXIS",
              "axis_subset_converter_5/M_AXIS"
            ]
          },
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "Canny_accel_0/s_axi_AXILiteS",
              "axi_interconnect_0/M03_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "axis_interconnect_front/S_AXI_CTRL"
            ]
          },
          "SobelY_accel_0_out_stream": {
            "interface_ports": [
              "SobelY_accel_0/out_stream",
              "axis_subset_converter_5/S_AXIS"
            ]
          },
          "SobelX_accel_0_out_stream": {
            "interface_ports": [
              "SobelX_accel_0/out_stream",
              "axis_subset_converter_1/S_AXIS"
            ]
          },
          "axis_subset_converter_0_M_AXIS": {
            "interface_ports": [
              "Canny_accel_0/in_strm",
              "axis_subset_converter_0/M_AXIS"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_dma_proc/S_AXI_LITE",
              "axi_interconnect_0/M00_AXI"
            ]
          },
          "pixel_pack_0_stream_out_32": {
            "interface_ports": [
              "axi_dma_proc/S_AXIS_S2MM",
              "pixel_pack/stream_out_32"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_back/S00_AXIS",
              "axis_interconnect_front/M00_AXIS"
            ]
          },
          "axis_interconnect_front_M03_AXIS": {
            "interface_ports": [
              "axis_interconnect_front/M03_AXIS",
              "axis_subset_converter_4/S_AXIS"
            ]
          },
          "axis_subset_converter_4_M_AXIS": {
            "interface_ports": [
              "SobelY_accel_0/in_stream",
              "axis_subset_converter_4/M_AXIS"
            ]
          },
          "axis_subset_converter_1_M_AXIS": {
            "interface_ports": [
              "axis_interconnect_back/S02_AXIS",
              "axis_subset_converter_1/M_AXIS"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M02_AXI",
              "axis_interconnect_back/S_AXI_CTRL"
            ]
          },
          "axis_subset_converter_3_M_AXIS": {
            "interface_ports": [
              "axis_interconnect_back/S01_AXIS",
              "axis_subset_converter_3/M_AXIS"
            ]
          },
          "axis_subset_converter_2_M_AXIS": {
            "interface_ports": [
              "SobelX_accel_0/in_stream",
              "axis_subset_converter_2/M_AXIS"
            ]
          },
          "axis_interconnect_back_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_back/M00_AXIS",
              "pixel_pack/stream_in_24"
            ]
          },
          "pixel_unpack_stream_out_24": {
            "interface_ports": [
              "axis_interconnect_front/S00_AXIS",
              "pixel_unpack/stream_out_24"
            ]
          },
          "axis_interconnect_front_M04_AXIS": {
            "interface_ports": [
              "axis_interconnect_front/M04_AXIS",
              "color_detect/strm_in"
            ]
          },
          "axi_interconnect_0_M06_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M06_AXI",
              "pixel_pack/s_axi_AXILiteS"
            ]
          },
          "axis_interconnect_front_M02_AXIS": {
            "interface_ports": [
              "axis_interconnect_front/M02_AXIS",
              "axis_subset_converter_2/S_AXIS"
            ]
          },
          "axi_interconnect_0_M04_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M04_AXI",
              "color_detect/s_axi_AXILiteS"
            ]
          },
          "axis_interconnect_front_M01_AXIS": {
            "interface_ports": [
              "axis_interconnect_front/M01_AXIS",
              "axis_subset_converter_0/S_AXIS"
            ]
          },
          "axi_dma_proc_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_dma_proc/M_AXIS_MM2S",
              "pixel_unpack/stream_in_32"
            ]
          },
          "axi_dma_0_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_S2MM",
              "axi_dma_proc/M_AXI_S2MM"
            ]
          }
        },
        "nets": {
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "axi_interconnect_0/M04_ARESETN",
              "axi_interconnect_0/M05_ARESETN",
              "axi_interconnect_0/M06_ARESETN",
              "axis_interconnect_front/M04_AXIS_ARESETN",
              "color_detect/ap_rst_n",
              "pixel_pack/ap_rst_n",
              "pixel_pack/ap_rst_n_control",
              "pixel_unpack/ap_rst_n",
              "pixel_unpack/ap_rst_n_control"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "ap_clk",
              "Canny_accel_0/ap_clk",
              "SobelX_accel_0/ap_clk",
              "SobelY_accel_0/ap_clk",
              "axi_dma_proc/m_axi_mm2s_aclk",
              "axi_dma_proc/m_axi_s2mm_aclk",
              "axi_dma_proc/s_axi_lite_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/M02_ACLK",
              "axi_interconnect_0/M03_ACLK",
              "axi_interconnect_0/M04_ACLK",
              "axi_interconnect_0/M05_ACLK",
              "axi_interconnect_0/M06_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axis_interconnect_back/ACLK",
              "axis_interconnect_back/M00_AXIS_ACLK",
              "axis_interconnect_back/S00_AXIS_ACLK",
              "axis_interconnect_back/S01_AXIS_ACLK",
              "axis_interconnect_back/S02_AXIS_ACLK",
              "axis_interconnect_back/S03_AXIS_ACLK",
              "axis_interconnect_back/S_AXI_CTRL_ACLK",
              "axis_interconnect_front/ACLK",
              "axis_interconnect_front/M00_AXIS_ACLK",
              "axis_interconnect_front/M01_AXIS_ACLK",
              "axis_interconnect_front/M02_AXIS_ACLK",
              "axis_interconnect_front/M03_AXIS_ACLK",
              "axis_interconnect_front/M04_AXIS_ACLK",
              "axis_interconnect_front/S00_AXIS_ACLK",
              "axis_interconnect_front/S_AXI_CTRL_ACLK",
              "axis_subset_converter_0/aclk",
              "axis_subset_converter_1/aclk",
              "axis_subset_converter_2/aclk",
              "axis_subset_converter_3/aclk",
              "axis_subset_converter_4/aclk",
              "axis_subset_converter_5/aclk",
              "color_detect/ap_clk",
              "pixel_pack/ap_clk",
              "pixel_pack/control",
              "pixel_unpack/ap_clk",
              "pixel_unpack/control",
              "proc_sys_reset_0/slowest_sync_clk"
            ]
          },
          "aux_reset_in_1": {
            "ports": [
              "aux_reset_in",
              "proc_sys_reset_0/aux_reset_in"
            ]
          },
          "axi_dma_0_mm2s_introut": {
            "ports": [
              "axi_dma_proc/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "axi_dma_0_s2mm_introut": {
            "ports": [
              "axi_dma_proc/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "logic_1_dout": {
            "ports": [
              "logic_1/dout",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "proc_sys_reset_0/interconnect_aresetn",
              "axi_interconnect_0/ARESETN",
              "axis_interconnect_back/ARESETN",
              "axis_interconnect_front/ARESETN"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "Canny_accel_0/ap_rst_n",
              "SobelX_accel_0/ap_rst_n",
              "SobelY_accel_0/ap_rst_n",
              "axi_dma_proc/axi_resetn",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN",
              "axi_interconnect_0/M03_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axis_interconnect_back/M00_AXIS_ARESETN",
              "axis_interconnect_back/S00_AXIS_ARESETN",
              "axis_interconnect_back/S01_AXIS_ARESETN",
              "axis_interconnect_back/S02_AXIS_ARESETN",
              "axis_interconnect_back/S03_AXIS_ARESETN",
              "axis_interconnect_back/S_AXI_CTRL_ARESETN",
              "axis_interconnect_front/M00_AXIS_ARESETN",
              "axis_interconnect_front/M01_AXIS_ARESETN",
              "axis_interconnect_front/M02_AXIS_ARESETN",
              "axis_interconnect_front/M03_AXIS_ARESETN",
              "axis_interconnect_front/S00_AXIS_ARESETN",
              "axis_interconnect_front/S_AXI_CTRL_ARESETN",
              "axis_subset_converter_0/aresetn",
              "axis_subset_converter_1/aresetn",
              "axis_subset_converter_2/aresetn",
              "axis_subset_converter_3/aresetn",
              "axis_subset_converter_4/aresetn",
              "axis_subset_converter_5/aresetn"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "axis_interconnect_back/S00_ARB_REQ_SUPPRESS",
              "axis_interconnect_back/S01_ARB_REQ_SUPPRESS",
              "axis_interconnect_back/S02_ARB_REQ_SUPPRESS",
              "axis_interconnect_back/S03_ARB_REQ_SUPPRESS"
            ]
          }
        }
      },
      "interrupt": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_interrupt_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "7"
          }
        }
      },
      "mb_car_iop_arduino_intr_ack": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_mb_car_iop_arduino_intr_ack_0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "5"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_car_iop_arduino_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_mb_car_iop_arduino_reset_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "5"
          }
        }
      },
      "mdm_0": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "design_1_mdm_0_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_MB_DBG_PORTS": {
            "value": "1"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          }
        }
      },
      "ov5640_driver_wrapper": {
        "interface_ports": {
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "vid_iic": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "iic2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "vid_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "vid_hsync": {
            "direction": "I"
          },
          "vid_pclk": {
            "type": "clk",
            "direction": "I"
          },
          "vid_vsync": {
            "direction": "I"
          }
        },
        "components": {
          "a0_demosaic": {
            "vlnv": "xilinx.com:ip:v_demosaic:1.0",
            "xci_name": "design_1_a0_demosaic_0"
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_axi_interconnect_0_3",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_7",
                "parameters": {
                  "NUM_MI": {
                    "value": "6"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "m05_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_sccb": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "design_1_axi_sccb_0"
          },
          "axi_vdma_cam": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "design_1_axi_vdma_cam_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "0"
              },
              "c_num_fstores": {
                "value": "4"
              },
              "c_s2mm_genlock_mode": {
                "value": "0"
              },
              "c_s2mm_linebuffer_depth": {
                "value": "1024"
              }
            }
          },
          "axis_interconnect_back": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "design_1_axis_interconnect_back_1",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "ROUTING_MODE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_AXIS_ARESETN"
                  }
                }
              },
              "S01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S01_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S_AXI_CTRL_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI_CTRL"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_CTRL_ARESETN"
                  }
                }
              },
              "S_AXI_CTRL_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "design_1_xbar_8",
                "parameters": {
                  "ARB_ALGORITHM": {
                    "value": "0"
                  },
                  "ARB_ON_MAX_XFERS": {
                    "value": "1"
                  },
                  "ARB_ON_TLAST": {
                    "value": "0"
                  },
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000000"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "ROUTING_MODE": {
                    "value": "1"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slid_3",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "0"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "M_TID_WIDTH": {
                        "value": "0"
                      },
                      "S_HAS_TSTRB": {
                        "value": "1"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "S_TID_WIDTH": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_auto_ss_slid": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slid/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slid/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slid/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_k_6",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "0"
                      },
                      "S_HAS_TKEEP": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_auto_ss_k": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_k_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_k/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_k/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_k/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_interconnect_back_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "m00_couplers_to_axis_interconnect_back": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "axis_interconnect_back_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXIS",
                  "s01_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXIS",
                  "xbar/S01_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_back_to_xbar": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "xbar/S_AXI_CTRL"
                ]
              }
            },
            "nets": {
              "axis_interconnect_back_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_AXIS_ACLK",
                  "s01_couplers/S_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK",
                  "s01_couplers/M_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_back_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_AXIS_ARESETN",
                  "s01_couplers/S_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN",
                  "s01_couplers/M_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S_AXI_CTRL_ACLK_1": {
                "ports": [
                  "S_AXI_CTRL_ACLK",
                  "xbar/s_axi_ctrl_aclk"
                ]
              },
              "S_AXI_CTRL_ARESETN_1": {
                "ports": [
                  "S_AXI_CTRL_ARESETN",
                  "xbar/s_axi_ctrl_aresetn"
                ]
              }
            }
          },
          "axis_interconnect_front": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "design_1_axis_interconnect_front_1",
            "parameters": {
              "ROUTING_MODE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M01_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_AXIS_ARESETN"
                  }
                }
              },
              "M01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXI_CTRL_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI_CTRL"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_CTRL_ARESETN"
                  }
                }
              },
              "S_AXI_CTRL_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "design_1_xbar_9",
                "parameters": {
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000000"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "ROUTING_MODE": {
                    "value": "1"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slid_4",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "0"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "M_TID_WIDTH": {
                        "value": "0"
                      },
                      "S_HAS_TSTRB": {
                        "value": "1"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "S_TID_WIDTH": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_ss_slid": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slid/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slid/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slid/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "design_1_auto_ss_slidr_4",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_auto_ss_slidr": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_axis_interconnect_front": {
                "interface_ports": [
                  "M01_AXIS",
                  "m01_couplers/M_AXIS"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXIS",
                  "m01_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_front_to_xbar": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "xbar/S_AXI_CTRL"
                ]
              },
              "axis_interconnect_front_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "m00_couplers_to_axis_interconnect_front": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "axis_interconnect_front_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK",
                  "m01_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK",
                  "m01_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_front_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN",
                  "m01_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN",
                  "m01_couplers/S_AXIS_ARESETN"
                ]
              },
              "S_AXI_CTRL_ACLK_1": {
                "ports": [
                  "S_AXI_CTRL_ACLK",
                  "xbar/s_axi_ctrl_aclk"
                ]
              },
              "S_AXI_CTRL_ARESETN_1": {
                "ports": [
                  "S_AXI_CTRL_ARESETN",
                  "xbar/s_axi_ctrl_aresetn"
                ]
              }
            }
          },
          "gbr2rgb": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_gbr2rgb_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_HAS_TREADY": {
                "value": "1"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TDEST_WIDTH": {
                "value": "0"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "M_TUSER_WIDTH": {
                "value": "1"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_HAS_TREADY": {
                "value": "1"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TDEST_WIDTH": {
                "value": "0"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "S_TUSER_WIDTH": {
                "value": "1"
              },
              "TDATA_REMAP": {
                "value": "tdata[15:8],tdata[7:0],tdata[23:16]"
              },
              "TDEST_REMAP": {
                "value": "1'b0"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "tkeep[2:0]"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "logic0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_logic0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "logic1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_logic1_0"
          },
          "pixel_pack": {
            "vlnv": "xilinx.com:hls:pixel_pack:1.0",
            "xci_name": "design_1_pixel_pack_1"
          },
          "rgb2gray_0": {
            "vlnv": "xilinx.com:hls:rgb2gray:1.0",
            "xci_name": "design_1_rgb2gray_0_0"
          },
          "subset_cvt": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_subset_cvt_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_HAS_TREADY": {
                "value": "1"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TDEST_WIDTH": {
                "value": "0"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "M_TUSER_WIDTH": {
                "value": "1"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_HAS_TREADY": {
                "value": "1"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "1"
              },
              "S_TDEST_WIDTH": {
                "value": "0"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "S_TUSER_WIDTH": {
                "value": "1"
              },
              "TDATA_REMAP": {
                "value": "16'b0000000000000000,tdata[7:0]"
              },
              "TDEST_REMAP": {
                "value": "1'b0"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "2'b11,tkeep[0:0]"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "v_vid_in_axi4s_0": {
            "vlnv": "xilinx.com:ip:v_vid_in_axi4s:4.0",
            "xci_name": "design_1_v_vid_in_axi4s_0_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "11"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              },
              "C_M_AXIS_VIDEO_FORMAT": {
                "value": "12"
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M02_AXI",
              "axi_vdma_cam/S_AXI_LITE"
            ]
          },
          "axi_interconnect_0_M04_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M04_AXI",
              "axis_interconnect_back/S_AXI_CTRL"
            ]
          },
          "pixel_pack_stream_out_32": {
            "interface_ports": [
              "axi_vdma_cam/S_AXIS_S2MM",
              "pixel_pack/stream_out_32"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "axi_sccb/S_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "vid_iic",
              "axi_sccb/IIC"
            ]
          },
          "axis_interconnect_front_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_back/S00_AXIS",
              "axis_interconnect_front/M00_AXIS"
            ]
          },
          "axis_interconnect_back_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_back/M00_AXIS",
              "pixel_pack/stream_in_24"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "a0_demosaic/s_axi_CTRL",
              "axi_interconnect_0/M01_AXI"
            ]
          },
          "v_vid_in_axi4s_0_video_out": {
            "interface_ports": [
              "a0_demosaic/s_axis_video",
              "v_vid_in_axi4s_0/video_out"
            ]
          },
          "gbr2rgba1_M_AXIS": {
            "interface_ports": [
              "axis_interconnect_back/S01_AXIS",
              "subset_cvt/M_AXIS"
            ]
          },
          "rgb2gray_0_out_stream": {
            "interface_ports": [
              "rgb2gray_0/out_stream",
              "subset_cvt/S_AXIS"
            ]
          },
          "gbr2rgb2_M_AXIS": {
            "interface_ports": [
              "axis_interconnect_front/S00_AXIS",
              "gbr2rgb/M_AXIS"
            ]
          },
          "axi_interconnect_0_M05_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M05_AXI",
              "pixel_pack/s_axi_AXILiteS"
            ]
          },
          "axis_interconnect_front_M01_AXIS": {
            "interface_ports": [
              "axis_interconnect_front/M01_AXIS",
              "rgb2gray_0/in_stream"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M_AXI_S2MM",
              "axi_vdma_cam/M_AXI_S2MM"
            ]
          },
          "a0_demosaic_m_axis_video": {
            "interface_ports": [
              "a0_demosaic/m_axis_video",
              "gbr2rgb/S_AXIS"
            ]
          },
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M03_AXI",
              "axis_interconnect_front/S_AXI_CTRL"
            ]
          }
        },
        "nets": {
          "ap_clk_1": {
            "ports": [
              "ACLK",
              "a0_demosaic/ap_clk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/M02_ACLK",
              "axi_interconnect_0/M03_ACLK",
              "axi_interconnect_0/M04_ACLK",
              "axi_interconnect_0/M05_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_sccb/s_axi_aclk",
              "axi_vdma_cam/m_axi_s2mm_aclk",
              "axi_vdma_cam/s_axi_lite_aclk",
              "axi_vdma_cam/s_axis_s2mm_aclk",
              "axis_interconnect_back/ACLK",
              "axis_interconnect_back/M00_AXIS_ACLK",
              "axis_interconnect_back/S00_AXIS_ACLK",
              "axis_interconnect_back/S01_AXIS_ACLK",
              "axis_interconnect_back/S_AXI_CTRL_ACLK",
              "axis_interconnect_front/ACLK",
              "axis_interconnect_front/M00_AXIS_ACLK",
              "axis_interconnect_front/M01_AXIS_ACLK",
              "axis_interconnect_front/S00_AXIS_ACLK",
              "axis_interconnect_front/S_AXI_CTRL_ACLK",
              "gbr2rgb/aclk",
              "pixel_pack/ap_clk",
              "pixel_pack/control",
              "rgb2gray_0/ap_clk",
              "subset_cvt/aclk",
              "v_vid_in_axi4s_0/aclk"
            ]
          },
          "ap_rst_n_1": {
            "ports": [
              "ARESETN",
              "a0_demosaic/ap_rst_n",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN",
              "axi_interconnect_0/M03_ARESETN",
              "axi_interconnect_0/M04_ARESETN",
              "axi_interconnect_0/M05_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_sccb/s_axi_aresetn",
              "axi_vdma_cam/axi_resetn",
              "axis_interconnect_back/ARESETN",
              "axis_interconnect_back/M00_AXIS_ARESETN",
              "axis_interconnect_back/S00_AXIS_ARESETN",
              "axis_interconnect_back/S01_AXIS_ARESETN",
              "axis_interconnect_back/S_AXI_CTRL_ARESETN",
              "axis_interconnect_front/ARESETN",
              "axis_interconnect_front/M00_AXIS_ARESETN",
              "axis_interconnect_front/M01_AXIS_ARESETN",
              "axis_interconnect_front/S00_AXIS_ARESETN",
              "axis_interconnect_front/S_AXI_CTRL_ARESETN",
              "gbr2rgb/aresetn",
              "pixel_pack/ap_rst_n",
              "pixel_pack/ap_rst_n_control",
              "rgb2gray_0/ap_rst_n",
              "subset_cvt/aresetn",
              "v_vid_in_axi4s_0/aresetn"
            ]
          },
          "axi_sccb_iic2intc_irpt": {
            "ports": [
              "axi_sccb/iic2intc_irpt",
              "iic2intc_irpt"
            ]
          },
          "axi_vdma_cam_s2mm_introut": {
            "ports": [
              "axi_vdma_cam/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "axis_enable_1": {
            "ports": [
              "logic1/dout",
              "v_vid_in_axi4s_0/aclken",
              "v_vid_in_axi4s_0/axis_enable"
            ]
          },
          "vid_data_1": {
            "ports": [
              "vid_data",
              "v_vid_in_axi4s_0/vid_data"
            ]
          },
          "vid_field_id_1": {
            "ports": [
              "logic0/dout",
              "axis_interconnect_back/S00_ARB_REQ_SUPPRESS",
              "axis_interconnect_back/S01_ARB_REQ_SUPPRESS",
              "v_vid_in_axi4s_0/vid_field_id",
              "v_vid_in_axi4s_0/vid_hblank",
              "v_vid_in_axi4s_0/vid_hsync",
              "v_vid_in_axi4s_0/vid_vblank"
            ]
          },
          "vid_hsync_1": {
            "ports": [
              "vid_hsync",
              "v_vid_in_axi4s_0/vid_active_video"
            ]
          },
          "vid_pclk_1": {
            "ports": [
              "vid_pclk",
              "v_vid_in_axi4s_0/vid_io_in_clk"
            ]
          },
          "vid_vsync_1": {
            "ports": [
              "vid_vsync",
              "v_vid_in_axi4s_0/vid_vsync"
            ]
          }
        }
      },
      "proc_sys_reset_100m": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_100m_0"
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "23.809525"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "23809525"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 9"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "FALSE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "FALSE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "24"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "5"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "5"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "32.14"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "31.12"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "32.2"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "31.08"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > design_1 car_iop_arduino/mb_bram_ctrl",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_0",
        "parameters": {
          "NUM_SI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "video_output": {
        "interface_ports": {
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "TMDS_0": {
            "mode": "Master",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "clk_100m": {
            "type": "clk",
            "direction": "I"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "RGBA2GBR": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_RGBA2GBR_0",
            "parameters": {
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "TDATA_REMAP": {
                "value": "tdata[7:0],tdata[23:8]"
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_axi_interconnect_0_4",
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_10",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_vdma": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "design_1_axi_vdma_0",
            "parameters": {
              "c_include_s2mm": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "32"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_mm2s_genlock_mode": {
                "value": "1"
              },
              "c_mm2s_max_burst_length": {
                "value": "16"
              },
              "c_num_fstores": {
                "value": "4"
              }
            }
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_1_clk_wiz_0_0",
            "parameters": {
              "CLKOUT1_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT1_JITTER": {
                "value": "337.616"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "322.999"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "74.25"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT2_JITTER": {
                "value": "258.703"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "322.999"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "371.25"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFG"
              },
              "CLK_OUT1_PORT": {
                "value": "pclk"
              },
              "CLK_OUT2_PORT": {
                "value": "sclk"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "37.125"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "10.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "2"
              },
              "MMCM_COMPENSATION": {
                "value": "ZHOLD"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "5"
              },
              "NUM_OUT_CLKS": {
                "value": "2"
              },
              "PRIMITIVE": {
                "value": "MMCM"
              },
              "PRIM_IN_FREQ": {
                "value": "100.000"
              },
              "PRIM_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "USE_LOCKED": {
                "value": "true"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "pixel_unpack": {
            "vlnv": "xilinx.com:hls:pixel_unpack:1.0",
            "xci_name": "design_1_pixel_unpack_1"
          },
          "rgb2dvi": {
            "vlnv": "digilentinc.com:ip:rgb2dvi:1.2",
            "xci_name": "design_1_rgb2dvi_0",
            "parameters": {
              "kGenerateSerialClk": {
                "value": "false"
              },
              "kRstActiveHigh": {
                "value": "false"
              }
            }
          },
          "v_axi4s_vid_out_0": {
            "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
            "xci_name": "design_1_v_axi4s_vid_out_0_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "11"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "0"
              },
              "C_HYSTERESIS_LEVEL": {
                "value": "1024"
              },
              "C_S_AXIS_VIDEO_DATA_WIDTH": {
                "value": "8"
              },
              "C_S_AXIS_VIDEO_FORMAT": {
                "value": "2"
              },
              "C_VTG_MASTER_SLAVE": {
                "value": "1"
              }
            }
          },
          "v_tc_0": {
            "vlnv": "xilinx.com:ip:v_tc:6.1",
            "xci_name": "design_1_v_tc_0_0",
            "parameters": {
              "HAS_AXI4_LITE": {
                "value": "false"
              },
              "enable_detection": {
                "value": "false"
              },
              "enable_generation": {
                "value": "true"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_LITE_1": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M_AXI_MM2S",
              "axi_vdma/M_AXI_MM2S"
            ]
          },
          "v_axi4s_vid_out_0_vid_io_out": {
            "interface_ports": [
              "rgb2dvi/RGB",
              "v_axi4s_vid_out_0/vid_io_out"
            ]
          },
          "axi_vdma_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_vdma/M_AXIS_MM2S",
              "pixel_unpack/stream_in_32"
            ]
          },
          "pixel_unpack_0_stream_out_24": {
            "interface_ports": [
              "RGBA2GBR/S_AXIS",
              "pixel_unpack/stream_out_24"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "pixel_unpack/s_axi_AXILiteS"
            ]
          },
          "axis_subset_converter_0_M_AXIS": {
            "interface_ports": [
              "RGBA2GBR/M_AXIS",
              "v_axi4s_vid_out_0/video_in"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "axi_vdma/S_AXI_LITE"
            ]
          },
          "v_tc_0_vtiming_out": {
            "interface_ports": [
              "v_axi4s_vid_out_0/vtiming_in",
              "v_tc_0/vtiming_out"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "TMDS_0",
              "rgb2dvi/TMDS"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "clk_100m",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_vdma/m_axi_mm2s_aclk",
              "axi_vdma/s_axi_lite_aclk",
              "clk_wiz_0/clk_in1",
              "pixel_unpack/control"
            ]
          },
          "axi_resetn_1": {
            "ports": [
              "axi_resetn",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_vdma/axi_resetn",
              "pixel_unpack/ap_rst_n_control"
            ]
          },
          "axi_vdma_mm2s_introut": {
            "ports": [
              "axi_vdma/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "clk_wiz_0/locked",
              "RGBA2GBR/aresetn",
              "pixel_unpack/ap_rst_n",
              "rgb2dvi/aRst_n",
              "v_axi4s_vid_out_0/aresetn",
              "v_tc_0/resetn"
            ]
          },
          "clk_wiz_0_pclk": {
            "ports": [
              "clk_wiz_0/pclk",
              "RGBA2GBR/aclk",
              "axi_vdma/m_axis_mm2s_aclk",
              "pixel_unpack/ap_clk",
              "rgb2dvi/PixelClk",
              "v_axi4s_vid_out_0/aclk",
              "v_tc_0/clk"
            ]
          },
          "clk_wiz_0_sclk": {
            "ports": [
              "clk_wiz_0/sclk",
              "rgb2dvi/SerialClk"
            ]
          },
          "v_axi4s_vid_out_0_vtg_ce": {
            "ports": [
              "v_axi4s_vid_out_0/vtg_ce",
              "v_tc_0/gen_clken"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "A1": {
        "interface_ports": [
          "Encoder_A1",
          "car_iop_arduino/Encoder_A1"
        ]
      },
      "Vaux1_0_1": {
        "interface_ports": [
          "Encoder_A0",
          "car_iop_arduino/Encoder_A0"
        ]
      },
      "car_iop_arduino_IIC_0": {
        "interface_ports": [
          "MB_IIC",
          "car_iop_arduino/MB_IIC"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "car_iop_arduino/S_AXI_BRAM"
        ]
      },
      "car_iop_arduino_io_0": {
        "interface_ports": [
          "arduino_gpio",
          "car_iop_arduino/arduino_gpio"
        ]
      },
      "Vaux15_0_1": {
        "interface_ports": [
          "Encoder_B1",
          "car_iop_arduino/Encoder_B1"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "image_processing/S00_AXI"
        ]
      },
      "car_iop_arduino_sig_0": {
        "interface_ports": [
          "sig",
          "car_iop_arduino/sig"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "ov5640_driver_wrapper/S00_AXI"
        ]
      },
      "ov5640_driver_wrapper_vid_iic": {
        "interface_ports": [
          "vid_iic",
          "ov5640_driver_wrapper/vid_iic"
        ]
      },
      "image_processing_M_AXI_MM2S": {
        "interface_ports": [
          "image_processing/M_AXI_MM2S",
          "smartconnect_0/S01_AXI"
        ]
      },
      "Vaux9_0_1": {
        "interface_ports": [
          "Encoder_B0",
          "car_iop_arduino/Encoder_B0"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "video_output/S_AXI_LITE"
        ]
      },
      "video_output_M_AXI_MM2S": {
        "interface_ports": [
          "smartconnect_0/S03_AXI",
          "video_output/M_AXI_MM2S"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "image_processing_M_AXI_S2MM": {
        "interface_ports": [
          "image_processing/M_AXI_S2MM",
          "smartconnect_0/S02_AXI"
        ]
      },
      "mdm_0_MBDEBUG_0": {
        "interface_ports": [
          "car_iop_arduino/DEBUG",
          "mdm_0/MBDEBUG_0"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_intc/s_axi",
          "axi_interconnect_0/M02_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP0",
          "smartconnect_0/M00_AXI"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "ov5640_driver_wrapper_M_AXI_S2MM": {
        "interface_ports": [
          "ov5640_driver_wrapper/M_AXI_S2MM",
          "smartconnect_0/S00_AXI"
        ]
      },
      "video_output_TMDS_0": {
        "interface_ports": [
          "TMDS_0",
          "video_output/TMDS_0"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "processing_system7_0/GPIO_O",
          "camera_reset/Din",
          "image_process_reset/Din",
          "mb_car_iop_arduino_intr_ack/Din",
          "mb_car_iop_arduino_reset/Din"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc/irq",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "camera_reset_Dout": {
        "ports": [
          "camera_reset/Dout",
          "vid_pwd",
          "util_vector_logic_0/Op1"
        ]
      },
      "car_iop_arduino_q": {
        "ports": [
          "car_iop_arduino/q",
          "interrupt/In4"
        ]
      },
      "image_process_reset_Dout": {
        "ports": [
          "image_process_reset/Dout",
          "image_processing/aux_reset_in"
        ]
      },
      "image_processing_mm2s_introut": {
        "ports": [
          "image_processing/mm2s_introut",
          "interrupt/In0"
        ]
      },
      "image_processing_s2mm_introut": {
        "ports": [
          "image_processing/s2mm_introut",
          "interrupt/In1"
        ]
      },
      "mb_car_iop_arduino_intr_ack_Dout": {
        "ports": [
          "mb_car_iop_arduino_intr_ack/Dout",
          "car_iop_arduino/intr_ack"
        ]
      },
      "mb_car_iop_arduino_rst_Dout": {
        "ports": [
          "mb_car_iop_arduino_reset/Dout",
          "car_iop_arduino/aux_reset_in"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_0/Debug_SYS_Rst",
          "car_iop_arduino/mb_debug_sys_rst",
          "proc_sys_reset_100m/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "axi_intc/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M05_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "car_iop_arduino/Clk",
          "image_processing/ap_clk",
          "ov5640_driver_wrapper/ACLK",
          "proc_sys_reset_100m/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "smartconnect_0/aclk",
          "video_output/clk_100m"
        ]
      },
      "ov5640_driver_wrapper_iic2intc_irpt": {
        "ports": [
          "ov5640_driver_wrapper/iic2intc_irpt",
          "interrupt/In2"
        ]
      },
      "ov5640_driver_wrapper_s2mm_introut": {
        "ports": [
          "ov5640_driver_wrapper/s2mm_introut",
          "interrupt/In3"
        ]
      },
      "proc_sys_reset_100m_bus_struct_reset": {
        "ports": [
          "proc_sys_reset_100m/bus_struct_reset",
          "car_iop_arduino/SYS_Rst"
        ]
      },
      "proc_sys_reset_100m_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_100m/interconnect_aresetn",
          "axi_interconnect_0/ARESETN",
          "smartconnect_0/aresetn"
        ]
      },
      "proc_sys_reset_100m_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_100m/peripheral_aresetn",
          "axi_intc/s_axi_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "car_iop_arduino/s_axi_bram_aresetn",
          "image_processing/M04_ARESETN",
          "ov5640_driver_wrapper/ARESETN",
          "video_output/axi_resetn"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_100m/ext_reset_in"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "vid_rst"
        ]
      },
      "vid_data_1": {
        "ports": [
          "vid_data",
          "ov5640_driver_wrapper/vid_data"
        ]
      },
      "vid_hsync_1": {
        "ports": [
          "vid_hsync",
          "ov5640_driver_wrapper/vid_hsync"
        ]
      },
      "vid_pclk_1": {
        "ports": [
          "vid_pclk",
          "ov5640_driver_wrapper/vid_pclk"
        ]
      },
      "vid_vsync_1": {
        "ports": [
          "vid_vsync",
          "ov5640_driver_wrapper/vid_vsync"
        ]
      },
      "video_output_mm2s_introut": {
        "ports": [
          "video_output/mm2s_introut",
          "interrupt/In5"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "interrupt/dout",
          "axi_intc/intr"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "vid_xclk"
        ]
      }
    },
    "addressing": {
      "/car_iop_arduino/mb": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_AXI_Encoder_1_S_AXI_reg": {
                "address_block": "/car_iop_arduino/AXI_Encoder_1/S_AXI/S_AXI_reg",
                "offset": "0x44A40000",
                "range": "64K"
              },
              "SEG_AXI_Encoder_S_AXI_reg": {
                "address_block": "/car_iop_arduino/AXI_Encoder_0/S_AXI/S_AXI_reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_AXI_PWM_Motor_S_AXI_reg": {
                "address_block": "/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/S_AXI/S_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_AXI_PWM_Motor_S_AXI_reg5": {
                "address_block": "/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/S_AXI/S_AXI_reg",
                "offset": "0x44A70000",
                "range": "64K"
              },
              "SEG_AXI_PWM_Servo_S_AXI_reg": {
                "address_block": "/car_iop_arduino/AXI_PWM_Servo/S_AXI/S_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_AXI_ultrasonic_ranger_0_S_AXI_reg": {
                "address_block": "/car_iop_arduino/AXI_ultrasonic_ranger_0/S_AXI/S_AXI_reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_arduino_gpio_Reg": {
                "address_block": "/car_iop_arduino/arduino_gpio/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/car_iop_arduino/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_motor_ctrl_sel_0_S_AXI_reg": {
                "address_block": "/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/S_AXI/S_AXI_reg",
                "offset": "0x44A60000",
                "range": "64K"
              },
              "SEG_axi_motor_ctrl_sel_0_S_AXI_reg7": {
                "address_block": "/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/S_AXI/S_AXI_reg",
                "offset": "0x44A80000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/car_iop_arduino/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K"
              },
              "SEG_intr_Reg": {
                "address_block": "/car_iop_arduino/intr/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_io_switch_S_AXI_reg": {
                "address_block": "/car_iop_arduino/io_switch/S_AXI/S_AXI_reg",
                "offset": "0x44A50000",
                "range": "64K"
              },
              "SEG_mb_intc_Reg": {
                "address_block": "/car_iop_arduino/mb_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_timer_0_Reg": {
                "address_block": "/car_iop_arduino/timer_subsystem/timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_timer_1_Reg": {
                "address_block": "/car_iop_arduino/timer_subsystem/timer_1/S_AXI/Reg",
                "offset": "0x41C10000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/car_iop_arduino/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/image_processing/axi_dma_proc": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/ov5640_driver_wrapper/axi_vdma_cam": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG1": {
                "address_block": "/car_iop_arduino/mb_bram_ctrl/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_Canny_accel_0_Reg": {
                "address_block": "/image_processing/Canny_accel_0/s_axi_AXILiteS/Reg",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_axi_dma_proc_Reg": {
                "address_block": "/image_processing/axi_dma_proc/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x41800000",
                "range": "64K"
              },
              "SEG_axi_sccb_Reg": {
                "address_block": "/ov5640_driver_wrapper/axi_sccb/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "64K"
              },
              "SEG_axi_vdma_Reg": {
                "address_block": "/video_output/axi_vdma/S_AXI_LITE/Reg",
                "offset": "0x43000000",
                "range": "64K"
              },
              "SEG_axi_vdma_ov5640_in_Reg": {
                "address_block": "/ov5640_driver_wrapper/axi_vdma_cam/S_AXI_LITE/Reg",
                "offset": "0x43010000",
                "range": "64K"
              },
              "SEG_color_detect_Reg": {
                "address_block": "/image_processing/color_detect/s_axi_AXILiteS/Reg",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_demosaic_Reg": {
                "address_block": "/ov5640_driver_wrapper/a0_demosaic/s_axi_CTRL/Reg",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_pixel_pack_Reg": {
                "address_block": "/image_processing/pixel_pack/s_axi_AXILiteS/Reg",
                "offset": "0x43C70000",
                "range": "64K"
              },
              "SEG_pixel_pack_Reg3": {
                "address_block": "/ov5640_driver_wrapper/pixel_pack/s_axi_AXILiteS/Reg",
                "offset": "0x43C90000",
                "range": "64K"
              },
              "SEG_pixel_unpack_Reg": {
                "address_block": "/image_processing/pixel_unpack/s_axi_AXILiteS/Reg",
                "offset": "0x43C80000",
                "range": "64K"
              },
              "SEG_pixel_unpack_Reg1": {
                "address_block": "/video_output/pixel_unpack/s_axi_AXILiteS/Reg",
                "offset": "0x43CA0000",
                "range": "64K"
              },
              "SEG_xbar_Reg": {
                "address_block": "/image_processing/axis_interconnect_front/xbar/S_AXI_CTRL/Reg",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_xbar_Reg1": {
                "address_block": "/ov5640_driver_wrapper/axis_interconnect_back/xbar/S_AXI_CTRL/Reg",
                "offset": "0x43C50000",
                "range": "64K"
              },
              "SEG_xbar_Reg3": {
                "address_block": "/image_processing/axis_interconnect_back/xbar/S_AXI_CTRL/Reg",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_xbar_Reg4": {
                "address_block": "/ov5640_driver_wrapper/axis_interconnect_front/xbar/S_AXI_CTRL/Reg",
                "offset": "0x43C60000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/video_output/axi_vdma": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}