3-2-input AND-AND-OR-Invert gate
.cell AAOI32
.origin AOI31
.inputs B1 B A2 A1 A 
.outputs Y 
pmos B1 N2 vdd vdd g 2 4 2
pmos B N2 vdd vdd g 2 3 2
pmos A2 Y N2 vdd g 1 3 1
pmos A1 Y N2 vdd g 1 2 1
pmos A Y N2 vdd g 1 1 1
nmos B1 N3 gnd gnd 1 2 2 -2
nmos B N2 N3 gnd 1 1 2 -1
nmos A2 N1 gnd gnd 1 3 1 -3
nmos A1 N N1 gnd 1 2 1 -2
nmos A Y N gnd 1 1 1 -1
.end