// Seed: 3298984846
module module_0 ();
  integer id_1 (.id_0(1));
  assign module_3.type_6 = 0;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  initial begin : LABEL_0
    id_1 = id_1;
    $display(id_1);
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0  id_0,
    input  uwire id_1,
    inout  tri0  id_2,
    output wor   id_3,
    input  tri1  id_4,
    input  tri1  id_5
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  logic id_0,
    output logic id_1,
    output wor   id_2
);
  module_0 modCall_1 ();
  always id_1 = #1 id_0;
  assign id_2 = 1;
  logic id_4 = 1;
  assign id_4 = id_4;
  assign id_1 = id_4;
  assign id_1 = id_4;
  initial id_4 = 1 == 1'b0;
endmodule
