{"files":[{"patch":"@@ -85,1 +85,1 @@\n-  assert ((!Universe::is_fully_initialized() || (_features & CPU_FLUSH) != 0), \"clflush should be available\");\n+  assert ((!Universe::is_fully_initialized() || _vm_target_features.supports_feature(CPU_FLUSH)), \"clflush should be available\");\n@@ -136,1 +136,1 @@\n-    Label detect_486, cpu486, detect_586, std_cpuid1, std_cpuid4;\n+    Label detect_486, cpu486, detect_586, std_cpuid1, std_cpuid4, std_cpuid24;\n@@ -335,0 +335,11 @@\n+    \/\/\n+    \/\/ cpuid(0x24) Converged Vector ISA Main Leaf (EAX = 24H, ECX = 0).\n+    \/\/\n+    __ bind(std_cpuid24);\n+    __ movl(rax, 0x24);\n+    __ movl(rcx, 0);\n+    __ cpuid();\n+    __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid24_offset())));\n+    __ movl(Address(rsi, 0), rax);\n+    __ movl(Address(rsi, 4), rbx);\n+\n@@ -421,2 +432,1 @@\n-    __ cmpl(rax, 0x200000);\n-    __ jcc(Assembler::notEqual, vector_save_restore);\n+    __ jcc(Assembler::equal, vector_save_restore);\n@@ -426,2 +436,1 @@\n-    __ cmpl(rax, 0x80000);\n-    __ jcc(Assembler::notEqual, vector_save_restore);\n+    __ jcc(Assembler::equal, vector_save_restore);\n@@ -455,2 +464,1 @@\n-    __ cmpl(rcx, 0x18000000);\n-    __ jccb(Assembler::notEqual, done); \/\/ jump if AVX is not supported\n+    __ jccb(Assembler::equal, done); \/\/ jump if AVX is not supported\n@@ -460,2 +468,1 @@\n-    __ cmpl(rax, 0x6);\n-    __ jccb(Assembler::equal, start_simd_check); \/\/ return if AVX is not supported\n+    __ jccb(Assembler::notEqual, start_simd_check); \/\/ return if AVX is not supported\n@@ -480,0 +487,1 @@\n+      \/\/ OR check _cpuid_info.std_cpuid24_ebx.bits.avx10\n@@ -482,3 +490,6 @@\n-      __ andl(rax, Address(rsi, 4)); \/\/ xcr0 bits sse | ymm\n-      __ cmpl(rax, 0x10000);\n-      __ jccb(Assembler::notEqual, legacy_setup); \/\/ jump if EVEX is not supported\n+      __ andl(rax, Address(rsi, 4));\n+      __ lea(rsi, Address(rbp, in_bytes(VM_Version::sefsl1_cpuid7_offset())));\n+      __ movl(rbx, 0x80000);\n+      __ andl(rbx, Address(rsi, 4));\n+      __ orl(rax, rbx);\n+      __ jccb(Assembler::equal, legacy_setup); \/\/ jump if EVEX is not supported\n@@ -490,2 +501,1 @@\n-      __ cmpl(rax, 0xE0);\n-      __ jccb(Assembler::notEqual, legacy_setup); \/\/ jump if EVEX is not supported\n+      __ jccb(Assembler::equal, legacy_setup); \/\/ jump if EVEX is not supported\n@@ -565,2 +575,1 @@\n-      __ cmpl(rax, 0x10000);\n-      __ jcc(Assembler::notEqual, legacy_save_restore);\n+      __ jcc(Assembler::equal, legacy_save_restore);\n@@ -572,2 +581,1 @@\n-      __ cmpl(rax, 0xE0);\n-      __ jcc(Assembler::notEqual, legacy_save_restore);\n+      __ jcc(Assembler::equal, legacy_save_restore);\n@@ -838,1 +846,0 @@\n-  _features = 0;\n@@ -853,2 +860,2 @@\n-    _features = _cpuid_info.feature_flags(); \/\/ These can be changed by VM settings\n-    _cpu_features = _features;   \/\/ Preserve features\n+    _cpuid_info.install_feature_flags(); \/\/ These can be changed by VM settings\n+    Abstract_VM_Version::sync_cpu_features(); \/\/ Preserve features\n@@ -903,2 +910,2 @@\n-    _features &= ~CPU_SSE4_1;\n-    _features &= ~CPU_SSE4_2;\n+    _vm_target_features.clear_feature(CPU_SSE4_1);\n+    _vm_target_features.clear_feature(CPU_SSE4_2);\n@@ -908,3 +915,3 @@\n-    _features &= ~CPU_SSE3;\n-    _features &= ~CPU_SSSE3;\n-    _features &= ~CPU_SSE4A;\n+    _vm_target_features.clear_feature(CPU_SSE3);\n+    _vm_target_features.clear_feature(CPU_SSSE3);\n+    _vm_target_features.clear_feature(CPU_SSE4A);\n@@ -914,1 +921,1 @@\n-    _features &= ~CPU_SSE2;\n+    _vm_target_features.clear_feature(CPU_SSE2);\n@@ -917,1 +924,1 @@\n-    _features &= ~CPU_SSE;\n+    _vm_target_features.clear_feature(CPU_SSE);\n@@ -983,15 +990,19 @@\n-    _features &= ~CPU_AVX512F;\n-    _features &= ~CPU_AVX512DQ;\n-    _features &= ~CPU_AVX512CD;\n-    _features &= ~CPU_AVX512BW;\n-    _features &= ~CPU_AVX512VL;\n-    _features &= ~CPU_AVX512_VPOPCNTDQ;\n-    _features &= ~CPU_AVX512_VPCLMULQDQ;\n-    _features &= ~CPU_AVX512_VAES;\n-    _features &= ~CPU_AVX512_VNNI;\n-    _features &= ~CPU_AVX512_VBMI;\n-    _features &= ~CPU_AVX512_VBMI2;\n-    _features &= ~CPU_AVX512_BITALG;\n-    _features &= ~CPU_AVX512_IFMA;\n-    _features &= ~CPU_APX_F;\n-    _features &= ~CPU_AVX512_FP16;\n+    _vm_target_features.clear_feature(CPU_AVX512F);\n+    _vm_target_features.clear_feature(CPU_AVX512DQ);\n+    _vm_target_features.clear_feature(CPU_AVX512CD);\n+    _vm_target_features.clear_feature(CPU_AVX512BW);\n+    _vm_target_features.clear_feature(CPU_AVX512ER);\n+    _vm_target_features.clear_feature(CPU_AVX512PF);\n+    _vm_target_features.clear_feature(CPU_AVX512VL);\n+    _vm_target_features.clear_feature(CPU_AVX512_VPOPCNTDQ);\n+    _vm_target_features.clear_feature(CPU_AVX512_VPCLMULQDQ);\n+    _vm_target_features.clear_feature(CPU_AVX512_VAES);\n+    _vm_target_features.clear_feature(CPU_AVX512_VNNI);\n+    _vm_target_features.clear_feature(CPU_AVX512_VBMI);\n+    _vm_target_features.clear_feature(CPU_AVX512_VBMI2);\n+    _vm_target_features.clear_feature(CPU_AVX512_BITALG);\n+    _vm_target_features.clear_feature(CPU_AVX512_IFMA);\n+    _vm_target_features.clear_feature(CPU_APX_F);\n+    _vm_target_features.clear_feature(CPU_AVX512_FP16);\n+    _vm_target_features.clear_feature(CPU_AVX10_1);\n+    _vm_target_features.clear_feature(CPU_AVX10_2);\n@@ -1010,1 +1021,1 @@\n-    _features &= ~CPU_APX_F;\n+    _vm_target_features.clear_feature(CPU_APX_F);\n@@ -1014,2 +1025,2 @@\n-    _features &= ~CPU_AVX2;\n-    _features &= ~CPU_AVX_IFMA;\n+    _vm_target_features.clear_feature(CPU_AVX2);\n+    _vm_target_features.clear_feature(CPU_AVX_IFMA);\n@@ -1019,4 +1030,4 @@\n-    _features &= ~CPU_AVX;\n-    _features &= ~CPU_VZEROUPPER;\n-    _features &= ~CPU_F16C;\n-    _features &= ~CPU_SHA512;\n+    _vm_target_features.clear_feature(CPU_AVX);\n+    _vm_target_features.clear_feature(CPU_VZEROUPPER);\n+    _vm_target_features.clear_feature(CPU_F16C);\n+    _vm_target_features.clear_feature(CPU_SHA512);\n@@ -1027,1 +1038,1 @@\n-    _features &= ~CPU_HT;\n+    _vm_target_features.clear_feature(CPU_HT);\n@@ -1032,17 +1043,17 @@\n-      _features &= ~CPU_VZEROUPPER;\n-      _features &= ~CPU_AVX512BW;\n-      _features &= ~CPU_AVX512VL;\n-      _features &= ~CPU_AVX512DQ;\n-      _features &= ~CPU_AVX512_VNNI;\n-      _features &= ~CPU_AVX512_VAES;\n-      _features &= ~CPU_AVX512_VPOPCNTDQ;\n-      _features &= ~CPU_AVX512_VPCLMULQDQ;\n-      _features &= ~CPU_AVX512_VBMI;\n-      _features &= ~CPU_AVX512_VBMI2;\n-      _features &= ~CPU_CLWB;\n-      _features &= ~CPU_FLUSHOPT;\n-      _features &= ~CPU_GFNI;\n-      _features &= ~CPU_AVX512_BITALG;\n-      _features &= ~CPU_AVX512_IFMA;\n-      _features &= ~CPU_AVX_IFMA;\n-      _features &= ~CPU_AVX512_FP16;\n+      _vm_target_features.clear_feature(CPU_VZEROUPPER);\n+      _vm_target_features.clear_feature(CPU_AVX512BW);\n+      _vm_target_features.clear_feature(CPU_AVX512VL);\n+      _vm_target_features.clear_feature(CPU_AVX512DQ);\n+      _vm_target_features.clear_feature(CPU_AVX512_VNNI);\n+      _vm_target_features.clear_feature(CPU_AVX512_VAES);\n+      _vm_target_features.clear_feature(CPU_AVX512_VPOPCNTDQ);\n+      _vm_target_features.clear_feature(CPU_AVX512_VPCLMULQDQ);\n+      _vm_target_features.clear_feature(CPU_AVX512_VBMI);\n+      _vm_target_features.clear_feature(CPU_AVX512_VBMI2);\n+      _vm_target_features.clear_feature(CPU_CLWB);\n+      _vm_target_features.clear_feature(CPU_FLUSHOPT);\n+      _vm_target_features.clear_feature(CPU_GFNI);\n+      _vm_target_features.clear_feature(CPU_AVX512_BITALG);\n+      _vm_target_features.clear_feature(CPU_AVX512_IFMA);\n+      _vm_target_features.clear_feature(CPU_AVX_IFMA);\n+      _vm_target_features.clear_feature(CPU_AVX512_FP16);\n@@ -1082,2 +1093,2 @@\n-  char buf[1024];\n-  int cpu_info_size = jio_snprintf(\n+  char buf[2048];\n+  size_t cpu_info_size = jio_snprintf(\n@@ -1089,1 +1100,5 @@\n-  insert_features_names(buf + cpu_info_size, sizeof(buf) - cpu_info_size, _features_names);\n+  size_t buf_iter = cpu_info_size;\n+  for (uint64_t i = 0; i < features_vector_size(); i++) {\n+    insert_features_names(features_vector_elem(i), buf + buf_iter, sizeof(buf) - buf_iter, _features_names, 64 * i);\n+    buf_iter = strlen(buf);\n+  }\n@@ -2091,0 +2106,2 @@\n+  assert(VM_Features::is_within_feature_vector_bounds(MAX_CPU_FEATURES), \"Feature out of vector bounds\");\n+\n@@ -2866,2 +2883,1 @@\n-uint64_t VM_Version::CpuidInfo::feature_flags() const {\n-  uint64_t result = 0;\n+void VM_Version::CpuidInfo::install_feature_flags() const {\n@@ -2869,1 +2885,1 @@\n-    result |= CPU_CX8;\n+    _vm_target_features.set_feature(CPU_CX8);\n@@ -2871,1 +2887,1 @@\n-    result |= CPU_CMOV;\n+    _vm_target_features.set_feature(CPU_CMOV);\n@@ -2873,1 +2889,1 @@\n-    result |= CPU_FLUSH;\n+    _vm_target_features.set_feature(CPU_FLUSH);\n@@ -2877,1 +2893,1 @@\n-  assert ((result & CPU_FLUSH) != 0, \"clflush should be available\");\n+  assert (_vm_target_features.supports_feature(CPU_FLUSH), \"clflush should be available\");\n@@ -2880,1 +2896,1 @@\n-    result |= CPU_FXSR;\n+    _vm_target_features.set_feature(CPU_FXSR);\n@@ -2883,1 +2899,1 @@\n-    result |= CPU_HT;\n+    _vm_target_features.set_feature(CPU_HT);\n@@ -2886,1 +2902,1 @@\n-    result |= CPU_MMX;\n+    _vm_target_features.set_feature(CPU_MMX);\n@@ -2888,1 +2904,1 @@\n-    result |= CPU_SSE;\n+    _vm_target_features.set_feature(CPU_SSE);\n@@ -2890,1 +2906,1 @@\n-    result |= CPU_SSE2;\n+    _vm_target_features.set_feature(CPU_SSE2);\n@@ -2892,1 +2908,1 @@\n-    result |= CPU_SSE3;\n+    _vm_target_features.set_feature(CPU_SSE3);\n@@ -2894,1 +2910,1 @@\n-    result |= CPU_SSSE3;\n+    _vm_target_features.set_feature(CPU_SSSE3);\n@@ -2896,1 +2912,1 @@\n-    result |= CPU_SSE4_1;\n+    _vm_target_features.set_feature(CPU_SSE4_1);\n@@ -2898,1 +2914,1 @@\n-    result |= CPU_SSE4_2;\n+    _vm_target_features.set_feature(CPU_SSE4_2);\n@@ -2900,1 +2916,1 @@\n-    result |= CPU_POPCNT;\n+    _vm_target_features.set_feature(CPU_POPCNT);\n@@ -2903,1 +2919,1 @@\n-    result |= CPU_APX_F;\n+    _vm_target_features.set_feature(CPU_APX_F);\n@@ -2909,2 +2925,2 @@\n-    result |= CPU_AVX;\n-    result |= CPU_VZEROUPPER;\n+    _vm_target_features.set_feature(CPU_AVX);\n+    _vm_target_features.set_feature(CPU_VZEROUPPER);\n@@ -2912,1 +2928,1 @@\n-      result |= CPU_SHA512;\n+      _vm_target_features.set_feature(CPU_SHA512);\n@@ -2914,1 +2930,1 @@\n-      result |= CPU_F16C;\n+      _vm_target_features.set_feature(CPU_F16C);\n@@ -2916,1 +2932,1 @@\n-      result |= CPU_AVX2;\n+      _vm_target_features.set_feature(CPU_AVX2);\n@@ -2918,1 +2934,1 @@\n-        result |= CPU_AVX_IFMA;\n+        _vm_target_features.set_feature(CPU_AVX_IFMA);\n@@ -2921,1 +2937,1 @@\n-        result |= CPU_GFNI;\n+        _vm_target_features.set_feature(CPU_GFNI);\n@@ -2926,1 +2942,1 @@\n-      result |= CPU_AVX512F;\n+      _vm_target_features.set_feature(CPU_AVX512F);\n@@ -2928,1 +2944,1 @@\n-        result |= CPU_AVX512CD;\n+        _vm_target_features.set_feature(CPU_AVX512CD);\n@@ -2930,1 +2946,1 @@\n-        result |= CPU_AVX512DQ;\n+        _vm_target_features.set_feature(CPU_AVX512DQ);\n@@ -2932,1 +2948,1 @@\n-        result |= CPU_AVX512_IFMA;\n+        _vm_target_features.set_feature(CPU_AVX512_IFMA);\n@@ -2934,1 +2950,1 @@\n-        result |= CPU_AVX512PF;\n+        _vm_target_features.set_feature(CPU_AVX512PF);\n@@ -2936,1 +2952,1 @@\n-        result |= CPU_AVX512ER;\n+        _vm_target_features.set_feature(CPU_AVX512ER);\n@@ -2938,1 +2954,1 @@\n-        result |= CPU_AVX512BW;\n+        _vm_target_features.set_feature(CPU_AVX512BW);\n@@ -2940,1 +2956,1 @@\n-        result |= CPU_AVX512VL;\n+        _vm_target_features.set_feature(CPU_AVX512VL);\n@@ -2942,1 +2958,1 @@\n-        result |= CPU_AVX512_VPOPCNTDQ;\n+        _vm_target_features.set_feature(CPU_AVX512_VPOPCNTDQ);\n@@ -2944,1 +2960,1 @@\n-        result |= CPU_AVX512_VPCLMULQDQ;\n+        _vm_target_features.set_feature(CPU_AVX512_VPCLMULQDQ);\n@@ -2946,1 +2962,1 @@\n-        result |= CPU_AVX512_VAES;\n+        _vm_target_features.set_feature(CPU_AVX512_VAES);\n@@ -2948,1 +2964,1 @@\n-        result |= CPU_AVX512_VNNI;\n+        _vm_target_features.set_feature(CPU_AVX512_VNNI);\n@@ -2950,1 +2966,1 @@\n-        result |= CPU_AVX512_BITALG;\n+        _vm_target_features.set_feature(CPU_AVX512_BITALG);\n@@ -2952,1 +2968,1 @@\n-        result |= CPU_AVX512_VBMI;\n+        _vm_target_features.set_feature(CPU_AVX512_VBMI);\n@@ -2954,1 +2970,28 @@\n-        result |= CPU_AVX512_VBMI2;\n+        _vm_target_features.set_feature(CPU_AVX512_VBMI2);\n+    }\n+    if (is_intel()) {\n+      if (sefsl1_cpuid7_edx.bits.avx10 != 0 &&\n+          std_cpuid24_ebx.bits.avx10_vlen_512 !=0 &&\n+          std_cpuid24_ebx.bits.avx10_converged_isa_version >= 1 &&\n+          xem_xcr0_eax.bits.opmask != 0 &&\n+          xem_xcr0_eax.bits.zmm512 != 0 &&\n+          xem_xcr0_eax.bits.zmm32 != 0) {\n+        _vm_target_features.set_feature(CPU_AVX10_1);\n+        _vm_target_features.set_feature(CPU_AVX512F);\n+        _vm_target_features.set_feature(CPU_AVX512CD);\n+        _vm_target_features.set_feature(CPU_AVX512DQ);\n+        _vm_target_features.set_feature(CPU_AVX512PF);\n+        _vm_target_features.set_feature(CPU_AVX512ER);\n+        _vm_target_features.set_feature(CPU_AVX512BW);\n+        _vm_target_features.set_feature(CPU_AVX512VL);\n+        _vm_target_features.set_feature(CPU_AVX512_VPOPCNTDQ);\n+        _vm_target_features.set_feature(CPU_AVX512_VPCLMULQDQ);\n+        _vm_target_features.set_feature(CPU_AVX512_VAES);\n+        _vm_target_features.set_feature(CPU_AVX512_VNNI);\n+        _vm_target_features.set_feature(CPU_AVX512_BITALG);\n+        _vm_target_features.set_feature(CPU_AVX512_VBMI);\n+        _vm_target_features.set_feature(CPU_AVX512_VBMI2);\n+        if (std_cpuid24_ebx.bits.avx10_converged_isa_version >= 2) {\n+          _vm_target_features.set_feature(CPU_AVX10_2);\n+        }\n+      }\n@@ -2957,0 +3000,1 @@\n+\n@@ -2958,1 +3002,1 @@\n-    result |= CPU_HV;\n+    _vm_target_features.set_feature(CPU_HV);\n@@ -2960,1 +3004,1 @@\n-    result |= CPU_BMI1;\n+    _vm_target_features.set_feature(CPU_BMI1);\n@@ -2962,1 +3006,1 @@\n-    result |= CPU_TSC;\n+    _vm_target_features.set_feature(CPU_TSC);\n@@ -2964,1 +3008,1 @@\n-    result |= CPU_TSCINV_BIT;\n+    _vm_target_features.set_feature(CPU_TSCINV_BIT);\n@@ -2966,1 +3010,1 @@\n-    result |= CPU_AES;\n+    _vm_target_features.set_feature(CPU_AES);\n@@ -2968,1 +3012,1 @@\n-    result |= CPU_LZCNT;\n+    _vm_target_features.set_feature(CPU_LZCNT);\n@@ -2970,1 +3014,1 @@\n-    result |= CPU_3DNOW_PREFETCH;\n+    _vm_target_features.set_feature(CPU_3DNOW_PREFETCH);\n@@ -2972,1 +3016,1 @@\n-    result |= CPU_ERMS;\n+    _vm_target_features.set_feature(CPU_ERMS);\n@@ -2974,1 +3018,1 @@\n-    result |= CPU_FSRM;\n+    _vm_target_features.set_feature(CPU_FSRM);\n@@ -2976,1 +3020,1 @@\n-    result |= CPU_CLMUL;\n+    _vm_target_features.set_feature(CPU_CLMUL);\n@@ -2978,1 +3022,1 @@\n-    result |= CPU_RTM;\n+    _vm_target_features.set_feature(CPU_RTM);\n@@ -2980,1 +3024,1 @@\n-     result |= CPU_ADX;\n+     _vm_target_features.set_feature(CPU_ADX);\n@@ -2982,1 +3026,1 @@\n-    result |= CPU_BMI2;\n+    _vm_target_features.set_feature(CPU_BMI2);\n@@ -2984,1 +3028,1 @@\n-    result |= CPU_SHA;\n+    _vm_target_features.set_feature(CPU_SHA);\n@@ -2986,1 +3030,1 @@\n-    result |= CPU_FMA;\n+    _vm_target_features.set_feature(CPU_FMA);\n@@ -2988,1 +3032,1 @@\n-    result |= CPU_FLUSHOPT;\n+    _vm_target_features.set_feature(CPU_FLUSHOPT);\n@@ -2990,1 +3034,1 @@\n-    result |= CPU_CLWB;\n+    _vm_target_features.set_feature(CPU_CLWB);\n@@ -2992,1 +3036,1 @@\n-    result |= CPU_RDTSCP;\n+    _vm_target_features.set_feature(CPU_RDTSCP);\n@@ -2994,1 +3038,1 @@\n-    result |= CPU_RDPID;\n+    _vm_target_features.set_feature(CPU_RDPID);\n@@ -3000,1 +3044,1 @@\n-      result |= CPU_3DNOW_PREFETCH;\n+      _vm_target_features.set_feature(CPU_3DNOW_PREFETCH);\n@@ -3002,1 +3046,1 @@\n-      result |= CPU_SSE4A;\n+      _vm_target_features.set_feature(CPU_SSE4A);\n@@ -3008,1 +3052,1 @@\n-      result |= CPU_SERIALIZE;\n+      _vm_target_features.set_feature(CPU_SERIALIZE);\n@@ -3010,1 +3054,1 @@\n-      result |= CPU_AVX512_FP16;\n+      _vm_target_features.set_feature(CPU_AVX512_FP16);\n@@ -3017,2 +3061,2 @@\n-    assert((result & CPU_CLWB) == 0, \"Check if it is supported?\");\n-    result &= ~CPU_CLWB;\n+    assert(_vm_target_features.supports_feature(CPU_CLWB), \"Check if it is supported?\");\n+    _vm_target_features.clear_feature(CPU_CLWB);\n@@ -3023,1 +3067,1 @@\n-    result |= CPU_PKU;\n+    _vm_target_features.set_feature(CPU_PKU);\n@@ -3026,1 +3070,1 @@\n-    result |= CPU_OSPKE;\n+    _vm_target_features.set_feature(CPU_OSPKE);\n@@ -3031,1 +3075,1 @@\n-    result |= CPU_CET_SS;\n+    _vm_target_features.set_feature(CPU_CET_SS);\n@@ -3034,1 +3078,1 @@\n-    result |= CPU_CET_IBT;\n+    _vm_target_features.set_feature(CPU_CET_IBT);\n@@ -3041,1 +3085,1 @@\n-    result |= CPU_TSCINV;\n+    _vm_target_features.set_feature(CPU_TSCINV);\n@@ -3043,2 +3087,0 @@\n-\n-  return result;\n","filename":"src\/hotspot\/cpu\/x86\/vm_version_x86.cpp","additions":185,"deletions":143,"binary":false,"changes":328,"status":"modified"},{"patch":"@@ -298,1 +298,3 @@\n-      uint32_t       : 21,\n+      uint32_t       : 19,\n+              avx10  : 1,\n+                     : 1,\n@@ -304,0 +306,18 @@\n+  union StdCpuid24MainLeafEax {\n+    uint32_t value;\n+    struct {\n+      uint32_t  sub_leaves_cnt  : 31;\n+    } bits;\n+  };\n+\n+  union StdCpuid24MainLeafEbx {\n+    uint32_t value;\n+    struct {\n+      uint32_t  avx10_converged_isa_version  : 8,\n+                                             : 8,\n+                                             : 2,\n+                avx10_vlen_512               : 1,\n+                                             : 13;\n+    } bits;\n+  };\n+\n@@ -345,1 +365,1 @@\n-   * src\/jdk.internal.vm.ci\/share\/classes\/jdk.vm.ci.amd64\/src\/jdk\/vm\/ci\/amd64\/AMD64.java\n+   * src\/jdk.internal.vm.ci\/share\/classes\/jdk\/vm\/ci\/amd64\/AMD64.java\n@@ -347,1 +367,1 @@\n-  enum Feature_Flag : uint64_t {\n+  enum Feature_Flag : uint32_t {\n@@ -423,1 +443,3 @@\n-    decl(AVX512_FP16,       \"avx512_fp16\",       62) \/* AVX512 FP16 ISA support*\/\n+    decl(AVX512_FP16,       \"avx512_fp16\",       62) \/* AVX512 FP16 ISA support*\/ \\\n+    decl(AVX10_1,           \"avx10_1\",           63) \/* AVX10 512 bit vector ISA Version 1 support*\/ \\\n+    decl(AVX10_2,           \"avx10_2\",           64) \/* AVX10 512 bit vector ISA Version 2 support*\/\n@@ -425,1 +447,1 @@\n-#define DECLARE_CPU_FEATURE_FLAG(id, name, bit) CPU_##id = (1ULL << bit),\n+#define DECLARE_CPU_FEATURE_FLAG(id, name, bit) CPU_##id = (bit),\n@@ -428,0 +450,1 @@\n+    MAX_CPU_FEATURES\n@@ -495,0 +518,5 @@\n+    \/\/ cpuid function 24 converged vector ISA main leaf\n+    \/\/ eax = 24, ecx = 0\n+    StdCpuid24MainLeafEax std_cpuid24_eax;\n+    StdCpuid24MainLeafEbx std_cpuid24_ebx;\n+\n@@ -568,1 +596,1 @@\n-    uint64_t feature_flags() const;\n+    void install_feature_flags() const;\n@@ -614,0 +642,1 @@\n+  static ByteSize std_cpuid24_offset() { return byte_offset_of(CpuidInfo, std_cpuid24_eax); }\n@@ -647,5 +676,23 @@\n-  static void clean_cpuFeatures()   { _features = 0; }\n-  static void set_avx_cpuFeatures() { _features |= (CPU_SSE | CPU_SSE2 | CPU_AVX | CPU_VZEROUPPER ); }\n-  static void set_evex_cpuFeatures() { _features |= (CPU_AVX512F | CPU_SSE | CPU_SSE2 | CPU_VZEROUPPER ); }\n-  static void set_apx_cpuFeatures() { _features |= CPU_APX_F; }\n-  static void set_bmi_cpuFeatures() { _features |= (CPU_BMI1 | CPU_BMI2 | CPU_LZCNT | CPU_POPCNT); }\n+  static void clean_cpuFeatures()   {\n+    Abstract_VM_Version::clear_cpu_features();\n+  }\n+  static void set_avx_cpuFeatures() {\n+    _vm_target_features.set_feature(CPU_SSE);\n+    _vm_target_features.set_feature(CPU_SSE2);\n+    _vm_target_features.set_feature(CPU_AVX);\n+    _vm_target_features.set_feature(CPU_VZEROUPPER);\n+  }\n+  static void set_evex_cpuFeatures() {\n+    _vm_target_features.set_feature(CPU_AVX10_1);\n+    _vm_target_features.set_feature(CPU_AVX512F);\n+    _vm_target_features.set_feature(CPU_SSE);\n+    _vm_target_features.set_feature(CPU_SSE2);\n+    _vm_target_features.set_feature(CPU_VZEROUPPER);\n+  }\n+  static void set_apx_cpuFeatures() { _vm_target_features.set_feature(CPU_APX_F); }\n+  static void set_bmi_cpuFeatures() {\n+    _vm_target_features.set_feature(CPU_BMI1);\n+    _vm_target_features.set_feature(CPU_BMI2);\n+    _vm_target_features.set_feature(CPU_LZCNT);\n+    _vm_target_features.set_feature(CPU_POPCNT);\n+  }\n@@ -706,34 +753,34 @@\n-  static bool supports_cpuid()        { return _features  != 0; }\n-  static bool supports_cmov()         { return (_features & CPU_CMOV) != 0; }\n-  static bool supports_fxsr()         { return (_features & CPU_FXSR) != 0; }\n-  static bool supports_ht()           { return (_features & CPU_HT) != 0; }\n-  static bool supports_mmx()          { return (_features & CPU_MMX) != 0; }\n-  static bool supports_sse()          { return (_features & CPU_SSE) != 0; }\n-  static bool supports_sse2()         { return (_features & CPU_SSE2) != 0; }\n-  static bool supports_sse3()         { return (_features & CPU_SSE3) != 0; }\n-  static bool supports_ssse3()        { return (_features & CPU_SSSE3)!= 0; }\n-  static bool supports_sse4_1()       { return (_features & CPU_SSE4_1) != 0; }\n-  static bool supports_sse4_2()       { return (_features & CPU_SSE4_2) != 0; }\n-  static bool supports_popcnt()       { return (_features & CPU_POPCNT) != 0; }\n-  static bool supports_avx()          { return (_features & CPU_AVX) != 0; }\n-  static bool supports_avx2()         { return (_features & CPU_AVX2) != 0; }\n-  static bool supports_tsc()          { return (_features & CPU_TSC) != 0; }\n-  static bool supports_rdtscp()       { return (_features & CPU_RDTSCP) != 0; }\n-  static bool supports_rdpid()        { return (_features & CPU_RDPID) != 0; }\n-  static bool supports_aes()          { return (_features & CPU_AES) != 0; }\n-  static bool supports_erms()         { return (_features & CPU_ERMS) != 0; }\n-  static bool supports_fsrm()         { return (_features & CPU_FSRM) != 0; }\n-  static bool supports_clmul()        { return (_features & CPU_CLMUL) != 0; }\n-  static bool supports_rtm()          { return (_features & CPU_RTM) != 0; }\n-  static bool supports_bmi1()         { return (_features & CPU_BMI1) != 0; }\n-  static bool supports_bmi2()         { return (_features & CPU_BMI2) != 0; }\n-  static bool supports_adx()          { return (_features & CPU_ADX) != 0; }\n-  static bool supports_evex()         { return (_features & CPU_AVX512F) != 0; }\n-  static bool supports_avx512dq()     { return (_features & CPU_AVX512DQ) != 0; }\n-  static bool supports_avx512ifma()   { return (_features & CPU_AVX512_IFMA) != 0; }\n-  static bool supports_avxifma()      { return (_features & CPU_AVX_IFMA) != 0; }\n-  static bool supports_avx512pf()     { return (_features & CPU_AVX512PF) != 0; }\n-  static bool supports_avx512er()     { return (_features & CPU_AVX512ER) != 0; }\n-  static bool supports_avx512cd()     { return (_features & CPU_AVX512CD) != 0; }\n-  static bool supports_avx512bw()     { return (_features & CPU_AVX512BW) != 0; }\n-  static bool supports_avx512vl()     { return (_features & CPU_AVX512VL) != 0; }\n+  static bool supports_cpuid()        { return Abstract_VM_Version::vm_features_exist(); }\n+  static bool supports_cmov()         { return _vm_target_features.supports_feature(CPU_CMOV); }\n+  static bool supports_fxsr()         { return _vm_target_features.supports_feature(CPU_FXSR); }\n+  static bool supports_ht()           { return _vm_target_features.supports_feature(CPU_HT); }\n+  static bool supports_mmx()          { return _vm_target_features.supports_feature(CPU_MMX); }\n+  static bool supports_sse()          { return _vm_target_features.supports_feature(CPU_SSE); }\n+  static bool supports_sse2()         { return _vm_target_features.supports_feature(CPU_SSE2); }\n+  static bool supports_sse3()         { return _vm_target_features.supports_feature(CPU_SSE3); }\n+  static bool supports_ssse3()        { return _vm_target_features.supports_feature(CPU_SSSE3); }\n+  static bool supports_sse4_1()       { return _vm_target_features.supports_feature(CPU_SSE4_1); }\n+  static bool supports_sse4_2()       { return _vm_target_features.supports_feature(CPU_SSE4_2); }\n+  static bool supports_popcnt()       { return _vm_target_features.supports_feature(CPU_POPCNT); }\n+  static bool supports_avx()          { return _vm_target_features.supports_feature(CPU_AVX); }\n+  static bool supports_avx2()         { return _vm_target_features.supports_feature(CPU_AVX2); }\n+  static bool supports_tsc()          { return _vm_target_features.supports_feature(CPU_TSC); }\n+  static bool supports_rdtscp()       { return _vm_target_features.supports_feature(CPU_RDTSCP); }\n+  static bool supports_rdpid()        { return _vm_target_features.supports_feature(CPU_RDPID); }\n+  static bool supports_aes()          { return _vm_target_features.supports_feature(CPU_AES); }\n+  static bool supports_erms()         { return _vm_target_features.supports_feature(CPU_ERMS); }\n+  static bool supports_fsrm()         { return _vm_target_features.supports_feature(CPU_FSRM); }\n+  static bool supports_clmul()        { return _vm_target_features.supports_feature(CPU_CLMUL); }\n+  static bool supports_rtm()          { return _vm_target_features.supports_feature(CPU_RTM); }\n+  static bool supports_bmi1()         { return _vm_target_features.supports_feature(CPU_BMI1); }\n+  static bool supports_bmi2()         { return _vm_target_features.supports_feature(CPU_BMI2); }\n+  static bool supports_adx()          { return _vm_target_features.supports_feature(CPU_ADX); }\n+  static bool supports_evex()         { return _vm_target_features.supports_feature(CPU_AVX512F); }\n+  static bool supports_avx512dq()     { return _vm_target_features.supports_feature(CPU_AVX512DQ); }\n+  static bool supports_avx512ifma()   { return _vm_target_features.supports_feature(CPU_AVX512_IFMA); }\n+  static bool supports_avxifma()      { return _vm_target_features.supports_feature(CPU_AVX_IFMA); }\n+  static bool supports_avx512pf()     { return _vm_target_features.supports_feature(CPU_AVX512PF); }\n+  static bool supports_avx512er()     { return _vm_target_features.supports_feature(CPU_AVX512ER); }\n+  static bool supports_avx512cd()     { return _vm_target_features.supports_feature(CPU_AVX512CD); }\n+  static bool supports_avx512bw()     { return _vm_target_features.supports_feature(CPU_AVX512BW); }\n+  static bool supports_avx512vl()     { return _vm_target_features.supports_feature(CPU_AVX512VL); }\n@@ -748,1 +795,1 @@\n-  static bool supports_apx_f()        { return (_features & CPU_APX_F) != 0; }\n+  static bool supports_apx_f()        { return _vm_target_features.supports_feature(CPU_APX_F); }\n@@ -750,20 +797,26 @@\n-  static bool supports_sha()          { return (_features & CPU_SHA) != 0; }\n-  static bool supports_fma()          { return (_features & CPU_FMA) != 0 && supports_avx(); }\n-  static bool supports_vzeroupper()   { return (_features & CPU_VZEROUPPER) != 0; }\n-  static bool supports_avx512_vpopcntdq()  { return (_features & CPU_AVX512_VPOPCNTDQ) != 0; }\n-  static bool supports_avx512_vpclmulqdq() { return (_features & CPU_AVX512_VPCLMULQDQ) != 0; }\n-  static bool supports_avx512_vaes()  { return (_features & CPU_AVX512_VAES) != 0; }\n-  static bool supports_gfni()         { return (_features & CPU_GFNI) != 0; }\n-  static bool supports_avx512_vnni()  { return (_features & CPU_AVX512_VNNI) != 0; }\n-  static bool supports_avx512_bitalg()  { return (_features & CPU_AVX512_BITALG) != 0; }\n-  static bool supports_avx512_vbmi()  { return (_features & CPU_AVX512_VBMI) != 0; }\n-  static bool supports_avx512_vbmi2() { return (_features & CPU_AVX512_VBMI2) != 0; }\n-  static bool supports_avx512_fp16()  { return (_features & CPU_AVX512_FP16) != 0; }\n-  static bool supports_hv()           { return (_features & CPU_HV) != 0; }\n-  static bool supports_serialize()    { return (_features & CPU_SERIALIZE) != 0; }\n-  static bool supports_f16c()         { return (_features & CPU_F16C) != 0; }\n-  static bool supports_pku()          { return (_features & CPU_PKU) != 0; }\n-  static bool supports_ospke()        { return (_features & CPU_OSPKE) != 0; }\n-  static bool supports_cet_ss()       { return (_features & CPU_CET_SS) != 0; }\n-  static bool supports_cet_ibt()      { return (_features & CPU_CET_IBT) != 0; }\n-  static bool supports_sha512()       { return (_features & CPU_SHA512) != 0; }\n+  static bool supports_sha()          { return _vm_target_features.supports_feature(CPU_SHA); }\n+  static bool supports_fma()          { return _vm_target_features.supports_feature(CPU_FMA) && supports_avx(); }\n+  static bool supports_vzeroupper()   { return _vm_target_features.supports_feature(CPU_VZEROUPPER); }\n+  static bool supports_avx512_vpopcntdq()  { return _vm_target_features.supports_feature(CPU_AVX512_VPOPCNTDQ); }\n+  static bool supports_avx512_vpclmulqdq() { return _vm_target_features.supports_feature(CPU_AVX512_VPCLMULQDQ); }\n+  static bool supports_avx512_vaes()  { return _vm_target_features.supports_feature(CPU_AVX512_VAES); }\n+  static bool supports_gfni()         { return _vm_target_features.supports_feature(CPU_GFNI); }\n+  static bool supports_avx512_vnni()  { return _vm_target_features.supports_feature(CPU_AVX512_VNNI); }\n+  static bool supports_avx512_bitalg()  { return _vm_target_features.supports_feature(CPU_AVX512_BITALG); }\n+  static bool supports_avx512_vbmi()  { return _vm_target_features.supports_feature(CPU_AVX512_VBMI); }\n+  static bool supports_avx512_vbmi2() { return _vm_target_features.supports_feature(CPU_AVX512_VBMI2); }\n+  static bool supports_avx512_fp16()  { return _vm_target_features.supports_feature(CPU_AVX512_FP16); }\n+  static bool supports_hv()           { return _vm_target_features.supports_feature(CPU_HV); }\n+  static bool supports_serialize()    { return _vm_target_features.supports_feature(CPU_SERIALIZE); }\n+  static bool supports_f16c()         { return _vm_target_features.supports_feature(CPU_F16C); }\n+  static bool supports_pku()          { return _vm_target_features.supports_feature(CPU_PKU); }\n+  static bool supports_ospke()        { return _vm_target_features.supports_feature(CPU_OSPKE); }\n+  static bool supports_cet_ss()       { return _vm_target_features.supports_feature(CPU_CET_SS); }\n+  static bool supports_cet_ibt()      { return _vm_target_features.supports_feature(CPU_CET_IBT); }\n+  static bool supports_sha512()       { return _vm_target_features.supports_feature(CPU_SHA512); }\n+\n+  \/\/ Intel® AVX10 introduces a versioned approach for enumeration that is monotonically increasing, inclusive,\n+  \/\/ and supporting all vector lengths. Feature set supported by an AVX10 vector ISA version is also supported\n+  \/\/ by all the versions above it.\n+  static bool supports_avx10_1()      { return _vm_target_features.supports_feature(CPU_AVX10_1);}\n+  static bool supports_avx10_2()      { return _vm_target_features.supports_feature(CPU_AVX10_2);}\n@@ -774,1 +827,1 @@\n-  static bool cpu_supports_evex()     { return (_cpu_features & CPU_AVX512F) != 0; }\n+  static bool cpu_supports_evex()     { return _cpu_target_features.supports_feature(CPU_AVX512F); }\n@@ -812,3 +865,3 @@\n-  static bool supports_3dnow_prefetch()    { return (_features & CPU_3DNOW_PREFETCH) != 0; }\n-  static bool supports_lzcnt()    { return (_features & CPU_LZCNT) != 0; }\n-  static bool supports_sse4a()    { return (_features & CPU_SSE4A) != 0; }\n+  static bool supports_3dnow_prefetch()    { return _vm_target_features.supports_feature(CPU_3DNOW_PREFETCH); }\n+  static bool supports_lzcnt()    { return _vm_target_features.supports_feature(CPU_LZCNT); }\n+  static bool supports_sse4a()    { return _vm_target_features.supports_feature(CPU_SSE4A); }\n@@ -821,1 +874,1 @@\n-    return (_features & CPU_TSCINV_BIT) != 0;\n+    return _vm_target_features.supports_feature(CPU_TSCINV_BIT);\n@@ -824,1 +877,1 @@\n-    return (_features & CPU_TSCINV) != 0;\n+    return _vm_target_features.supports_feature(CPU_TSCINV);\n@@ -885,2 +938,2 @@\n-  static bool supports_clflushopt() { return ((_features & CPU_FLUSHOPT) != 0); }\n-  static bool supports_clwb() { return ((_features & CPU_CLWB) != 0); }\n+  static bool supports_clflushopt() { return (_vm_target_features.supports_feature(CPU_FLUSHOPT)); }\n+  static bool supports_clwb() { return (_vm_target_features.supports_feature(CPU_CLWB)); }\n","filename":"src\/hotspot\/cpu\/x86\/vm_version_x86.hpp","additions":127,"deletions":74,"binary":false,"changes":201,"status":"modified"},{"patch":"@@ -452,0 +452,1 @@\n+                 strcmp(vmField.typeString, \"VM_Features\") == 0 ||\n","filename":"src\/hotspot\/share\/jvmci\/jvmciCompilerToVMInit.cpp","additions":1,"deletions":0,"binary":false,"changes":1,"status":"modified"},{"patch":"@@ -147,1 +147,1 @@\n-  JVMTI_ONLY(static_field(CompilerToVM::Data,  _should_notify_object_alloc,            int*))                                         \\\n+  JVMTI_ONLY(static_field(CompilerToVM::Data,  _should_notify_object_alloc,            int*))                                        \\\n@@ -150,0 +150,5 @@\n+  static_field(Abstract_VM_Version,            _vm_target_features,                    VM_Features)                                  \\\n+                                                                                                                                     \\\n+  nonstatic_field(VM_Features,                 _features_vector,                       VM_Features::FeatureVector)                   \\\n+  static_field(VM_Features,                    _features_vector_size,                  uint32_t)                                     \\\n+  static_field(VM_Features,                    _features_vector_element_shift_count,   uint32_t)                                     \\\n@@ -986,1 +991,2 @@\n-#define VM_LONG_CPU_FEATURE_CONSTANTS CPU_FEATURE_FLAGS(DECLARE_LONG_CPU_FEATURE_CONSTANT)\n+#define VM_LONG_CPU_FEATURE_CONSTANTS \\\n+   CPU_FEATURE_FLAGS(DECLARE_LONG_CPU_FEATURE_CONSTANT)\n","filename":"src\/hotspot\/share\/jvmci\/vmStructs_jvmci.cpp","additions":8,"deletions":2,"binary":false,"changes":10,"status":"modified"},{"patch":"@@ -40,0 +40,5 @@\n+uint32_t VM_Features::_features_vector_element_shift_count = 6;\n+uint32_t VM_Features::_features_vector_size = MAX_FEATURE_VEC_SIZE;\n+VM_Features Abstract_VM_Version::_vm_target_features = {{0, 0, 0, 0}};\n+VM_Features Abstract_VM_Version::_cpu_target_features = {{0, 0, 0, 0}};\n+\n@@ -328,4 +333,2 @@\n-void Abstract_VM_Version::insert_features_names(char* buf, size_t buflen, const char* features_names[]) {\n-  uint64_t features = _features;\n-  uint features_names_index = 0;\n-\n+void Abstract_VM_Version::insert_features_names(uint64_t features, char* buf, size_t buflen, const char* features_names[],\n+                                                uint features_names_index) {\n@@ -421,0 +424,25 @@\n+\n+void VM_Features::set_feature(uint32_t feature) {\n+  uint32_t index = feature >> _features_vector_element_shift_count;\n+  uint32_t index_mask = (1 << _features_vector_element_shift_count) - 1;\n+  assert(index < _features_vector_size, \"Features array index out of bounds\");\n+  _features_vector[index] |= (1ULL << (feature & index_mask));\n+}\n+\n+void VM_Features::clear_feature(uint32_t feature) {\n+  uint32_t index = feature >> _features_vector_element_shift_count;\n+  uint32_t index_mask = (1 << _features_vector_element_shift_count) - 1;\n+  assert(index < _features_vector_size, \"Features array index out of bounds\");\n+  _features_vector[index] &= ~(1ULL << (feature & index_mask));\n+}\n+\n+bool VM_Features::supports_feature(uint32_t feature) {\n+  uint32_t index = feature >> _features_vector_element_shift_count;\n+  uint32_t index_mask = (1 << _features_vector_element_shift_count) - 1;\n+  assert(index < _features_vector_size, \"Features array index out of bounds\");\n+  return (_features_vector[index] & (1ULL << (feature & index_mask))) != 0;\n+}\n+\n+bool VM_Features::is_within_feature_vector_bounds(uint32_t num_features) {\n+   return _features_vector_size >= ((num_features >> _features_vector_element_shift_count) + 1);\n+}\n","filename":"src\/hotspot\/share\/runtime\/abstract_vm_version.cpp","additions":32,"deletions":4,"binary":false,"changes":36,"status":"modified"},{"patch":"@@ -47,0 +47,23 @@\n+#define MAX_FEATURE_VEC_SIZE 4\n+\n+class VM_Features {\n+ public:\n+  using FeatureVector = uint64_t [MAX_FEATURE_VEC_SIZE];\n+\n+  \/\/ Feature vector bitmap currently only used by x86 backend.\n+  FeatureVector _features_vector;\n+\n+  \/\/ Size of feature vector bitmap.\n+  static uint32_t _features_vector_size;\n+\n+  \/\/ Log2 of feature vector element size in bits, used by JVMCI to check enabled feature bits.\n+  \/\/ Refer HotSpotJVMCIBackendFactory::convertFeaturesVector.\n+  static uint32_t _features_vector_element_shift_count;\n+\n+  static bool is_within_feature_vector_bounds(uint32_t num_features);\n+\n+  void set_feature(uint32_t feature);\n+  void clear_feature(uint32_t feature);\n+  bool supports_feature(uint32_t feature);\n+};\n+\n@@ -59,0 +82,1 @@\n+\n@@ -66,0 +90,28 @@\n+  \/\/ CPU feature flags vector, can be affected by VM settings.\n+  static VM_Features _vm_target_features;\n+\n+  \/\/ Original CPU feature flags vector, not affected by VM settings.\n+  static VM_Features _cpu_target_features;\n+\n+  static void sync_cpu_features() {\n+    memcpy(_cpu_target_features._features_vector, _vm_target_features._features_vector,\n+           sizeof(uint64_t) * VM_Features::_features_vector_size);\n+  }\n+\n+  static void clear_cpu_features() {\n+    memset(_vm_target_features._features_vector, 0, sizeof(uint64_t) * VM_Features::_features_vector_size);\n+  }\n+\n+  static bool vm_features_exist() {\n+    return VM_Features::_features_vector_size > 0;\n+  }\n+\n+  static uint32_t features_vector_size() {\n+    return VM_Features::_features_vector_size;\n+  }\n+\n+  static uint64_t features_vector_elem(uint32_t elem) {\n+    assert(elem < VM_Features::_features_vector_size, \"\");\n+    return _vm_target_features._features_vector[elem];\n+  }\n+\n@@ -131,1 +183,4 @@\n-  static uint64_t features()           { return _features; }\n+  static uint64_t features() {\n+    return _features;\n+  }\n+\n@@ -133,0 +188,2 @@\n+\n+  static void insert_features_names(uint64_t features, char* buf, size_t buflen, const char* features_names[], uint features_names_index = 0);\n@@ -134,1 +191,0 @@\n-  static void insert_features_names(char* buf, size_t buflen, const char* features_names[]);\n","filename":"src\/hotspot\/share\/runtime\/abstract_vm_version.hpp","additions":58,"deletions":2,"binary":false,"changes":60,"status":"modified"},{"patch":"@@ -68,0 +68,1 @@\n+void VM_Version_pre_init();\n","filename":"src\/hotspot\/share\/runtime\/init.cpp","additions":1,"deletions":0,"binary":false,"changes":1,"status":"modified"},{"patch":"@@ -710,0 +710,5 @@\n+     static_field(Abstract_VM_Version,         _vm_target_features,                           VM_Features)                           \\\n+                                                                                                                                     \\\n+     nonstatic_field(VM_Features,              _features_vector,                              VM_Features::FeatureVector)            \\\n+     static_field(VM_Features,                 _features_vector_size,                         uint32_t)                              \\\n+     static_field(VM_Features,                 _features_vector_element_shift_count,          uint32_t)                              \\\n@@ -1167,0 +1172,2 @@\n+  declare_toplevel_type(VM_Features)                                      \\\n+  declare_toplevel_type(VM_Features::FeatureVector)                       \\\n","filename":"src\/hotspot\/share\/runtime\/vmStructs.cpp","additions":7,"deletions":0,"binary":false,"changes":7,"status":"modified"},{"patch":"@@ -261,0 +261,2 @@\n+        AVX10_1,\n+        AVX10_2\n","filename":"src\/jdk.internal.vm.ci\/share\/classes\/jdk\/vm\/ci\/amd64\/AMD64.java","additions":2,"deletions":0,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 2015, 2021, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 2015, 2025, Oracle and\/or its affiliates. All rights reserved.\n@@ -33,0 +33,1 @@\n+import static jdk.vm.ci.hotspot.UnsafeAccess.UNSAFE;\n@@ -83,0 +84,59 @@\n+\n+    \/**\n+     * Converts a dynamically sized CPU features vector into enum constants.\n+     *\n+     * @param <CPUFeatureType> CPU feature enum type\n+     * @param enumType the class of {@code CPUFeatureType}\n+     * @param constants VM constants. Each entry whose key starts with {@code \"VM_Version::CPU_\"}\n+     *            specifies a CPU feature and its value is a mask for a bit in {@code features}\n+     * @param features_pointer pointer to {@code _vm_target_features} field of {@code Abstract_VM_Version}\n+     * @param features_vector_offset offset of feature_vector field in {@code VM_Features}\n+     * @param features_vector_size size of feature vector\n+     * @param features_element_shift_count log2 of dynamic feature bit vector lanesize in bits.\n+     * @param renaming maps from VM feature names to enum constant names where the two differ\n+     * @throws IllegalArgumentException if any VM CPU feature constant cannot be converted to an\n+     *             enum value\n+     * @return the set of converted values\n+     *\/\n+    static <CPUFeatureType extends Enum<CPUFeatureType>> EnumSet<CPUFeatureType> convertFeaturesVector(\n+                    Class<CPUFeatureType> enumType,\n+                    Map<String, Long> constants,\n+                    long features_pointer,\n+                    long features_vector_offset,\n+                    long features_vector_size,\n+                    long features_element_shift_count,\n+                    Map<String, String> renaming) {\n+        EnumSet<CPUFeatureType> outFeatures = EnumSet.noneOf(enumType);\n+        List<String> missing = new ArrayList<>();\n+\n+        for (Entry<String, Long> e : constants.entrySet()) {\n+            String key = e.getKey();\n+            long bitIndex = e.getValue();\n+            if (key.startsWith(\"VM_Version::CPU_\")) {\n+                String name = key.substring(\"VM_Version::CPU_\".length());\n+                try {\n+                    CPUFeatureType feature = Enum.valueOf(enumType, renaming.getOrDefault(name, name));\n+                    long features_vector_index = bitIndex >>> features_element_shift_count;\n+                    assert features_vector_index < features_vector_size;\n+\n+                    long  features_element_bitsize = (1L << features_element_shift_count);\n+                    assert (features_element_bitsize & (features_element_bitsize - 1)) == 0;\n+\n+                    long  features_element_size = features_element_bitsize \/ Byte.SIZE;\n+                    long features = UNSAFE.getLong(features_pointer + features_vector_offset +\n+                                                   features_vector_index * features_element_size);\n+\n+                    long effective_bitMask = 1L << (bitIndex & (features_element_bitsize - 1));\n+                    if ((features & effective_bitMask) != 0) {\n+                        outFeatures.add(feature);\n+                    }\n+                } catch (IllegalArgumentException iae) {\n+                    missing.add(name);\n+                }\n+            }\n+        }\n+        if (!missing.isEmpty()) {\n+            throw new JVMCIError(\"Missing CPU feature constants: %s\", missing);\n+        }\n+        return outFeatures;\n+    }\n","filename":"src\/jdk.internal.vm.ci\/share\/classes\/jdk\/vm\/ci\/hotspot\/HotSpotJVMCIBackendFactory.java","additions":61,"deletions":1,"binary":false,"changes":62,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 2012, 2021, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 2012, 2025, Oracle and\/or its affiliates. All rights reserved.\n@@ -53,1 +53,6 @@\n-        EnumSet<CPUFeature> features = HotSpotJVMCIBackendFactory.convertFeatures(CPUFeature.class, constants, config.vmVersionFeatures, renaming);\n+        EnumSet<CPUFeature> features = HotSpotJVMCIBackendFactory.convertFeaturesVector(CPUFeature.class, constants,\n+                                                                                        config.vmVersionTargetFeatures,\n+                                                                                        config.vmFeaturesFeaturesVecOffset,\n+                                                                                        config.vmFeaturesFeaturesVecSize,\n+                                                                                        config.vmFeaturesFeaturesElemShiftCnt,\n+                                                                                        renaming);\n","filename":"src\/jdk.internal.vm.ci\/share\/classes\/jdk\/vm\/ci\/hotspot\/amd64\/AMD64HotSpotJVMCIBackendFactory.java","additions":7,"deletions":2,"binary":false,"changes":9,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 2011, 2023, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 2011, 2025, Oracle and\/or its affiliates. All rights reserved.\n@@ -45,0 +45,5 @@\n+    final long vmVersionTargetFeatures = getFieldAddress(\"Abstract_VM_Version::_vm_target_features\", \"VM_Features\");\n+    final long vmFeaturesFeaturesVecOffset = getFieldOffset(\"VM_Features::_features_vector\", Long.class, \"VM_Features::FeatureVector\");\n+    final long vmFeaturesFeaturesVecSize = getFieldValue(\"VM_Features::_features_vector_size\", Long.class, \"uint32_t\");\n+    final long vmFeaturesFeaturesElemShiftCnt = getFieldValue(\"VM_Features::_features_vector_element_shift_count\", Long.class, \"uint32_t\");\n+\n@@ -49,2 +54,0 @@\n-    final long vmVersionFeatures = getFieldValue(\"Abstract_VM_Version::_features\", Long.class, \"uint64_t\");\n-\n@@ -91,0 +94,2 @@\n+    final long avx10_1 = getConstant(\"VM_Version::CPU_AVX10_1\", Long.class);\n+    final long avx10_2 = getConstant(\"VM_Version::CPU_AVX10_2\", Long.class);\n","filename":"src\/jdk.internal.vm.ci\/share\/classes\/jdk\/vm\/ci\/hotspot\/amd64\/AMD64HotSpotVMConfig.java","additions":8,"deletions":3,"binary":false,"changes":11,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 2017, 2024, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 2017, 2025, Oracle and\/or its affiliates. All rights reserved.\n@@ -108,1 +108,1 @@\n-                           17179869184L);\n+                           34L);\n","filename":"test\/hotspot\/jtreg\/serviceability\/sa\/ClhsdbLongConstant.java","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 2020, 2024, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 2020, 2025, Oracle and\/or its affiliates. All rights reserved.\n@@ -69,1 +69,1 @@\n-                    \"apx_f\"\n+                    \"apx_f\", \"avx10_1\", \"avx10_2\"\n","filename":"test\/lib-test\/jdk\/test\/whitebox\/CPUInfoTest.java","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}