

Hi this is my irst verilog project# verilog
 
