Simple brainfuck interpreter in VHDL