#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d36590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d36720 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d292d0 .functor NOT 1, L_0x1d83640, C4<0>, C4<0>, C4<0>;
L_0x1d83420 .functor XOR 2, L_0x1d832c0, L_0x1d83380, C4<00>, C4<00>;
L_0x1d83530 .functor XOR 2, L_0x1d83420, L_0x1d83490, C4<00>, C4<00>;
v0x1d7f1a0_0 .net *"_ivl_10", 1 0, L_0x1d83490;  1 drivers
v0x1d7f2a0_0 .net *"_ivl_12", 1 0, L_0x1d83530;  1 drivers
v0x1d7f380_0 .net *"_ivl_2", 1 0, L_0x1d82510;  1 drivers
v0x1d7f440_0 .net *"_ivl_4", 1 0, L_0x1d832c0;  1 drivers
v0x1d7f520_0 .net *"_ivl_6", 1 0, L_0x1d83380;  1 drivers
v0x1d7f650_0 .net *"_ivl_8", 1 0, L_0x1d83420;  1 drivers
v0x1d7f730_0 .net "a", 0 0, v0x1d7c490_0;  1 drivers
v0x1d7f7d0_0 .net "b", 0 0, v0x1d7c530_0;  1 drivers
v0x1d7f870_0 .net "c", 0 0, v0x1d7c5d0_0;  1 drivers
v0x1d7f910_0 .var "clk", 0 0;
v0x1d7f9b0_0 .net "d", 0 0, v0x1d7c710_0;  1 drivers
v0x1d7fa50_0 .net "out_pos_dut", 0 0, L_0x1d83140;  1 drivers
v0x1d7faf0_0 .net "out_pos_ref", 0 0, L_0x1d81020;  1 drivers
v0x1d7fb90_0 .net "out_sop_dut", 0 0, L_0x1d82240;  1 drivers
v0x1d7fc30_0 .net "out_sop_ref", 0 0, L_0x1d56c40;  1 drivers
v0x1d7fcd0_0 .var/2u "stats1", 223 0;
v0x1d7fd70_0 .var/2u "strobe", 0 0;
v0x1d7fe10_0 .net "tb_match", 0 0, L_0x1d83640;  1 drivers
v0x1d7fee0_0 .net "tb_mismatch", 0 0, L_0x1d292d0;  1 drivers
v0x1d7ff80_0 .net "wavedrom_enable", 0 0, v0x1d7c9e0_0;  1 drivers
v0x1d80050_0 .net "wavedrom_title", 511 0, v0x1d7ca80_0;  1 drivers
L_0x1d82510 .concat [ 1 1 0 0], L_0x1d81020, L_0x1d56c40;
L_0x1d832c0 .concat [ 1 1 0 0], L_0x1d81020, L_0x1d56c40;
L_0x1d83380 .concat [ 1 1 0 0], L_0x1d83140, L_0x1d82240;
L_0x1d83490 .concat [ 1 1 0 0], L_0x1d81020, L_0x1d56c40;
L_0x1d83640 .cmp/eeq 2, L_0x1d82510, L_0x1d83530;
S_0x1d368b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d36720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d296b0 .functor AND 1, v0x1d7c5d0_0, v0x1d7c710_0, C4<1>, C4<1>;
L_0x1d29a90 .functor NOT 1, v0x1d7c490_0, C4<0>, C4<0>, C4<0>;
L_0x1d29e70 .functor NOT 1, v0x1d7c530_0, C4<0>, C4<0>, C4<0>;
L_0x1d2a0f0 .functor AND 1, L_0x1d29a90, L_0x1d29e70, C4<1>, C4<1>;
L_0x1d41120 .functor AND 1, L_0x1d2a0f0, v0x1d7c5d0_0, C4<1>, C4<1>;
L_0x1d56c40 .functor OR 1, L_0x1d296b0, L_0x1d41120, C4<0>, C4<0>;
L_0x1d804a0 .functor NOT 1, v0x1d7c530_0, C4<0>, C4<0>, C4<0>;
L_0x1d80510 .functor OR 1, L_0x1d804a0, v0x1d7c710_0, C4<0>, C4<0>;
L_0x1d80620 .functor AND 1, v0x1d7c5d0_0, L_0x1d80510, C4<1>, C4<1>;
L_0x1d806e0 .functor NOT 1, v0x1d7c490_0, C4<0>, C4<0>, C4<0>;
L_0x1d807b0 .functor OR 1, L_0x1d806e0, v0x1d7c530_0, C4<0>, C4<0>;
L_0x1d80820 .functor AND 1, L_0x1d80620, L_0x1d807b0, C4<1>, C4<1>;
L_0x1d809a0 .functor NOT 1, v0x1d7c530_0, C4<0>, C4<0>, C4<0>;
L_0x1d80a10 .functor OR 1, L_0x1d809a0, v0x1d7c710_0, C4<0>, C4<0>;
L_0x1d80930 .functor AND 1, v0x1d7c5d0_0, L_0x1d80a10, C4<1>, C4<1>;
L_0x1d80ba0 .functor NOT 1, v0x1d7c490_0, C4<0>, C4<0>, C4<0>;
L_0x1d80ca0 .functor OR 1, L_0x1d80ba0, v0x1d7c710_0, C4<0>, C4<0>;
L_0x1d80d60 .functor AND 1, L_0x1d80930, L_0x1d80ca0, C4<1>, C4<1>;
L_0x1d80f10 .functor XNOR 1, L_0x1d80820, L_0x1d80d60, C4<0>, C4<0>;
v0x1d28c00_0 .net *"_ivl_0", 0 0, L_0x1d296b0;  1 drivers
v0x1d29000_0 .net *"_ivl_12", 0 0, L_0x1d804a0;  1 drivers
v0x1d293e0_0 .net *"_ivl_14", 0 0, L_0x1d80510;  1 drivers
v0x1d297c0_0 .net *"_ivl_16", 0 0, L_0x1d80620;  1 drivers
v0x1d29ba0_0 .net *"_ivl_18", 0 0, L_0x1d806e0;  1 drivers
v0x1d29f80_0 .net *"_ivl_2", 0 0, L_0x1d29a90;  1 drivers
v0x1d2a200_0 .net *"_ivl_20", 0 0, L_0x1d807b0;  1 drivers
v0x1d7aa00_0 .net *"_ivl_24", 0 0, L_0x1d809a0;  1 drivers
v0x1d7aae0_0 .net *"_ivl_26", 0 0, L_0x1d80a10;  1 drivers
v0x1d7abc0_0 .net *"_ivl_28", 0 0, L_0x1d80930;  1 drivers
v0x1d7aca0_0 .net *"_ivl_30", 0 0, L_0x1d80ba0;  1 drivers
v0x1d7ad80_0 .net *"_ivl_32", 0 0, L_0x1d80ca0;  1 drivers
v0x1d7ae60_0 .net *"_ivl_36", 0 0, L_0x1d80f10;  1 drivers
L_0x7f64d4baa018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d7af20_0 .net *"_ivl_38", 0 0, L_0x7f64d4baa018;  1 drivers
v0x1d7b000_0 .net *"_ivl_4", 0 0, L_0x1d29e70;  1 drivers
v0x1d7b0e0_0 .net *"_ivl_6", 0 0, L_0x1d2a0f0;  1 drivers
v0x1d7b1c0_0 .net *"_ivl_8", 0 0, L_0x1d41120;  1 drivers
v0x1d7b2a0_0 .net "a", 0 0, v0x1d7c490_0;  alias, 1 drivers
v0x1d7b360_0 .net "b", 0 0, v0x1d7c530_0;  alias, 1 drivers
v0x1d7b420_0 .net "c", 0 0, v0x1d7c5d0_0;  alias, 1 drivers
v0x1d7b4e0_0 .net "d", 0 0, v0x1d7c710_0;  alias, 1 drivers
v0x1d7b5a0_0 .net "out_pos", 0 0, L_0x1d81020;  alias, 1 drivers
v0x1d7b660_0 .net "out_sop", 0 0, L_0x1d56c40;  alias, 1 drivers
v0x1d7b720_0 .net "pos0", 0 0, L_0x1d80820;  1 drivers
v0x1d7b7e0_0 .net "pos1", 0 0, L_0x1d80d60;  1 drivers
L_0x1d81020 .functor MUXZ 1, L_0x7f64d4baa018, L_0x1d80820, L_0x1d80f10, C4<>;
S_0x1d7b960 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d36720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d7c490_0 .var "a", 0 0;
v0x1d7c530_0 .var "b", 0 0;
v0x1d7c5d0_0 .var "c", 0 0;
v0x1d7c670_0 .net "clk", 0 0, v0x1d7f910_0;  1 drivers
v0x1d7c710_0 .var "d", 0 0;
v0x1d7c800_0 .var/2u "fail", 0 0;
v0x1d7c8a0_0 .var/2u "fail1", 0 0;
v0x1d7c940_0 .net "tb_match", 0 0, L_0x1d83640;  alias, 1 drivers
v0x1d7c9e0_0 .var "wavedrom_enable", 0 0;
v0x1d7ca80_0 .var "wavedrom_title", 511 0;
E_0x1d34f00/0 .event negedge, v0x1d7c670_0;
E_0x1d34f00/1 .event posedge, v0x1d7c670_0;
E_0x1d34f00 .event/or E_0x1d34f00/0, E_0x1d34f00/1;
S_0x1d7bc90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d7b960;
 .timescale -12 -12;
v0x1d7bed0_0 .var/2s "i", 31 0;
E_0x1d34da0 .event posedge, v0x1d7c670_0;
S_0x1d7bfd0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d7b960;
 .timescale -12 -12;
v0x1d7c1d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d7c2b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d7b960;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d7cc60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d36720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d811d0 .functor NOT 1, v0x1d7c490_0, C4<0>, C4<0>, C4<0>;
L_0x1d81260 .functor NOT 1, v0x1d7c530_0, C4<0>, C4<0>, C4<0>;
L_0x1d81400 .functor AND 1, L_0x1d811d0, L_0x1d81260, C4<1>, C4<1>;
L_0x1d81510 .functor NOT 1, v0x1d7c5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d816c0 .functor AND 1, L_0x1d81400, L_0x1d81510, C4<1>, C4<1>;
L_0x1d817d0 .functor AND 1, L_0x1d816c0, v0x1d7c710_0, C4<1>, C4<1>;
L_0x1d819e0 .functor NOT 1, v0x1d7c530_0, C4<0>, C4<0>, C4<0>;
L_0x1d81a50 .functor AND 1, v0x1d7c490_0, L_0x1d819e0, C4<1>, C4<1>;
L_0x1d81c70 .functor AND 1, L_0x1d81a50, v0x1d7c5d0_0, C4<1>, C4<1>;
L_0x1d81d30 .functor NOT 1, v0x1d7c710_0, C4<0>, C4<0>, C4<0>;
L_0x1d81e00 .functor AND 1, L_0x1d81c70, L_0x1d81d30, C4<1>, C4<1>;
L_0x1d81ec0 .functor OR 1, L_0x1d817d0, L_0x1d81e00, C4<0>, C4<0>;
L_0x1d82040 .functor AND 1, v0x1d7c490_0, v0x1d7c530_0, C4<1>, C4<1>;
L_0x1d820b0 .functor AND 1, L_0x1d82040, v0x1d7c5d0_0, C4<1>, C4<1>;
L_0x1d81fd0 .functor AND 1, L_0x1d820b0, v0x1d7c710_0, C4<1>, C4<1>;
L_0x1d82240 .functor OR 1, L_0x1d81ec0, L_0x1d81fd0, C4<0>, C4<0>;
L_0x1d82430 .functor NOT 1, v0x1d7c490_0, C4<0>, C4<0>, C4<0>;
L_0x1d824a0 .functor NOT 1, v0x1d7c530_0, C4<0>, C4<0>, C4<0>;
L_0x1d825b0 .functor OR 1, L_0x1d82430, L_0x1d824a0, C4<0>, C4<0>;
L_0x1d826c0 .functor NOT 1, v0x1d7c5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d827e0 .functor OR 1, L_0x1d825b0, L_0x1d826c0, C4<0>, C4<0>;
L_0x1d828f0 .functor NOT 1, v0x1d7c530_0, C4<0>, C4<0>, C4<0>;
L_0x1d82a20 .functor OR 1, v0x1d7c490_0, L_0x1d828f0, C4<0>, C4<0>;
L_0x1d82ae0 .functor NOT 1, v0x1d7c710_0, C4<0>, C4<0>, C4<0>;
L_0x1d82c20 .functor OR 1, L_0x1d82a20, L_0x1d82ae0, C4<0>, C4<0>;
L_0x1d82d30 .functor AND 1, L_0x1d827e0, L_0x1d82c20, C4<1>, C4<1>;
L_0x1d82f20 .functor OR 1, v0x1d7c490_0, v0x1d7c530_0, C4<0>, C4<0>;
L_0x1d82f90 .functor OR 1, L_0x1d82f20, v0x1d7c5d0_0, C4<0>, C4<0>;
L_0x1d83140 .functor AND 1, L_0x1d82d30, L_0x1d82f90, C4<1>, C4<1>;
v0x1d7ce20_0 .net *"_ivl_0", 0 0, L_0x1d811d0;  1 drivers
v0x1d7cf00_0 .net *"_ivl_10", 0 0, L_0x1d817d0;  1 drivers
v0x1d7cfe0_0 .net *"_ivl_12", 0 0, L_0x1d819e0;  1 drivers
v0x1d7d0d0_0 .net *"_ivl_14", 0 0, L_0x1d81a50;  1 drivers
v0x1d7d1b0_0 .net *"_ivl_16", 0 0, L_0x1d81c70;  1 drivers
v0x1d7d2e0_0 .net *"_ivl_18", 0 0, L_0x1d81d30;  1 drivers
v0x1d7d3c0_0 .net *"_ivl_2", 0 0, L_0x1d81260;  1 drivers
v0x1d7d4a0_0 .net *"_ivl_20", 0 0, L_0x1d81e00;  1 drivers
v0x1d7d580_0 .net *"_ivl_22", 0 0, L_0x1d81ec0;  1 drivers
v0x1d7d6f0_0 .net *"_ivl_24", 0 0, L_0x1d82040;  1 drivers
v0x1d7d7d0_0 .net *"_ivl_26", 0 0, L_0x1d820b0;  1 drivers
v0x1d7d8b0_0 .net *"_ivl_28", 0 0, L_0x1d81fd0;  1 drivers
v0x1d7d990_0 .net *"_ivl_32", 0 0, L_0x1d82430;  1 drivers
v0x1d7da70_0 .net *"_ivl_34", 0 0, L_0x1d824a0;  1 drivers
v0x1d7db50_0 .net *"_ivl_36", 0 0, L_0x1d825b0;  1 drivers
v0x1d7dc30_0 .net *"_ivl_38", 0 0, L_0x1d826c0;  1 drivers
v0x1d7dd10_0 .net *"_ivl_4", 0 0, L_0x1d81400;  1 drivers
v0x1d7df00_0 .net *"_ivl_40", 0 0, L_0x1d827e0;  1 drivers
v0x1d7dfe0_0 .net *"_ivl_42", 0 0, L_0x1d828f0;  1 drivers
v0x1d7e0c0_0 .net *"_ivl_44", 0 0, L_0x1d82a20;  1 drivers
v0x1d7e1a0_0 .net *"_ivl_46", 0 0, L_0x1d82ae0;  1 drivers
v0x1d7e280_0 .net *"_ivl_48", 0 0, L_0x1d82c20;  1 drivers
v0x1d7e360_0 .net *"_ivl_50", 0 0, L_0x1d82d30;  1 drivers
v0x1d7e440_0 .net *"_ivl_52", 0 0, L_0x1d82f20;  1 drivers
v0x1d7e520_0 .net *"_ivl_54", 0 0, L_0x1d82f90;  1 drivers
v0x1d7e600_0 .net *"_ivl_6", 0 0, L_0x1d81510;  1 drivers
v0x1d7e6e0_0 .net *"_ivl_8", 0 0, L_0x1d816c0;  1 drivers
v0x1d7e7c0_0 .net "a", 0 0, v0x1d7c490_0;  alias, 1 drivers
v0x1d7e860_0 .net "b", 0 0, v0x1d7c530_0;  alias, 1 drivers
v0x1d7e950_0 .net "c", 0 0, v0x1d7c5d0_0;  alias, 1 drivers
v0x1d7ea40_0 .net "d", 0 0, v0x1d7c710_0;  alias, 1 drivers
v0x1d7eb30_0 .net "out_pos", 0 0, L_0x1d83140;  alias, 1 drivers
v0x1d7ebf0_0 .net "out_sop", 0 0, L_0x1d82240;  alias, 1 drivers
S_0x1d7ef80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d36720;
 .timescale -12 -12;
E_0x1d1e9f0 .event anyedge, v0x1d7fd70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d7fd70_0;
    %nor/r;
    %assign/vec4 v0x1d7fd70_0, 0;
    %wait E_0x1d1e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d7b960;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7c800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7c8a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d7b960;
T_4 ;
    %wait E_0x1d34f00;
    %load/vec4 v0x1d7c940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7c800_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d7b960;
T_5 ;
    %wait E_0x1d34da0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %wait E_0x1d34da0;
    %load/vec4 v0x1d7c800_0;
    %store/vec4 v0x1d7c8a0_0, 0, 1;
    %fork t_1, S_0x1d7bc90;
    %jmp t_0;
    .scope S_0x1d7bc90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d7bed0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d7bed0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d34da0;
    %load/vec4 v0x1d7bed0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d7bed0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d7bed0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d7b960;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d34f00;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d7c710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d7c530_0, 0;
    %assign/vec4 v0x1d7c490_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d7c800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d7c8a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d36720;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7f910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7fd70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d36720;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d7f910_0;
    %inv;
    %store/vec4 v0x1d7f910_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d36720;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d7c670_0, v0x1d7fee0_0, v0x1d7f730_0, v0x1d7f7d0_0, v0x1d7f870_0, v0x1d7f9b0_0, v0x1d7fc30_0, v0x1d7fb90_0, v0x1d7faf0_0, v0x1d7fa50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d36720;
T_9 ;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d36720;
T_10 ;
    %wait E_0x1d34f00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d7fcd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d7fcd0_0, 4, 32;
    %load/vec4 v0x1d7fe10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d7fcd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d7fcd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d7fcd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d7fc30_0;
    %load/vec4 v0x1d7fc30_0;
    %load/vec4 v0x1d7fb90_0;
    %xor;
    %load/vec4 v0x1d7fc30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d7fcd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d7fcd0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d7faf0_0;
    %load/vec4 v0x1d7faf0_0;
    %load/vec4 v0x1d7fa50_0;
    %xor;
    %load/vec4 v0x1d7faf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d7fcd0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d7fcd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d7fcd0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/ece241_2013_q2/iter0/response9/top_module.sv";
