TimeQuest Timing Analyzer report for KalkulatorGCDnLCM
Tue Nov 28 18:11:58 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'CLK'
 12. Slow 1200mV 85C Model Hold: 'CLK'
 13. Slow 1200mV 85C Model Recovery: 'CLK'
 14. Slow 1200mV 85C Model Removal: 'CLK'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLK'
 28. Slow 1200mV 0C Model Hold: 'CLK'
 29. Slow 1200mV 0C Model Recovery: 'CLK'
 30. Slow 1200mV 0C Model Removal: 'CLK'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'CLK'
 43. Fast 1200mV 0C Model Hold: 'CLK'
 44. Fast 1200mV 0C Model Recovery: 'CLK'
 45. Fast 1200mV 0C Model Removal: 'CLK'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Fast 1200mV 0C Model Metastability Report
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Slow Corner Signal Integrity Metrics
 60. Fast Corner Signal Integrity Metrics
 61. Setup Transfers
 62. Hold Transfers
 63. Recovery Transfers
 64. Removal Transfers
 65. Report TCCS
 66. Report RSKM
 67. Unconstrained Paths
 68. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; KalkulatorGCDnLCM                                              ;
; Device Family      ; Cyclone IV E                                                   ;
; Device Name        ; EP4CE6E22C8                                                    ;
; Timing Models      ; Preliminary                                                    ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 134.63 MHz ; 134.63 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -6.428 ; -4384.735          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.432 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.226 ; -17.767               ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; CLK   ; 1.340 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -1396.319                        ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                      ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[15] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[14] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[13] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[12] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[11] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[10] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[9]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[8]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[7]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[6]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[5]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[4]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[3]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[1]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.428 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[0]  ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.352      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[15] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[14] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[13] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[12] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[11] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[10] ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[9]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[8]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[7]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[6]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[5]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[4]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[3]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[1]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.364 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[0]  ; CLK          ; CLK         ; 1.000        ; -0.081     ; 7.284      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[31] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[30] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[29] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[28] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[27] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[26] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[25] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[24] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[23] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[22] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[21] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[20] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[19] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[18] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[17] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.337 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[16] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 7.229      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[15] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[14] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[13] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[12] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[11] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[10] ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[9]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[8]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[7]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[6]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[5]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[4]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[3]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[2]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.321 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0]  ; CLK          ; CLK         ; 1.000        ; -0.082     ; 7.240      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[15] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[14] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[13] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[12] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[11] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[10] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[9]  ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[8]  ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[7]  ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[6]  ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[5]  ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[4]  ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[3]  ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[2]  ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]  ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0]  ; CLK          ; CLK         ; 1.000        ; -0.079     ; 7.236      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[31]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[29]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[30]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[26]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[25]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[28]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[27]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[22]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[23]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[24]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[21]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[20]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[17]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[18]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[19]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.314 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[16]     ; CLK          ; CLK         ; 1.000        ; -0.076     ; 7.239      ;
; -6.273 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[15] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.197      ;
; -6.273 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[14] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.197      ;
; -6.273 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[13] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.197      ;
; -6.273 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[12] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 7.197      ;
+--------+------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; IO:IO_COMPONENT|DONE_CONVERTtoASCII                                                   ; IO:IO_COMPONENT|DONE_CONVERTtoASCII                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|convert_done_delay[0]                                                 ; IO:IO_COMPONENT|convert_done_delay[0]                                                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|running                             ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|running                             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|READYINT                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|READYINT                                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|InternalDone ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|InternalDone ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_int_i                         ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_int_i                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[0]                                ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[0]                                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Process                                      ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Process                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Convert                                      ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Convert                                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|bps_start_r                      ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|bps_start_r                      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|done                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|done                                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[1]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[1]                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[2]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[2]                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[3]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[3]                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[0]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[0]                           ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|busy                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|busy                                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Send                                         ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Send                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[0]   ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[0]   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.433 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|done                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|done                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|busy                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|busy                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S2                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S2                                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S0                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S0                                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S5                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S5                                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1                                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S4                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S4                                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3b                                          ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3b                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3                                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone  ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|EVALUATE[0]  ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|EVALUATE[0]  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|EVALUATE[0]   ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|EVALUATE[0]   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4temp[0]                          ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4temp[0]                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3temp[0]                          ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3temp[0]                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|tx_en                         ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|tx_en                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[3]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[3]                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[0]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[0]                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[2]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[2]                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[1]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[1]                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[1]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[2]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[3]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[3]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[3]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP9[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP9[3]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[2]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[1]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[1]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[3]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[1]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[2]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[3]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP6[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP6[3]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP6[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP6[1]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP6[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP6[2]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP7[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP7[3]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[2]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[2]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[1]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[1]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP9[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP9[2]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP9[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP9[1]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP7[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP7[2]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP7[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP7[1]     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[3]    ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[3]    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[3]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[3]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|bps_start_r                   ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|bps_start_r                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[2]    ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[2]    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[2]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[2]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[1]    ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[1]    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[1]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[1]      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK'                                                                                                                                                                         ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.226 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 1.000        ; -0.083     ; 2.144      ;
; -0.881 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.800      ;
; -0.881 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.800      ;
; -0.881 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.800      ;
; -0.881 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.800      ;
; -0.881 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.800      ;
; -0.881 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.800      ;
; -0.881 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.800      ;
; -0.881 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.800      ;
; -0.881 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.800      ;
; -0.881 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.800      ;
; -0.859 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.778      ;
; -0.859 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.778      ;
; -0.859 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.778      ;
; -0.859 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.778      ;
; -0.859 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.778      ;
; -0.859 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.778      ;
; -0.859 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.778      ;
; -0.859 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.778      ;
; -0.859 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 1.000        ; -0.082     ; 1.778      ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.340 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.653      ;
; 1.340 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.653      ;
; 1.340 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.653      ;
; 1.340 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.653      ;
; 1.340 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.653      ;
; 1.340 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.653      ;
; 1.340 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.653      ;
; 1.340 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.653      ;
; 1.340 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.653      ;
; 1.367 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.680      ;
; 1.367 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.680      ;
; 1.367 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.680      ;
; 1.367 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.680      ;
; 1.367 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.680      ;
; 1.367 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.680      ;
; 1.367 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.680      ;
; 1.367 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.680      ;
; 1.367 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.680      ;
; 1.367 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.680      ;
; 1.667 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 0.000        ; 0.092      ; 1.991      ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|DONE_CONVERTtoASCII                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[16]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[17]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[18]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[19]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[20]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[21]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[22]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[23]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[24]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[25]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[26]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[27]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[28]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[29]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[30]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[31]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|EVALUATE[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[24] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[25] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[26] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[27] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[28] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[29] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[30] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[31] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|EVALUATE[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[19] ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RST       ; CLK        ; 4.828 ; 4.660 ; Rise       ; CLK             ;
; rs232_rx  ; CLK        ; 2.953 ; 3.291 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RST       ; CLK        ; 0.511  ; 0.444  ; Rise       ; CLK             ;
; rs232_rx  ; CLK        ; -2.380 ; -2.691 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CONVERTING  ; CLK        ; 7.736  ; 7.549  ; Rise       ; CLK             ;
; DONEPROCESS ; CLK        ; 10.052 ; 10.385 ; Rise       ; CLK             ;
; PROCESSING  ; CLK        ; 7.431  ; 7.535  ; Rise       ; CLK             ;
; READY       ; CLK        ; 7.795  ; 7.620  ; Rise       ; CLK             ;
; rs232_tx    ; CLK        ; 7.493  ; 7.683  ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; CONVERTING  ; CLK        ; 7.464 ; 7.284 ; Rise       ; CLK             ;
; DONEPROCESS ; CLK        ; 8.886 ; 9.188 ; Rise       ; CLK             ;
; PROCESSING  ; CLK        ; 7.171 ; 7.271 ; Rise       ; CLK             ;
; READY       ; CLK        ; 7.520 ; 7.351 ; Rise       ; CLK             ;
; rs232_tx    ; CLK        ; 7.231 ; 7.415 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 145.67 MHz ; 145.67 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -5.865 ; -4012.882         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.380 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; CLK   ; -1.077 ; -15.086              ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLK   ; 1.205 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -1396.319                       ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[15]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[14]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[13]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[12]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[11]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[10]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[9]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[8]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[7]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[6]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[5]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[4]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[3]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[1]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.865 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[0]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.798      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[31]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[29]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[30]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[26]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[25]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[28]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[27]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[22]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[23]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[24]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[21]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[20]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[17]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[18]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[19]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.809 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[5]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[16]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 6.745      ;
; -5.800 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[20]                             ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[0]                               ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.729      ;
; -5.793 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[23] ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone ; CLK          ; CLK         ; 1.000        ; -0.058     ; 6.737      ;
; -5.791 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|WAITING[17]                             ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[0]                               ; CLK          ; CLK         ; 1.000        ; -0.073     ; 6.720      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[31]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[30]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[29]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[28]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[27]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[26]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[25]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[24]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[23]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[22]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[21]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[20]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[19]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[18]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[17]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.757 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[16]                          ; CLK          ; CLK         ; 1.000        ; -0.100     ; 6.659      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[15]                          ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[14]                          ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[13]                          ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[12]                          ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[11]                          ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[10]                          ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[9]                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[8]                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[7]                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[6]                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[5]                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[4]                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[3]                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[2]                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.744 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0]                           ; CLK          ; CLK         ; 1.000        ; -0.070     ; 6.676      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[15]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[14]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[13]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[12]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[11]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[10]                          ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[9]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[8]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[7]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[6]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[5]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[4]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[3]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[1]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.727 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[0]                           ; CLK          ; CLK         ; 1.000        ; -0.069     ; 6.660      ;
; -5.723 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[3]                              ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[0]                               ; CLK          ; CLK         ; 1.000        ; -0.068     ; 6.657      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[15]                          ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[14]                          ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[13]                          ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[12]                          ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[11]                          ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[10]                          ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[9]                           ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[8]                           ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[7]                           ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[6]                           ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[5]                           ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[4]                           ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[3]                           ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                           ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[1]                           ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
; -5.721 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[0]                           ; CLK          ; CLK         ; 1.000        ; -0.072     ; 6.651      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.380 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone  ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone  ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_int_i                         ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_int_i                         ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[0]                                ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[0]                                ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|bps_start_r                      ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|bps_start_r                      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[1]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[1]                           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[2]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[2]                           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[3]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[3]                           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[0]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[0]                           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4temp[0]                          ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4temp[0]                          ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3temp[0]                          ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3temp[0]                          ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|DONE_CONVERTtoASCII                                                   ; IO:IO_COMPONENT|DONE_CONVERTtoASCII                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|running                             ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|running                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|convert_done_delay[0]                                                 ; IO:IO_COMPONENT|convert_done_delay[0]                                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|done                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|done                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|running                             ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|running                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|busy                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|busy                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|READYINT                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|READYINT                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S2                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S2                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S0                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S0                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S5                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S5                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S4                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S4                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3b                                          ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3b                                          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|InternalDone ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|InternalDone ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Process                                      ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Process                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Convert                                      ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Convert                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|done                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|done                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD2|done                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD2|done                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|busy                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|busy                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD2|busy                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD2|busy                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|tx_en                         ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|tx_en                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Send                                         ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Send                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[3]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[3]                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[0]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[0]                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[2]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[2]                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[1]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[1]                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[1]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[2]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[3]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[3]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[3]      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[2]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[3]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[1]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[2]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[3]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[1]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[1]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[3]     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[2]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[2]      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[1]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[1]      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[3]    ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[3]    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|bps_start_r                   ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|bps_start_r                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[2]    ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[2]    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[1]    ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[1]    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[0]    ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[0]    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[0]   ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[0]   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|rs232_tx_r                    ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|rs232_tx_r                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.382 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|running                             ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|running                             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|EVALUATE[0]  ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|EVALUATE[0]  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|EVALUATE[0]   ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|EVALUATE[0]   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP9[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP9[3]     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[3]     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[1]     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[2]     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[2]     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.077 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 1.000        ; -0.071     ; 2.008      ;
; -0.752 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 1.000        ; -0.074     ; 1.680      ;
; -0.752 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 1.000        ; -0.074     ; 1.680      ;
; -0.752 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 1.000        ; -0.074     ; 1.680      ;
; -0.752 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 1.000        ; -0.074     ; 1.680      ;
; -0.752 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 1.000        ; -0.074     ; 1.680      ;
; -0.752 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 1.000        ; -0.074     ; 1.680      ;
; -0.752 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 1.000        ; -0.074     ; 1.680      ;
; -0.752 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 1.000        ; -0.074     ; 1.680      ;
; -0.752 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 1.000        ; -0.074     ; 1.680      ;
; -0.752 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 1.000        ; -0.074     ; 1.680      ;
; -0.721 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.650      ;
; -0.721 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.650      ;
; -0.721 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.650      ;
; -0.721 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.650      ;
; -0.721 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.650      ;
; -0.721 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.650      ;
; -0.721 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.650      ;
; -0.721 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.650      ;
; -0.721 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 1.000        ; -0.073     ; 1.650      ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.205 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.493      ;
; 1.205 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.493      ;
; 1.205 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.493      ;
; 1.205 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.493      ;
; 1.205 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.493      ;
; 1.205 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.493      ;
; 1.205 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.493      ;
; 1.205 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.493      ;
; 1.205 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.493      ;
; 1.220 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.220 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.220 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.220 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.220 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.220 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.220 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.220 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.220 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.220 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.484 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.784      ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|DONE_CONVERTtoASCII                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[16]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[17]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[18]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[19]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[20]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[21]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[22]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[23]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[24]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[25]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[26]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[27]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[28]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[29]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[30]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[31]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|EVALUATE[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[24] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[25] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[26] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[27] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[28] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[29] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[30] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[31] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|EVALUATE[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[19] ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RST       ; CLK        ; 4.636 ; 4.310 ; Rise       ; CLK             ;
; rs232_rx  ; CLK        ; 2.672 ; 2.821 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RST       ; CLK        ; 0.454  ; 0.307  ; Rise       ; CLK             ;
; rs232_rx  ; CLK        ; -2.140 ; -2.309 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; CONVERTING  ; CLK        ; 7.454 ; 7.123 ; Rise       ; CLK             ;
; DONEPROCESS ; CLK        ; 9.386 ; 9.971 ; Rise       ; CLK             ;
; PROCESSING  ; CLK        ; 7.041 ; 7.222 ; Rise       ; CLK             ;
; READY       ; CLK        ; 7.485 ; 7.185 ; Rise       ; CLK             ;
; rs232_tx    ; CLK        ; 7.086 ; 7.380 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; CONVERTING  ; CLK        ; 7.186 ; 6.868 ; Rise       ; CLK             ;
; DONEPROCESS ; CLK        ; 8.322 ; 8.823 ; Rise       ; CLK             ;
; PROCESSING  ; CLK        ; 6.788 ; 6.963 ; Rise       ; CLK             ;
; READY       ; CLK        ; 7.215 ; 6.926 ; Rise       ; CLK             ;
; rs232_tx    ; CLK        ; 6.830 ; 7.114 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -2.268 ; -1389.487         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.166 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; CLK   ; -0.030 ; -0.030               ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLK   ; 0.539 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -998.545                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.268 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[23] ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone ; CLK          ; CLK         ; 1.000        ; -0.027     ; 3.228      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[31]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[30]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[29]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[28]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[27]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[26]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[25]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[24]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[23]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[22]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[21]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[20]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[19]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[18]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[17]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.200 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[16]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.137      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[15]                          ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[14]                          ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[13]                          ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[12]                          ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[11]                          ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[10]                          ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[9]                           ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[8]                           ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[7]                           ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[6]                           ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[5]                           ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[4]                           ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[3]                           ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[2]                           ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                           ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.199 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[0]                           ; CLK          ; CLK         ; 1.000        ; -0.039     ; 3.147      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[15]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[14]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[13]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[12]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[11]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[10]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[9]                           ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[8]                           ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[7]                           ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[6]                           ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[5]                           ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[4]                           ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[3]                           ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[2]                           ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[1]                           ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.198 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp2[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|temp1[0]                           ; CLK          ; CLK         ; 1.000        ; -0.035     ; 3.150      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[18]                            ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[17]                            ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[16]                            ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[15]                            ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[14]                            ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[13]                            ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[12]                            ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[11]                            ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[10]                            ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[9]                             ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[8]                             ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[7]                             ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[6]                             ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[5]                             ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[4]                             ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.179 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|lcm[3]                             ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.128      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[31]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[30]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[29]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[28]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[27]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[26]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[25]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[24]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[23]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[22]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[21]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[20]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[19]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[18]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[17]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.178 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[9]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[16]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.115      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[15]                          ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[14]                          ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[13]                          ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[12]                          ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[11]                          ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[10]                          ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[9]                           ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[8]                           ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[7]                           ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[6]                           ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[5]                           ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[4]                           ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[3]                           ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[2]                           ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[1]                           ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.175 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|temp2[0]                           ; CLK          ; CLK         ; 1.000        ; -0.034     ; 3.128      ;
; -2.173 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[15]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.110      ;
; -2.173 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[14]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.110      ;
; -2.173 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp1[1]                          ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|temp2[13]                          ; CLK          ; CLK         ; 1.000        ; -0.050     ; 3.110      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.166 ; IO:IO_COMPONENT|DONE_CONVERTtoASCII                                                   ; IO:IO_COMPONENT|DONE_CONVERTtoASCII                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|convert_done_delay[0]                                                 ; IO:IO_COMPONENT|convert_done_delay[0]                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|running                             ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM2|running                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|InternalDone ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|InternalDone ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone  ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_int_i                         ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_int_i                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[0]                                ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|COUNTER[0]                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|bps_start_r                      ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|bps_start_r                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|done                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|done                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|busy                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD3|busy                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B                  ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalA[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalA[0]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalB[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalB[0]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4temp[0]                          ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4temp[0]                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3temp[0]                          ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3temp[0]                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN3internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN2internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[3]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[3]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[2]     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[1]     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[1]     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[3]     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[2]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[2]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[1]      ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[1]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[3]    ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[3]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[2]    ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[2]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[1]    ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP10[1]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[0]   ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[0]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.167 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|running                             ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM3|running                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|done                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|done                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|running                             ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|LCM:LCM1|running                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H                  ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|busy                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD1|busy                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|READYINT                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|READYINT                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S2                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S2                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S0                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S0                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S5                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S5                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S1                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S4                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S4                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3b                                          ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3b                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3                                           ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|state.S3                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Process                                      ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Process                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Convert                                      ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Convert                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[1]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[1]                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[2]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[2]                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[3]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[3]                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[0]                           ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|num[0]                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD2|done                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD2|done                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|EVALUATE[0]  ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|EVALUATE[0]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|EVALUATE[0]   ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|EVALUATE[0]   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD2|busy                                ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|gcd:GCD2|busy                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]                  ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN4internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalC[0]                     ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|BILANGAN1internalC[0]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|tx_en                         ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|tx_en                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Send                                         ; IO:IO_COMPONENT|fsm_io:fsm_io_COMP|Start_Send                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[3]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[3]                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[0]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[0]                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[2]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[2]                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[1]                        ; IO:IO_COMPONENT|my_uart_top:UART|my_uart_tx:transmitter|num[1]                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[1]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[2]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP5[3]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[2]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[3]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP8[1]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP9[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP9[3]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP4[3]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[3]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[1]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP1[2]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP3[2]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[1]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[1]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[2]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[2]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[3]     ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|TEMP2[3]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.030 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 1.000        ; -0.040     ; 0.977      ;
; 0.147  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.803      ;
; 0.147  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.803      ;
; 0.147  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.803      ;
; 0.147  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.803      ;
; 0.147  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.803      ;
; 0.147  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.803      ;
; 0.147  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.803      ;
; 0.147  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.803      ;
; 0.147  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.803      ;
; 0.147  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 1.000        ; -0.037     ; 0.803      ;
; 0.152  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 1.000        ; -0.038     ; 0.797      ;
; 0.152  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 1.000        ; -0.038     ; 0.797      ;
; 0.152  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 1.000        ; -0.038     ; 0.797      ;
; 0.152  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 1.000        ; -0.038     ; 0.797      ;
; 0.152  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 1.000        ; -0.038     ; 0.797      ;
; 0.152  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 1.000        ; -0.038     ; 0.797      ;
; 0.152  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 1.000        ; -0.038     ; 0.797      ;
; 0.152  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 1.000        ; -0.038     ; 0.797      ;
; 0.152  ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 1.000        ; -0.038     ; 0.797      ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.539 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.679      ;
; 0.539 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.679      ;
; 0.539 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.679      ;
; 0.539 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.679      ;
; 0.539 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.679      ;
; 0.539 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.679      ;
; 0.539 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.679      ;
; 0.539 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.679      ;
; 0.539 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.679      ;
; 0.547 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.G ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.687      ;
; 0.547 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.D ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.687      ;
; 0.547 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.J ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.687      ;
; 0.547 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.A ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.687      ;
; 0.547 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.I ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.687      ;
; 0.547 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.F ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.687      ;
; 0.547 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.C ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.687      ;
; 0.547 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.687      ;
; 0.547 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.E ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.687      ;
; 0.547 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[0] ; gcdlcm:PROCESS_COMPONENT|gcdfsm:COUNTGCD|fsm_controller:FSM|cState.B ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.687      ;
; 0.689 ; IO:IO_COMPONENT|receiver:RECEIVER_COMPONENT|MODEtemp[1] ; gcdlcm:PROCESS_COMPONENT|lcmfsm:COUNTLCM|fsm_controller:FSM|cState.H ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.834      ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|DONE_CONVERTtoASCII                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[27]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[28]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[29]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[30]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[31]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|COUNTER[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|EVALUATE[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|INITIAL[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|InternalDone ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP1[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP2[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|GCD_ASCII_CONVERTER:GCDtoASCII|BCDfrom8bit:DoubleDabble|TEMP3[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|COUNTER[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|EVALUATE[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; IO:IO_COMPONENT|LCM_ASCII_CONVERTER:LCMtoASCII|BCDfrom32bit:DoubleDabble|INITIAL[19] ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RST       ; CLK        ; 2.005 ; 2.395 ; Rise       ; CLK             ;
; rs232_rx  ; CLK        ; 1.396 ; 2.075 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RST       ; CLK        ; 0.186  ; -0.103 ; Rise       ; CLK             ;
; rs232_rx  ; CLK        ; -1.140 ; -1.771 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; CONVERTING  ; CLK        ; 3.565 ; 3.674 ; Rise       ; CLK             ;
; DONEPROCESS ; CLK        ; 4.868 ; 4.657 ; Rise       ; CLK             ;
; PROCESSING  ; CLK        ; 3.642 ; 3.522 ; Rise       ; CLK             ;
; READY       ; CLK        ; 3.600 ; 3.729 ; Rise       ; CLK             ;
; rs232_tx    ; CLK        ; 3.657 ; 3.561 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; CONVERTING  ; CLK        ; 3.452 ; 3.558 ; Rise       ; CLK             ;
; DONEPROCESS ; CLK        ; 4.328 ; 4.158 ; Rise       ; CLK             ;
; PROCESSING  ; CLK        ; 3.527 ; 3.410 ; Rise       ; CLK             ;
; READY       ; CLK        ; 3.486 ; 3.611 ; Rise       ; CLK             ;
; rs232_tx    ; CLK        ; 3.537 ; 3.445 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.428    ; 0.166 ; -1.226   ; 0.539   ; -3.000              ;
;  CLK             ; -6.428    ; 0.166 ; -1.226   ; 0.539   ; -3.000              ;
; Design-wide TNS  ; -4384.735 ; 0.0   ; -17.767  ; 0.0     ; -1396.319           ;
;  CLK             ; -4384.735 ; 0.000 ; -17.767  ; 0.000   ; -1396.319           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RST       ; CLK        ; 4.828 ; 4.660 ; Rise       ; CLK             ;
; rs232_rx  ; CLK        ; 2.953 ; 3.291 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RST       ; CLK        ; 0.511  ; 0.444  ; Rise       ; CLK             ;
; rs232_rx  ; CLK        ; -1.140 ; -1.771 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CONVERTING  ; CLK        ; 7.736  ; 7.549  ; Rise       ; CLK             ;
; DONEPROCESS ; CLK        ; 10.052 ; 10.385 ; Rise       ; CLK             ;
; PROCESSING  ; CLK        ; 7.431  ; 7.535  ; Rise       ; CLK             ;
; READY       ; CLK        ; 7.795  ; 7.620  ; Rise       ; CLK             ;
; rs232_tx    ; CLK        ; 7.493  ; 7.683  ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; CONVERTING  ; CLK        ; 3.452 ; 3.558 ; Rise       ; CLK             ;
; DONEPROCESS ; CLK        ; 4.328 ; 4.158 ; Rise       ; CLK             ;
; PROCESSING  ; CLK        ; 3.527 ; 3.410 ; Rise       ; CLK             ;
; READY       ; CLK        ; 3.486 ; 3.611 ; Rise       ; CLK             ;
; rs232_tx    ; CLK        ; 3.537 ; 3.445 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; READY         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PROCESSING    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DONEPROCESS   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CONVERTING    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; rs232_tx      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rs232_rx                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; READY         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; PROCESSING    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; DONEPROCESS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; CONVERTING    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; rs232_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; READY         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; PROCESSING    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; DONEPROCESS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; CONVERTING    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; rs232_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 72845    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 72845    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 20       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 20       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 405   ; 405  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 28 18:11:53 2023
Info: Command: quartus_sta KalkulatorGCDnLCM -c KalkulatorGCDnLCM
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'KalkulatorGCDnLCM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLK CLK
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.428
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.428     -4384.735 CLK 
Info: Worst-case hold slack is 0.432
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.432         0.000 CLK 
Info: Worst-case recovery slack is -1.226
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.226       -17.767 CLK 
Info: Worst-case removal slack is 1.340
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.340         0.000 CLK 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000     -1396.319 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE6E22C8 are preliminary
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.865
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.865     -4012.882 CLK 
Info: Worst-case hold slack is 0.380
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.380         0.000 CLK 
Info: Worst-case recovery slack is -1.077
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.077       -15.086 CLK 
Info: Worst-case removal slack is 1.205
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.205         0.000 CLK 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000     -1396.319 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE6E22C8 are preliminary
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.268
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.268     -1389.487 CLK 
Info: Worst-case hold slack is 0.166
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.166         0.000 CLK 
Info: Worst-case recovery slack is -0.030
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.030        -0.030 CLK 
Info: Worst-case removal slack is 0.539
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.539         0.000 CLK 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -998.545 CLK 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 247 megabytes
    Info: Processing ended: Tue Nov 28 18:11:58 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


