
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rS,0,offset}                        Premise(F2)
	S3= ICache[addr]={1,rS,0,offset}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.CIA=>ALU.A                                           Premise(F4)
	S7= SEXT.Out=>ALU.B                                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= FU.OutID2=>B_EX.In                                     Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= A_EX.Out=>CMPU.A                                       Premise(F12)
	S15= B_EX.Out=>CMPU.B                                       Premise(F13)
	S16= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F14)
	S17= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F15)
	S18= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F16)
	S19= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F17)
	S20= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F18)
	S21= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F19)
	S22= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F20)
	S23= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F21)
	S24= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F23)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F24)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F28)
	S31= FU.Halt_IF=>CU_IF.Halt                                 Premise(F29)
	S32= ICache.Hit=>CU_IF.ICacheHit                            Premise(F30)
	S33= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F31)
	S34= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F32)
	S35= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F33)
	S36= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F34)
	S37= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F35)
	S38= ConditionReg_MEM.Out=>CU_MEM.lt                        Premise(F36)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F37)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F38)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F39)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F40)
	S43= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F41)
	S44= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F42)
	S45= CMPU.lt=>ConditionReg_MEM.In                           Premise(F43)
	S46= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F44)
	S47= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F45)
	S48= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F46)
	S49= ICache.Hit=>FU.ICacheHit                               Premise(F47)
	S50= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F48)
	S51= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F49)
	S52= IR_EX.Out=>FU.IR_EX                                    Premise(F50)
	S53= IR_ID.Out=>FU.IR_ID                                    Premise(F51)
	S54= IR_MEM.Out=>FU.IR_MEM                                  Premise(F52)
	S55= IR_WB.Out=>FU.IR_WB                                    Premise(F53)
	S56= GPR.Rdata1=>FU.InID1                                   Premise(F54)
	S57= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F55)
	S58= GPR.Rdata2=>FU.InID2                                   Premise(F56)
	S59= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F57)
	S60= IR_ID.Out25_21=>GPR.RReg1                              Premise(F58)
	S61= IR_ID.Out20_16=>GPR.RReg2                              Premise(F59)
	S62= IMMU.Addr=>IAddrReg.In                                 Premise(F60)
	S63= PC.Out=>ICache.IEA                                     Premise(F61)
	S64= ICache.IEA=addr                                        Path(S5,S63)
	S65= ICache.Hit=ICacheHit(addr)                             ICache-Search(S64)
	S66= ICache.Out={1,rS,0,offset}                             ICache-Search(S64,S3)
	S67= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S65,S32)
	S68= FU.ICacheHit=ICacheHit(addr)                           Path(S65,S49)
	S69= ICache.Out=>ICacheReg.In                               Premise(F62)
	S70= ICacheReg.In={1,rS,0,offset}                           Path(S66,S69)
	S71= PC.Out=>IMMU.IEA                                       Premise(F63)
	S72= IMMU.IEA=addr                                          Path(S5,S71)
	S73= CP0.ASID=>IMMU.PID                                     Premise(F64)
	S74= IMMU.PID=pid                                           Path(S4,S73)
	S75= IMMU.Addr={pid,addr}                                   IMMU-Search(S74,S72)
	S76= IAddrReg.In={pid,addr}                                 Path(S75,S62)
	S77= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S74,S72)
	S78= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S77,S33)
	S79= IR_MEM.Out=>IR_DMMU1.In                                Premise(F65)
	S80= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F66)
	S81= IR_ID.Out=>IR_EX.In                                    Premise(F67)
	S82= ICache.Out=>IR_ID.In                                   Premise(F68)
	S83= IR_ID.In={1,rS,0,offset}                               Path(S66,S82)
	S84= ICache.Out=>IR_IMMU.In                                 Premise(F69)
	S85= IR_IMMU.In={1,rS,0,offset}                             Path(S66,S84)
	S86= IR_EX.Out=>IR_MEM.In                                   Premise(F70)
	S87= IR_DMMU2.Out=>IR_WB.In                                 Premise(F71)
	S88= IR_MEM.Out=>IR_WB.In                                   Premise(F72)
	S89= ALUOut_MEM.Out=>PC.In                                  Premise(F73)
	S90= IR_EX.Out15_0=>SEXT.In                                 Premise(F74)
	S91= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F75)
	S92= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F76)
	S93= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F77)
	S94= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F78)
	S95= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F79)
	S96= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F80)
	S97= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F81)
	S98= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F82)
	S99= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F83)
	S100= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F84)
	S101= IR_EX.Out31_26=>CU_EX.Op                              Premise(F85)
	S102= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F86)
	S103= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F87)
	S104= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F88)
	S105= IR_ID.Out31_26=>CU_ID.Op                              Premise(F89)
	S106= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F90)
	S107= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F91)
	S108= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F92)
	S109= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F93)
	S110= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F94)
	S111= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F95)
	S112= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F96)
	S113= IR_WB.Out31_26=>CU_WB.Op                              Premise(F97)
	S114= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F98)
	S115= CtrlPC=0                                              Premise(F99)
	S116= CtrlPCInc=1                                           Premise(F100)
	S117= PC[Out]=addr+4                                        PC-Inc(S1,S115,S116)
	S118= PC[CIA]=addr                                          PC-Inc(S1,S115,S116)
	S119= CtrlALUOut_MEM=0                                      Premise(F101)
	S120= CtrlALUOut_WB=0                                       Premise(F102)
	S121= CtrlA_EX=0                                            Premise(F103)
	S122= CtrlA_MEM=0                                           Premise(F104)
	S123= CtrlA_WB=0                                            Premise(F105)
	S124= CtrlB_EX=0                                            Premise(F106)
	S125= CtrlB_MEM=0                                           Premise(F107)
	S126= CtrlB_WB=0                                            Premise(F108)
	S127= CtrlICache=0                                          Premise(F109)
	S128= ICache[addr]={1,rS,0,offset}                          ICache-Hold(S3,S127)
	S129= CtrlIMMU=0                                            Premise(F110)
	S130= CtrlConditionReg_MEM=0                                Premise(F111)
	S131= CtrlConditionReg_DMMU1=0                              Premise(F112)
	S132= CtrlConditionReg_DMMU2=0                              Premise(F113)
	S133= CtrlConditionReg_WB=0                                 Premise(F114)
	S134= CtrlIR_DMMU1=0                                        Premise(F115)
	S135= CtrlIR_DMMU2=0                                        Premise(F116)
	S136= CtrlIR_EX=0                                           Premise(F117)
	S137= CtrlIR_ID=1                                           Premise(F118)
	S138= [IR_ID]={1,rS,0,offset}                               IR_ID-Write(S83,S137)
	S139= CtrlIR_IMMU=0                                         Premise(F119)
	S140= CtrlIR_MEM=0                                          Premise(F120)
	S141= CtrlIR_WB=0                                           Premise(F121)
	S142= CtrlGPR=0                                             Premise(F122)
	S143= CtrlIAddrReg=0                                        Premise(F123)
	S144= CtrlIMem=0                                            Premise(F124)
	S145= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S2,S144)
	S146= CtrlICacheReg=0                                       Premise(F125)
	S147= CtrlASIDIn=0                                          Premise(F126)
	S148= CtrlCP0=0                                             Premise(F127)
	S149= CP0[ASID]=pid                                         CP0-Hold(S0,S148)
	S150= CtrlEPCIn=0                                           Premise(F128)
	S151= CtrlExCodeIn=0                                        Premise(F129)
	S152= CtrlIRMux=0                                           Premise(F130)
	S153= GPR[rS]=a                                             Premise(F131)

ID	S154= PC.Out=addr+4                                         PC-Out(S117)
	S155= PC.CIA=addr                                           PC-Out(S118)
	S156= PC.CIA31_28=addr[31:28]                               PC-Out(S118)
	S157= IR_ID.Out={1,rS,0,offset}                             IR-Out(S138)
	S158= IR_ID.Out31_26=1                                      IR-Out(S138)
	S159= IR_ID.Out25_21=rS                                     IR-Out(S138)
	S160= IR_ID.Out20_16=0                                      IR-Out(S138)
	S161= IR_ID.Out15_0=offset                                  IR-Out(S138)
	S162= CP0.ASID=pid                                          CP0-Read-ASID(S149)
	S163= PC.CIA=>ALU.A                                         Premise(F259)
	S164= ALU.A=addr                                            Path(S155,S163)
	S165= SEXT.Out=>ALU.B                                       Premise(F260)
	S166= ALU.Out=>ALUOut_MEM.In                                Premise(F261)
	S167= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F262)
	S168= FU.OutID1=>A_EX.In                                    Premise(F263)
	S169= A_MEM.Out=>A_WB.In                                    Premise(F264)
	S170= FU.OutID2=>B_EX.In                                    Premise(F265)
	S171= B_MEM.Out=>B_WB.In                                    Premise(F266)
	S172= A_EX.Out=>CMPU.A                                      Premise(F267)
	S173= B_EX.Out=>CMPU.B                                      Premise(F268)
	S174= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F269)
	S175= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F270)
	S176= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F271)
	S177= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F272)
	S178= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F273)
	S179= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F274)
	S180= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F275)
	S181= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F276)
	S182= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F277)
	S183= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F278)
	S184= FU.Bub_ID=>CU_ID.Bub                                  Premise(F279)
	S185= FU.Halt_ID=>CU_ID.Halt                                Premise(F280)
	S186= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F281)
	S187= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F282)
	S188= FU.Bub_IF=>CU_IF.Bub                                  Premise(F283)
	S189= FU.Halt_IF=>CU_IF.Halt                                Premise(F284)
	S190= ICache.Hit=>CU_IF.ICacheHit                           Premise(F285)
	S191= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F286)
	S192= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F287)
	S193= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F288)
	S194= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F289)
	S195= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F290)
	S196= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F291)
	S197= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F292)
	S198= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F293)
	S199= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F294)
	S200= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F295)
	S201= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F296)
	S202= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F297)
	S203= CMPU.lt=>ConditionReg_MEM.In                          Premise(F298)
	S204= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F299)
	S205= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F300)
	S206= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F301)
	S207= ICache.Hit=>FU.ICacheHit                              Premise(F302)
	S208= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F303)
	S209= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F304)
	S210= IR_EX.Out=>FU.IR_EX                                   Premise(F305)
	S211= IR_ID.Out=>FU.IR_ID                                   Premise(F306)
	S212= FU.IR_ID={1,rS,0,offset}                              Path(S157,S211)
	S213= IR_MEM.Out=>FU.IR_MEM                                 Premise(F307)
	S214= IR_WB.Out=>FU.IR_WB                                   Premise(F308)
	S215= GPR.Rdata1=>FU.InID1                                  Premise(F309)
	S216= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F310)
	S217= FU.InID1_RReg=rS                                      Path(S159,S216)
	S218= GPR.Rdata2=>FU.InID2                                  Premise(F311)
	S219= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F312)
	S220= FU.InID2_RReg=0                                       Path(S160,S219)
	S221= IR_ID.Out25_21=>GPR.RReg1                             Premise(F313)
	S222= GPR.RReg1=rS                                          Path(S159,S221)
	S223= GPR.Rdata1=a                                          GPR-Read(S222,S153)
	S224= FU.InID1=a                                            Path(S223,S215)
	S225= FU.OutID1=FU(a)                                       FU-Forward(S224)
	S226= A_EX.In=FU(a)                                         Path(S225,S168)
	S227= IR_ID.Out20_16=>GPR.RReg2                             Premise(F314)
	S228= GPR.RReg2=0                                           Path(S160,S227)
	S229= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S230= FU.InID2=32'b0                                        Path(S229,S218)
	S231= FU.OutID2=FU(32'b0)                                   FU-Forward(S230)
	S232= B_EX.In=FU(32'b0)                                     Path(S231,S170)
	S233= IMMU.Addr=>IAddrReg.In                                Premise(F315)
	S234= PC.Out=>ICache.IEA                                    Premise(F316)
	S235= ICache.IEA=addr+4                                     Path(S154,S234)
	S236= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S235)
	S237= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S236,S190)
	S238= FU.ICacheHit=ICacheHit(addr+4)                        Path(S236,S207)
	S239= ICache.Out=>ICacheReg.In                              Premise(F317)
	S240= PC.Out=>IMMU.IEA                                      Premise(F318)
	S241= IMMU.IEA=addr+4                                       Path(S154,S240)
	S242= CP0.ASID=>IMMU.PID                                    Premise(F319)
	S243= IMMU.PID=pid                                          Path(S162,S242)
	S244= IMMU.Addr={pid,addr+4}                                IMMU-Search(S243,S241)
	S245= IAddrReg.In={pid,addr+4}                              Path(S244,S233)
	S246= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S243,S241)
	S247= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S246,S191)
	S248= IR_MEM.Out=>IR_DMMU1.In                               Premise(F320)
	S249= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F321)
	S250= IR_ID.Out=>IR_EX.In                                   Premise(F322)
	S251= IR_EX.In={1,rS,0,offset}                              Path(S157,S250)
	S252= ICache.Out=>IR_ID.In                                  Premise(F323)
	S253= ICache.Out=>IR_IMMU.In                                Premise(F324)
	S254= IR_EX.Out=>IR_MEM.In                                  Premise(F325)
	S255= IR_DMMU2.Out=>IR_WB.In                                Premise(F326)
	S256= IR_MEM.Out=>IR_WB.In                                  Premise(F327)
	S257= ALUOut_MEM.Out=>PC.In                                 Premise(F328)
	S258= IR_EX.Out15_0=>SEXT.In                                Premise(F329)
	S259= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F330)
	S260= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F331)
	S261= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F332)
	S262= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F333)
	S263= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F334)
	S264= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F335)
	S265= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F336)
	S266= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F337)
	S267= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F338)
	S268= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F339)
	S269= IR_EX.Out31_26=>CU_EX.Op                              Premise(F340)
	S270= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F341)
	S271= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F342)
	S272= CU_ID.IRFunc1=0                                       Path(S160,S271)
	S273= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F343)
	S274= CU_ID.IRFunc2=rS                                      Path(S159,S273)
	S275= IR_ID.Out31_26=>CU_ID.Op                              Premise(F344)
	S276= CU_ID.Op=1                                            Path(S158,S275)
	S277= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F345)
	S278= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F346)
	S279= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F347)
	S280= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F348)
	S281= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F349)
	S282= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F350)
	S283= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F351)
	S284= IR_WB.Out31_26=>CU_WB.Op                              Premise(F352)
	S285= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F353)
	S286= CtrlPC=0                                              Premise(F354)
	S287= CtrlPCInc=0                                           Premise(F355)
	S288= PC[CIA]=addr                                          PC-Hold(S118,S287)
	S289= PC[Out]=addr+4                                        PC-Hold(S117,S286,S287)
	S290= CtrlALUOut_MEM=0                                      Premise(F356)
	S291= CtrlALUOut_WB=0                                       Premise(F357)
	S292= CtrlA_EX=1                                            Premise(F358)
	S293= [A_EX]=FU(a)                                          A_EX-Write(S226,S292)
	S294= CtrlA_MEM=0                                           Premise(F359)
	S295= CtrlA_WB=0                                            Premise(F360)
	S296= CtrlB_EX=1                                            Premise(F361)
	S297= [B_EX]=FU(32'b0)                                      B_EX-Write(S232,S296)
	S298= CtrlB_MEM=0                                           Premise(F362)
	S299= CtrlB_WB=0                                            Premise(F363)
	S300= CtrlICache=0                                          Premise(F364)
	S301= ICache[addr]={1,rS,0,offset}                          ICache-Hold(S128,S300)
	S302= CtrlIMMU=0                                            Premise(F365)
	S303= CtrlConditionReg_MEM=0                                Premise(F366)
	S304= CtrlConditionReg_DMMU1=0                              Premise(F367)
	S305= CtrlConditionReg_DMMU2=0                              Premise(F368)
	S306= CtrlConditionReg_WB=0                                 Premise(F369)
	S307= CtrlIR_DMMU1=0                                        Premise(F370)
	S308= CtrlIR_DMMU2=0                                        Premise(F371)
	S309= CtrlIR_EX=1                                           Premise(F372)
	S310= [IR_EX]={1,rS,0,offset}                               IR_EX-Write(S251,S309)
	S311= CtrlIR_ID=0                                           Premise(F373)
	S312= [IR_ID]={1,rS,0,offset}                               IR_ID-Hold(S138,S311)
	S313= CtrlIR_IMMU=0                                         Premise(F374)
	S314= CtrlIR_MEM=0                                          Premise(F375)
	S315= CtrlIR_WB=0                                           Premise(F376)
	S316= CtrlGPR=0                                             Premise(F377)
	S317= GPR[rS]=a                                             GPR-Hold(S153,S316)
	S318= CtrlIAddrReg=0                                        Premise(F378)
	S319= CtrlIMem=0                                            Premise(F379)
	S320= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S145,S319)
	S321= CtrlICacheReg=0                                       Premise(F380)
	S322= CtrlASIDIn=0                                          Premise(F381)
	S323= CtrlCP0=0                                             Premise(F382)
	S324= CP0[ASID]=pid                                         CP0-Hold(S149,S323)
	S325= CtrlEPCIn=0                                           Premise(F383)
	S326= CtrlExCodeIn=0                                        Premise(F384)
	S327= CtrlIRMux=0                                           Premise(F385)

EX	S328= PC.CIA=addr                                           PC-Out(S288)
	S329= PC.CIA31_28=addr[31:28]                               PC-Out(S288)
	S330= PC.Out=addr+4                                         PC-Out(S289)
	S331= A_EX.Out=FU(a)                                        A_EX-Out(S293)
	S332= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S293)
	S333= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S293)
	S334= B_EX.Out=FU(32'b0)                                    B_EX-Out(S297)
	S335= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S297)
	S336= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S297)
	S337= IR_EX.Out={1,rS,0,offset}                             IR_EX-Out(S310)
	S338= IR_EX.Out31_26=1                                      IR_EX-Out(S310)
	S339= IR_EX.Out25_21=rS                                     IR_EX-Out(S310)
	S340= IR_EX.Out20_16=0                                      IR_EX-Out(S310)
	S341= IR_EX.Out15_0=offset                                  IR_EX-Out(S310)
	S342= IR_ID.Out={1,rS,0,offset}                             IR-Out(S312)
	S343= IR_ID.Out31_26=1                                      IR-Out(S312)
	S344= IR_ID.Out25_21=rS                                     IR-Out(S312)
	S345= IR_ID.Out20_16=0                                      IR-Out(S312)
	S346= IR_ID.Out15_0=offset                                  IR-Out(S312)
	S347= CP0.ASID=pid                                          CP0-Read-ASID(S324)
	S348= PC.CIA=>ALU.A                                         Premise(F386)
	S349= ALU.A=addr                                            Path(S328,S348)
	S350= SEXT.Out=>ALU.B                                       Premise(F387)
	S351= ALU.Func=6'b010010                                    Premise(F388)
	S352= ALU.Out=>ALUOut_MEM.In                                Premise(F389)
	S353= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F390)
	S354= FU.OutID1=>A_EX.In                                    Premise(F391)
	S355= A_MEM.Out=>A_WB.In                                    Premise(F392)
	S356= FU.OutID2=>B_EX.In                                    Premise(F393)
	S357= B_MEM.Out=>B_WB.In                                    Premise(F394)
	S358= A_EX.Out=>CMPU.A                                      Premise(F395)
	S359= CMPU.A=FU(a)                                          Path(S331,S358)
	S360= B_EX.Out=>CMPU.B                                      Premise(F396)
	S361= CMPU.B=FU(32'b0)                                      Path(S334,S360)
	S362= CMPU.Func=6'b000011                                   Premise(F397)
	S363= CMPU.Out=CompareS(FU(a),FU(32'b0))                    CMPU-CMPS(S359,S361)
	S364= CMPU.zero=CompareS(FU(a),FU(32'b0))                   CMPU-CMPS(S359,S361)
	S365= CMPU.gt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S359,S361)
	S366= CMPU.lt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S359,S361)
	S367= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F398)
	S368= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F399)
	S369= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F400)
	S370= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F401)
	S371= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F402)
	S372= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F403)
	S373= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F404)
	S374= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F405)
	S375= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F406)
	S376= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F407)
	S377= FU.Bub_ID=>CU_ID.Bub                                  Premise(F408)
	S378= FU.Halt_ID=>CU_ID.Halt                                Premise(F409)
	S379= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F410)
	S380= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F411)
	S381= FU.Bub_IF=>CU_IF.Bub                                  Premise(F412)
	S382= FU.Halt_IF=>CU_IF.Halt                                Premise(F413)
	S383= ICache.Hit=>CU_IF.ICacheHit                           Premise(F414)
	S384= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F415)
	S385= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F416)
	S386= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F417)
	S387= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F418)
	S388= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F419)
	S389= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F420)
	S390= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F421)
	S391= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F422)
	S392= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F423)
	S393= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F424)
	S394= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F425)
	S395= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F426)
	S396= CMPU.lt=>ConditionReg_MEM.In                          Premise(F427)
	S397= ConditionReg_MEM.In=CompareS(FU(a),FU(32'b0))         Path(S366,S396)
	S398= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F428)
	S399= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F429)
	S400= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F430)
	S401= ICache.Hit=>FU.ICacheHit                              Premise(F431)
	S402= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F432)
	S403= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F433)
	S404= IR_EX.Out=>FU.IR_EX                                   Premise(F434)
	S405= FU.IR_EX={1,rS,0,offset}                              Path(S337,S404)
	S406= IR_ID.Out=>FU.IR_ID                                   Premise(F435)
	S407= FU.IR_ID={1,rS,0,offset}                              Path(S342,S406)
	S408= IR_MEM.Out=>FU.IR_MEM                                 Premise(F436)
	S409= IR_WB.Out=>FU.IR_WB                                   Premise(F437)
	S410= FU.InEX_WReg=5'b00000                                 Premise(F438)
	S411= GPR.Rdata1=>FU.InID1                                  Premise(F439)
	S412= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F440)
	S413= FU.InID1_RReg=rS                                      Path(S344,S412)
	S414= GPR.Rdata2=>FU.InID2                                  Premise(F441)
	S415= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F442)
	S416= FU.InID2_RReg=0                                       Path(S345,S415)
	S417= IR_ID.Out25_21=>GPR.RReg1                             Premise(F443)
	S418= GPR.RReg1=rS                                          Path(S344,S417)
	S419= GPR.Rdata1=a                                          GPR-Read(S418,S317)
	S420= FU.InID1=a                                            Path(S419,S411)
	S421= FU.OutID1=FU(a)                                       FU-Forward(S420)
	S422= A_EX.In=FU(a)                                         Path(S421,S354)
	S423= IR_ID.Out20_16=>GPR.RReg2                             Premise(F444)
	S424= GPR.RReg2=0                                           Path(S345,S423)
	S425= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S426= FU.InID2=32'b0                                        Path(S425,S414)
	S427= FU.OutID2=FU(32'b0)                                   FU-Forward(S426)
	S428= B_EX.In=FU(32'b0)                                     Path(S427,S356)
	S429= IMMU.Addr=>IAddrReg.In                                Premise(F445)
	S430= PC.Out=>ICache.IEA                                    Premise(F446)
	S431= ICache.IEA=addr+4                                     Path(S330,S430)
	S432= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S431)
	S433= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S432,S383)
	S434= FU.ICacheHit=ICacheHit(addr+4)                        Path(S432,S401)
	S435= ICache.Out=>ICacheReg.In                              Premise(F447)
	S436= PC.Out=>IMMU.IEA                                      Premise(F448)
	S437= IMMU.IEA=addr+4                                       Path(S330,S436)
	S438= CP0.ASID=>IMMU.PID                                    Premise(F449)
	S439= IMMU.PID=pid                                          Path(S347,S438)
	S440= IMMU.Addr={pid,addr+4}                                IMMU-Search(S439,S437)
	S441= IAddrReg.In={pid,addr+4}                              Path(S440,S429)
	S442= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S439,S437)
	S443= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S442,S384)
	S444= IR_MEM.Out=>IR_DMMU1.In                               Premise(F450)
	S445= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F451)
	S446= IR_ID.Out=>IR_EX.In                                   Premise(F452)
	S447= IR_EX.In={1,rS,0,offset}                              Path(S342,S446)
	S448= ICache.Out=>IR_ID.In                                  Premise(F453)
	S449= ICache.Out=>IR_IMMU.In                                Premise(F454)
	S450= IR_EX.Out=>IR_MEM.In                                  Premise(F455)
	S451= IR_MEM.In={1,rS,0,offset}                             Path(S337,S450)
	S452= IR_DMMU2.Out=>IR_WB.In                                Premise(F456)
	S453= IR_MEM.Out=>IR_WB.In                                  Premise(F457)
	S454= ALUOut_MEM.Out=>PC.In                                 Premise(F458)
	S455= IR_EX.Out15_0=>SEXT.In                                Premise(F459)
	S456= SEXT.In=offset                                        Path(S341,S455)
	S457= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S456)
	S458= ALU.B={14{offset[15]},offset,2{0}}                    Path(S457,S350)
	S459= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S349,S458)
	S460= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S459,S352)
	S461= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S349,S458)
	S462= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S349,S458)
	S463= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S349,S458)
	S464= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S349,S458)
	S465= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F460)
	S466= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F461)
	S467= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F462)
	S468= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F463)
	S469= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F464)
	S470= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F465)
	S471= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F466)
	S472= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F467)
	S473= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F468)
	S474= CU_EX.IRFunc1=0                                       Path(S340,S473)
	S475= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F469)
	S476= CU_EX.IRFunc2=rS                                      Path(S339,S475)
	S477= IR_EX.Out31_26=>CU_EX.Op                              Premise(F470)
	S478= CU_EX.Op=1                                            Path(S338,S477)
	S479= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F471)
	S480= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F472)
	S481= CU_ID.IRFunc1=0                                       Path(S345,S480)
	S482= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F473)
	S483= CU_ID.IRFunc2=rS                                      Path(S344,S482)
	S484= IR_ID.Out31_26=>CU_ID.Op                              Premise(F474)
	S485= CU_ID.Op=1                                            Path(S343,S484)
	S486= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F475)
	S487= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F476)
	S488= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F477)
	S489= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F478)
	S490= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F479)
	S491= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F480)
	S492= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F481)
	S493= IR_WB.Out31_26=>CU_WB.Op                              Premise(F482)
	S494= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F483)
	S495= CtrlPC=0                                              Premise(F484)
	S496= CtrlPCInc=0                                           Premise(F485)
	S497= PC[CIA]=addr                                          PC-Hold(S288,S496)
	S498= PC[Out]=addr+4                                        PC-Hold(S289,S495,S496)
	S499= CtrlALUOut_MEM=1                                      Premise(F486)
	S500= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S460,S499)
	S501= CtrlALUOut_WB=0                                       Premise(F487)
	S502= CtrlA_EX=0                                            Premise(F488)
	S503= [A_EX]=FU(a)                                          A_EX-Hold(S293,S502)
	S504= CtrlA_MEM=0                                           Premise(F489)
	S505= CtrlA_WB=0                                            Premise(F490)
	S506= CtrlB_EX=0                                            Premise(F491)
	S507= [B_EX]=FU(32'b0)                                      B_EX-Hold(S297,S506)
	S508= CtrlB_MEM=0                                           Premise(F492)
	S509= CtrlB_WB=0                                            Premise(F493)
	S510= CtrlICache=0                                          Premise(F494)
	S511= ICache[addr]={1,rS,0,offset}                          ICache-Hold(S301,S510)
	S512= CtrlIMMU=0                                            Premise(F495)
	S513= CtrlConditionReg_MEM=1                                Premise(F496)
	S514= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Write(S397,S513)
	S515= CtrlConditionReg_DMMU1=0                              Premise(F497)
	S516= CtrlConditionReg_DMMU2=0                              Premise(F498)
	S517= CtrlConditionReg_WB=0                                 Premise(F499)
	S518= CtrlIR_DMMU1=0                                        Premise(F500)
	S519= CtrlIR_DMMU2=0                                        Premise(F501)
	S520= CtrlIR_EX=0                                           Premise(F502)
	S521= [IR_EX]={1,rS,0,offset}                               IR_EX-Hold(S310,S520)
	S522= CtrlIR_ID=0                                           Premise(F503)
	S523= [IR_ID]={1,rS,0,offset}                               IR_ID-Hold(S312,S522)
	S524= CtrlIR_IMMU=0                                         Premise(F504)
	S525= CtrlIR_MEM=1                                          Premise(F505)
	S526= [IR_MEM]={1,rS,0,offset}                              IR_MEM-Write(S451,S525)
	S527= CtrlIR_WB=0                                           Premise(F506)
	S528= CtrlGPR=0                                             Premise(F507)
	S529= GPR[rS]=a                                             GPR-Hold(S317,S528)
	S530= CtrlIAddrReg=0                                        Premise(F508)
	S531= CtrlIMem=0                                            Premise(F509)
	S532= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S320,S531)
	S533= CtrlICacheReg=0                                       Premise(F510)
	S534= CtrlASIDIn=0                                          Premise(F511)
	S535= CtrlCP0=0                                             Premise(F512)
	S536= CP0[ASID]=pid                                         CP0-Hold(S324,S535)
	S537= CtrlEPCIn=0                                           Premise(F513)
	S538= CtrlExCodeIn=0                                        Premise(F514)
	S539= CtrlIRMux=0                                           Premise(F515)

MEM	S540= PC.CIA=addr                                           PC-Out(S497)
	S541= PC.CIA31_28=addr[31:28]                               PC-Out(S497)
	S542= PC.Out=addr+4                                         PC-Out(S498)
	S543= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S500)
	S544= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S500)
	S545= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S500)
	S546= A_EX.Out=FU(a)                                        A_EX-Out(S503)
	S547= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S503)
	S548= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S503)
	S549= B_EX.Out=FU(32'b0)                                    B_EX-Out(S507)
	S550= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S507)
	S551= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S507)
	S552= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_MEM-Out(S514)
	S553= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S514)
	S554= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S514)
	S555= IR_EX.Out={1,rS,0,offset}                             IR_EX-Out(S521)
	S556= IR_EX.Out31_26=1                                      IR_EX-Out(S521)
	S557= IR_EX.Out25_21=rS                                     IR_EX-Out(S521)
	S558= IR_EX.Out20_16=0                                      IR_EX-Out(S521)
	S559= IR_EX.Out15_0=offset                                  IR_EX-Out(S521)
	S560= IR_ID.Out={1,rS,0,offset}                             IR-Out(S523)
	S561= IR_ID.Out31_26=1                                      IR-Out(S523)
	S562= IR_ID.Out25_21=rS                                     IR-Out(S523)
	S563= IR_ID.Out20_16=0                                      IR-Out(S523)
	S564= IR_ID.Out15_0=offset                                  IR-Out(S523)
	S565= IR_MEM.Out={1,rS,0,offset}                            IR_MEM-Out(S526)
	S566= IR_MEM.Out31_26=1                                     IR_MEM-Out(S526)
	S567= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S526)
	S568= IR_MEM.Out20_16=0                                     IR_MEM-Out(S526)
	S569= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S526)
	S570= CP0.ASID=pid                                          CP0-Read-ASID(S536)
	S571= PC.CIA=>ALU.A                                         Premise(F516)
	S572= ALU.A=addr                                            Path(S540,S571)
	S573= SEXT.Out=>ALU.B                                       Premise(F517)
	S574= ALU.Out=>ALUOut_MEM.In                                Premise(F518)
	S575= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F519)
	S576= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S543,S575)
	S577= FU.OutID1=>A_EX.In                                    Premise(F520)
	S578= A_MEM.Out=>A_WB.In                                    Premise(F521)
	S579= FU.OutID2=>B_EX.In                                    Premise(F522)
	S580= B_MEM.Out=>B_WB.In                                    Premise(F523)
	S581= A_EX.Out=>CMPU.A                                      Premise(F524)
	S582= CMPU.A=FU(a)                                          Path(S546,S581)
	S583= B_EX.Out=>CMPU.B                                      Premise(F525)
	S584= CMPU.B=FU(32'b0)                                      Path(S549,S583)
	S585= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F526)
	S586= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F527)
	S587= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F528)
	S588= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F529)
	S589= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F530)
	S590= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F531)
	S591= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F532)
	S592= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F533)
	S593= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F534)
	S594= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F535)
	S595= FU.Bub_ID=>CU_ID.Bub                                  Premise(F536)
	S596= FU.Halt_ID=>CU_ID.Halt                                Premise(F537)
	S597= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F538)
	S598= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F539)
	S599= FU.Bub_IF=>CU_IF.Bub                                  Premise(F540)
	S600= FU.Halt_IF=>CU_IF.Halt                                Premise(F541)
	S601= ICache.Hit=>CU_IF.ICacheHit                           Premise(F542)
	S602= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F543)
	S603= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F544)
	S604= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F545)
	S605= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F546)
	S606= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F547)
	S607= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F548)
	S608= CU_MEM.lt=CompareS(FU(a),FU(32'b0))                   Path(S552,S607)
	S609= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F549)
	S610= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F550)
	S611= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F551)
	S612= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F552)
	S613= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F553)
	S614= ConditionReg_DMMU1.In=CompareS(FU(a),FU(32'b0))       Path(S552,S613)
	S615= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F554)
	S616= CMPU.lt=>ConditionReg_MEM.In                          Premise(F555)
	S617= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F556)
	S618= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F557)
	S619= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))          Path(S552,S618)
	S620= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F558)
	S621= ICache.Hit=>FU.ICacheHit                              Premise(F559)
	S622= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F560)
	S623= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F561)
	S624= IR_EX.Out=>FU.IR_EX                                   Premise(F562)
	S625= FU.IR_EX={1,rS,0,offset}                              Path(S555,S624)
	S626= IR_ID.Out=>FU.IR_ID                                   Premise(F563)
	S627= FU.IR_ID={1,rS,0,offset}                              Path(S560,S626)
	S628= IR_MEM.Out=>FU.IR_MEM                                 Premise(F564)
	S629= FU.IR_MEM={1,rS,0,offset}                             Path(S565,S628)
	S630= IR_WB.Out=>FU.IR_WB                                   Premise(F565)
	S631= GPR.Rdata1=>FU.InID1                                  Premise(F566)
	S632= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F567)
	S633= FU.InID1_RReg=rS                                      Path(S562,S632)
	S634= GPR.Rdata2=>FU.InID2                                  Premise(F568)
	S635= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F569)
	S636= FU.InID2_RReg=0                                       Path(S563,S635)
	S637= FU.InMEM_WReg=5'b00000                                Premise(F570)
	S638= IR_ID.Out25_21=>GPR.RReg1                             Premise(F571)
	S639= GPR.RReg1=rS                                          Path(S562,S638)
	S640= GPR.Rdata1=a                                          GPR-Read(S639,S529)
	S641= FU.InID1=a                                            Path(S640,S631)
	S642= FU.OutID1=FU(a)                                       FU-Forward(S641)
	S643= A_EX.In=FU(a)                                         Path(S642,S577)
	S644= IR_ID.Out20_16=>GPR.RReg2                             Premise(F572)
	S645= GPR.RReg2=0                                           Path(S563,S644)
	S646= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S647= FU.InID2=32'b0                                        Path(S646,S634)
	S648= FU.OutID2=FU(32'b0)                                   FU-Forward(S647)
	S649= B_EX.In=FU(32'b0)                                     Path(S648,S579)
	S650= IMMU.Addr=>IAddrReg.In                                Premise(F573)
	S651= PC.Out=>ICache.IEA                                    Premise(F574)
	S652= ICache.IEA=addr+4                                     Path(S542,S651)
	S653= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S652)
	S654= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S653,S601)
	S655= FU.ICacheHit=ICacheHit(addr+4)                        Path(S653,S621)
	S656= ICache.Out=>ICacheReg.In                              Premise(F575)
	S657= PC.Out=>IMMU.IEA                                      Premise(F576)
	S658= IMMU.IEA=addr+4                                       Path(S542,S657)
	S659= CP0.ASID=>IMMU.PID                                    Premise(F577)
	S660= IMMU.PID=pid                                          Path(S570,S659)
	S661= IMMU.Addr={pid,addr+4}                                IMMU-Search(S660,S658)
	S662= IAddrReg.In={pid,addr+4}                              Path(S661,S650)
	S663= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S660,S658)
	S664= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S663,S602)
	S665= IR_MEM.Out=>IR_DMMU1.In                               Premise(F578)
	S666= IR_DMMU1.In={1,rS,0,offset}                           Path(S565,S665)
	S667= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F579)
	S668= IR_ID.Out=>IR_EX.In                                   Premise(F580)
	S669= IR_EX.In={1,rS,0,offset}                              Path(S560,S668)
	S670= ICache.Out=>IR_ID.In                                  Premise(F581)
	S671= ICache.Out=>IR_IMMU.In                                Premise(F582)
	S672= IR_EX.Out=>IR_MEM.In                                  Premise(F583)
	S673= IR_MEM.In={1,rS,0,offset}                             Path(S555,S672)
	S674= IR_DMMU2.Out=>IR_WB.In                                Premise(F584)
	S675= IR_MEM.Out=>IR_WB.In                                  Premise(F585)
	S676= IR_WB.In={1,rS,0,offset}                              Path(S565,S675)
	S677= ALUOut_MEM.Out=>PC.In                                 Premise(F586)
	S678= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S543,S677)
	S679= IR_EX.Out15_0=>SEXT.In                                Premise(F587)
	S680= SEXT.In=offset                                        Path(S559,S679)
	S681= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S680)
	S682= ALU.B={14{offset[15]},offset,2{0}}                    Path(S681,S573)
	S683= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F588)
	S684= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F589)
	S685= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F590)
	S686= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F591)
	S687= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F592)
	S688= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F593)
	S689= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F594)
	S690= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F595)
	S691= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F596)
	S692= CU_EX.IRFunc1=0                                       Path(S558,S691)
	S693= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F597)
	S694= CU_EX.IRFunc2=rS                                      Path(S557,S693)
	S695= IR_EX.Out31_26=>CU_EX.Op                              Premise(F598)
	S696= CU_EX.Op=1                                            Path(S556,S695)
	S697= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F599)
	S698= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F600)
	S699= CU_ID.IRFunc1=0                                       Path(S563,S698)
	S700= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F601)
	S701= CU_ID.IRFunc2=rS                                      Path(S562,S700)
	S702= IR_ID.Out31_26=>CU_ID.Op                              Premise(F602)
	S703= CU_ID.Op=1                                            Path(S561,S702)
	S704= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F603)
	S705= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F604)
	S706= CU_MEM.IRFunc1=0                                      Path(S568,S705)
	S707= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F605)
	S708= CU_MEM.IRFunc2=rS                                     Path(S567,S707)
	S709= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F606)
	S710= CU_MEM.Op=1                                           Path(S566,S709)
	S711= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F607)
	S712= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F608)
	S713= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F609)
	S714= IR_WB.Out31_26=>CU_WB.Op                              Premise(F610)
	S715= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F611)
	S716= CtrlPC=0                                              Premise(F612)
	S717= CtrlPCInc=0                                           Premise(F613)
	S718= PC[CIA]=addr                                          PC-Hold(S497,S717)
	S719= PC[Out]=addr+4                                        PC-Hold(S498,S716,S717)
	S720= CtrlALUOut_MEM=0                                      Premise(F614)
	S721= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S500,S720)
	S722= CtrlALUOut_WB=1                                       Premise(F615)
	S723= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S576,S722)
	S724= CtrlA_EX=0                                            Premise(F616)
	S725= [A_EX]=FU(a)                                          A_EX-Hold(S503,S724)
	S726= CtrlA_MEM=0                                           Premise(F617)
	S727= CtrlA_WB=1                                            Premise(F618)
	S728= CtrlB_EX=0                                            Premise(F619)
	S729= [B_EX]=FU(32'b0)                                      B_EX-Hold(S507,S728)
	S730= CtrlB_MEM=0                                           Premise(F620)
	S731= CtrlB_WB=1                                            Premise(F621)
	S732= CtrlICache=0                                          Premise(F622)
	S733= ICache[addr]={1,rS,0,offset}                          ICache-Hold(S511,S732)
	S734= CtrlIMMU=0                                            Premise(F623)
	S735= CtrlConditionReg_MEM=0                                Premise(F624)
	S736= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Hold(S514,S735)
	S737= CtrlConditionReg_DMMU1=1                              Premise(F625)
	S738= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))        ConditionReg_DMMU1-Write(S614,S737)
	S739= CtrlConditionReg_DMMU2=0                              Premise(F626)
	S740= CtrlConditionReg_WB=1                                 Premise(F627)
	S741= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Write(S619,S740)
	S742= CtrlIR_DMMU1=1                                        Premise(F628)
	S743= [IR_DMMU1]={1,rS,0,offset}                            IR_DMMU1-Write(S666,S742)
	S744= CtrlIR_DMMU2=0                                        Premise(F629)
	S745= CtrlIR_EX=0                                           Premise(F630)
	S746= [IR_EX]={1,rS,0,offset}                               IR_EX-Hold(S521,S745)
	S747= CtrlIR_ID=0                                           Premise(F631)
	S748= [IR_ID]={1,rS,0,offset}                               IR_ID-Hold(S523,S747)
	S749= CtrlIR_IMMU=0                                         Premise(F632)
	S750= CtrlIR_MEM=0                                          Premise(F633)
	S751= [IR_MEM]={1,rS,0,offset}                              IR_MEM-Hold(S526,S750)
	S752= CtrlIR_WB=1                                           Premise(F634)
	S753= [IR_WB]={1,rS,0,offset}                               IR_WB-Write(S676,S752)
	S754= CtrlGPR=0                                             Premise(F635)
	S755= GPR[rS]=a                                             GPR-Hold(S529,S754)
	S756= CtrlIAddrReg=0                                        Premise(F636)
	S757= CtrlIMem=0                                            Premise(F637)
	S758= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S532,S757)
	S759= CtrlICacheReg=0                                       Premise(F638)
	S760= CtrlASIDIn=0                                          Premise(F639)
	S761= CtrlCP0=0                                             Premise(F640)
	S762= CP0[ASID]=pid                                         CP0-Hold(S536,S761)
	S763= CtrlEPCIn=0                                           Premise(F641)
	S764= CtrlExCodeIn=0                                        Premise(F642)
	S765= CtrlIRMux=0                                           Premise(F643)

WB	S766= PC.CIA=addr                                           PC-Out(S718)
	S767= PC.CIA31_28=addr[31:28]                               PC-Out(S718)
	S768= PC.Out=addr+4                                         PC-Out(S719)
	S769= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S721)
	S770= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S721)
	S771= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S721)
	S772= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_WB-Out(S723)
	S773= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S723)
	S774= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S723)
	S775= A_EX.Out=FU(a)                                        A_EX-Out(S725)
	S776= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S725)
	S777= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S725)
	S778= B_EX.Out=FU(32'b0)                                    B_EX-Out(S729)
	S779= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S729)
	S780= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S729)
	S781= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_MEM-Out(S736)
	S782= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S736)
	S783= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S736)
	S784= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(32'b0))      ConditionReg_DMMU1-Out(S738)
	S785= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_DMMU1-Out(S738)
	S786= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_DMMU1-Out(S738)
	S787= ConditionReg_WB.Out=CompareS(FU(a),FU(32'b0))         ConditionReg_WB-Out(S741)
	S788= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_WB-Out(S741)
	S789= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_WB-Out(S741)
	S790= IR_DMMU1.Out={1,rS,0,offset}                          IR_DMMU1-Out(S743)
	S791= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S743)
	S792= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S743)
	S793= IR_DMMU1.Out20_16=0                                   IR_DMMU1-Out(S743)
	S794= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S743)
	S795= IR_EX.Out={1,rS,0,offset}                             IR_EX-Out(S746)
	S796= IR_EX.Out31_26=1                                      IR_EX-Out(S746)
	S797= IR_EX.Out25_21=rS                                     IR_EX-Out(S746)
	S798= IR_EX.Out20_16=0                                      IR_EX-Out(S746)
	S799= IR_EX.Out15_0=offset                                  IR_EX-Out(S746)
	S800= IR_ID.Out={1,rS,0,offset}                             IR-Out(S748)
	S801= IR_ID.Out31_26=1                                      IR-Out(S748)
	S802= IR_ID.Out25_21=rS                                     IR-Out(S748)
	S803= IR_ID.Out20_16=0                                      IR-Out(S748)
	S804= IR_ID.Out15_0=offset                                  IR-Out(S748)
	S805= IR_MEM.Out={1,rS,0,offset}                            IR_MEM-Out(S751)
	S806= IR_MEM.Out31_26=1                                     IR_MEM-Out(S751)
	S807= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S751)
	S808= IR_MEM.Out20_16=0                                     IR_MEM-Out(S751)
	S809= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S751)
	S810= IR_WB.Out={1,rS,0,offset}                             IR-Out(S753)
	S811= IR_WB.Out31_26=1                                      IR-Out(S753)
	S812= IR_WB.Out25_21=rS                                     IR-Out(S753)
	S813= IR_WB.Out20_16=0                                      IR-Out(S753)
	S814= IR_WB.Out15_0=offset                                  IR-Out(S753)
	S815= CP0.ASID=pid                                          CP0-Read-ASID(S762)
	S816= PC.CIA=>ALU.A                                         Premise(F900)
	S817= ALU.A=addr                                            Path(S766,S816)
	S818= SEXT.Out=>ALU.B                                       Premise(F901)
	S819= ALU.Out=>ALUOut_MEM.In                                Premise(F902)
	S820= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F903)
	S821= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S769,S820)
	S822= FU.OutID1=>A_EX.In                                    Premise(F904)
	S823= A_MEM.Out=>A_WB.In                                    Premise(F905)
	S824= FU.OutID2=>B_EX.In                                    Premise(F906)
	S825= B_MEM.Out=>B_WB.In                                    Premise(F907)
	S826= A_EX.Out=>CMPU.A                                      Premise(F908)
	S827= CMPU.A=FU(a)                                          Path(S775,S826)
	S828= B_EX.Out=>CMPU.B                                      Premise(F909)
	S829= CMPU.B=FU(32'b0)                                      Path(S778,S828)
	S830= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F910)
	S831= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F911)
	S832= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F912)
	S833= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F913)
	S834= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F914)
	S835= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F915)
	S836= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F916)
	S837= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F917)
	S838= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F918)
	S839= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F919)
	S840= FU.Bub_ID=>CU_ID.Bub                                  Premise(F920)
	S841= FU.Halt_ID=>CU_ID.Halt                                Premise(F921)
	S842= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F922)
	S843= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F923)
	S844= FU.Bub_IF=>CU_IF.Bub                                  Premise(F924)
	S845= FU.Halt_IF=>CU_IF.Halt                                Premise(F925)
	S846= ICache.Hit=>CU_IF.ICacheHit                           Premise(F926)
	S847= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F927)
	S848= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F928)
	S849= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F929)
	S850= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F930)
	S851= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F931)
	S852= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F932)
	S853= CU_MEM.lt=CompareS(FU(a),FU(32'b0))                   Path(S781,S852)
	S854= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F933)
	S855= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F934)
	S856= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F935)
	S857= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F936)
	S858= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F937)
	S859= ConditionReg_DMMU1.In=CompareS(FU(a),FU(32'b0))       Path(S781,S858)
	S860= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F938)
	S861= ConditionReg_DMMU2.In=CompareS(FU(a),FU(32'b0))       Path(S784,S860)
	S862= CMPU.lt=>ConditionReg_MEM.In                          Premise(F939)
	S863= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F940)
	S864= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F941)
	S865= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))          Path(S781,S864)
	S866= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F942)
	S867= ICache.Hit=>FU.ICacheHit                              Premise(F943)
	S868= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F944)
	S869= FU.IR_DMMU1={1,rS,0,offset}                           Path(S790,S868)
	S870= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F945)
	S871= IR_EX.Out=>FU.IR_EX                                   Premise(F946)
	S872= FU.IR_EX={1,rS,0,offset}                              Path(S795,S871)
	S873= IR_ID.Out=>FU.IR_ID                                   Premise(F947)
	S874= FU.IR_ID={1,rS,0,offset}                              Path(S800,S873)
	S875= IR_MEM.Out=>FU.IR_MEM                                 Premise(F948)
	S876= FU.IR_MEM={1,rS,0,offset}                             Path(S805,S875)
	S877= IR_WB.Out=>FU.IR_WB                                   Premise(F949)
	S878= FU.IR_WB={1,rS,0,offset}                              Path(S810,S877)
	S879= GPR.Rdata1=>FU.InID1                                  Premise(F950)
	S880= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F951)
	S881= FU.InID1_RReg=rS                                      Path(S802,S880)
	S882= GPR.Rdata2=>FU.InID2                                  Premise(F952)
	S883= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F953)
	S884= FU.InID2_RReg=0                                       Path(S803,S883)
	S885= FU.InWB_WReg=5'b00000                                 Premise(F954)
	S886= IR_ID.Out25_21=>GPR.RReg1                             Premise(F955)
	S887= GPR.RReg1=rS                                          Path(S802,S886)
	S888= GPR.Rdata1=a                                          GPR-Read(S887,S755)
	S889= FU.InID1=a                                            Path(S888,S879)
	S890= FU.OutID1=FU(a)                                       FU-Forward(S889)
	S891= A_EX.In=FU(a)                                         Path(S890,S822)
	S892= IR_ID.Out20_16=>GPR.RReg2                             Premise(F956)
	S893= GPR.RReg2=0                                           Path(S803,S892)
	S894= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S895= FU.InID2=32'b0                                        Path(S894,S882)
	S896= FU.OutID2=FU(32'b0)                                   FU-Forward(S895)
	S897= B_EX.In=FU(32'b0)                                     Path(S896,S824)
	S898= IMMU.Addr=>IAddrReg.In                                Premise(F957)
	S899= PC.Out=>ICache.IEA                                    Premise(F958)
	S900= ICache.IEA=addr+4                                     Path(S768,S899)
	S901= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S900)
	S902= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S901,S846)
	S903= FU.ICacheHit=ICacheHit(addr+4)                        Path(S901,S867)
	S904= ICache.Out=>ICacheReg.In                              Premise(F959)
	S905= PC.Out=>IMMU.IEA                                      Premise(F960)
	S906= IMMU.IEA=addr+4                                       Path(S768,S905)
	S907= CP0.ASID=>IMMU.PID                                    Premise(F961)
	S908= IMMU.PID=pid                                          Path(S815,S907)
	S909= IMMU.Addr={pid,addr+4}                                IMMU-Search(S908,S906)
	S910= IAddrReg.In={pid,addr+4}                              Path(S909,S898)
	S911= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S908,S906)
	S912= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S911,S847)
	S913= IR_MEM.Out=>IR_DMMU1.In                               Premise(F962)
	S914= IR_DMMU1.In={1,rS,0,offset}                           Path(S805,S913)
	S915= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F963)
	S916= IR_DMMU2.In={1,rS,0,offset}                           Path(S790,S915)
	S917= IR_ID.Out=>IR_EX.In                                   Premise(F964)
	S918= IR_EX.In={1,rS,0,offset}                              Path(S800,S917)
	S919= ICache.Out=>IR_ID.In                                  Premise(F965)
	S920= ICache.Out=>IR_IMMU.In                                Premise(F966)
	S921= IR_EX.Out=>IR_MEM.In                                  Premise(F967)
	S922= IR_MEM.In={1,rS,0,offset}                             Path(S795,S921)
	S923= IR_DMMU2.Out=>IR_WB.In                                Premise(F968)
	S924= IR_MEM.Out=>IR_WB.In                                  Premise(F969)
	S925= IR_WB.In={1,rS,0,offset}                              Path(S805,S924)
	S926= ALUOut_MEM.Out=>PC.In                                 Premise(F970)
	S927= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S769,S926)
	S928= IR_EX.Out15_0=>SEXT.In                                Premise(F971)
	S929= SEXT.In=offset                                        Path(S799,S928)
	S930= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S929)
	S931= ALU.B={14{offset[15]},offset,2{0}}                    Path(S930,S818)
	S932= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F972)
	S933= CU_DMMU1.IRFunc1=0                                    Path(S793,S932)
	S934= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F973)
	S935= CU_DMMU1.IRFunc2=rS                                   Path(S792,S934)
	S936= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F974)
	S937= CU_DMMU1.Op=1                                         Path(S791,S936)
	S938= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F975)
	S939= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F976)
	S940= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F977)
	S941= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F978)
	S942= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F979)
	S943= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F980)
	S944= CU_EX.IRFunc1=0                                       Path(S798,S943)
	S945= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F981)
	S946= CU_EX.IRFunc2=rS                                      Path(S797,S945)
	S947= IR_EX.Out31_26=>CU_EX.Op                              Premise(F982)
	S948= CU_EX.Op=1                                            Path(S796,S947)
	S949= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F983)
	S950= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F984)
	S951= CU_ID.IRFunc1=0                                       Path(S803,S950)
	S952= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F985)
	S953= CU_ID.IRFunc2=rS                                      Path(S802,S952)
	S954= IR_ID.Out31_26=>CU_ID.Op                              Premise(F986)
	S955= CU_ID.Op=1                                            Path(S801,S954)
	S956= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F987)
	S957= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F988)
	S958= CU_MEM.IRFunc1=0                                      Path(S808,S957)
	S959= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F989)
	S960= CU_MEM.IRFunc2=rS                                     Path(S807,S959)
	S961= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F990)
	S962= CU_MEM.Op=1                                           Path(S806,S961)
	S963= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F991)
	S964= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F992)
	S965= CU_WB.IRFunc1=0                                       Path(S813,S964)
	S966= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F993)
	S967= CU_WB.IRFunc2=rS                                      Path(S812,S966)
	S968= IR_WB.Out31_26=>CU_WB.Op                              Premise(F994)
	S969= CU_WB.Op=1                                            Path(S811,S968)
	S970= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F995)
	S971= CtrlPC=0                                              Premise(F996)
	S972= CtrlPCInc=0                                           Premise(F997)
	S973= PC[CIA]=addr                                          PC-Hold(S718,S972)
	S974= PC[Out]=addr+4                                        PC-Hold(S719,S971,S972)
	S975= CtrlALUOut_MEM=0                                      Premise(F998)
	S976= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S721,S975)
	S977= CtrlALUOut_WB=0                                       Premise(F999)
	S978= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S723,S977)
	S979= CtrlA_EX=0                                            Premise(F1000)
	S980= [A_EX]=FU(a)                                          A_EX-Hold(S725,S979)
	S981= CtrlA_MEM=0                                           Premise(F1001)
	S982= CtrlA_WB=0                                            Premise(F1002)
	S983= CtrlB_EX=0                                            Premise(F1003)
	S984= [B_EX]=FU(32'b0)                                      B_EX-Hold(S729,S983)
	S985= CtrlB_MEM=0                                           Premise(F1004)
	S986= CtrlB_WB=0                                            Premise(F1005)
	S987= CtrlICache=0                                          Premise(F1006)
	S988= ICache[addr]={1,rS,0,offset}                          ICache-Hold(S733,S987)
	S989= CtrlIMMU=0                                            Premise(F1007)
	S990= CtrlConditionReg_MEM=0                                Premise(F1008)
	S991= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Hold(S736,S990)
	S992= CtrlConditionReg_DMMU1=0                              Premise(F1009)
	S993= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))        ConditionReg_DMMU1-Hold(S738,S992)
	S994= CtrlConditionReg_DMMU2=0                              Premise(F1010)
	S995= CtrlConditionReg_WB=0                                 Premise(F1011)
	S996= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Hold(S741,S995)
	S997= CtrlIR_DMMU1=0                                        Premise(F1012)
	S998= [IR_DMMU1]={1,rS,0,offset}                            IR_DMMU1-Hold(S743,S997)
	S999= CtrlIR_DMMU2=0                                        Premise(F1013)
	S1000= CtrlIR_EX=0                                          Premise(F1014)
	S1001= [IR_EX]={1,rS,0,offset}                              IR_EX-Hold(S746,S1000)
	S1002= CtrlIR_ID=0                                          Premise(F1015)
	S1003= [IR_ID]={1,rS,0,offset}                              IR_ID-Hold(S748,S1002)
	S1004= CtrlIR_IMMU=0                                        Premise(F1016)
	S1005= CtrlIR_MEM=0                                         Premise(F1017)
	S1006= [IR_MEM]={1,rS,0,offset}                             IR_MEM-Hold(S751,S1005)
	S1007= CtrlIR_WB=0                                          Premise(F1018)
	S1008= [IR_WB]={1,rS,0,offset}                              IR_WB-Hold(S753,S1007)
	S1009= CtrlGPR=0                                            Premise(F1019)
	S1010= GPR[rS]=a                                            GPR-Hold(S755,S1009)
	S1011= CtrlIAddrReg=0                                       Premise(F1020)
	S1012= CtrlIMem=0                                           Premise(F1021)
	S1013= IMem[{pid,addr}]={1,rS,0,offset}                     IMem-Hold(S758,S1012)
	S1014= CtrlICacheReg=0                                      Premise(F1022)
	S1015= CtrlASIDIn=0                                         Premise(F1023)
	S1016= CtrlCP0=0                                            Premise(F1024)
	S1017= CP0[ASID]=pid                                        CP0-Hold(S762,S1016)
	S1018= CtrlEPCIn=0                                          Premise(F1025)
	S1019= CtrlExCodeIn=0                                       Premise(F1026)
	S1020= CtrlIRMux=0                                          Premise(F1027)

POST	S973= PC[CIA]=addr                                          PC-Hold(S718,S972)
	S974= PC[Out]=addr+4                                        PC-Hold(S719,S971,S972)
	S976= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S721,S975)
	S978= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S723,S977)
	S980= [A_EX]=FU(a)                                          A_EX-Hold(S725,S979)
	S984= [B_EX]=FU(32'b0)                                      B_EX-Hold(S729,S983)
	S988= ICache[addr]={1,rS,0,offset}                          ICache-Hold(S733,S987)
	S991= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Hold(S736,S990)
	S993= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))        ConditionReg_DMMU1-Hold(S738,S992)
	S996= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Hold(S741,S995)
	S998= [IR_DMMU1]={1,rS,0,offset}                            IR_DMMU1-Hold(S743,S997)
	S1001= [IR_EX]={1,rS,0,offset}                              IR_EX-Hold(S746,S1000)
	S1003= [IR_ID]={1,rS,0,offset}                              IR_ID-Hold(S748,S1002)
	S1006= [IR_MEM]={1,rS,0,offset}                             IR_MEM-Hold(S751,S1005)
	S1008= [IR_WB]={1,rS,0,offset}                              IR_WB-Hold(S753,S1007)
	S1010= GPR[rS]=a                                            GPR-Hold(S755,S1009)
	S1013= IMem[{pid,addr}]={1,rS,0,offset}                     IMem-Hold(S758,S1012)
	S1017= CP0[ASID]=pid                                        CP0-Hold(S762,S1016)

