[2021-09-09 10:03:01,585]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-09 10:03:01,586]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:01,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; ".

Peak memory: 14479360 bytes

[2021-09-09 10:03:01,839]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:01,965]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34471936 bytes

[2021-09-09 10:03:01,966]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-09 10:03:01,966]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:01,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 5918720 bytes

[2021-09-09 10:03:01,986]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-09 12:02:20,025]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-09 12:02:20,025]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:20,237]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; ".

Peak memory: 13991936 bytes

[2021-09-09 12:02:20,238]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:20,403]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34459648 bytes

[2021-09-09 12:02:20,404]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-09 12:02:20,404]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:22,169]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 12779520 bytes

[2021-09-09 12:02:22,170]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-09 13:32:22,663]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-09 13:32:22,664]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:22,911]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; ".

Peak memory: 14487552 bytes

[2021-09-09 13:32:22,911]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:23,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34496512 bytes

[2021-09-09 13:32:23,038]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-09 13:32:23,038]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:24,792]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 12447744 bytes

[2021-09-09 13:32:24,793]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-09 15:07:19,853]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-09 15:07:19,853]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:19,853]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:19,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34541568 bytes

[2021-09-09 15:07:19,986]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-09 15:07:19,986]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:21,908]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 12529664 bytes

[2021-09-09 15:07:21,909]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-09 15:36:23,639]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-09 15:36:23,639]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:23,639]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:23,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34545664 bytes

[2021-09-09 15:36:23,773]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-09 15:36:23,773]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:25,737]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 12685312 bytes

[2021-09-09 15:36:25,738]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-09 16:14:27,486]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-09 16:14:27,487]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:27,487]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:27,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34033664 bytes

[2021-09-09 16:14:27,624]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-09 16:14:27,624]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:29,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 12476416 bytes

[2021-09-09 16:14:29,557]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-09 16:49:10,455]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-09 16:49:10,455]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:10,455]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:10,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34291712 bytes

[2021-09-09 16:49:10,582]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-09 16:49:10,582]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:12,471]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 12562432 bytes

[2021-09-09 16:49:12,472]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-09 17:25:31,816]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-09 17:25:31,817]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:31,817]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:31,950]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34107392 bytes

[2021-09-09 17:25:31,951]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-09 17:25:31,951]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:33,876]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 12615680 bytes

[2021-09-09 17:25:33,877]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-13 23:30:28,093]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-13 23:30:28,094]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:28,094]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:28,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34062336 bytes

[2021-09-13 23:30:28,259]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-13 23:30:28,260]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:29,987]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11288576 bytes

[2021-09-13 23:30:29,988]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-13 23:42:28,403]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-13 23:42:28,403]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:28,404]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:28,571]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34205696 bytes

[2021-09-13 23:42:28,572]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-13 23:42:28,572]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:28,594]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 5885952 bytes

[2021-09-13 23:42:28,594]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-14 09:00:19,004]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-14 09:00:19,004]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:19,004]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:19,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33992704 bytes

[2021-09-14 09:00:19,122]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-14 09:00:19,123]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:20,822]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 12546048 bytes

[2021-09-14 09:00:20,823]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-14 09:21:27,364]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-14 09:21:27,365]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:27,365]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:27,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34246656 bytes

[2021-09-14 09:21:27,490]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-14 09:21:27,490]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:27,518]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 6066176 bytes

[2021-09-14 09:21:27,519]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-15 15:33:43,003]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-15 15:33:43,004]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:43,004]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:43,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34041856 bytes

[2021-09-15 15:33:43,113]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-15 15:33:43,113]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:44,702]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 12558336 bytes

[2021-09-15 15:33:44,703]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-15 15:54:48,633]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-15 15:54:48,633]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:48,634]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:48,745]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34230272 bytes

[2021-09-15 15:54:48,746]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-15 15:54:48,746]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:48,762]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 5971968 bytes

[2021-09-15 15:54:48,763]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-18 14:04:11,511]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-18 14:04:11,511]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:11,511]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:11,667]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33906688 bytes

[2021-09-18 14:04:11,668]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-18 14:04:11,668]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:13,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11276288 bytes

[2021-09-18 14:04:13,326]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-18 16:28:46,139]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-18 16:28:46,139]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:46,140]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:46,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33972224 bytes

[2021-09-18 16:28:46,315]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-18 16:28:46,315]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:47,989]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11325440 bytes

[2021-09-18 16:28:47,990]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-22 08:59:06,179]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-22 08:59:06,179]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:06,179]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:06,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34213888 bytes

[2021-09-22 08:59:06,293]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-22 08:59:06,293]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:07,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11104256 bytes

[2021-09-22 08:59:07,078]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-22 11:27:25,531]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-22 11:27:25,531]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:25,531]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:25,706]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34004992 bytes

[2021-09-22 11:27:25,707]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-22 11:27:25,707]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:27,301]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11198464 bytes

[2021-09-22 11:27:27,302]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-23 16:46:29,469]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-23 16:46:29,469]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:29,469]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:29,632]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34205696 bytes

[2021-09-23 16:46:29,633]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-23 16:46:29,634]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:31,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
balancing!
	current map manager:
		current min nodes:14
		current min depth:4
rewriting!
	current map manager:
		current min nodes:14
		current min depth:4
balancing!
	current map manager:
		current min nodes:14
		current min depth:4
rewriting!
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11505664 bytes

[2021-09-23 16:46:31,213]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-23 17:09:28,280]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-23 17:09:28,280]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:28,280]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:28,391]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34156544 bytes

[2021-09-23 17:09:28,392]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-23 17:09:28,393]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:30,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
balancing!
	current map manager:
		current min nodes:14
		current min depth:4
rewriting!
	current map manager:
		current min nodes:14
		current min depth:4
balancing!
	current map manager:
		current min nodes:14
		current min depth:4
rewriting!
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11202560 bytes

[2021-09-23 17:09:30,025]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-23 18:11:05,128]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-23 18:11:05,128]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:05,128]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:05,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34029568 bytes

[2021-09-23 18:11:05,240]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-23 18:11:05,240]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:06,780]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
balancing!
	current map manager:
		current min nodes:14
		current min depth:4
rewriting!
	current map manager:
		current min nodes:14
		current min depth:4
balancing!
	current map manager:
		current min nodes:14
		current min depth:4
rewriting!
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11456512 bytes

[2021-09-23 18:11:06,781]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-27 16:38:12,335]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-27 16:38:12,336]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:12,336]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:12,496]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33902592 bytes

[2021-09-27 16:38:12,497]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-27 16:38:12,497]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:14,084]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
balancing!
	current map manager:
		current min nodes:14
		current min depth:4
rewriting!
	current map manager:
		current min nodes:14
		current min depth:4
balancing!
	current map manager:
		current min nodes:14
		current min depth:4
rewriting!
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11665408 bytes

[2021-09-27 16:38:14,084]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-27 17:44:56,191]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-27 17:44:56,192]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:56,192]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:56,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34295808 bytes

[2021-09-27 17:44:56,354]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-27 17:44:56,355]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:57,956]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
balancing!
	current map manager:
		current min nodes:14
		current min depth:4
rewriting!
	current map manager:
		current min nodes:14
		current min depth:4
balancing!
	current map manager:
		current min nodes:14
		current min depth:4
rewriting!
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11640832 bytes

[2021-09-27 17:44:57,957]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-28 02:11:10,644]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-28 02:11:10,644]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:10,644]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:10,754]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34103296 bytes

[2021-09-28 02:11:10,754]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-28 02:11:10,755]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:12,307]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11485184 bytes

[2021-09-28 02:11:12,308]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-28 16:50:34,816]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-28 16:50:34,816]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:34,817]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:34,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33816576 bytes

[2021-09-28 16:50:34,929]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-28 16:50:34,929]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:36,551]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11223040 bytes

[2021-09-28 16:50:36,552]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-28 17:29:37,581]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-09-28 17:29:37,582]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:37,582]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:37,695]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33935360 bytes

[2021-09-28 17:29:37,696]mapper_test.py:156:[INFO]: area: 3 level: 2
[2021-09-28 17:29:37,696]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:39,265]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11202560 bytes

[2021-09-28 17:29:39,266]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-10-09 10:42:42,849]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-09 10:42:42,850]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:42,850]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:42,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34426880 bytes

[2021-10-09 10:42:42,957]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-09 10:42:42,957]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:42,980]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 6549504 bytes

[2021-10-09 10:42:42,980]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-09 11:25:15,444]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-09 11:25:15,444]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:15,444]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:15,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34226176 bytes

[2021-10-09 11:25:15,556]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-09 11:25:15,556]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:15,574]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 6479872 bytes

[2021-10-09 11:25:15,574]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-09 16:33:01,559]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-09 16:33:01,560]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:01,560]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:01,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33972224 bytes

[2021-10-09 16:33:01,700]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-09 16:33:01,700]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:02,523]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 10792960 bytes

[2021-10-09 16:33:02,524]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-09 16:50:09,158]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-09 16:50:09,158]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:09,158]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:09,268]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34082816 bytes

[2021-10-09 16:50:09,269]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-09 16:50:09,270]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:10,073]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 10792960 bytes

[2021-10-09 16:50:10,073]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-12 11:00:55,752]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-12 11:00:55,753]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:55,753]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:55,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34263040 bytes

[2021-10-12 11:00:55,919]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-12 11:00:55,920]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:57,587]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 10981376 bytes

[2021-10-12 11:00:57,588]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-12 11:19:31,638]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-12 11:19:31,639]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:31,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:31,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34074624 bytes

[2021-10-12 11:19:31,754]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-12 11:19:31,755]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:31,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 6144000 bytes

[2021-10-12 11:19:31,776]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-12 13:36:24,280]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-12 13:36:24,280]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:24,281]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:24,397]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33980416 bytes

[2021-10-12 13:36:24,398]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-12 13:36:24,398]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:26,075]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 10903552 bytes

[2021-10-12 13:36:26,076]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-12 15:07:04,389]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-12 15:07:04,389]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:04,389]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:04,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34156544 bytes

[2021-10-12 15:07:04,556]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-12 15:07:04,556]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:06,179]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 10903552 bytes

[2021-10-12 15:07:06,180]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-12 18:52:01,808]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-12 18:52:01,808]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:01,809]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:01,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33992704 bytes

[2021-10-12 18:52:01,978]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-12 18:52:01,978]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:03,611]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11051008 bytes

[2021-10-12 18:52:03,612]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-18 11:45:33,998]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-18 11:45:33,999]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:33,999]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:34,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34164736 bytes

[2021-10-18 11:45:34,113]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-18 11:45:34,114]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:35,747]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11063296 bytes

[2021-10-18 11:45:35,748]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-18 12:04:20,362]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-18 12:04:20,363]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:20,363]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:20,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33964032 bytes

[2021-10-18 12:04:20,484]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-18 12:04:20,484]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:20,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 6033408 bytes

[2021-10-18 12:04:20,502]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-19 14:12:17,118]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-19 14:12:17,118]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:17,118]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:17,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34054144 bytes

[2021-10-19 14:12:17,239]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-19 14:12:17,240]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:17,265]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-19 14:12:17,266]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-22 13:34:36,032]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-22 13:34:36,032]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:36,033]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:36,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34004992 bytes

[2021-10-22 13:34:36,146]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-22 13:34:36,146]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:36,187]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 8953856 bytes

[2021-10-22 13:34:36,188]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-22 13:55:28,762]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-22 13:55:28,762]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:28,762]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:28,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34168832 bytes

[2021-10-22 13:55:28,877]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-22 13:55:28,877]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:28,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 8912896 bytes

[2021-10-22 13:55:28,918]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-22 14:02:37,928]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-22 14:02:37,928]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:37,929]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:38,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34000896 bytes

[2021-10-22 14:02:38,042]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-22 14:02:38,042]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:38,056]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 5902336 bytes

[2021-10-22 14:02:38,057]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-22 14:05:58,775]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-22 14:05:58,775]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:58,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:58,892]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33841152 bytes

[2021-10-22 14:05:58,893]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-22 14:05:58,893]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:58,918]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 5840896 bytes

[2021-10-22 14:05:58,919]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-23 13:35:00,864]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-23 13:35:00,864]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:00,864]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:01,023]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33898496 bytes

[2021-10-23 13:35:01,023]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-23 13:35:01,024]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:02,645]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11206656 bytes

[2021-10-23 13:35:02,645]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-24 17:46:40,723]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-24 17:46:40,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:40,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:40,886]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33816576 bytes

[2021-10-24 17:46:40,887]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-24 17:46:40,888]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:42,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11137024 bytes

[2021-10-24 17:46:42,511]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-24 18:07:06,372]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-24 18:07:06,373]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:06,373]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:06,533]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34111488 bytes

[2021-10-24 18:07:06,534]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-24 18:07:06,534]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:08,145]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
	current map manager:
		current min nodes:14
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :3
score:100
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 11104256 bytes

[2021-10-24 18:07:08,146]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-26 10:25:51,721]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-26 10:25:51,721]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:51,721]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:51,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34045952 bytes

[2021-10-26 10:25:51,841]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-26 10:25:51,842]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:51,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	current map manager:
		current min nodes:14
		current min depth:4
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 5865472 bytes

[2021-10-26 10:25:51,866]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-26 11:05:00,046]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-26 11:05:00,046]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:00,046]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:00,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33951744 bytes

[2021-10-26 11:05:00,161]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-26 11:05:00,162]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:01,789]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 10907648 bytes

[2021-10-26 11:05:01,789]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-26 11:25:39,959]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-26 11:25:39,960]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:39,960]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:40,119]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34078720 bytes

[2021-10-26 11:25:40,120]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-26 11:25:40,120]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:41,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 10850304 bytes

[2021-10-26 11:25:41,748]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-26 12:23:45,596]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-26 12:23:45,596]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:45,596]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:45,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34304000 bytes

[2021-10-26 12:23:45,713]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-26 12:23:45,713]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:47,375]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 10838016 bytes

[2021-10-26 12:23:47,375]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-26 14:13:19,948]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-26 14:13:19,948]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:19,948]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:20,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33906688 bytes

[2021-10-26 14:13:20,063]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-26 14:13:20,063]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:20,089]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 5812224 bytes

[2021-10-26 14:13:20,090]mapper_test.py:224:[INFO]: area: 3 level: 2
[2021-10-29 16:10:25,256]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-10-29 16:10:25,257]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:25,257]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:25,370]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34078720 bytes

[2021-10-29 16:10:25,371]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-10-29 16:10:25,371]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:25,397]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :3
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
Peak memory: 5734400 bytes

[2021-10-29 16:10:25,398]mapper_test.py:224:[INFO]: area: 5 level: 3
[2021-11-03 09:52:18,239]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-03 09:52:18,239]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:18,239]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:18,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34004992 bytes

[2021-11-03 09:52:18,361]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-03 09:52:18,361]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:18,382]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :2
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig_output.v
	Peak memory: 5730304 bytes

[2021-11-03 09:52:18,383]mapper_test.py:226:[INFO]: area: 5 level: 2
[2021-11-03 10:04:29,195]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-03 10:04:29,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:29,195]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:29,307]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34156544 bytes

[2021-11-03 10:04:29,308]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-03 10:04:29,309]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:29,323]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :13
		klut.num_gates():6
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig_output.v
	Peak memory: 5705728 bytes

[2021-11-03 10:04:29,324]mapper_test.py:226:[INFO]: area: 6 level: 2
[2021-11-03 13:44:28,952]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-03 13:44:28,953]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:28,953]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:29,073]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34131968 bytes

[2021-11-03 13:44:29,074]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-03 13:44:29,074]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:29,099]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :13
		klut.num_gates():6
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig_output.v
	Peak memory: 5742592 bytes

[2021-11-03 13:44:29,100]mapper_test.py:226:[INFO]: area: 6 level: 2
[2021-11-03 13:50:44,291]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-03 13:50:44,291]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:44,291]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:44,406]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34021376 bytes

[2021-11-03 13:50:44,407]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-03 13:50:44,407]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:44,431]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :13
		klut.num_gates():6
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig_output.v
	Peak memory: 5775360 bytes

[2021-11-03 13:50:44,431]mapper_test.py:226:[INFO]: area: 6 level: 2
[2021-11-04 15:57:41,424]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-04 15:57:41,424]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:41,424]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:41,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34066432 bytes

[2021-11-04 15:57:41,542]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-04 15:57:41,542]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:41,567]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig_output.v
	Peak memory: 5627904 bytes

[2021-11-04 15:57:41,567]mapper_test.py:226:[INFO]: area: 3 level: 2
[2021-11-16 12:28:30,568]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-16 12:28:30,569]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:30,569]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:30,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34017280 bytes

[2021-11-16 12:28:30,685]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-16 12:28:30,685]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:30,699]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 0.000141 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5824512 bytes

[2021-11-16 12:28:30,700]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-16 14:17:27,990]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-16 14:17:27,990]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:27,990]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:28,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34037760 bytes

[2021-11-16 14:17:28,112]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-16 14:17:28,112]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:28,129]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 0.000167 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5799936 bytes

[2021-11-16 14:17:28,130]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-16 14:23:48,966]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-16 14:23:48,966]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:48,967]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:49,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33951744 bytes

[2021-11-16 14:23:49,138]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-16 14:23:49,138]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:49,162]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 0.000189 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5939200 bytes

[2021-11-16 14:23:49,163]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-17 16:36:27,402]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-17 16:36:27,403]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:27,403]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:27,517]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34070528 bytes

[2021-11-17 16:36:27,518]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-17 16:36:27,519]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:27,542]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 0.000143 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5734400 bytes

[2021-11-17 16:36:27,543]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-18 10:19:04,187]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-18 10:19:04,187]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:04,187]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:04,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34250752 bytes

[2021-11-18 10:19:04,304]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-18 10:19:04,304]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:04,327]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 0.000645 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5648384 bytes

[2021-11-18 10:19:04,328]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-23 16:11:54,827]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-23 16:11:54,827]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:54,827]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:54,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34189312 bytes

[2021-11-23 16:11:54,943]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-23 16:11:54,944]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:54,960]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 0.000766 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5799936 bytes

[2021-11-23 16:11:54,960]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-23 16:42:53,364]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-23 16:42:53,364]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:53,365]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:53,487]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33873920 bytes

[2021-11-23 16:42:53,487]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-23 16:42:53,488]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:53,510]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 0.00102 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5709824 bytes

[2021-11-23 16:42:53,511]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-24 11:39:06,402]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-24 11:39:06,402]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:06,403]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:06,525]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34168832 bytes

[2021-11-24 11:39:06,526]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-24 11:39:06,526]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:06,540]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 1.7e-05 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5832704 bytes

[2021-11-24 11:39:06,541]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-24 12:02:20,640]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-24 12:02:20,640]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:20,640]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:20,749]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33968128 bytes

[2021-11-24 12:02:20,750]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-24 12:02:20,750]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:20,773]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 1.5e-05 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5824512 bytes

[2021-11-24 12:02:20,773]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-24 12:06:06,825]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-24 12:06:06,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:06,826]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:06,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34201600 bytes

[2021-11-24 12:06:06,939]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-24 12:06:06,940]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:06,962]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 0.000144 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5902336 bytes

[2021-11-24 12:06:06,963]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-24 12:11:42,999]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-24 12:11:42,999]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:42,999]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:43,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33927168 bytes

[2021-11-24 12:11:43,113]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-24 12:11:43,113]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:43,127]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00007 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5267456 bytes

[2021-11-24 12:11:43,128]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-24 12:58:05,683]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-24 12:58:05,683]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:05,683]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:05,802]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33951744 bytes

[2021-11-24 12:58:05,803]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-24 12:58:05,803]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:05,827]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 0.000167 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 5738496 bytes

[2021-11-24 12:58:05,827]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-24 13:12:01,537]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-24 13:12:01,537]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:01,537]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:01,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33976320 bytes

[2021-11-24 13:12:01,651]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-24 13:12:01,651]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:03,332]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 0.000141 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 10772480 bytes

[2021-11-24 13:12:03,333]mapper_test.py:228:[INFO]: area: 3 level: 2
[2021-11-24 13:34:54,472]mapper_test.py:79:[INFO]: run case "traffic_cl_comb"
[2021-11-24 13:34:54,472]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:54,472]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:54,589]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       8.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       3.0.  Edge =       10.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
P:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       26.  T =     0.00 sec
F:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
A:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
E:  Del =    2.00.  Ar =       3.0.  Edge =        9.  Cut =       23.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34009088 bytes

[2021-11-24 13:34:54,590]mapper_test.py:160:[INFO]: area: 3 level: 2
[2021-11-24 13:34:54,590]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:56,216]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
Mapping time: 1.5e-05 secs
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v
	Peak memory: 10907648 bytes

[2021-11-24 13:34:56,216]mapper_test.py:228:[INFO]: area: 3 level: 2
