

================================================================
== Vivado HLS Report for 'keccak_absorb'
================================================================
* Date:           Mon Apr 12 12:26:12 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       native_dataType
* Product family: virtex7
* Target device:  xc7vx980tffg1930-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2079|  2079|  2079|  2079|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_t        |   199|   199|         1|          -|          -|   200|    no    |
        |- Loop 2          |    50|    50|         2|          -|          -|    25|    no    |
        |- Loop 3          |     6|     6|         2|          -|          -|     3|    no    |
        |- Loop 4          |  1819|  1819|       107|          -|          -|    17|    no    |
        | + load64_label0  |   104|   104|        13|          -|          -|     8|    no    |
        +------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!tmp_7)
	5  / (tmp_7)
4 --> 
	3  / true
5 --> 
	6  / (!tmp_1)
	7  / (tmp_1)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_4)
9 --> 
	10  / (!exitcond_i)
	22  / (exitcond_i)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	9  / true
22 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t_0 = alloca [50 x i8], align 1" [fips202.c:370]   --->   Operation 23 'alloca' 't_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t_2 = alloca [50 x i8], align 1" [fips202.c:370]   --->   Operation 24 'alloca' 't_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "br label %meminst"   --->   Operation 25 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%invdar = phi i8 [ 0, %0 ], [ %indvarinc, %meminst30 ]" [fips202.c:370]   --->   Operation 26 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul = phi i16 [ 0, %0 ], [ %next_mul, %meminst30 ]"   --->   Operation 27 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_urem = phi i8 [ 0, %0 ], [ %idx_urem, %meminst30 ]"   --->   Operation 28 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "%indvarinc = add i8 %invdar, 1" [fips202.c:370]   --->   Operation 29 'add' 'indvarinc' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.30ns)   --->   "%next_mul = add i16 %phi_mul, 328"   --->   Operation 30 'add' 'next_mul' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %phi_mul, i32 14, i32 15)" [fips202.c:370]   --->   Operation 31 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%newIndex1 = zext i8 %phi_urem to i64" [fips202.c:370]   --->   Operation 32 'zext' 'newIndex1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%t_0_addr = getelementptr [50 x i8]* %t_0, i64 0, i64 %newIndex1" [fips202.c:370]   --->   Operation 33 'getelementptr' 't_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%t_2_addr = getelementptr [50 x i8]* %t_2, i64 0, i64 %newIndex1" [fips202.c:370]   --->   Operation 34 'getelementptr' 't_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.67ns)   --->   "switch i2 %tmp_6, label %meminst30 [
    i2 0, label %branch0
    i2 -2, label %branch2
  ]" [fips202.c:370]   --->   Operation 35 'switch' <Predicate = true> <Delay = 0.67>
ST_2 : Operation 36 [1/1] (1.14ns)   --->   "store i8 0, i8* %t_2_addr, align 1" [fips202.c:370]   --->   Operation 36 'store' <Predicate = (tmp_6 == 2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %meminst30" [fips202.c:370]   --->   Operation 37 'br' <Predicate = (tmp_6 == 2)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.14ns)   --->   "store i8 0, i8* %t_0_addr, align 1" [fips202.c:370]   --->   Operation 38 'store' <Predicate = (tmp_6 == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %meminst30" [fips202.c:370]   --->   Operation 39 'br' <Predicate = (tmp_6 == 0)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.35ns)   --->   "%next_urem = add i8 %phi_urem, 1"   --->   Operation 40 'add' 'next_urem' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.86ns)   --->   "%tmp_8 = icmp ult i8 %next_urem, 50"   --->   Operation 41 'icmp' 'tmp_8' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.37ns)   --->   "%idx_urem = select i1 %tmp_8, i8 %next_urem, i8 0"   --->   Operation 42 'select' 'idx_urem' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.86ns)   --->   "%tmp_s = icmp eq i8 %invdar, -57" [fips202.c:370]   --->   Operation 43 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str)"   --->   Operation 44 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader1.preheader, label %meminst" [fips202.c:370]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%s = alloca i64"   --->   Operation 47 'alloca' 's' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%s12 = alloca i64"   --->   Operation 48 'alloca' 's12' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%s2 = alloca i64"   --->   Operation 49 'alloca' 's2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%s3 = alloca i64"   --->   Operation 50 'alloca' 's3' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%s4 = alloca i64"   --->   Operation 51 'alloca' 's4' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%s5 = alloca i64"   --->   Operation 52 'alloca' 's5' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%s6 = alloca i64"   --->   Operation 53 'alloca' 's6' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%s7 = alloca i64"   --->   Operation 54 'alloca' 's7' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%s8 = alloca i64"   --->   Operation 55 'alloca' 's8' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%s9 = alloca i64"   --->   Operation 56 'alloca' 's9' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%s10 = alloca i64"   --->   Operation 57 'alloca' 's10' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%s11 = alloca i64"   --->   Operation 58 'alloca' 's11' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%s16 = alloca i64"   --->   Operation 59 'alloca' 's16' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%s15 = alloca i64"   --->   Operation 60 'alloca' 's15' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%s14 = alloca i64"   --->   Operation 61 'alloca' 's14' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%s13 = alloca i64"   --->   Operation 62 'alloca' 's13' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%s1 = alloca i64"   --->   Operation 63 'alloca' 's1' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.85ns)   --->   "br label %.preheader1" [fips202.c:373]   --->   Operation 64 'br' <Predicate = (tmp_s)> <Delay = 0.85>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %.preheader1.preheader ], [ %i_4, %.preheader1.backedge ]"   --->   Operation 65 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%s_load = load i64* %s"   --->   Operation 66 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%s12_load = load i64* %s12"   --->   Operation 67 'load' 's12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%s2_load = load i64* %s2"   --->   Operation 68 'load' 's2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%s3_load = load i64* %s3"   --->   Operation 69 'load' 's3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%s4_load = load i64* %s4"   --->   Operation 70 'load' 's4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%s5_load = load i64* %s5"   --->   Operation 71 'load' 's5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%s6_load = load i64* %s6"   --->   Operation 72 'load' 's6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%s7_load = load i64* %s7"   --->   Operation 73 'load' 's7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%s8_load = load i64* %s8"   --->   Operation 74 'load' 's8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%s9_load = load i64* %s9"   --->   Operation 75 'load' 's9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%s10_load = load i64* %s10"   --->   Operation 76 'load' 's10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%s11_load = load i64* %s11"   --->   Operation 77 'load' 's11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%s16_load = load i64* %s16"   --->   Operation 78 'load' 's16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%s15_load = load i64* %s15"   --->   Operation 79 'load' 's15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%s14_load = load i64* %s14"   --->   Operation 80 'load' 's14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%s13_load = load i64* %s13"   --->   Operation 81 'load' 's13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%s1_load = load i64* %s1"   --->   Operation 82 'load' 's1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.87ns)   --->   "%tmp_7 = icmp eq i5 %i, -7" [fips202.c:373]   --->   Operation 83 'icmp' 'tmp_7' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 84 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.09ns)   --->   "%i_4 = add i5 %i, 1" [fips202.c:373]   --->   Operation 85 'add' 'i_4' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %.preheader.preheader, label %1" [fips202.c:373]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.86ns)   --->   "switch i5 %i, label %.preheader1.backedge [
    i5 0, label %..preheader1.backedge_crit_edge
    i5 1, label %branch51
    i5 2, label %branch52
    i5 3, label %branch53
    i5 4, label %branch54
    i5 5, label %branch55
    i5 6, label %branch56
    i5 7, label %branch57
    i5 8, label %branch58
    i5 9, label %branch59
    i5 10, label %branch60
    i5 11, label %branch61
    i5 12, label %branch62
    i5 13, label %branch63
    i5 14, label %branch64
    i5 15, label %branch65
    i5 -16, label %branch66
  ]" [fips202.c:374]   --->   Operation 87 'switch' <Predicate = (!tmp_7)> <Delay = 0.86>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "store i64 0, i64* %s1"   --->   Operation 88 'store' <Predicate = (!tmp_7 & i == 16)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 89 'br' <Predicate = (!tmp_7 & i == 16)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "store i64 0, i64* %s13"   --->   Operation 90 'store' <Predicate = (!tmp_7 & i == 15)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 91 'br' <Predicate = (!tmp_7 & i == 15)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "store i64 0, i64* %s14"   --->   Operation 92 'store' <Predicate = (!tmp_7 & i == 14)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 93 'br' <Predicate = (!tmp_7 & i == 14)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "store i64 0, i64* %s15"   --->   Operation 94 'store' <Predicate = (!tmp_7 & i == 13)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 95 'br' <Predicate = (!tmp_7 & i == 13)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "store i64 0, i64* %s16"   --->   Operation 96 'store' <Predicate = (!tmp_7 & i == 12)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 97 'br' <Predicate = (!tmp_7 & i == 12)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "store i64 0, i64* %s11"   --->   Operation 98 'store' <Predicate = (!tmp_7 & i == 11)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 99 'br' <Predicate = (!tmp_7 & i == 11)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "store i64 0, i64* %s10"   --->   Operation 100 'store' <Predicate = (!tmp_7 & i == 10)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 101 'br' <Predicate = (!tmp_7 & i == 10)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "store i64 0, i64* %s9"   --->   Operation 102 'store' <Predicate = (!tmp_7 & i == 9)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 103 'br' <Predicate = (!tmp_7 & i == 9)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "store i64 0, i64* %s8"   --->   Operation 104 'store' <Predicate = (!tmp_7 & i == 8)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 105 'br' <Predicate = (!tmp_7 & i == 8)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "store i64 0, i64* %s7"   --->   Operation 106 'store' <Predicate = (!tmp_7 & i == 7)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 107 'br' <Predicate = (!tmp_7 & i == 7)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "store i64 0, i64* %s6"   --->   Operation 108 'store' <Predicate = (!tmp_7 & i == 6)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 109 'br' <Predicate = (!tmp_7 & i == 6)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "store i64 0, i64* %s5"   --->   Operation 110 'store' <Predicate = (!tmp_7 & i == 5)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 111 'br' <Predicate = (!tmp_7 & i == 5)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "store i64 0, i64* %s4"   --->   Operation 112 'store' <Predicate = (!tmp_7 & i == 4)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 113 'br' <Predicate = (!tmp_7 & i == 4)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "store i64 0, i64* %s3"   --->   Operation 114 'store' <Predicate = (!tmp_7 & i == 3)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 115 'br' <Predicate = (!tmp_7 & i == 3)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "store i64 0, i64* %s2"   --->   Operation 116 'store' <Predicate = (!tmp_7 & i == 2)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 117 'br' <Predicate = (!tmp_7 & i == 2)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "store i64 0, i64* %s12"   --->   Operation 118 'store' <Predicate = (!tmp_7 & i == 1)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 119 'br' <Predicate = (!tmp_7 & i == 1)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "store i64 0, i64* %s"   --->   Operation 120 'store' <Predicate = (!tmp_7 & i == 0)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader1.backedge" [fips202.c:374]   --->   Operation 121 'br' <Predicate = (!tmp_7 & i == 0)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.85ns)   --->   "br label %.preheader" [fips202.c:387]   --->   Operation 122 'br' <Predicate = (tmp_7)> <Delay = 0.85>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.14>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %tmp_3, %2 ], [ 0, %.preheader.preheader ]" [fips202.c:387]   --->   Operation 124 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%i_2_cast = zext i2 %i_2 to i64" [fips202.c:387]   --->   Operation 125 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.48ns)   --->   "%tmp_1 = icmp eq i2 %i_2, -1" [fips202.c:387]   --->   Operation 126 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 127 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.85ns)   --->   "%tmp_3 = add i2 %i_2, 1" [fips202.c:387]   --->   Operation 128 'add' 'tmp_3' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %2" [fips202.c:387]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [3 x i8]* %m, i64 0, i64 %i_2_cast" [fips202.c:388]   --->   Operation 130 'getelementptr' 'm_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (1.14ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:388]   --->   Operation 131 'load' 'm_load' <Predicate = (!tmp_1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%t_2_addr_1 = getelementptr [50 x i8]* %t_2, i64 0, i64 35" [fips202.c:390]   --->   Operation 132 'getelementptr' 't_2_addr_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 133 [2/2] (1.14ns)   --->   "%t_2_load = load i8* %t_2_addr_1, align 1" [fips202.c:390]   --->   Operation 133 'load' 't_2_load' <Predicate = (tmp_1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>

State 6 <SV = 4> <Delay = 2.29>
ST_6 : Operation 134 [1/2] (1.14ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:388]   --->   Operation 134 'load' 'm_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%t_0_addr_2 = getelementptr [50 x i8]* %t_0, i64 0, i64 %i_2_cast" [fips202.c:388]   --->   Operation 135 'getelementptr' 't_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.14ns)   --->   "store i8 %m_load, i8* %t_0_addr_2, align 1" [fips202.c:388]   --->   Operation 136 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:387]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.29>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%t_0_addr_1 = getelementptr [50 x i8]* %t_0, i64 0, i64 3" [fips202.c:389]   --->   Operation 138 'getelementptr' 't_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (1.14ns)   --->   "store i8 6, i8* %t_0_addr_1, align 1" [fips202.c:389]   --->   Operation 139 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_7 : Operation 140 [1/2] (1.14ns)   --->   "%t_2_load = load i8* %t_2_addr_1, align 1" [fips202.c:390]   --->   Operation 140 'load' 't_2_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_2 = or i8 %t_2_load, -128" [fips202.c:390]   --->   Operation 141 'or' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.14ns)   --->   "store i8 %tmp_2, i8* %t_2_addr_1, align 1" [fips202.c:390]   --->   Operation 142 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_7 : Operation 143 [1/1] (0.85ns)   --->   "br label %4" [fips202.c:392]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.85>

State 8 <SV = 5> <Delay = 1.09>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%s16_2 = phi i64 [ %s1_load, %3 ], [ %s16_3, %branch25 ]" [fips202.c:393]   --->   Operation 144 'phi' 's16_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%s15_2 = phi i64 [ %s13_load, %3 ], [ %s15_3, %branch25 ]" [fips202.c:393]   --->   Operation 145 'phi' 's15_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%s14_2 = phi i64 [ %s14_load, %3 ], [ %s14_3, %branch25 ]" [fips202.c:393]   --->   Operation 146 'phi' 's14_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%s1316_2 = phi i64 [ %s15_load, %3 ], [ %s1316_3, %branch25 ]" [fips202.c:393]   --->   Operation 147 'phi' 's1316_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%s1214_2 = phi i64 [ %s16_load, %3 ], [ %s1214_3, %branch25 ]" [fips202.c:393]   --->   Operation 148 'phi' 's1214_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%s11_2 = phi i64 [ %s11_load, %3 ], [ %s11_3, %branch25 ]" [fips202.c:393]   --->   Operation 149 'phi' 's11_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%s10_2 = phi i64 [ %s10_load, %3 ], [ %s10_3, %branch25 ]" [fips202.c:393]   --->   Operation 150 'phi' 's10_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%s9_2 = phi i64 [ %s9_load, %3 ], [ %s9_3, %branch25 ]" [fips202.c:393]   --->   Operation 151 'phi' 's9_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%s8_2 = phi i64 [ %s8_load, %3 ], [ %s8_3, %branch25 ]" [fips202.c:393]   --->   Operation 152 'phi' 's8_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%s7_2 = phi i64 [ %s7_load, %3 ], [ %s7_3, %branch25 ]" [fips202.c:393]   --->   Operation 153 'phi' 's7_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%s6_2 = phi i64 [ %s6_load, %3 ], [ %s6_3, %branch25 ]" [fips202.c:393]   --->   Operation 154 'phi' 's6_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%s5_2 = phi i64 [ %s5_load, %3 ], [ %s5_3, %branch25 ]" [fips202.c:393]   --->   Operation 155 'phi' 's5_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%s4_2 = phi i64 [ %s4_load, %3 ], [ %s4_3, %branch25 ]" [fips202.c:393]   --->   Operation 156 'phi' 's4_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%s3_2 = phi i64 [ %s3_load, %3 ], [ %s3_3, %branch25 ]" [fips202.c:393]   --->   Operation 157 'phi' 's3_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%s2_2 = phi i64 [ %s2_load, %3 ], [ %s2_3, %branch25 ]" [fips202.c:393]   --->   Operation 158 'phi' 's2_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%s12_2 = phi i64 [ %s12_load, %3 ], [ %s12_3, %branch25 ]" [fips202.c:393]   --->   Operation 159 'phi' 's12_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%s_2 = phi i64 [ %s_load, %3 ], [ %s_3, %branch25 ]" [fips202.c:393]   --->   Operation 160 'phi' 's_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ 0, %3 ], [ %i_5, %branch25 ]"   --->   Operation 161 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.87ns)   --->   "%tmp_4 = icmp eq i5 %i_3, -15" [fips202.c:392]   --->   Operation 162 'icmp' 'tmp_4' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 163 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (1.09ns)   --->   "%i_5 = add i5 %i_3, 1" [fips202.c:392]   --->   Operation 164 'add' 'i_5' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %8, label %5" [fips202.c:392]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_3_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 0)" [fips202.c:393->fips202.c:393]   --->   Operation 166 'bitconcatenate' 'tmp_3_i' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.85ns)   --->   "br label %6" [fips202.c:28->fips202.c:393]   --->   Operation 167 'br' <Predicate = (!tmp_4)> <Delay = 0.85>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%newret = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } undef, i64 %s_2, 0" [fips202.c:393]   --->   Operation 168 'insertvalue' 'newret' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret, i64 %s12_2, 1" [fips202.c:393]   --->   Operation 169 'insertvalue' 'newret2' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%newret4 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret2, i64 %s2_2, 2" [fips202.c:393]   --->   Operation 170 'insertvalue' 'newret4' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%newret6 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret4, i64 %s3_2, 3" [fips202.c:393]   --->   Operation 171 'insertvalue' 'newret6' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%newret8 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret6, i64 %s4_2, 4" [fips202.c:393]   --->   Operation 172 'insertvalue' 'newret8' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%newret10 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret8, i64 %s5_2, 5" [fips202.c:393]   --->   Operation 173 'insertvalue' 'newret10' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%newret12 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret10, i64 %s6_2, 6" [fips202.c:393]   --->   Operation 174 'insertvalue' 'newret12' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%newret14 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret12, i64 %s7_2, 7" [fips202.c:393]   --->   Operation 175 'insertvalue' 'newret14' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%newret16 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret14, i64 %s8_2, 8" [fips202.c:393]   --->   Operation 176 'insertvalue' 'newret16' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%newret17 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret16, i64 %s9_2, 9" [fips202.c:393]   --->   Operation 177 'insertvalue' 'newret17' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%newret18 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret17, i64 %s10_2, 10" [fips202.c:393]   --->   Operation 178 'insertvalue' 'newret18' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%newret19 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret18, i64 %s11_2, 11" [fips202.c:393]   --->   Operation 179 'insertvalue' 'newret19' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%newret20 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret19, i64 %s1214_2, 12" [fips202.c:393]   --->   Operation 180 'insertvalue' 'newret20' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%newret21 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret20, i64 %s1316_2, 13" [fips202.c:393]   --->   Operation 181 'insertvalue' 'newret21' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%newret22 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret21, i64 %s14_2, 14" [fips202.c:393]   --->   Operation 182 'insertvalue' 'newret22' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%newret23 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret22, i64 %s15_2, 15" [fips202.c:393]   --->   Operation 183 'insertvalue' 'newret23' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%newret24 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret23, i64 %s16_2, 16" [fips202.c:393]   --->   Operation 184 'insertvalue' 'newret24' <Predicate = (tmp_4)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "ret { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret24" [fips202.c:393]   --->   Operation 185 'ret' <Predicate = (tmp_4)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.26>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%i_i = phi i4 [ 0, %5 ], [ %i_6, %7 ]"   --->   Operation 186 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%r_i = phi i64 [ 0, %5 ], [ %r, %7 ]"   --->   Operation 187 'phi' 'r_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.87ns)   --->   "%exitcond_i = icmp eq i4 %i_i, -8" [fips202.c:28->fips202.c:393]   --->   Operation 188 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 189 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (1.01ns)   --->   "%i_6 = add i4 %i_i, 1" [fips202.c:28->fips202.c:393]   --->   Operation 190 'add' 'i_6' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %load64.exit, label %7" [fips202.c:28->fips202.c:393]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i4 %i_i to i8" [fips202.c:29->fips202.c:393]   --->   Operation 192 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (1.35ns)   --->   "%sum_i = add i8 %tmp_i_cast, %tmp_3_i" [fips202.c:29->fips202.c:393]   --->   Operation 193 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%zext1_cast = zext i8 %sum_i to i18" [fips202.c:29->fips202.c:393]   --->   Operation 194 'zext' 'zext1_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (2.91ns)   --->   "%mul2 = mul i18 328, %zext1_cast" [fips202.c:29->fips202.c:393]   --->   Operation 195 'mul' 'mul2' <Predicate = (!exitcond_i)> <Delay = 2.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %mul2, i32 14, i32 17)" [fips202.c:29->fips202.c:393]   --->   Operation 196 'partselect' 'tmp_9' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_9 : Operation 197 [12/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 197 'urem' 'newIndex_i' <Predicate = (!exitcond_i)> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (1.40ns)   --->   "switch i5 %i_3, label %branch41 [
    i5 0, label %branch25
    i5 1, label %branch26
    i5 2, label %branch27
    i5 3, label %branch28
    i5 4, label %branch29
    i5 5, label %branch30
    i5 6, label %branch31
    i5 7, label %branch32
    i5 8, label %branch33
    i5 9, label %branch34
    i5 10, label %branch35
    i5 11, label %branch36
    i5 12, label %branch37
    i5 13, label %branch38
    i5 14, label %branch39
    i5 15, label %branch40
  ]" [fips202.c:393]   --->   Operation 198 'switch' <Predicate = (exitcond_i)> <Delay = 1.40>
ST_9 : Operation 199 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 199 'br' <Predicate = (exitcond_i & i_3 == 15)> <Delay = 1.40>
ST_9 : Operation 200 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 200 'br' <Predicate = (exitcond_i & i_3 == 14)> <Delay = 1.40>
ST_9 : Operation 201 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 201 'br' <Predicate = (exitcond_i & i_3 == 13)> <Delay = 1.40>
ST_9 : Operation 202 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 202 'br' <Predicate = (exitcond_i & i_3 == 12)> <Delay = 1.40>
ST_9 : Operation 203 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 203 'br' <Predicate = (exitcond_i & i_3 == 11)> <Delay = 1.40>
ST_9 : Operation 204 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 204 'br' <Predicate = (exitcond_i & i_3 == 10)> <Delay = 1.40>
ST_9 : Operation 205 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 205 'br' <Predicate = (exitcond_i & i_3 == 9)> <Delay = 1.40>
ST_9 : Operation 206 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 206 'br' <Predicate = (exitcond_i & i_3 == 8)> <Delay = 1.40>
ST_9 : Operation 207 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 207 'br' <Predicate = (exitcond_i & i_3 == 7)> <Delay = 1.40>
ST_9 : Operation 208 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 208 'br' <Predicate = (exitcond_i & i_3 == 6)> <Delay = 1.40>
ST_9 : Operation 209 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 209 'br' <Predicate = (exitcond_i & i_3 == 5)> <Delay = 1.40>
ST_9 : Operation 210 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 210 'br' <Predicate = (exitcond_i & i_3 == 4)> <Delay = 1.40>
ST_9 : Operation 211 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 211 'br' <Predicate = (exitcond_i & i_3 == 3)> <Delay = 1.40>
ST_9 : Operation 212 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 212 'br' <Predicate = (exitcond_i & i_3 == 2)> <Delay = 1.40>
ST_9 : Operation 213 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 213 'br' <Predicate = (exitcond_i & i_3 == 1)> <Delay = 1.40>
ST_9 : Operation 214 [1/1] (1.40ns)   --->   "br label %branch25" [fips202.c:393]   --->   Operation 214 'br' <Predicate = (exitcond_i & i_3 != 0 & i_3 != 1 & i_3 != 2 & i_3 != 3 & i_3 != 4 & i_3 != 5 & i_3 != 6 & i_3 != 7 & i_3 != 8 & i_3 != 9 & i_3 != 10 & i_3 != 11 & i_3 != 12 & i_3 != 13 & i_3 != 14 & i_3 != 15)> <Delay = 1.40>

State 10 <SV = 7> <Delay = 1.78>
ST_10 : Operation 215 [11/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 215 'urem' 'newIndex_i' <Predicate = true> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 1.78>
ST_11 : Operation 216 [10/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 216 'urem' 'newIndex_i' <Predicate = true> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 1.78>
ST_12 : Operation 217 [9/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 217 'urem' 'newIndex_i' <Predicate = true> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 1.78>
ST_13 : Operation 218 [8/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 218 'urem' 'newIndex_i' <Predicate = true> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 1.78>
ST_14 : Operation 219 [7/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 219 'urem' 'newIndex_i' <Predicate = true> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 1.78>
ST_15 : Operation 220 [6/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 220 'urem' 'newIndex_i' <Predicate = true> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 1.78>
ST_16 : Operation 221 [5/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 221 'urem' 'newIndex_i' <Predicate = true> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 1.78>
ST_17 : Operation 222 [4/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 222 'urem' 'newIndex_i' <Predicate = true> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 1.78>
ST_18 : Operation 223 [3/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 223 'urem' 'newIndex_i' <Predicate = true> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 1.78>
ST_19 : Operation 224 [2/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 224 'urem' 'newIndex_i' <Predicate = true> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 2.92>
ST_20 : Operation 225 [1/12] (1.78ns)   --->   "%newIndex_i = urem i8 %sum_i, 50" [fips202.c:29->fips202.c:393]   --->   Operation 225 'urem' 'newIndex_i' <Predicate = true> <Delay = 1.78> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%newIndex_i_cast = zext i8 %newIndex_i to i64" [fips202.c:29->fips202.c:393]   --->   Operation 226 'zext' 'newIndex_i_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%t_0_addr_3 = getelementptr [50 x i8]* %t_0, i64 0, i64 %newIndex_i_cast" [fips202.c:29->fips202.c:393]   --->   Operation 227 'getelementptr' 't_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 228 [2/2] (1.14ns)   --->   "%t_0_load = load i8* %t_0_addr_3, align 1" [fips202.c:29->fips202.c:393]   --->   Operation 228 'load' 't_0_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%t_2_addr_2 = getelementptr [50 x i8]* %t_2, i64 0, i64 %newIndex_i_cast" [fips202.c:29->fips202.c:393]   --->   Operation 229 'getelementptr' 't_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 230 [2/2] (1.14ns)   --->   "%t_2_load_1 = load i8* %t_2_addr_2, align 1" [fips202.c:29->fips202.c:393]   --->   Operation 230 'load' 't_2_load_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>

State 21 <SV = 18> <Delay = 3.66>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [fips202.c:29->fips202.c:393]   --->   Operation 231 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%arrayNo_i = sext i4 %tmp_9 to i8" [fips202.c:29->fips202.c:393]   --->   Operation 232 'sext' 'arrayNo_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%arrayNo_i_cast = zext i8 %arrayNo_i to i64" [fips202.c:29->fips202.c:393]   --->   Operation 233 'zext' 'arrayNo_i_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/2] (1.14ns)   --->   "%t_0_load = load i8* %t_0_addr_3, align 1" [fips202.c:29->fips202.c:393]   --->   Operation 234 'load' 't_0_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_21 : Operation 235 [1/2] (1.14ns)   --->   "%t_2_load_1 = load i8* %t_2_addr_2, align 1" [fips202.c:29->fips202.c:393]   --->   Operation 235 'load' 't_2_load_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_21 : Operation 236 [1/1] (0.88ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.4i8.i64(i8 %t_0_load, i8 0, i8 %t_2_load_1, i8 0, i64 %arrayNo_i_cast)" [fips202.c:29->fips202.c:393]   --->   Operation 236 'mux' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_8_i = zext i8 %tmp to i64" [fips202.c:29->fips202.c:393]   --->   Operation 237 'zext' 'tmp_8_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_10 = trunc i4 %i_i to i3" [fips202.c:28->fips202.c:393]   --->   Operation 238 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_10, i3 0)" [fips202.c:29->fips202.c:393]   --->   Operation 239 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_1_i = zext i6 %tmp_i to i64" [fips202.c:29->fips202.c:393]   --->   Operation 240 'zext' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_2_i = shl i64 %tmp_8_i, %tmp_1_i" [fips202.c:29->fips202.c:393]   --->   Operation 241 'shl' 'tmp_2_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 242 [1/1] (1.62ns) (out node of the LUT)   --->   "%r = or i64 %tmp_2_i, %r_i" [fips202.c:29->fips202.c:393]   --->   Operation 242 'or' 'r' <Predicate = true> <Delay = 1.62> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "br label %6" [fips202.c:28->fips202.c:393]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 7> <Delay = 2.26>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%s_load_1_phi = phi i64 [ %s12_2, %branch26 ], [ %s2_2, %branch27 ], [ %s3_2, %branch28 ], [ %s4_2, %branch29 ], [ %s5_2, %branch30 ], [ %s6_2, %branch31 ], [ %s7_2, %branch32 ], [ %s8_2, %branch33 ], [ %s9_2, %branch34 ], [ %s10_2, %branch35 ], [ %s11_2, %branch36 ], [ %s1214_2, %branch37 ], [ %s1316_2, %branch38 ], [ %s14_2, %branch39 ], [ %s15_2, %branch40 ], [ %s16_2, %branch41 ], [ %s_2, %load64.exit ]" [fips202.c:393]   --->   Operation 244 'phi' 's_load_1_phi' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.54ns)   --->   "%tmp_5 = xor i64 %s_load_1_phi, %r_i" [fips202.c:393]   --->   Operation 245 'xor' 'tmp_5' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (1.71ns)   --->   "%s_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %tmp_5, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i64 %s_2, i5 %i_3)" [fips202.c:393]   --->   Operation 246 'mux' 's_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 247 [1/1] (1.71ns)   --->   "%s12_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s12_2, i64 %tmp_5, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i64 %s12_2, i5 %i_3)" [fips202.c:393]   --->   Operation 247 'mux' 's12_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (1.71ns)   --->   "%s2_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s2_2, i64 %s2_2, i64 %tmp_5, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i64 %s2_2, i5 %i_3)" [fips202.c:393]   --->   Operation 248 'mux' 's2_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 249 [1/1] (1.71ns)   --->   "%s3_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %tmp_5, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i64 %s3_2, i5 %i_3)" [fips202.c:393]   --->   Operation 249 'mux' 's3_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 250 [1/1] (1.71ns)   --->   "%s4_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %tmp_5, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i64 %s4_2, i5 %i_3)" [fips202.c:393]   --->   Operation 250 'mux' 's4_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 251 [1/1] (1.71ns)   --->   "%s5_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %tmp_5, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i64 %s5_2, i5 %i_3)" [fips202.c:393]   --->   Operation 251 'mux' 's5_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 252 [1/1] (1.71ns)   --->   "%s6_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %tmp_5, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i64 %s6_2, i5 %i_3)" [fips202.c:393]   --->   Operation 252 'mux' 's6_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 253 [1/1] (1.71ns)   --->   "%s7_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %tmp_5, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i64 %s7_2, i5 %i_3)" [fips202.c:393]   --->   Operation 253 'mux' 's7_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 254 [1/1] (1.71ns)   --->   "%s8_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %tmp_5, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i64 %s8_2, i5 %i_3)" [fips202.c:393]   --->   Operation 254 'mux' 's8_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/1] (1.71ns)   --->   "%s9_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %tmp_5, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i64 %s9_2, i5 %i_3)" [fips202.c:393]   --->   Operation 255 'mux' 's9_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 256 [1/1] (1.71ns)   --->   "%s10_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %tmp_5, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i64 %s10_2, i5 %i_3)" [fips202.c:393]   --->   Operation 256 'mux' 's10_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (1.71ns)   --->   "%s11_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %tmp_5, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i64 %s11_2, i5 %i_3)" [fips202.c:393]   --->   Operation 257 'mux' 's11_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 258 [1/1] (1.71ns)   --->   "%s1214_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %tmp_5, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i64 %s1214_2, i5 %i_3)" [fips202.c:393]   --->   Operation 258 'mux' 's1214_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 259 [1/1] (1.71ns)   --->   "%s1316_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %tmp_5, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i64 %s1316_2, i5 %i_3)" [fips202.c:393]   --->   Operation 259 'mux' 's1316_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [1/1] (1.71ns)   --->   "%s14_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %tmp_5, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i64 %s14_2, i5 %i_3)" [fips202.c:393]   --->   Operation 260 'mux' 's14_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 261 [1/1] (1.71ns)   --->   "%s15_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %tmp_5, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i64 %s15_2, i5 %i_3)" [fips202.c:393]   --->   Operation 261 'mux' 's15_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 262 [1/1] (1.71ns)   --->   "%s16_3 = call i64 @_ssdm_op_Mux.ap_auto.32i64.i5(i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %s16_2, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i64 %tmp_5, i5 %i_3)" [fips202.c:393]   --->   Operation 262 'mux' 's16_3' <Predicate = true> <Delay = 1.71> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:392]   --->   Operation 263 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.85ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', fips202.c:370) with incoming values : ('indvarinc', fips202.c:370) [6]  (0.85 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'phi' operation ('phi_urem') with incoming values : ('idx_urem') [8]  (0 ns)
	'add' operation ('next_urem') [23]  (1.36 ns)
	'icmp' operation ('tmp_8') [24]  (0.861 ns)
	'select' operation ('idx_urem') [25]  (0.372 ns)

 <State 3>: 1.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:373) [50]  (0 ns)
	'add' operation ('i', fips202.c:373) [70]  (1.1 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.15ns
The critical path consists of the following:
	'phi' operation ('i_2', fips202.c:387) with incoming values : ('tmp_3', fips202.c:387) [130]  (0 ns)
	'getelementptr' operation ('m_addr', fips202.c:388) [137]  (0 ns)
	'load' operation ('m_load', fips202.c:388) on array 'm' [138]  (1.15 ns)

 <State 6>: 2.3ns
The critical path consists of the following:
	'load' operation ('m_load', fips202.c:388) on array 'm' [138]  (1.15 ns)
	'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't[0]', fips202.c:370 [140]  (1.15 ns)

 <State 7>: 2.3ns
The critical path consists of the following:
	'load' operation ('t_2_load', fips202.c:390) on array 't[2]', fips202.c:370 [146]  (1.15 ns)
	'or' operation ('tmp_2', fips202.c:390) [147]  (0 ns)
	'store' operation (fips202.c:390) of variable 'tmp_2', fips202.c:390 on array 't[2]', fips202.c:370 [148]  (1.15 ns)

 <State 8>: 1.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:392) [168]  (0 ns)
	'add' operation ('i', fips202.c:392) [171]  (1.1 ns)

 <State 9>: 4.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:28->fips202.c:393) [177]  (0 ns)
	'add' operation ('sum_i', fips202.c:29->fips202.c:393) [186]  (1.36 ns)
	'mul' operation ('mul2', fips202.c:29->fips202.c:393) [188]  (2.91 ns)

 <State 10>: 1.78ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', fips202.c:29->fips202.c:393) [192]  (1.78 ns)

 <State 11>: 1.78ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', fips202.c:29->fips202.c:393) [192]  (1.78 ns)

 <State 12>: 1.78ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', fips202.c:29->fips202.c:393) [192]  (1.78 ns)

 <State 13>: 1.78ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', fips202.c:29->fips202.c:393) [192]  (1.78 ns)

 <State 14>: 1.78ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', fips202.c:29->fips202.c:393) [192]  (1.78 ns)

 <State 15>: 1.78ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', fips202.c:29->fips202.c:393) [192]  (1.78 ns)

 <State 16>: 1.78ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', fips202.c:29->fips202.c:393) [192]  (1.78 ns)

 <State 17>: 1.78ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', fips202.c:29->fips202.c:393) [192]  (1.78 ns)

 <State 18>: 1.78ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', fips202.c:29->fips202.c:393) [192]  (1.78 ns)

 <State 19>: 1.78ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', fips202.c:29->fips202.c:393) [192]  (1.78 ns)

 <State 20>: 2.93ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', fips202.c:29->fips202.c:393) [192]  (1.78 ns)
	'getelementptr' operation ('t_0_addr_3', fips202.c:29->fips202.c:393) [194]  (0 ns)
	'load' operation ('t_0_load', fips202.c:29->fips202.c:393) on array 't[0]', fips202.c:370 [195]  (1.15 ns)

 <State 21>: 3.66ns
The critical path consists of the following:
	'load' operation ('t_0_load', fips202.c:29->fips202.c:393) on array 't[0]', fips202.c:370 [195]  (1.15 ns)
	'mux' operation ('tmp', fips202.c:29->fips202.c:393) [198]  (0.887 ns)
	'shl' operation ('tmp_2_i', fips202.c:29->fips202.c:393) [203]  (0 ns)
	'or' operation ('r', fips202.c:29->fips202.c:393) [204]  (1.63 ns)

 <State 22>: 2.27ns
The critical path consists of the following:
	'phi' operation ('s_load_1_phi', fips202.c:393) with incoming values : ('s_load') ('s12_load') ('s2_load') ('s3_load') ('s4_load') ('s5_load') ('s6_load') ('s7_load') ('s8_load') ('s9_load') ('s10_load') ('s11_load') ('s16_load') ('s15_load') ('s14_load') ('s13_load') ('s1_load') ('s_3', fips202.c:393) ('s12_3', fips202.c:393) ('s2_3', fips202.c:393) ('s3_3', fips202.c:393) ('s4_3', fips202.c:393) ('s5_3', fips202.c:393) ('s6_3', fips202.c:393) ('s7_3', fips202.c:393) ('s8_3', fips202.c:393) ('s9_3', fips202.c:393) ('s10_3', fips202.c:393) ('s11_3', fips202.c:393) ('s1214_3', fips202.c:393) ('s1316_3', fips202.c:393) ('s14_3', fips202.c:393) ('s15_3', fips202.c:393) ('s16_3', fips202.c:393) [241]  (0 ns)
	'xor' operation ('tmp_5', fips202.c:393) [242]  (0.546 ns)
	'mux' operation ('s_3', fips202.c:393) [243]  (1.72 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
