#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Feb 18 16:42:15 2025
# Process ID: 7728
# Current directory: C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.runs/synth_1
# Command line: vivado.exe -log Sistema_S.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Sistema_S.tcl
# Log file: C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.runs/synth_1/Sistema_S.vds
# Journal file: C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.runs/synth_1\vivado.jou
# Running On: ALFONSOMOGGD51E, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 2, Host memory: 3201 MB
#-----------------------------------------------------------
source Sistema_S.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 464.488 ; gain = 203.289
Command: synth_design -top Sistema_S -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1273.688 ; gain = 410.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Sistema_S' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.srcs/sources_1/imports/new/Sistema_S.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ROM_16_8' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.srcs/sources_1/imports/new/ROM_16_8.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.srcs/sources_1/imports/new/ROM_16_8.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ROM_16_8' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.srcs/sources_1/imports/new/ROM_16_8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'M' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.srcs/sources_1/imports/new/Macchina_M.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'M' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.srcs/sources_1/imports/new/Macchina_M.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Sistema_S' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.srcs/sources_1/imports/new/Sistema_S.vhd:12]
WARNING: [Synth 8-7129] Port x[3] in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module M is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1363.402 ; gain = 499.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1363.402 ; gain = 499.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1363.402 ; gain = 499.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1363.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Sistema_S_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Sistema_S_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1382.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1382.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1382.879 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1382.879 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1382.879 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1382.879 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1382.879 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 1382.879 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 1382.879 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 1382.879 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1393.637 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1393.637 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1393.637 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1393.637 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1393.637 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1393.637 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT4 |     2|
|3     |IBUF |     4|
|4     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1393.637 ; gain = 530.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:02 . Memory (MB): peak = 1393.637 ; gain = 510.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 1393.637 ; gain = 530.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1405.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1413.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: dcbb03c1
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:24 . Memory (MB): peak = 1413.301 ; gain = 948.812
INFO: [Common 17-1381] The checkpoint 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_2.2/Esercizio_2.2.runs/synth_1/Sistema_S.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Sistema_S_utilization_synth.rpt -pb Sistema_S_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 16:44:16 2025...
