Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jul  6 20:14:08 2022
| Host         : OSPREY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LFSR_timing_summary_routed.rpt -pb LFSR_timing_summary_routed.pb -rpx LFSR_timing_summary_routed.rpx -warn_on_violation
| Design       : LFSR
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.255        0.000                      0                   16        0.148        0.000                      0                   16        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
LFSR_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
LFSR_clk            6.255        0.000                      0                   16        0.148        0.000                      0                   16        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  LFSR_clk
  To Clock:  LFSR_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 seed_load_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[0].FIRST.FF0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (LFSR_clk rise@8.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.642ns (37.984%)  route 1.048ns (62.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.973     0.973    seed_load_reg/clk
    SLICE_X8Y16          FDCE                                         r  seed_load_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     1.491 r  seed_load_reg/q_reg/Q
                         net (fo=16, routed)          1.048     2.539    init_reg/GEN[0].i_DFF/q_reg_1
    SLICE_X7Y17          LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  init_reg/GEN[0].i_DFF/q_i_1/O
                         net (fo=1, routed)           0.000     2.663    GEN[0].FIRST.FF0/d
    SLICE_X7Y17          FDCE                                         r  GEN[0].FIRST.FF0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=32, unset)           0.924     8.924    GEN[0].FIRST.FF0/clk
    SLICE_X7Y17          FDCE                                         r  GEN[0].FIRST.FF0/q_reg/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X7Y17          FDCE (Setup_fdce_C_D)        0.029     8.918    GEN[0].FIRST.FF0/q_reg
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 seed_load_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[1].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (LFSR_clk rise@8.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.642ns (37.894%)  route 1.052ns (62.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.973     0.973    seed_load_reg/clk
    SLICE_X8Y16          FDCE                                         r  seed_load_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     1.491 r  seed_load_reg/q_reg/Q
                         net (fo=16, routed)          1.052     2.543    init_reg/GEN[1].i_DFF/q_reg_1
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.124     2.667 r  init_reg/GEN[1].i_DFF/q_i_1__14/O
                         net (fo=1, routed)           0.000     2.667    GEN[1].INTERNAL.FFI/q_reg_0
    SLICE_X6Y17          FDCE                                         r  GEN[1].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=32, unset)           0.924     8.924    GEN[1].INTERNAL.FFI/clk
    SLICE_X6Y17          FDCE                                         r  GEN[1].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X6Y17          FDCE (Setup_fdce_C_D)        0.079     8.968    GEN[1].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 seed_load_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[15].LAST.FFN/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (LFSR_clk rise@8.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.642ns (38.210%)  route 1.038ns (61.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.973     0.973    seed_load_reg/clk
    SLICE_X8Y16          FDCE                                         r  seed_load_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     1.491 r  seed_load_reg/q_reg/Q
                         net (fo=16, routed)          1.038     2.529    init_reg/GEN[15].i_DFF/q_reg_2
    SLICE_X6Y17          LUT3 (Prop_lut3_I1_O)        0.124     2.653 r  init_reg/GEN[15].i_DFF/q_i_1__0/O
                         net (fo=1, routed)           0.000     2.653    GEN[15].LAST.FFN/q_reg_0
    SLICE_X6Y17          FDCE                                         r  GEN[15].LAST.FFN/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=32, unset)           0.924     8.924    GEN[15].LAST.FFN/clk
    SLICE_X6Y17          FDCE                                         r  GEN[15].LAST.FFN/q_reg/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X6Y17          FDCE (Setup_fdce_C_D)        0.079     8.968    GEN[15].LAST.FFN/q_reg
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 seed_load_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[4].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (LFSR_clk rise@8.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.642ns (38.780%)  route 1.014ns (61.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.973     0.973    seed_load_reg/clk
    SLICE_X8Y16          FDCE                                         r  seed_load_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     1.491 r  seed_load_reg/q_reg/Q
                         net (fo=16, routed)          1.014     2.505    init_reg/GEN[4].i_DFF/q_reg_2
    SLICE_X8Y17          LUT3 (Prop_lut3_I1_O)        0.124     2.629 r  init_reg/GEN[4].i_DFF/q_i_1__11/O
                         net (fo=1, routed)           0.000     2.629    GEN[4].INTERNAL.FFI/q_reg_0
    SLICE_X8Y17          FDCE                                         r  GEN[4].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=32, unset)           0.924     8.924    GEN[4].INTERNAL.FFI/clk
    SLICE_X8Y17          FDCE                                         r  GEN[4].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X8Y17          FDCE (Setup_fdce_C_D)        0.079     8.968    GEN[4].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 seed_load_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[9].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (LFSR_clk rise@8.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.642ns (42.169%)  route 0.880ns (57.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.973     0.973    seed_load_reg/clk
    SLICE_X8Y16          FDCE                                         r  seed_load_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     1.491 r  seed_load_reg/q_reg/Q
                         net (fo=16, routed)          0.880     2.371    init_reg/GEN[9].i_DFF/q_reg_2
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.124     2.495 r  init_reg/GEN[9].i_DFF/q_i_1__6/O
                         net (fo=1, routed)           0.000     2.495    GEN[9].INTERNAL.FFI/q_reg_0
    SLICE_X9Y17          FDCE                                         r  GEN[9].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=32, unset)           0.924     8.924    GEN[9].INTERNAL.FFI/clk
    SLICE_X9Y17          FDCE                                         r  GEN[9].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.032     8.921    GEN[9].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 seed_load_reg/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (LFSR_clk rise@8.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.642ns (41.677%)  route 0.898ns (58.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.973     0.973    seed_load_reg/clk
    SLICE_X8Y16          FDCE                                         r  seed_load_reg/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     1.491 r  seed_load_reg/q_reg/Q
                         net (fo=16, routed)          0.898     2.389    init_reg/GEN[5].i_DFF/q_reg_2
    SLICE_X8Y17          LUT3 (Prop_lut3_I1_O)        0.124     2.513 r  init_reg/GEN[5].i_DFF/q_i_1__10/O
                         net (fo=1, routed)           0.000     2.513    GEN[5].INTERNAL.FFI/q_reg_0
    SLICE_X8Y17          FDCE                                         r  GEN[5].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=32, unset)           0.924     8.924    GEN[5].INTERNAL.FFI/clk
    SLICE_X8Y17          FDCE                                         r  GEN[5].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X8Y17          FDCE (Setup_fdce_C_D)        0.079     8.968    GEN[5].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 init_reg/GEN[14].i_DFF/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[14].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (LFSR_clk rise@8.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.779ns (53.622%)  route 0.674ns (46.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.973     0.973    init_reg/GEN[14].i_DFF/clk
    SLICE_X6Y17          FDCE                                         r  init_reg/GEN[14].i_DFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.478     1.451 r  init_reg/GEN[14].i_DFF/q_reg/Q
                         net (fo=1, routed)           0.674     2.125    init_reg/GEN[14].i_DFF/q_reg_n_0
    SLICE_X6Y17          LUT3 (Prop_lut3_I0_O)        0.301     2.426 r  init_reg/GEN[14].i_DFF/q_i_1__1/O
                         net (fo=1, routed)           0.000     2.426    GEN[14].INTERNAL.FFI/q_reg_0
    SLICE_X6Y17          FDCE                                         r  GEN[14].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=32, unset)           0.924     8.924    GEN[14].INTERNAL.FFI/clk
    SLICE_X6Y17          FDCE                                         r  GEN[14].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X6Y17          FDCE (Setup_fdce_C_D)        0.081     8.970    GEN[14].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 init_reg/GEN[3].i_DFF/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[3].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (LFSR_clk rise@8.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.779ns (53.622%)  route 0.674ns (46.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.973     0.973    init_reg/GEN[3].i_DFF/clk
    SLICE_X8Y17          FDCE                                         r  init_reg/GEN[3].i_DFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.478     1.451 r  init_reg/GEN[3].i_DFF/q_reg/Q
                         net (fo=1, routed)           0.674     2.125    init_reg/GEN[3].i_DFF/q_reg_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.301     2.426 r  init_reg/GEN[3].i_DFF/q_i_1__12/O
                         net (fo=1, routed)           0.000     2.426    GEN[3].INTERNAL.FFI/q_reg_0
    SLICE_X8Y17          FDCE                                         r  GEN[3].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=32, unset)           0.924     8.924    GEN[3].INTERNAL.FFI/clk
    SLICE_X8Y17          FDCE                                         r  GEN[3].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X8Y17          FDCE (Setup_fdce_C_D)        0.081     8.970    GEN[3].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 init_reg/GEN[10].i_DFF/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[10].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (LFSR_clk rise@8.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.715ns (51.605%)  route 0.671ns (48.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.973     0.973    init_reg/GEN[10].i_DFF/clk
    SLICE_X7Y17          FDCE                                         r  init_reg/GEN[10].i_DFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.419     1.392 r  init_reg/GEN[10].i_DFF/q_reg/Q
                         net (fo=1, routed)           0.671     2.063    init_reg/GEN[10].i_DFF/q_reg_n_0
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.296     2.359 r  init_reg/GEN[10].i_DFF/q_i_1__5/O
                         net (fo=1, routed)           0.000     2.359    GEN[10].INTERNAL.FFI/q_reg_0
    SLICE_X7Y17          FDCE                                         r  GEN[10].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=32, unset)           0.924     8.924    GEN[10].INTERNAL.FFI/clk
    SLICE_X7Y17          FDCE                                         r  GEN[10].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X7Y17          FDCE (Setup_fdce_C_D)        0.031     8.920    GEN[10].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 init_reg/GEN[7].i_DFF/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (LFSR_clk rise@8.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.715ns (51.605%)  route 0.671ns (48.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.973     0.973    init_reg/GEN[7].i_DFF/clk
    SLICE_X9Y17          FDCE                                         r  init_reg/GEN[7].i_DFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.419     1.392 r  init_reg/GEN[7].i_DFF/q_reg/Q
                         net (fo=1, routed)           0.671     2.063    init_reg/GEN[7].i_DFF/q_reg_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.296     2.359 r  init_reg/GEN[7].i_DFF/q_i_1__8/O
                         net (fo=1, routed)           0.000     2.359    GEN[7].INTERNAL.FFI/q_reg_0
    SLICE_X9Y17          FDCE                                         r  GEN[7].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=32, unset)           0.924     8.924    GEN[7].INTERNAL.FFI/clk
    SLICE_X9Y17          FDCE                                         r  GEN[7].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.031     8.920    GEN[7].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  6.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 GEN[15].LAST.FFN/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[0].FIRST.FF0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LFSR_clk rise@0.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.410     0.410    GEN[15].LAST.FFN/clk
    SLICE_X6Y17          FDCE                                         r  GEN[15].LAST.FFN/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.164     0.574 r  GEN[15].LAST.FFN/q_reg/Q
                         net (fo=1, routed)           0.051     0.625    init_reg/GEN[0].i_DFF/state[0]
    SLICE_X7Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.670 r  init_reg/GEN[0].i_DFF/q_i_1/O
                         net (fo=1, routed)           0.000     0.670    GEN[0].FIRST.FF0/d
    SLICE_X7Y17          FDCE                                         r  GEN[0].FIRST.FF0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.432     0.432    GEN[0].FIRST.FF0/clk
    SLICE_X7Y17          FDCE                                         r  GEN[0].FIRST.FF0/q_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X7Y17          FDCE (Hold_fdce_C_D)         0.091     0.523    GEN[0].FIRST.FF0/q_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 init_reg/GEN[1].i_DFF/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[1].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LFSR_clk rise@0.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.246ns (81.603%)  route 0.055ns (18.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.410     0.410    init_reg/GEN[1].i_DFF/clk
    SLICE_X6Y17          FDCE                                         r  init_reg/GEN[1].i_DFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.148     0.558 r  init_reg/GEN[1].i_DFF/q_reg/Q
                         net (fo=1, routed)           0.055     0.614    init_reg/GEN[1].i_DFF/q_reg_n_0
    SLICE_X6Y17          LUT3 (Prop_lut3_I0_O)        0.098     0.712 r  init_reg/GEN[1].i_DFF/q_i_1__14/O
                         net (fo=1, routed)           0.000     0.712    GEN[1].INTERNAL.FFI/q_reg_0
    SLICE_X6Y17          FDCE                                         r  GEN[1].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.432     0.432    GEN[1].INTERNAL.FFI/clk
    SLICE_X6Y17          FDCE                                         r  GEN[1].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X6Y17          FDCE (Hold_fdce_C_D)         0.121     0.553    GEN[1].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 init_reg/GEN[5].i_DFF/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LFSR_clk rise@0.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.246ns (81.603%)  route 0.055ns (18.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.410     0.410    init_reg/GEN[5].i_DFF/clk
    SLICE_X8Y17          FDCE                                         r  init_reg/GEN[5].i_DFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148     0.558 r  init_reg/GEN[5].i_DFF/q_reg/Q
                         net (fo=1, routed)           0.055     0.614    init_reg/GEN[5].i_DFF/q_reg_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.098     0.712 r  init_reg/GEN[5].i_DFF/q_i_1__10/O
                         net (fo=1, routed)           0.000     0.712    GEN[5].INTERNAL.FFI/q_reg_0
    SLICE_X8Y17          FDCE                                         r  GEN[5].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.432     0.432    GEN[5].INTERNAL.FFI/clk
    SLICE_X8Y17          FDCE                                         r  GEN[5].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y17          FDCE (Hold_fdce_C_D)         0.121     0.553    GEN[5].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 init_reg/GEN[13].i_DFF/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LFSR_clk rise@0.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.410     0.410    init_reg/GEN[13].i_DFF/clk
    SLICE_X6Y17          FDCE                                         r  init_reg/GEN[13].i_DFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.148     0.558 r  init_reg/GEN[13].i_DFF/q_reg/Q
                         net (fo=1, routed)           0.059     0.617    init_reg/GEN[13].i_DFF/q_reg_n_0
    SLICE_X6Y17          LUT3 (Prop_lut3_I0_O)        0.098     0.715 r  init_reg/GEN[13].i_DFF/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.715    GEN[13].INTERNAL.FFI/q_reg_0
    SLICE_X6Y17          FDCE                                         r  GEN[13].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.432     0.432    GEN[13].INTERNAL.FFI/clk
    SLICE_X6Y17          FDCE                                         r  GEN[13].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X6Y17          FDCE (Hold_fdce_C_D)         0.120     0.552    GEN[13].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 init_reg/GEN[2].i_DFF/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[2].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LFSR_clk rise@0.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.410     0.410    init_reg/GEN[2].i_DFF/clk
    SLICE_X8Y17          FDCE                                         r  init_reg/GEN[2].i_DFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.148     0.558 r  init_reg/GEN[2].i_DFF/q_reg/Q
                         net (fo=1, routed)           0.059     0.617    init_reg/GEN[2].i_DFF/q_reg_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.098     0.715 r  init_reg/GEN[2].i_DFF/q_i_1__13/O
                         net (fo=1, routed)           0.000     0.715    GEN[2].INTERNAL.FFI/q_reg_0
    SLICE_X8Y17          FDCE                                         r  GEN[2].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.432     0.432    GEN[2].INTERNAL.FFI/clk
    SLICE_X8Y17          FDCE                                         r  GEN[2].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y17          FDCE (Hold_fdce_C_D)         0.120     0.552    GEN[2].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 init_reg/GEN[12].i_DFF/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[12].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LFSR_clk rise@0.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.226ns (80.368%)  route 0.055ns (19.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.410     0.410    init_reg/GEN[12].i_DFF/clk
    SLICE_X7Y17          FDCE                                         r  init_reg/GEN[12].i_DFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.128     0.538 r  init_reg/GEN[12].i_DFF/q_reg/Q
                         net (fo=1, routed)           0.055     0.593    init_reg/GEN[12].i_DFF/q_reg_n_0
    SLICE_X7Y17          LUT3 (Prop_lut3_I0_O)        0.098     0.691 r  init_reg/GEN[12].i_DFF/q_i_1__3/O
                         net (fo=1, routed)           0.000     0.691    GEN[12].INTERNAL.FFI/q_reg_0
    SLICE_X7Y17          FDCE                                         r  GEN[12].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.432     0.432    GEN[12].INTERNAL.FFI/clk
    SLICE_X7Y17          FDCE                                         r  GEN[12].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X7Y17          FDCE (Hold_fdce_C_D)         0.092     0.524    GEN[12].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 init_reg/GEN[9].i_DFF/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[9].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LFSR_clk rise@0.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.226ns (80.368%)  route 0.055ns (19.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.410     0.410    init_reg/GEN[9].i_DFF/clk
    SLICE_X9Y17          FDCE                                         r  init_reg/GEN[9].i_DFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.128     0.538 r  init_reg/GEN[9].i_DFF/q_reg/Q
                         net (fo=1, routed)           0.055     0.593    init_reg/GEN[9].i_DFF/q_reg_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.098     0.691 r  init_reg/GEN[9].i_DFF/q_i_1__6/O
                         net (fo=1, routed)           0.000     0.691    GEN[9].INTERNAL.FFI/q_reg_0
    SLICE_X9Y17          FDCE                                         r  GEN[9].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.432     0.432    GEN[9].INTERNAL.FFI/clk
    SLICE_X9Y17          FDCE                                         r  GEN[9].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.092     0.524    GEN[9].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 init_reg/GEN[6].i_DFF/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[6].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LFSR_clk rise@0.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.410     0.410    init_reg/GEN[6].i_DFF/clk
    SLICE_X9Y17          FDCE                                         r  init_reg/GEN[6].i_DFF/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.128     0.538 r  init_reg/GEN[6].i_DFF/q_reg/Q
                         net (fo=1, routed)           0.054     0.593    init_reg/GEN[6].i_DFF/q_reg_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.099     0.692 r  init_reg/GEN[6].i_DFF/q_i_1__9/O
                         net (fo=1, routed)           0.000     0.692    GEN[6].INTERNAL.FFI/q_reg_0
    SLICE_X9Y17          FDCE                                         r  GEN[6].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.432     0.432    GEN[6].INTERNAL.FFI/clk
    SLICE_X9Y17          FDCE                                         r  GEN[6].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.091     0.523    GEN[6].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 GEN[9].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[10].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LFSR_clk rise@0.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.900%)  route 0.110ns (37.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.410     0.410    GEN[9].INTERNAL.FFI/clk
    SLICE_X9Y17          FDCE                                         r  GEN[9].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     0.551 r  GEN[9].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.110     0.661    init_reg/GEN[10].i_DFF/state[0]
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.706 r  init_reg/GEN[10].i_DFF/q_i_1__5/O
                         net (fo=1, routed)           0.000     0.706    GEN[10].INTERNAL.FFI/q_reg_0
    SLICE_X7Y17          FDCE                                         r  GEN[10].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.432     0.432    GEN[10].INTERNAL.FFI/clk
    SLICE_X7Y17          FDCE                                         r  GEN[10].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X7Y17          FDCE (Hold_fdce_C_D)         0.092     0.524    GEN[10].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 GEN[2].INTERNAL.FFI/q_reg/C
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[3].INTERNAL.FFI/q_reg/D
                            (rising edge-triggered cell FDCE clocked by LFSR_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             LFSR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LFSR_clk rise@0.000ns - LFSR_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.410     0.410    GEN[2].INTERNAL.FFI/clk
    SLICE_X8Y17          FDCE                                         r  GEN[2].INTERNAL.FFI/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     0.574 r  GEN[2].INTERNAL.FFI/q_reg/Q
                         net (fo=1, routed)           0.163     0.737    init_reg/GEN[3].i_DFF/state[0]
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.782 r  init_reg/GEN[3].i_DFF/q_i_1__12/O
                         net (fo=1, routed)           0.000     0.782    GEN[3].INTERNAL.FFI/q_reg_0
    SLICE_X8Y17          FDCE                                         r  GEN[3].INTERNAL.FFI/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock LFSR_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=32, unset)           0.432     0.432    GEN[3].INTERNAL.FFI/clk
    SLICE_X8Y17          FDCE                                         r  GEN[3].INTERNAL.FFI/q_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y17          FDCE (Hold_fdce_C_D)         0.121     0.553    GEN[3].INTERNAL.FFI/q_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LFSR_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X7Y17  GEN[0].FIRST.FF0/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X7Y17  GEN[10].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X7Y17  GEN[11].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X7Y17  GEN[12].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X6Y17  GEN[13].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X6Y17  GEN[14].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X6Y17  GEN[15].LAST.FFN/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X6Y17  GEN[1].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X8Y17  GEN[2].INTERNAL.FFI/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X8Y17  GEN[3].INTERNAL.FFI/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[0].FIRST.FF0/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[10].INTERNAL.FFI/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[11].INTERNAL.FFI/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[12].INTERNAL.FFI/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y17  GEN[13].INTERNAL.FFI/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y17  GEN[14].INTERNAL.FFI/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y17  GEN[15].LAST.FFN/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y17  GEN[1].INTERNAL.FFI/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X8Y17  GEN[2].INTERNAL.FFI/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X8Y17  GEN[3].INTERNAL.FFI/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[0].FIRST.FF0/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[0].FIRST.FF0/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[10].INTERNAL.FFI/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[10].INTERNAL.FFI/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[11].INTERNAL.FFI/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[11].INTERNAL.FFI/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[12].INTERNAL.FFI/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X7Y17  GEN[12].INTERNAL.FFI/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y17  GEN[13].INTERNAL.FFI/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X6Y17  GEN[13].INTERNAL.FFI/q_reg/C



