Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/xilinxShare/submission_template/submit/rcs2plus/tb_idea_rcs2plus_isim_beh.exe -prj /home/ise/xilinxShare/submission_template/submit/rcs2plus/tb_idea_rcs2plus_beh.prj work.tb_idea_rcs2plus 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/xorop.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/reg16bit.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/mux4x1.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/mulop.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/addop.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/datapath.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/control.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/roundcounter.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/mux2x1.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/keygen.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/clockedround.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/idea_rcs2plus.vhd" into library work
Parsing VHDL file "/home/ise/xilinxShare/submission_template/submit/rcs2plus/tb_idea_rcs2plus.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98804 KB
Fuse CPU Usage: 1580 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity mux2x1 [mux2x1_default]
Compiling architecture behavioral of entity reg16bit [reg16bit_default]
Compiling architecture behavioral of entity keygen [keygen_default]
Compiling architecture behavioral of entity control [control_default]
Compiling package numeric_std
Compiling architecture behavioral of entity mux4x1 [mux4x1_default]
Compiling architecture behavioral of entity mulop [mulop_default]
Compiling architecture behavioral of entity addop [addop_default]
Compiling architecture behavioral of entity xorop [xorop_default]
Compiling architecture behavioral of entity datapath [datapath_default]
Compiling architecture structural of entity clockedround [clockedround_default]
Compiling architecture behavioral of entity roundcounter [roundcounter_default]
Compiling architecture structural of entity idea_rcs2plus [idea_rcs2plus_default]
Compiling architecture behavior of entity tb_idea_rcs2plus
Time Resolution for simulation is 1ps.
Compiled 30 VHDL Units
Built simulation executable /home/ise/xilinxShare/submission_template/submit/rcs2plus/tb_idea_rcs2plus_isim_beh.exe
Fuse Memory Usage: 117848 KB
Fuse CPU Usage: 2060 ms
GCC CPU Usage: 1020 ms
