#[1]   test_5.asm
    7                             .inesprg 1 ; 1 PRG
    8                             .ineschr 1 ; 1 CHR
    9                             .inesmir 0 ; V-mirroring
   10                             .inesmap 0 ; 0-map (NMAP)
   11                     
   12                     ; MEMORY MAP
   13                     ;
   14                     ; 0x0000 - 0x04FF - arrays (0x0000-0x00FF - zero page, 0x0100-0x01FF - stack, 0x0200-0x02FF - sprite memmory)
   15                     ; 0x0500 - 0x07FF - variables
   16                     ; 0x0800 - 0x1FFF - mirrors of 0x0000 - 0x07FF
   17                     ; 0x2000 - 0x2007 - PPU registers
   18                     ; 0x2008 - 0x3FFF - mirrors of 0x2000 - 0x2007
   19                     ; 0x4000 - 0x401F - 2A03 (APU) registers
   20                     ; 0x4020 - 0x5FFF - mapper registers (not used)
   21                     ; 0x6000 - 0x7FFF - SRAM
   22                     ; 0x8000 - 0xFFFF - PRG ROM
   23                     
   24                     ; VARIABLES AND ARRAYS
   25                     
   26           0100      stack = $0100 ; (size = 256)
   27           0200      sprite_mem = $0200 ; (size = 256)
   28           0500      nmi_hit = $0500 ; (size = 1)
   29                     
   30           0000              .bank 0
   31           8000              .org $8000
   32                     
   33                     ; PRG ROM
   34                     
   35  00:8000            main:
   36                     ; PPU is turned off
   37                     ; setup palette
   38  00:8000  A9 3F             lda #$3f
   39  00:8002  8D 06 20          sta $2006
   40  00:8005  A9 00             lda #0
   41  00:8007  8D 06 20          sta $2006
   42  00:800A  A9 0D             lda #13
   43  00:800C  8D 07 20          sta $2007
   44  00:800F  A9 20             lda #32
   45  00:8011  8D 07 20          sta $2007
   46  00:8014  A9 0E             lda #14
   47  00:8016  8D 07 20          sta $2007
   48  00:8019  A9 0E             lda #14
   49  00:801B  8D 07 20          sta $2007
   50                     ; clear attributes
   51  00:801E  A9 23             lda #$23
   52  00:8020  8D 06 20          sta $2006
   53  00:8023  A9 C0             lda #$c0
   54  00:8025  8D 06 20          sta $2006
   55  00:8028  A2 40             ldx #64
   56  00:802A  A9 00             lda #0
   57  00:802C            main_loop0:
   58  00:802C  8D 07 20          sta $2007
   59  00:802F  CA                dex
   60  00:8030  D0 FA             bne main_loop0
   61  00:8032  A9 21             lda #$21
   62  00:8034  8D 06 20          sta $2006
   63  00:8037  A9 2A             lda #$2a
   64  00:8039  8D 06 20          sta $2006
   65                     
   66                     ; TEST
   67  00:803C  4C 00 81          jmp test
   68                     
   69           8100              .org $8100
   70  00:8100            test:
   71  00:8100  A9 80             lda #$80
   72  00:8102  8D 17 40          sta $4017
   73  00:8105  A9 00             lda #0
   74  00:8107  8D 17 40          sta $4017
   75  00:810A  A2 39             ldx #$39
   76  00:810C  A0 18             ldy #$18
   77  00:810E            loop:
   78  00:810E  CA                dex
   79  00:810F  D0 FD             bne loop
   80  00:8111  88                dey
   81  00:8112  D0 FA             bne loop
   82  00:8114  EA                nop
   83  00:8115  EA                nop
   84  00:8116  AD 15 40          lda $4015
   85  00:8119  D0 00             bne wait_1
   86  00:811B            wait_1:
   87  00:811B  A9 80             lda #$80
   88  00:811D  8D 17 40          sta $4017
   89  00:8120  A9 00             lda #0
   90  00:8122  8D 02 40          sta $4002
   91  00:8125  8D 03 40          sta $4003
   92  00:8128  A9 01             lda #1
   93  00:812A  8D 15 40          sta $4015
   94  00:812D  A9 00             lda #0
   95  00:812F  8D 03 40          sta $4003
   96  00:8132  A9 80             lda #$80
   97  00:8134  A2 05             ldx #5
   98  00:8136            clear_lc_loop:
   99  00:8136  8D 17 40          sta $4017
  100  00:8139  CA                dex
  101  00:813A  D0 FA             bne clear_lc_loop
  102  00:813C  8D 17 40          sta $4017
  103  00:813F  8D 17 40          sta $4017
  104  00:8142  A2 06             ldx #$06
  105  00:8144  A0 1E             ldy #$1e
  106  00:8146            clear_loop:
  107  00:8146  CA                dex
  108  00:8147  D0 FD             bne clear_loop
  109  00:8149  88                dey
  110  00:814A  D0 FA             bne clear_loop
  111  00:814C  F0 00             beq wait_2
  112  00:814E            wait_2:
  113  00:814E  EA                nop
  114  00:814F  8D 17 40          sta $4017
  115  00:8152  EA                nop
  116  00:8153  A2 FF             ldx #$ff
  117  00:8155  AD 15 40          lda $4015
  118  00:8158  29 01             and #1
  119  00:815A  F0 0B             beq fail_loop
  120  00:815C            pass_loop:
  121  00:815C  E8                inx
  122  00:815D  BD D2 81          lda test_success, x
  123  00:8160  8D 07 20          sta $2007
  124  00:8163  D0 F7             bne pass_loop
  125  00:8165  F0 09             beq test_end
  126  00:8167            fail_loop:
  127  00:8167  E8                inx
  128  00:8168  BD C6 81          lda test_error, x
  129  00:816B  8D 07 20          sta $2007
  130  00:816E  D0 F7             bne fail_loop
  131                     
  132  00:8170            test_end:
  133  00:8170  20 99 81          jsr vwait
  134  00:8173  A9 0A             lda #%00001010
  135  00:8175  8D 01 20          sta $2001
  136  00:8178  B8                clv
  137  00:8179            eloop:
  138  00:8179  50 FE             bvc eloop
  139                     
  140                     ; clear scroll
  141  00:817B            clear_scroll:
  142  00:817B  A9 00             lda #0
  143  00:817D  8D 06 20          sta $2006
  144  00:8180  8D 06 20          sta $2006
  145  00:8183  60                rts
  146                     
  147                     ; wait for vblank starts
  148  00:8184            vwait_start:
  149  00:8184  2C 02 20          bit $2002
  150  00:8187            vwait_start_loop0:
  151  00:8187  2C 02 20          bit $2002
  152  00:818A  10 FB             bpl vwait_start_loop0
  153  00:818C  60                rts
  154                     
  155                     ; wait for vblank ends and clear scroll
  156  00:818D            vwait_end:
  157  00:818D  20 93 81          jsr vwait_end_wc
  158  00:8190  4C 7B 81          jmp clear_scroll
  159                     
  160                     ; wait for vblank ends
  161  00:8193            vwait_end_wc:
  162  00:8193  AD 02 20          lda $2002
  163  00:8196  30 FB             bmi vwait_end_wc
  164  00:8198  60                rts
  165                     
  166                     ; wait for a vblank
  167  00:8199            vwait:
  168  00:8199  20 9F 81          jsr vwait_wc
  169  00:819C  4C 7B 81          jmp clear_scroll
  170                     
  171                     ; wait for a vblank (scroll not cleared)
  172  00:819F            vwait_wc:
  173  00:819F  20 84 81          jsr vwait_start
  174  00:81A2  4C 93 81          jmp vwait_end_wc
  175                     
  176                     ; entry point
  177  00:81A5            start:
  178                     ; turn off PPU
  179  00:81A5  A9 00             lda #0
  180  00:81A7  8D 00 20          sta $2000
  181  00:81AA  8D 01 20          sta $2001
  182                     ; disable interrupts
  183  00:81AD  78                sei
  184                     ; reset stack pointer
  185  00:81AE  AE FF 00          ldx $ff
  186  00:81B1  9A                txs
  187                     ; wait for two vblanks
  188  00:81B2  20 9F 81          jsr vwait_wc
  189  00:81B5  20 9F 81          jsr vwait_wc
  190                     ; goto main
  191  00:81B8  4C 00 80          jmp main
  192                     
  193                     ; non-maskable interrupt
  194  00:81BB            nmi:
  195                     ; save state
  196  00:81BB  08                php
  197  00:81BC  48                pha
  198  00:81BD  A9 01             lda #1
  199  00:81BF  8D 00 05          sta nmi_hit
  200  00:81C2  68                pla
  201  00:81C3  28                plp
  202  00:81C4  40                rti
  203                     
  204                     ; ignore any irq
  205  00:81C5            irq:
  206  00:81C5  40                rti
  207                     
  208                     ; DATA
  209                     
  210  00:81C6            test_error:
  211  00:81C6  54 45 53          .db "TEST FAILED",0
       00:81C9  54 20 46  
       00:81CC  41 49 4C  
       00:81CF  45 44 00  
  212  00:81D2            test_success:
  213  00:81D2  54 45 53          .db "TEST PASSED",0
       00:81D5  54 20 50  
       00:81D8  41 53 53  
       00:81DB  45 44 00  
  214                     
  215                     ; POINTERS
  216                     
  217           0001              .bank 1
  218           FFFA              .org $FFFA
  219  01:FFFA  BB 81             .dw nmi, start, irq
       01:FFFC  A5 81     
       01:FFFE  C5 81     
  220                     
  221                     ; CHR ROM
  222                     
  223           0002              .bank 2
  224           0000              .org $0000
  225  02:0000                    .incbin "rom.chr"
