<dec f='linux-4.14.y/arch/x86/include/asm/cacheflush.h' l='9' type='void clflush_cache_range(void * addr, unsigned int size)'/>
<def f='linux-4.14.y/arch/x86/mm/pageattr.c' l='135' ll='150' type='void clflush_cache_range(void * vaddr, unsigned int size)'/>
<dec f='linux-4.14.y/arch/x86/mm/pageattr.c' l='151' type='void clflush_cache_range(void * , unsigned int )'/>
<use f='linux-4.14.y/arch/x86/mm/pageattr.c' l='151' c='clflush_cache_range'/>
<use f='linux-4.14.y/arch/x86/mm/pageattr.c' l='151' u='a'/>
<use f='linux-4.14.y/arch/x86/mm/pageattr.c' l='151' u='a'/>
<use f='linux-4.14.y/arch/x86/mm/pageattr.c' l='155' u='c' c='arch_invalidate_pmem'/>
<use f='linux-4.14.y/arch/x86/mm/pageattr.c' l='216' u='c' c='cpa_flush_range'/>
<use f='linux-4.14.y/arch/x86/mm/pageattr.c' l='267' u='c' c='cpa_flush_array'/>
<doc f='linux-4.14.y/arch/x86/mm/pageattr.c' l='127'>/**
 * clflush_cache_range - flush a cache range with clflush
 * @vaddr:	virtual start address
 * @size:	number of bytes to flush
 *
 * clflushopt is an unordered instruction which needs fencing with mfence or
 * sfence to avoid ordering issues.
 */</doc>
<use f='linux-4.14.y/include/linux/intel-iommu.h' l='438' u='c' c='__iommu_flush_cache'/>
<use f='linux-4.14.y/drivers/iommu/intel-iommu.c' l='942' u='c' c='domain_flush_cache'/>
