#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 11 11:29:22 2020
# Process ID: 6540
# Current directory: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado
# Command line: vivado
# Log file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.log
# Journal file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6477.445 ; gain = 83.633 ; free physical = 85 ; free virtual = 2854
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_UART'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <iCLK> does not exist in entity <UART_TX>.  Please compare the definition of block <UART_TX> to its component declaration and its instantion to detect the mismatch. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6497.453 ; gain = 1.988 ; free physical = 136 ; free virtual = 2833
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <iCLK> does not exist in entity <UART_RX>.  Please compare the definition of block <UART_RX> to its component declaration and its instantion to detect the mismatch. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6518.441 ; gain = 0.000 ; free physical = 171 ; free virtual = 2850
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=870)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=870)\]
Compiling architecture structural of entity xil_defaultlib.TOP_UART [\TOP_UART(t_clks_per_bit=870)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_UART_behav -key {Behavioral:sim_1:Functional:TB_UART} -tclbatch {TB_UART.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_UART.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_UART_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6630.871 ; gain = 96.422 ; free physical = 71 ; free virtual = 2820
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 6632.871 ; gain = 2.000 ; free physical = 84 ; free virtual = 2800
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6645.879 ; gain = 7.969 ; free physical = 301 ; free virtual = 2815
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_UART'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <iTX_DV> does not exist in entity <UART_TX>.  Please compare the definition of block <UART_TX> to its component declaration and its instantion to detect the mismatch. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <iTX_DV> does not exist in entity <UART_TX>.  Please compare the definition of block <UART_TX> to its component declaration and its instantion to detect the mismatch. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7435.176 ; gain = 0.000 ; free physical = 299 ; free virtual = 2714
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_UART'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=870)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=870)\]
Compiling architecture structural of entity xil_defaultlib.TOP_UART [\TOP_UART(t_clks_per_bit=870)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_UART_behav -key {Behavioral:sim_1:Functional:TB_UART} -tclbatch {TB_UART.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_UART.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_UART_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 7488.191 ; gain = 53.016 ; free physical = 249 ; free virtual = 2701
run 200 ns
run 200 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=870)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=870)\]
Compiling architecture structural of entity xil_defaultlib.TOP_UART [\TOP_UART(t_clks_per_bit=870)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_UART_behav -key {Behavioral:sim_1:Functional:TB_UART} -tclbatch {TB_UART.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_UART.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_UART_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 7557.227 ; gain = 21.000 ; free physical = 269 ; free virtual = 2731
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=870)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=870)\]
Compiling architecture structural of entity xil_defaultlib.TOP_UART [\TOP_UART(t_clks_per_bit=870)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 7575.234 ; gain = 0.000 ; free physical = 263 ; free virtual = 2729
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TB_UART/TOP_UART_INST/UART_TX_INST}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TB_UART}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TB_UART/TOP_UART_INST/UART_RX_INST}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TB_UART/TOP_UART_INST/UART_TX_INST}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TB_UART}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TB_UART/TOP_UART_INST/UART_TX_INST}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TB_UART/TOP_UART_INST/UART_RX_INST}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7575.234 ; gain = 0.000 ; free physical = 256 ; free virtual = 2724
set_property is_enabled false [get_files  {/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=870)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=870)\]
Compiling architecture structural of entity xil_defaultlib.TOP_UART [\TOP_UART(t_clks_per_bit=870)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_UART_behav -key {Behavioral:sim_1:Functional:TB_UART} -tclbatch {TB_UART.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_UART.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_UART_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7768.859 ; gain = 16.000 ; free physical = 268 ; free virtual = 2687
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=87)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=87)\]
Compiling architecture structural of entity xil_defaultlib.TOP_UART [\TOP_UART(t_clks_per_bit=87)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_UART_behav -key {Behavioral:sim_1:Functional:TB_UART} -tclbatch {TB_UART.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_UART.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_UART_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7784.867 ; gain = 16.000 ; free physical = 222 ; free virtual = 2641
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=87)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=87)\]
Compiling architecture structural of entity xil_defaultlib.TOP_UART [\TOP_UART(t_clks_per_bit=87)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7795.871 ; gain = 11.000 ; free physical = 214 ; free virtual = 2636
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
ERROR: [VRFC 10-2989] 'irx_serial' is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl:95]
ERROR: [VRFC 10-2989] 'iclk' is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl:96]
ERROR: [VRFC 10-2989] 'otx_serial' is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl:106]
ERROR: [VRFC 10-3095] actual of formal out port 'otx_serial' cannot be an expression [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl:106]
ERROR: [VRFC 10-2989] 'iclk' is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl:109]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl:24]
INFO: [VRFC 10-3070] VHDL file '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=87)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=87)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7880.914 ; gain = 52.836 ; free physical = 220 ; free virtual = 2642
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 us
Note: Test Passed - Correct Byte Received
Time: 174250 ns  Iteration: 0  Process: /TB_UART/line__114  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Failure: Tests Complete
Time: 174250 ns  Iteration: 0  Process: /TB_UART/line__114  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
$finish called at time : 174250 ns : File "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" Line 139
run 1000 us
Note: Test Passed - Correct Byte Received
Time: 348550 ns  Iteration: 0  Process: /TB_UART/line__114  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Failure: Tests Complete
Time: 348550 ns  Iteration: 0  Process: /TB_UART/line__114  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
$finish called at time : 348550 ns : File "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" Line 139
run all
Note: Test Passed - Correct Byte Received
Time: 522850 ns  Iteration: 0  Process: /TB_UART/line__114  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Failure: Tests Complete
Time: 522850 ns  Iteration: 0  Process: /TB_UART/line__114  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
$finish called at time : 522850 ns : File "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" Line 139
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=87)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=87)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8025.980 ; gain = 0.988 ; free physical = 224 ; free virtual = 2648
run all
Note: Test Passed - Correct Byte Received
Time: 174250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 348550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 522850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 697150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 871450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1045750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1220050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1394350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1568650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1742950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1917250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2091550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2265850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2440150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2614450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2788750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2963050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 3137350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 3311650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 3485950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 3660250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 3834550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4008850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4183150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4357450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4531750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4706050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4880350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5054650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5228950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5403250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5577550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5751850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5926150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6100450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6274750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6449050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6623350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6797650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6971950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 7146250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 7320550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 7494850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 7669150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 7843450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8017750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8192050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8366350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8540650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8714950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8889250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9063550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9237850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9412150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9586450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9760750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9935050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10109350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10283650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10457950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10632250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10806550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10980850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 11155150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 11329450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 11503750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 11678050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 11852350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12026650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12200950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12375250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12549550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12723850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12898150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13072450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13246750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13421050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13595350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13769650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13943950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14118250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14292550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14466850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14641150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14815450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14989750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 15164050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 15338350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 15512650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 15686950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 15861250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16035550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16209850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16384150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16558450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16732750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16907050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17081350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17255650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17429950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17604250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17778550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17952850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18127150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18301450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18475750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18650050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18824350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18998650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 19172950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 19347250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 19521550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 19695850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 19870150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20044450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20218750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20393050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20567350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20741650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20915950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21090250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21264550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21438850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21613150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21787450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21961750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 22136050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 22310350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 22484650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 22658950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 22833250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23007550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23181850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23356150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23530450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23704750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23879050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24053350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24227650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24401950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24576250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24750550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24924850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25099150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25273450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25447750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25622050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25796350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25970650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 26144950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 26319250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 26493550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 26667850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 26842150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27016450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27190750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27365050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27539350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27713650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27887950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28062250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28236550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28410850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28585150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28759450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28933750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29108050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29282350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29456650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29630950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29805250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29979550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 30153850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 30328150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 30502450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 30676750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 30851050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31025350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31199650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31373950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31548250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31722550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31896850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32071150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32245450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32419750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32594050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32768350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32942650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33116950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33291250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33465550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33639850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33814150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33988450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 34162750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 34337050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 34511350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 34685650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 34859950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35034250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35208550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35382850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35557150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35731450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35905750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36080050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36254350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36428650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36602950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36777250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36951550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37125850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37300150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37474450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37648750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37823050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37997350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 38171650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 38345950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 38520250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 38694550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 38868850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39043150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39217450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39391750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39566050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39740350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39914650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40088950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40263250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40437550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40611850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40786150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40960450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 41134750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 41309050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 41483350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 41657650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 41831950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42006250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42180550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42354850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42529150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42703450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42877750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43052050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43226350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43400650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43574950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43749250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43923550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44097850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44272150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44446450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44620750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44795050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44969350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 45143650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 45317950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 45492250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 45666550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 45840850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46015150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46189450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46363750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46538050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46712350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46886650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47060950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47235250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47409550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47583850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47758150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47932450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48106750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48281050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48455350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48629650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48803950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48978250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 49152550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 49326850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 49501150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 49675450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 49849750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50024050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50198350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50372650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50546950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50721250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50895550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51069850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51244150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51418450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51592750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51767050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51941350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52115650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52289950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52464250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52638550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52812850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52987150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 53161450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 53335750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 53510050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 53684350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 53858650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54032950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54207250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54381550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54555850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54730150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54904450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55078750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55253050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55427350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55601650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55775950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55950250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56124550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56298850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56473150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56647450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56821750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56996050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 57170350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 57344650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 57518950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 57693250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 57867550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58041850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58216150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58390450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58564750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58739050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58913350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59087650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59261950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59436250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59610550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59784850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59959150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 60133450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 60307750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 60482050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 60656350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 60830650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61004950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61179250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61353550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61527850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61702150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61876450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62050750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62225050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62399350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62573650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62747950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62922250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63096550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63270850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63445150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63619450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63793750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63968050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 64142350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 64316650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 64490950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 64665250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 64839550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65013850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65188150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65362450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65536750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65711050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65885350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66059650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66233950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66408250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66582550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66756850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66931150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67105450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67279750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67454050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67628350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67802650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67976950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 68151250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 68325550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 68499850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 68674150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 68848450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69022750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69197050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69371350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69545650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69719950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69894250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70068550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70242850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70417150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70591450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70765750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70940050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71114350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71288650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71462950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71637250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71811550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71985850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 72160150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 72334450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 72508750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 72683050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 72857350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73031650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73205950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73380250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73554550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73728850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73903150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74077450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74251750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74426050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74600350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74774650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74948950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75123250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75297550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75471850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75646150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75820450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75994750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 76169050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 76343350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 76517650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 76691950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 76866250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77040550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77214850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77389150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77563450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77737750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77912050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78086350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78260650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78434950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78609250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78783550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78957850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 79132150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 79306450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 79480750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 79655050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 79829350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80003650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80177950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80352250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80526550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80700850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80875150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81049450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81223750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81398050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81572350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81746650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81920950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82095250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82269550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82443850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82618150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82792450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82966750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 83141050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 83315350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 83489650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 83663950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 83838250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84012550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84186850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84361150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84535450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84709750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84884050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85058350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85232650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85406950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85581250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85755550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85929850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86104150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86278450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86452750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86627050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86801350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86975650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 87149950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 87324250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 87498550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 87672850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 87847150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88021450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88195750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88370050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88544350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88718650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88892950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89067250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89241550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89415850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89590150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89764450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89938750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90113050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90287350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90461650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90635950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90810250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90984550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 91158850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 91333150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 91507450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 91681750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 91856050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92030350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92204650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92378950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92553250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92727550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92901850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93076150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93250450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93424750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93599050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93773350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93947650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94121950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94296250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94470550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94644850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94819150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94993450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 95167750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 95342050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 95516350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 95690650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 95864950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96039250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96213550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96387850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96562150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96736450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96910750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97085050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97259350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97433650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97607950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97782250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97956550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 98130850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 98305150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 98479450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 98653750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 98828050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99002350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99176650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99350950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99525250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99699550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99873850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100048150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100222450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100396750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100571050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100745350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100919650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101093950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101268250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101442550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101616850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101791150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101965450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 102139750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 102314050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 102488350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 102662650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 102836950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103011250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103185550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103359850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103534150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103708450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103882750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104057050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104231350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104405650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104579950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104754250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104928550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105102850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105277150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105451450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105625750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105800050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105974350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 106148650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 106322950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 106497250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 106671550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 106845850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107020150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107194450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107368750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107543050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107717350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107891650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108065950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108240250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108414550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108588850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108763150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108937450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109111750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109286050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109460350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109634650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109808950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109983250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 110157550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 110331850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 110506150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 110680450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 110854750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111029050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111203350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111377650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111551950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111726250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111900550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112074850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112249150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112423450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112597750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112772050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112946350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113120650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113294950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113469250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113643550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113817850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113992150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 114166450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 114340750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 114515050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 114689350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 114863650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115037950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115212250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115386550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115560850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115735150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115909450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116083750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116258050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116432350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116606650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116780950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116955250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 117129550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 117303850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 117478150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 117652450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 117826750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118001050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118175350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118349650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118523950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118698250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118872550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119046850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119221150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119395450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119569750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119744050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119918350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120092650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120266950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120441250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120615550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120789850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120964150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 121138450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 121312750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 121487050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 121661350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 121835650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122009950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122184250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122358550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122532850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122707150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122881450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123055750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123230050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123404350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123578650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123752950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123927250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124101550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124275850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124450150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124624450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124798750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124973050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 125147350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 125321650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 125495950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 125670250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 125844550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126018850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126193150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126367450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126541750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126716050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126890350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127064650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127238950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127413250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127587550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127761850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127936150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128110450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128284750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128459050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128633350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128807650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128981950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 129156250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 129330550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 129504850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 129679150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 129853450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130027750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130202050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130376350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130550650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130724950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130899250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131073550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131247850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131422150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131596450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131770750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131945050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132119350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132293650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132467950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132642250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132816550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132990850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 133165150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 133339450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 133513750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 133688050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 133862350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134036650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134210950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134385250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134559550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134733850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134908150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135082450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135256750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135431050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135605350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135779650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135953950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136128250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136302550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136476850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136651150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136825450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136999750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 137174050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 137348350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 137522650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 137696950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 137871250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138045550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138219850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138394150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138568450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138742750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138917050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139091350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139265650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139439950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139614250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139788550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139962850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 140137150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 140311450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 140485750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 140660050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 140834350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141008650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141182950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141357250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141531550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141705850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141880150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142054450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142228750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142403050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142577350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142751650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142925950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143100250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143274550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143448850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143623150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143797450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143971750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 144146050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 144320350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 144494650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 144668950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 144843250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145017550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145191850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145366150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145540450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145714750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145889050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146063350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146237650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146411950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146586250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146760550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146934850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147109150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147283450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147457750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147632050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147806350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147980650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 148154950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 148329250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 148503550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 148677850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 148852150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149026450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149200750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149375050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149549350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149723650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149897950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150072250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150246550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150420850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150595150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150769450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150943750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151118050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151292350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151466650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151640950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151815250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151989550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 152163850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 152338150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 152512450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 152686750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 152861050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153035350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153209650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153383950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153558250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153732550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153906850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154081150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154255450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154429750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154604050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154778350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154952650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155126950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155301250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155475550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155649850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155824150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155998450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 156172750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 156347050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 156521350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 156695650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 156869950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157044250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157218550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157392850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157567150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157741450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157915750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158090050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158264350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158438650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158612950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158787250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158961550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 159135850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 159310150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 159484450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 159658750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 159833050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160007350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160181650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160355950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160530250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160704550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160878850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161053150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161227450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161401750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161576050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161750350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161924650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162098950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162273250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162447550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162621850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162796150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162970450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 163144750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 163319050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 163493350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 163667650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 163841950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164016250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164190550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164364850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164539150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164713450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164887750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165062050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165236350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165410650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165584950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165759250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165933550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166107850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166282150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166456450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166630750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166805050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166979350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 167153650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 167327950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 167502250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 167676550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 167850850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168025150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168199450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168373750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168548050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168722350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168896650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169070950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169245250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169419550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169593850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169768150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169942450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170116750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170291050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170465350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170639650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170813950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170988250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 171162550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 171336850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 171511150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 171685450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 171859750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172034050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172208350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172382650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172556950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172731250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172905550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173079850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173254150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173428450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173602750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173777050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173951350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174125650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174299950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174474250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174648550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174822850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174997150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 175171450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 175345750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 175520050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 175694350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 175868650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176042950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176217250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176391550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176565850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176740150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176914450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177088750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177263050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177437350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177611650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177785950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177960250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 178134550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 178308850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 178483150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 178657450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 178831750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179006050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179180350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179354650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179528950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179703250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179877550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180051850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180226150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180400450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180574750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180749050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180923350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181097650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181271950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181446250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181620550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181794850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181969150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 182143450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 182317750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 182492050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 182666350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 182840650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183014950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183189250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183363550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183537850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183712150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183886450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184060750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184235050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184409350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184583650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184757950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184932250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185106550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185280850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185455150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185629450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185803750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185978050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 186152350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 186326650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 186500950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 186675250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 186849550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187023850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187198150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187372450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187546750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187721050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187895350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188069650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188243950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188418250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188592550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188766850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188941150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189115450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189289750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189464050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189638350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189812650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189986950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 190161250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 190335550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 190509850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 190684150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 190858450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191032750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191207050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191381350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191555650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191729950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191904250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192078550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192252850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192427150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192601450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192775750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192950050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193124350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193298650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193472950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193647250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193821550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193995850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 194170150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 194344450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 194518750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 194693050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 194867350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195041650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195215950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195390250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195564550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195738850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195913150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196087450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196261750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196436050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196610350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196784650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196958950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 197133250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 197307550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 197481850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 197656150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 197830450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198004750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198179050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198353350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198527650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198701950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198876250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199050550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199224850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199399150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199573450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199747750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199922050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200096350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200270650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200444950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200619250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200793550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200967850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 201142150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 201316450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 201490750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 201665050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 201839350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202013650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202187950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202362250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202536550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202710850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202885150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203059450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203233750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203408050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203582350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203756650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203930950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204105250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204279550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204453850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204628150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204802450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204976750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 205151050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 205325350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 205499650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 205673950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 205848250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206022550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206196850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206371150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206545450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206719750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206894050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207068350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207242650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207416950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207591250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207765550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207939850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208114150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208288450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208462750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208637050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208811350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208985650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 209159950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 209334250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 209508550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 209682850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 209857150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210031450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210205750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210380050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210554350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210728650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210902950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211077250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211251550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211425850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211600150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211774450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211948750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212123050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212297350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212471650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212645950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212820250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212994550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 213168850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 213343150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 213517450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 213691750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 213866050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214040350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214214650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214388950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214563250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214737550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214911850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215086150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215260450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215434750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215609050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215783350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215957650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 216131950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 216306250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 216480550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 216654850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 216829150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217003450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217177750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217352050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217526350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217700650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217874950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218049250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218223550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218397850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218572150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218746450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218920750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219095050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219269350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219443650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219617950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219792250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219966550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 220140850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 220315150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 220489450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 220663750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 220838050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221012350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221186650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221360950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221535250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221709550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221883850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222058150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222232450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222406750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222581050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222755350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222929650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223103950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223278250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223452550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223626850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223801150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223975450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 224149750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 224324050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 224498350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 224672650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 224846950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225021250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225195550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225369850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225544150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225718450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225892750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226067050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226241350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226415650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226589950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226764250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226938550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227112850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227287150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227461450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227635750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227810050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227984350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 228158650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 228332950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 228507250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 228681550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 228855850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229030150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229204450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229378750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229553050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229727350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229901650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230075950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230250250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230424550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230598850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230773150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230947450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231121750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231296050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231470350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231644650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231818950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231993250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 232167550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 232341850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 232516150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 232690450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 232864750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233039050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233213350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233387650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233561950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233736250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233910550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234084850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234259150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234433450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234607750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234782050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234956350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 235130650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 235304950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 235479250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 235653550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 235827850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236002150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236176450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236350750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236525050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236699350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236873650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237047950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237222250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237396550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237570850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237745150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237919450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238093750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238268050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238442350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238616650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238790950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238965250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 239139550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 239313850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 239488150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 239662450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 239836750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240011050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240185350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240359650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240533950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240708250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240882550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241056850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241231150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241405450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241579750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241754050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241928350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242102650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242276950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242451250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242625550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242799850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242974150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 243148450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 243322750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 243497050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 243671350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 243845650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244019950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244194250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244368550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244542850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244717150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244891450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245065750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245240050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245414350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245588650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245762950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245937250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246111550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246285850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246460150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246634450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246808750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246983050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 247157350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 247331650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 247505950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 247680250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 247854550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 248028850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 248203150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 248377450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 248551750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 248726050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 248900350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 249074650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 249248950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 249423250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 249597550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 249771850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 249946150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 250120450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 250294750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 250469050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 250643350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 250817650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 250991950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 251166250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 251340550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 251514850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 251689150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 251863450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 252037750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 252212050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 252386350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 252560650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 252734950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 252909250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 253083550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 253257850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 253432150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 253606450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 253780750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 253955050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 254129350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 254303650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 254477950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 254652250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 254826550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 255000850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 255175150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 255349450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 255523750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 255698050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 255872350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 256046650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 256220950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 256395250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 256569550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 256743850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 256918150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 257092450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 257266750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 257441050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 257615350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 257789650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 257963950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 258138250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 258312550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 258486850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 258661150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 258835450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 259009750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 259184050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 259358350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 259532650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 259706950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 259881250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 260055550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 260229850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 260404150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 260578450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 260752750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 260927050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 261101350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 261275650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 261449950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 261624250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 261798550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 261972850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 262147150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 262321450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 262495750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 262670050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 262844350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 263018650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 263192950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 263367250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 263541550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 263715850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 263890150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 264064450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 264238750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 264413050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 264587350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 264761650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 264935950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 265110250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 265284550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 265458850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 265633150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 265807450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 265981750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 266156050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 266330350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 266504650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 266678950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 266853250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 267027550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 267201850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 267376150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 267550450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 267724750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 267899050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 268073350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 268247650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 268421950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 268596250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 268770550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 268944850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 269119150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 269293450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 269467750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 269642050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 269816350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 269990650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 270164950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 270339250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 270513550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 270687850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 270862150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 271036450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 271210750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 271385050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 271559350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 271733650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 271907950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 272082250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 272256550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 272430850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 272605150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 272779450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 272953750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 273128050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 273302350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 273476650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 273650950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 273825250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 273999550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 274173850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 274348150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 274522450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 274696750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 274871050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 275045350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 275219650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 275393950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 275568250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 275742550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 275916850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 276091150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 276265450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 276439750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 276614050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 276788350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 276962650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 277136950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 277311250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 277485550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 277659850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 277834150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 278008450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 278182750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 278357050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 278531350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 278705650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 278879950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 279054250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 279228550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 279402850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 279577150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 279751450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 279925750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 280100050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 280274350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 280448650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 280622950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 280797250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 280971550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 281145850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 281320150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 281494450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 281668750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 281843050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 282017350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 282191650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 282365950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 282540250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 282714550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 282888850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 283063150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 283237450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 283411750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 283586050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 283760350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 283934650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 284108950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 284283250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 284457550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 284631850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 284806150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 284980450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 285154750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 285329050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 285503350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 285677650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 285851950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 286026250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 286200550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 286374850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 286549150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 286723450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 286897750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 287072050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 287246350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 287420650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 287594950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 287769250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 287943550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 288117850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 288292150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 288466450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 288640750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 288815050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 288989350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 289163650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 289337950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 289512250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 289686550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 289860850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 290035150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 290209450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 290383750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 290558050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 290732350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 290906650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 291080950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 291255250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 291429550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 291603850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 291778150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 291952450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 292126750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 292301050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 292475350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 292649650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 292823950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 292998250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 293172550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 293346850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 293521150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 293695450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 293869750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 294044050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 294218350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 294392650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 294566950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 294741250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 294915550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 295089850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 295264150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 295438450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 295612750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 295787050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 295961350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 296135650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 296309950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 296484250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 296658550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 296832850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 297007150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 297181450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 297355750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 297530050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 297704350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 297878650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 298052950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 298227250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 298401550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 298575850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 298750150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 298924450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 299098750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 8025.980 ; gain = 0.000 ; free physical = 128 ; free virtual = 2640
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=87)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=87)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8071.004 ; gain = 16.000 ; free physical = 221 ; free virtual = 2645
run all
Note: Test Passed - Correct Byte Received
Time: 174250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Failure: Tests Complete
Time: 174250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
$finish called at time : 174250 ns : File "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=87)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=87)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8074.004 ; gain = 2.980 ; free physical = 182 ; free virtual = 2622
run all
Note: Test Passed - Correct Byte Received
Time: 174250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 174250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 348550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 348550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 522850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 522850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 697150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 697150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 871450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 871450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1045750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 1045750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1220050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 1220050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1394350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 1394350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1568650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 1568650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1742950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 1742950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 1917250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 1917250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2091550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 2091550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2265850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 2265850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2440150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 2440150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2614450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 2614450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2788750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 2788750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 2963050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 2963050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 3137350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 3137350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 3311650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 3311650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 3485950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 3485950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 3660250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 3660250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 3834550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 3834550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4008850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 4008850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4183150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 4183150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4357450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 4357450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4531750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 4531750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4706050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 4706050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 4880350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 4880350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5054650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 5054650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5228950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 5228950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5403250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 5403250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5577550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 5577550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5751850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 5751850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 5926150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 5926150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6100450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 6100450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6274750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 6274750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6449050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 6449050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6623350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 6623350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6797650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 6797650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 6971950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 6971950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 7146250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 7146250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 7320550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 7320550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 7494850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 7494850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 7669150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 7669150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 7843450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 7843450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8017750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 8017750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8192050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 8192050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8366350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 8366350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8540650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 8540650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8714950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 8714950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 8889250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 8889250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9063550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 9063550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9237850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 9237850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9412150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 9412150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9586450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 9586450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9760750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 9760750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 9935050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 9935050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10109350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 10109350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10283650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 10283650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10457950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 10457950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10632250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 10632250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10806550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 10806550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 10980850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 10980850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 11155150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 11155150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 11329450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 11329450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 11503750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 11503750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 11678050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 11678050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 11852350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 11852350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12026650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 12026650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12200950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 12200950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12375250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 12375250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12549550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 12549550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12723850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 12723850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 12898150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 12898150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13072450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 13072450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13246750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 13246750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13421050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 13421050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13595350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 13595350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13769650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 13769650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 13943950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 13943950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14118250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 14118250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14292550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 14292550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14466850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 14466850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14641150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 14641150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14815450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 14815450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 14989750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 14989750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 15164050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 15164050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 15338350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 15338350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 15512650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 15512650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 15686950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 15686950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 15861250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 15861250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16035550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 16035550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16209850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 16209850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16384150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 16384150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16558450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 16558450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16732750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 16732750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 16907050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 16907050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17081350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 17081350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17255650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 17255650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17429950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 17429950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17604250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 17604250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17778550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 17778550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 17952850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 17952850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18127150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 18127150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18301450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 18301450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18475750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 18475750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18650050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 18650050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18824350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 18824350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 18998650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 18998650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 19172950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 19172950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 19347250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 19347250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 19521550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 19521550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 19695850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 19695850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 19870150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 19870150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20044450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 20044450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20218750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 20218750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20393050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 20393050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20567350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 20567350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20741650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 20741650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 20915950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 20915950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21090250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 21090250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21264550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 21264550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21438850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 21438850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21613150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 21613150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21787450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 21787450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 21961750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 21961750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 22136050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 22136050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 22310350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 22310350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 22484650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 22484650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 22658950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 22658950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 22833250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 22833250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23007550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 23007550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23181850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 23181850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23356150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 23356150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23530450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 23530450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23704750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 23704750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 23879050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 23879050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24053350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 24053350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24227650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 24227650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24401950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 24401950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24576250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 24576250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24750550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 24750550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 24924850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 24924850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25099150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 25099150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25273450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 25273450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25447750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 25447750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25622050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 25622050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25796350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 25796350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 25970650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 25970650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 26144950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 26144950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 26319250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 26319250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 26493550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 26493550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 26667850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 26667850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 26842150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 26842150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27016450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 27016450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27190750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 27190750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27365050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 27365050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27539350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 27539350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27713650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 27713650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 27887950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 27887950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28062250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 28062250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28236550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 28236550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28410850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 28410850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28585150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 28585150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28759450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 28759450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 28933750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 28933750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29108050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 29108050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29282350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 29282350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29456650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 29456650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29630950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 29630950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29805250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 29805250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 29979550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 29979550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 30153850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 30153850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 30328150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 30328150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 30502450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 30502450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 30676750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 30676750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 30851050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 30851050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31025350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 31025350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31199650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 31199650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31373950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 31373950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31548250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 31548250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31722550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 31722550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 31896850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 31896850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32071150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 32071150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32245450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 32245450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32419750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 32419750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32594050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 32594050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32768350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 32768350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 32942650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 32942650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33116950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 33116950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33291250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 33291250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33465550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 33465550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33639850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 33639850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33814150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 33814150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 33988450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 33988450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 34162750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 34162750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 34337050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 34337050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 34511350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 34511350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 34685650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 34685650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 34859950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 34859950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35034250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 35034250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35208550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 35208550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35382850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 35382850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35557150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 35557150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35731450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 35731450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 35905750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 35905750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36080050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 36080050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36254350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 36254350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36428650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 36428650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36602950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 36602950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36777250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 36777250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 36951550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 36951550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37125850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 37125850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37300150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 37300150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37474450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 37474450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37648750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 37648750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37823050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 37823050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 37997350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 37997350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 38171650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 38171650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 38345950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 38345950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 38520250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 38520250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 38694550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 38694550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 38868850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 38868850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39043150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 39043150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39217450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 39217450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39391750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 39391750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39566050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 39566050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39740350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 39740350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 39914650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 39914650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40088950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 40088950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40263250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 40263250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40437550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 40437550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40611850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 40611850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40786150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 40786150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 40960450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 40960450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 41134750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 41134750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 41309050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 41309050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 41483350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 41483350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 41657650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 41657650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 41831950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 41831950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42006250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 42006250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42180550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 42180550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42354850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 42354850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42529150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 42529150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42703450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 42703450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 42877750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 42877750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43052050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 43052050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43226350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 43226350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43400650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 43400650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43574950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 43574950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43749250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 43749250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 43923550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 43923550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44097850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 44097850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44272150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 44272150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44446450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 44446450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44620750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 44620750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44795050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 44795050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 44969350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 44969350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 45143650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 45143650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 45317950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 45317950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 45492250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 45492250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 45666550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 45666550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 45840850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 45840850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46015150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 46015150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46189450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 46189450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46363750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 46363750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46538050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 46538050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46712350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 46712350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 46886650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 46886650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47060950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 47060950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47235250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 47235250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47409550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 47409550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47583850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 47583850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47758150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 47758150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 47932450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 47932450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48106750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 48106750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48281050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 48281050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48455350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 48455350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48629650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 48629650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48803950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 48803950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 48978250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 48978250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 49152550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 49152550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 49326850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 49326850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 49501150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 49501150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 49675450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 49675450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 49849750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 49849750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50024050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 50024050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50198350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 50198350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50372650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 50372650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50546950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 50546950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50721250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 50721250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 50895550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 50895550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51069850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 51069850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51244150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 51244150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51418450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 51418450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51592750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 51592750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51767050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 51767050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 51941350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 51941350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52115650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 52115650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52289950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 52289950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52464250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 52464250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52638550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 52638550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52812850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 52812850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 52987150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 52987150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 53161450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 53161450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 53335750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 53335750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 53510050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 53510050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 53684350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 53684350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 53858650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 53858650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54032950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 54032950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54207250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 54207250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54381550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 54381550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54555850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 54555850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54730150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 54730150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 54904450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 54904450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55078750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 55078750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55253050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 55253050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55427350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 55427350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55601650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 55601650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55775950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 55775950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 55950250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 55950250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56124550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 56124550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56298850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 56298850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56473150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 56473150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56647450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 56647450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56821750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 56821750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 56996050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 56996050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 57170350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 57170350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 57344650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 57344650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 57518950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 57518950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 57693250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 57693250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 57867550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 57867550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58041850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 58041850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58216150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 58216150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58390450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 58390450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58564750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 58564750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58739050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 58739050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 58913350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 58913350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59087650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 59087650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59261950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 59261950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59436250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 59436250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59610550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 59610550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59784850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 59784850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 59959150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 59959150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 60133450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 60133450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 60307750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 60307750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 60482050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 60482050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 60656350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 60656350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 60830650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 60830650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61004950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 61004950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61179250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 61179250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61353550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 61353550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61527850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 61527850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61702150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 61702150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 61876450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 61876450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62050750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 62050750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62225050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 62225050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62399350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 62399350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62573650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 62573650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62747950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 62747950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 62922250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 62922250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63096550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 63096550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63270850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 63270850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63445150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 63445150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63619450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 63619450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63793750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 63793750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 63968050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 63968050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 64142350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 64142350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 64316650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 64316650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 64490950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 64490950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 64665250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 64665250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 64839550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 64839550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65013850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 65013850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65188150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 65188150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65362450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 65362450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65536750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 65536750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65711050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 65711050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 65885350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 65885350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66059650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 66059650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66233950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 66233950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66408250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 66408250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66582550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 66582550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66756850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 66756850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 66931150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 66931150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67105450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 67105450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67279750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 67279750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67454050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 67454050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67628350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 67628350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67802650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 67802650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 67976950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 67976950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 68151250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 68151250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 68325550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 68325550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 68499850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 68499850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 68674150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 68674150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 68848450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 68848450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69022750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 69022750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69197050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 69197050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69371350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 69371350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69545650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 69545650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69719950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 69719950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 69894250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 69894250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70068550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 70068550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70242850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 70242850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70417150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 70417150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70591450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 70591450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70765750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 70765750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 70940050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 70940050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71114350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 71114350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71288650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 71288650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71462950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 71462950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71637250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 71637250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71811550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 71811550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 71985850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 71985850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 72160150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 72160150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 72334450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 72334450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 72508750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 72508750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 72683050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 72683050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 72857350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 72857350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73031650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 73031650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73205950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 73205950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73380250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 73380250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73554550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 73554550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73728850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 73728850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 73903150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 73903150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74077450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 74077450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74251750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 74251750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74426050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 74426050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74600350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 74600350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74774650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 74774650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 74948950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 74948950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75123250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 75123250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75297550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 75297550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75471850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 75471850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75646150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 75646150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75820450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 75820450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 75994750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 75994750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 76169050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 76169050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 76343350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 76343350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 76517650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 76517650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 76691950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 76691950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 76866250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 76866250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77040550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 77040550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77214850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 77214850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77389150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 77389150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77563450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 77563450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77737750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 77737750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 77912050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 77912050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78086350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 78086350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78260650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 78260650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78434950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 78434950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78609250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 78609250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78783550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 78783550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 78957850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 78957850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 79132150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 79132150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 79306450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 79306450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 79480750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 79480750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 79655050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 79655050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 79829350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 79829350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80003650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 80003650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80177950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 80177950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80352250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 80352250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80526550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 80526550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80700850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 80700850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 80875150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 80875150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81049450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 81049450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81223750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 81223750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81398050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 81398050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81572350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 81572350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81746650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 81746650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 81920950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 81920950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82095250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 82095250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82269550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 82269550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82443850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 82443850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82618150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 82618150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82792450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 82792450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 82966750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 82966750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 83141050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 83141050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 83315350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 83315350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 83489650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 83489650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 83663950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 83663950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 83838250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 83838250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84012550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 84012550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84186850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 84186850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84361150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 84361150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84535450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 84535450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84709750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 84709750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 84884050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 84884050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85058350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 85058350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85232650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 85232650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85406950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 85406950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85581250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 85581250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85755550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 85755550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 85929850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 85929850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86104150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 86104150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86278450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 86278450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86452750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 86452750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86627050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 86627050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86801350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 86801350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 86975650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 86975650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 87149950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 87149950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 87324250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 87324250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 87498550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 87498550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 87672850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 87672850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 87847150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 87847150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88021450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 88021450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88195750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 88195750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88370050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 88370050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88544350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 88544350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88718650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 88718650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 88892950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 88892950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89067250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 89067250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89241550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 89241550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89415850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 89415850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89590150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 89590150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89764450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 89764450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 89938750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 89938750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90113050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 90113050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90287350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 90287350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90461650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 90461650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90635950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 90635950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90810250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 90810250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 90984550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 90984550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 91158850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 91158850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 91333150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 91333150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 91507450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 91507450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 91681750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 91681750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 91856050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 91856050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92030350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 92030350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92204650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 92204650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92378950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 92378950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92553250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 92553250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92727550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 92727550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 92901850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 92901850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93076150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 93076150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93250450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 93250450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93424750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 93424750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93599050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 93599050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93773350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 93773350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 93947650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 93947650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94121950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 94121950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94296250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 94296250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94470550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 94470550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94644850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 94644850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94819150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 94819150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 94993450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 94993450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 95167750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 95167750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 95342050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 95342050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 95516350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 95516350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 95690650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 95690650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 95864950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 95864950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96039250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 96039250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96213550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 96213550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96387850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 96387850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96562150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 96562150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96736450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 96736450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 96910750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 96910750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97085050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 97085050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97259350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 97259350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97433650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 97433650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97607950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 97607950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97782250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 97782250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 97956550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 97956550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 98130850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 98130850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 98305150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 98305150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 98479450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 98479450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 98653750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 98653750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 98828050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 98828050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99002350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 99002350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99176650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 99176650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99350950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 99350950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99525250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 99525250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99699550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 99699550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 99873850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 99873850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100048150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 100048150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100222450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 100222450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100396750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 100396750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100571050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 100571050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100745350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 100745350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 100919650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 100919650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101093950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 101093950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101268250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 101268250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101442550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 101442550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101616850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 101616850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101791150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 101791150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 101965450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 101965450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 102139750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 102139750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 102314050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 102314050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 102488350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 102488350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 102662650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 102662650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 102836950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 102836950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103011250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 103011250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103185550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 103185550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103359850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 103359850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103534150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 103534150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103708450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 103708450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 103882750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 103882750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104057050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 104057050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104231350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 104231350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104405650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 104405650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104579950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 104579950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104754250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 104754250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 104928550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 104928550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105102850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 105102850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105277150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 105277150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105451450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 105451450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105625750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 105625750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105800050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 105800050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 105974350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 105974350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 106148650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 106148650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 106322950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 106322950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 106497250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 106497250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 106671550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 106671550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 106845850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 106845850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107020150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 107020150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107194450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 107194450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107368750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 107368750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107543050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 107543050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107717350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 107717350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 107891650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 107891650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108065950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 108065950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108240250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 108240250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108414550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 108414550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108588850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 108588850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108763150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 108763150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 108937450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 108937450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109111750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 109111750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109286050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 109286050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109460350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 109460350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109634650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 109634650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109808950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 109808950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 109983250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 109983250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 110157550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 110157550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 110331850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 110331850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 110506150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 110506150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 110680450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 110680450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 110854750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 110854750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111029050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 111029050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111203350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 111203350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111377650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 111377650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111551950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 111551950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111726250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 111726250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 111900550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 111900550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112074850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 112074850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112249150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 112249150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112423450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 112423450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112597750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 112597750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112772050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 112772050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 112946350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 112946350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113120650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 113120650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113294950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 113294950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113469250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 113469250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113643550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 113643550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113817850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 113817850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 113992150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 113992150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 114166450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 114166450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 114340750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 114340750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 114515050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 114515050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 114689350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 114689350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 114863650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 114863650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115037950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 115037950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115212250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 115212250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115386550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 115386550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115560850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 115560850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115735150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 115735150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 115909450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 115909450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116083750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 116083750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116258050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 116258050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116432350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 116432350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116606650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 116606650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116780950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 116780950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 116955250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 116955250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 117129550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 117129550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 117303850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 117303850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 117478150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 117478150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 117652450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 117652450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 117826750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 117826750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118001050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 118001050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118175350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 118175350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118349650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 118349650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118523950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 118523950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118698250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 118698250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 118872550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 118872550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119046850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 119046850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119221150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 119221150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119395450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 119395450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119569750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 119569750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119744050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 119744050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 119918350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 119918350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120092650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 120092650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120266950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 120266950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120441250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 120441250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120615550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 120615550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120789850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 120789850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 120964150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 120964150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 121138450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 121138450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 121312750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 121312750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 121487050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 121487050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 121661350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 121661350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 121835650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 121835650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122009950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 122009950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122184250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 122184250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122358550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 122358550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122532850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 122532850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122707150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 122707150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 122881450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 122881450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123055750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 123055750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123230050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 123230050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123404350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 123404350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123578650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 123578650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123752950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 123752950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 123927250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 123927250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124101550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 124101550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124275850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 124275850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124450150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 124450150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124624450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 124624450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124798750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 124798750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 124973050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 124973050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 125147350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 125147350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 125321650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 125321650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 125495950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 125495950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 125670250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 125670250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 125844550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 125844550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126018850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 126018850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126193150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 126193150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126367450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 126367450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126541750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 126541750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126716050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 126716050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 126890350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 126890350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127064650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 127064650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127238950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 127238950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127413250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 127413250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127587550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 127587550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127761850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 127761850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 127936150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 127936150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128110450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 128110450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128284750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 128284750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128459050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 128459050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128633350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 128633350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128807650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 128807650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 128981950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 128981950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 129156250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 129156250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 129330550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 129330550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 129504850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 129504850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 129679150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 129679150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 129853450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 129853450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130027750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 130027750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130202050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 130202050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130376350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 130376350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130550650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 130550650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130724950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 130724950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 130899250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 130899250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131073550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 131073550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131247850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 131247850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131422150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 131422150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131596450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 131596450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131770750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 131770750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 131945050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 131945050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132119350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 132119350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132293650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 132293650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132467950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 132467950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132642250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 132642250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132816550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 132816550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 132990850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 132990850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 133165150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 133165150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 133339450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 133339450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 133513750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 133513750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 133688050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 133688050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 133862350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 133862350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134036650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 134036650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134210950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 134210950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134385250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 134385250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134559550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 134559550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134733850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 134733850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 134908150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 134908150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135082450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 135082450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135256750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 135256750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135431050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 135431050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135605350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 135605350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135779650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 135779650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 135953950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 135953950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136128250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 136128250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136302550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 136302550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136476850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 136476850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136651150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 136651150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136825450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 136825450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 136999750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 136999750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 137174050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 137174050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 137348350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 137348350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 137522650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 137522650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 137696950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 137696950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 137871250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 137871250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138045550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 138045550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138219850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 138219850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138394150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 138394150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138568450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 138568450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138742750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 138742750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 138917050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 138917050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139091350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 139091350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139265650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 139265650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139439950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 139439950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139614250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 139614250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139788550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 139788550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 139962850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 139962850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 140137150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 140137150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 140311450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 140311450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 140485750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 140485750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 140660050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 140660050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 140834350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 140834350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141008650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 141008650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141182950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 141182950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141357250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 141357250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141531550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 141531550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141705850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 141705850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 141880150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 141880150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142054450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 142054450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142228750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 142228750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142403050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 142403050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142577350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 142577350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142751650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 142751650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 142925950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 142925950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143100250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 143100250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143274550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 143274550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143448850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 143448850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143623150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 143623150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143797450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 143797450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 143971750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 143971750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 144146050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 144146050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 144320350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 144320350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 144494650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 144494650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 144668950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 144668950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 144843250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 144843250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145017550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 145017550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145191850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 145191850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145366150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 145366150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145540450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 145540450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145714750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 145714750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 145889050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 145889050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146063350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 146063350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146237650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 146237650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146411950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 146411950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146586250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 146586250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146760550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 146760550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 146934850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 146934850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147109150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 147109150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147283450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 147283450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147457750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 147457750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147632050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 147632050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147806350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 147806350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 147980650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 147980650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 148154950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 148154950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 148329250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 148329250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 148503550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 148503550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 148677850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 148677850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 148852150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 148852150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149026450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 149026450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149200750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 149200750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149375050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 149375050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149549350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 149549350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149723650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 149723650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 149897950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 149897950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150072250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 150072250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150246550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 150246550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150420850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 150420850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150595150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 150595150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150769450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 150769450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 150943750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 150943750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151118050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 151118050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151292350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 151292350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151466650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 151466650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151640950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 151640950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151815250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 151815250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 151989550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 151989550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 152163850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 152163850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 152338150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 152338150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 152512450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 152512450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 152686750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 152686750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 152861050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 152861050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153035350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 153035350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153209650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 153209650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153383950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 153383950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153558250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 153558250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153732550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 153732550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 153906850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 153906850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154081150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 154081150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154255450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 154255450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154429750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 154429750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154604050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 154604050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154778350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 154778350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 154952650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 154952650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155126950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 155126950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155301250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 155301250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155475550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 155475550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155649850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 155649850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155824150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 155824150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 155998450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 155998450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 156172750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 156172750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 156347050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 156347050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 156521350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 156521350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 156695650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 156695650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 156869950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 156869950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157044250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 157044250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157218550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 157218550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157392850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 157392850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157567150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 157567150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157741450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 157741450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 157915750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 157915750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158090050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 158090050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158264350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 158264350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158438650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 158438650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158612950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 158612950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158787250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 158787250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 158961550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 158961550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 159135850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 159135850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 159310150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 159310150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 159484450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 159484450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 159658750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 159658750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 159833050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 159833050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160007350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 160007350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160181650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 160181650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160355950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 160355950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160530250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 160530250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160704550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 160704550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 160878850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 160878850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161053150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 161053150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161227450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 161227450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161401750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 161401750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161576050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 161576050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161750350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 161750350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 161924650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 161924650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162098950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 162098950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162273250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 162273250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162447550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 162447550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162621850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 162621850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162796150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 162796150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 162970450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 162970450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 163144750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 163144750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 163319050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 163319050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 163493350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 163493350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 163667650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 163667650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 163841950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 163841950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164016250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 164016250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164190550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 164190550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164364850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 164364850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164539150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 164539150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164713450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 164713450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 164887750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 164887750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165062050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 165062050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165236350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 165236350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165410650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 165410650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165584950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 165584950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165759250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 165759250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 165933550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 165933550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166107850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 166107850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166282150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 166282150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166456450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 166456450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166630750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 166630750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166805050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 166805050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 166979350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 166979350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 167153650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 167153650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 167327950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 167327950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 167502250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 167502250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 167676550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 167676550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 167850850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 167850850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168025150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 168025150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168199450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 168199450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168373750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 168373750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168548050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 168548050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168722350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 168722350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 168896650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 168896650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169070950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 169070950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169245250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 169245250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169419550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 169419550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169593850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 169593850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169768150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 169768150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 169942450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 169942450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170116750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 170116750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170291050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 170291050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170465350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 170465350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170639650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 170639650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170813950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 170813950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 170988250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 170988250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 171162550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 171162550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 171336850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 171336850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 171511150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 171511150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 171685450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 171685450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 171859750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 171859750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172034050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 172034050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172208350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 172208350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172382650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 172382650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172556950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 172556950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172731250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 172731250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 172905550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 172905550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173079850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 173079850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173254150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 173254150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173428450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 173428450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173602750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 173602750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173777050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 173777050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 173951350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 173951350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174125650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 174125650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174299950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 174299950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174474250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 174474250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174648550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 174648550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174822850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 174822850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 174997150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 174997150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 175171450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 175171450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 175345750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 175345750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 175520050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 175520050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 175694350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 175694350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 175868650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 175868650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176042950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 176042950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176217250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 176217250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176391550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 176391550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176565850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 176565850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176740150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 176740150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 176914450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 176914450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177088750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 177088750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177263050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 177263050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177437350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 177437350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177611650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 177611650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177785950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 177785950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 177960250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 177960250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 178134550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 178134550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 178308850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 178308850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 178483150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 178483150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 178657450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 178657450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 178831750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 178831750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179006050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 179006050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179180350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 179180350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179354650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 179354650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179528950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 179528950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179703250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 179703250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 179877550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 179877550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180051850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 180051850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180226150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 180226150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180400450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 180400450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180574750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 180574750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180749050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 180749050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 180923350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 180923350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181097650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 181097650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181271950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 181271950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181446250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 181446250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181620550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 181620550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181794850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 181794850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 181969150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 181969150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 182143450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 182143450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 182317750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 182317750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 182492050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 182492050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 182666350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 182666350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 182840650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 182840650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183014950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 183014950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183189250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 183189250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183363550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 183363550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183537850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 183537850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183712150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 183712150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 183886450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 183886450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184060750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 184060750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184235050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 184235050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184409350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 184409350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184583650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 184583650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184757950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 184757950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 184932250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 184932250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185106550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 185106550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185280850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 185280850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185455150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 185455150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185629450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 185629450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185803750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 185803750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 185978050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 185978050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 186152350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 186152350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 186326650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 186326650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 186500950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 186500950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 186675250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 186675250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 186849550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 186849550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187023850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 187023850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187198150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 187198150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187372450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 187372450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187546750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 187546750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187721050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 187721050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 187895350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 187895350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188069650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 188069650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188243950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 188243950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188418250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 188418250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188592550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 188592550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188766850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 188766850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 188941150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 188941150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189115450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 189115450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189289750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 189289750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189464050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 189464050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189638350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 189638350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189812650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 189812650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 189986950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 189986950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 190161250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 190161250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 190335550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 190335550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 190509850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 190509850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 190684150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 190684150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 190858450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 190858450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191032750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 191032750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191207050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 191207050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191381350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 191381350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191555650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 191555650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191729950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 191729950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 191904250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 191904250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192078550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 192078550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192252850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 192252850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192427150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 192427150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192601450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 192601450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192775750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 192775750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 192950050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 192950050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193124350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 193124350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193298650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 193298650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193472950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 193472950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193647250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 193647250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193821550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 193821550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 193995850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 193995850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 194170150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 194170150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 194344450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 194344450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 194518750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 194518750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 194693050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 194693050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 194867350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 194867350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195041650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 195041650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195215950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 195215950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195390250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 195390250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195564550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 195564550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195738850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 195738850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 195913150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 195913150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196087450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 196087450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196261750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 196261750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196436050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 196436050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196610350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 196610350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196784650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 196784650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 196958950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 196958950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 197133250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 197133250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 197307550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 197307550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 197481850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 197481850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 197656150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 197656150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 197830450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 197830450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198004750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 198004750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198179050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 198179050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198353350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 198353350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198527650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 198527650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198701950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 198701950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 198876250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 198876250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199050550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 199050550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199224850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 199224850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199399150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 199399150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199573450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 199573450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199747750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 199747750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 199922050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 199922050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200096350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 200096350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200270650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 200270650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200444950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 200444950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200619250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 200619250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200793550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 200793550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 200967850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 200967850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 201142150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 201142150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 201316450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 201316450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 201490750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 201490750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 201665050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 201665050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 201839350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 201839350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202013650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 202013650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202187950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 202187950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202362250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 202362250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202536550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 202536550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202710850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 202710850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 202885150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 202885150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203059450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 203059450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203233750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 203233750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203408050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 203408050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203582350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 203582350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203756650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 203756650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 203930950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 203930950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204105250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 204105250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204279550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 204279550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204453850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 204453850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204628150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 204628150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204802450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 204802450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 204976750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 204976750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 205151050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 205151050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 205325350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 205325350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 205499650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 205499650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 205673950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 205673950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 205848250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 205848250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206022550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 206022550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206196850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 206196850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206371150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 206371150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206545450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 206545450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206719750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 206719750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 206894050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 206894050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207068350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 207068350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207242650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 207242650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207416950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 207416950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207591250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 207591250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207765550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 207765550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 207939850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 207939850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208114150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 208114150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208288450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 208288450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208462750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 208462750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208637050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 208637050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208811350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 208811350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 208985650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 208985650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 209159950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 209159950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 209334250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 209334250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 209508550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 209508550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 209682850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 209682850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 209857150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 209857150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210031450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 210031450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210205750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 210205750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210380050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 210380050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210554350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 210554350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210728650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 210728650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 210902950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 210902950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211077250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 211077250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211251550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 211251550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211425850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 211425850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211600150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 211600150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211774450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 211774450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 211948750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 211948750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212123050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 212123050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212297350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 212297350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212471650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 212471650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212645950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 212645950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212820250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 212820250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 212994550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 212994550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 213168850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 213168850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 213343150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 213343150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 213517450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 213517450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 213691750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 213691750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 213866050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 213866050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214040350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 214040350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214214650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 214214650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214388950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 214388950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214563250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 214563250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214737550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 214737550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 214911850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 214911850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215086150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 215086150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215260450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 215260450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215434750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 215434750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215609050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 215609050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215783350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 215783350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 215957650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 215957650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 216131950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 216131950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 216306250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 216306250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 216480550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 216480550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 216654850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 216654850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 216829150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 216829150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217003450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 217003450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217177750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 217177750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217352050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 217352050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217526350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 217526350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217700650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 217700650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 217874950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 217874950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218049250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 218049250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218223550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 218223550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218397850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 218397850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218572150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 218572150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218746450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 218746450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 218920750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 218920750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219095050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 219095050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219269350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 219269350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219443650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 219443650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219617950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 219617950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219792250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 219792250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 219966550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 219966550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 220140850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 220140850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 220315150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 220315150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 220489450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 220489450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 220663750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 220663750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 220838050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 220838050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221012350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 221012350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221186650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 221186650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221360950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 221360950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221535250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 221535250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221709550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 221709550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 221883850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 221883850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222058150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 222058150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222232450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 222232450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222406750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 222406750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222581050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 222581050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222755350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 222755350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 222929650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 222929650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223103950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 223103950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223278250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 223278250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223452550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 223452550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223626850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 223626850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223801150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 223801150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 223975450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 223975450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 224149750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 224149750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 224324050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 224324050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 224498350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 224498350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 224672650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 224672650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 224846950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 224846950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225021250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 225021250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225195550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 225195550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225369850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 225369850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225544150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 225544150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225718450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 225718450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 225892750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 225892750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226067050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 226067050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226241350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 226241350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226415650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 226415650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226589950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 226589950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226764250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 226764250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 226938550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 226938550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227112850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 227112850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227287150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 227287150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227461450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 227461450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227635750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 227635750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227810050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 227810050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 227984350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 227984350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 228158650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 228158650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 228332950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 228332950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 228507250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 228507250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 228681550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 228681550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 228855850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 228855850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229030150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 229030150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229204450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 229204450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229378750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 229378750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229553050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 229553050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229727350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 229727350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 229901650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 229901650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230075950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 230075950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230250250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 230250250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230424550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 230424550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230598850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 230598850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230773150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 230773150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 230947450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 230947450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231121750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 231121750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231296050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 231296050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231470350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 231470350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231644650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 231644650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231818950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 231818950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 231993250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 231993250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 232167550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 232167550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 232341850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 232341850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 232516150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 232516150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 232690450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 232690450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 232864750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 232864750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233039050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 233039050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233213350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 233213350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233387650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 233387650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233561950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 233561950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233736250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 233736250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 233910550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 233910550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234084850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 234084850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234259150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 234259150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234433450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 234433450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234607750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 234607750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234782050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 234782050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 234956350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 234956350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 235130650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 235130650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 235304950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 235304950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 235479250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 235479250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 235653550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 235653550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 235827850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 235827850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236002150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 236002150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236176450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 236176450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236350750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 236350750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236525050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 236525050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236699350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 236699350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 236873650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 236873650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237047950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 237047950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237222250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 237222250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237396550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 237396550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237570850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 237570850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237745150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 237745150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 237919450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 237919450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238093750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 238093750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238268050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 238268050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238442350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 238442350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238616650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 238616650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238790950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 238790950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 238965250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 238965250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 239139550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 239139550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 239313850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 239313850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 239488150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 239488150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 239662450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 239662450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 239836750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 239836750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240011050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 240011050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240185350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 240185350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240359650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 240359650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240533950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 240533950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240708250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 240708250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 240882550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 240882550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241056850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 241056850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241231150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 241231150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241405450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 241405450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241579750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 241579750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241754050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 241754050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 241928350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 241928350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242102650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 242102650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242276950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 242276950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242451250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 242451250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242625550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 242625550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242799850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 242799850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 242974150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 242974150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 243148450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 243148450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 243322750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 243322750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 243497050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 243497050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 243671350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 243671350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 243845650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 243845650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244019950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 244019950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244194250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 244194250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244368550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 244368550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244542850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 244542850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244717150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 244717150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 244891450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 244891450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245065750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 245065750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245240050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 245240050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245414350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 245414350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245588650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 245588650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245762950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 245762950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 245937250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 245937250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246111550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 246111550 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246285850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 246285850 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246460150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 246460150 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246634450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 246634450 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246808750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 246808750 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 246983050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 246983050 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 247157350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 247157350 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 247331650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 247331650 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 247505950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 247505950 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Test Passed - Correct Byte Received
Time: 247680250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Note: Tests Complete
Time: 247680250 ns  Iteration: 0  Process: /TB_UART/line__130  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 8074.004 ; gain = 0.000 ; free physical = 111 ; free virtual = 2625
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8170.051 ; gain = 16.000 ; free physical = 187 ; free virtual = 2628
run all
Note: Test Passed - Correct Byte Received
Time: 10450 ns  Iteration: 0  Process: /TB_UART/line__112  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Failure: Tests Complete
Time: 10450 ns  Iteration: 0  Process: /TB_UART/line__112  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
$finish called at time : 10450 ns : File "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" Line 135
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8289.109 ; gain = 16.004 ; free physical = 177 ; free virtual = 2621
run all
Note: Test Passed - Correct Byte Received
Time: 10450 ns  Iteration: 0  Process: /TB_UART/line__110  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Failure: Tests Complete
Time: 10450 ns  Iteration: 0  Process: /TB_UART/line__110  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
$finish called at time : 10450 ns : File "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" Line 133
set_property is_enabled true [get_files  {/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v}]
set_property is_enabled true [get_files  /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
set_property top TOP_RV32 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: TOP_RV32
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 8781.910 ; gain = 200.609 ; free physical = 72 ; free virtual = 2210
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-6540-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-6540-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter t_CLKS_PER_BIT bound to: 115 - type: integer 
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_DV in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
ERROR: [Synth 8-448] named port connection 'o_RX_Byte' does not exist for instance 'UART' of module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:56]
ERROR: [Synth 8-448] named port connection 'o_TX_Done' does not exist for instance 'UART' of module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:57]
ERROR: [Synth 8-448] named port connection 'o_RX_DV' does not exist for instance 'UART' of module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:58]
ERROR: [Synth 8-448] named port connection 'o_TX_Serial' does not exist for instance 'UART' of module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:59]
ERROR: [Synth 8-448] named port connection 'i_TX_Byte' does not exist for instance 'UART' of module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:60]
ERROR: [Synth 8-448] named port connection 'i_TX_DV' does not exist for instance 'UART' of module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:61]
ERROR: [Synth 8-448] named port connection 'i_RX_Serial' does not exist for instance 'UART' of module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:62]
ERROR: [Synth 8-448] named port connection 'i_Clk' does not exist for instance 'UART' of module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:63]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 8821.848 ; gain = 240.547 ; free physical = 172 ; free virtual = 2248
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 3 Warnings, 0 Critical Warnings and 11 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: TOP_RV32
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8853.730 ; gain = 11.875 ; free physical = 74 ; free virtual = 2204
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-6540-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-6540-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter t_CLKS_PER_BIT bound to: 115 - type: integer 
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_DV in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
ERROR: [Synth 8-448] named port connection 'oRX_Enable' does not exist for instance 'UART' of module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:58]
ERROR: [Synth 8-448] named port connection 'iTX_DV' does not exist for instance 'UART' of module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:61]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8853.730 ; gain = 11.875 ; free physical = 161 ; free virtual = 2246
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 3 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: TOP_RV32
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8872.707 ; gain = 2.957 ; free physical = 94 ; free virtual = 2195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-6540-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-6540-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter t_CLKS_PER_BIT bound to: 115 - type: integer 
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter g_CLKS_PER_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_DV in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'TOP_CoreRV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_CoreRV32' (12#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (13#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[31]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[30]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[29]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[28]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[27]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[26]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[25]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[24]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[23]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[21]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[20]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[19]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[18]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[17]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[16]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[15]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[14]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[13]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[12]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[11]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[10]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[9]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[8]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[7]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[6]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[5]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[4]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_DV
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oTX_Done
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8872.707 ; gain = 2.957 ; free physical = 177 ; free virtual = 2230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 8879.645 ; gain = 9.895 ; free physical = 192 ; free virtual = 2247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 8879.645 ; gain = 9.895 ; free physical = 192 ; free virtual = 2247
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8901.457 ; gain = 0.000 ; free physical = 173 ; free virtual = 2238
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9010.277 ; gain = 0.000 ; free physical = 74 ; free virtual = 2157
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 9028.914 ; gain = 159.164 ; free physical = 88 ; free virtual = 2032
38 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 9028.914 ; gain = 159.172 ; free physical = 88 ; free virtual = 2033
set_property top TB_UART [current_fileset]
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 9146.969 ; gain = 5.996 ; free physical = 104 ; free virtual = 1985
run all
Note: Test Passed - Correct Byte Received
Time: 10450 ns  Iteration: 0  Process: /TB_UART/line__110  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Failure: Tests Complete
Time: 10450 ns  Iteration: 0  Process: /TB_UART/line__110  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
$finish called at time : 10450 ns : File "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" Line 133
