Gated register with subtraction logic