module single_port_ram
    #(
        parameter DATA_WIDTH = 8, 
        parameter ADDR_WIDTH = 10     )
    (
        input clk,         
        input write_en,
        input [ADDR_WIDTH-1:0] addr,
        input [DATA_WIDTH-1:0] data_in,  
        output reg [DATA_WIDTH-1:0] data_out  
    );
 
    reg [DATA_WIDTH-1:0] mem [2**ADDR_WIDTH-1:0]; 
 
    
    always @ (posedge clk) begin
        if (write_en) begin
            mem[addr] <= data_in;
        end
    end
 
    assign data_out = mem[addr];
 
endmodule