<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreAHBLite</name><vendor>Actel</vendor><library>DirectCore</library><version>3.1.102</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><userFileType>Verilog</userFileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="1"><name>rtl\vlog\test\user\testbench.v</name><logicalName>COREAHBLITE_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="2"><name>mti\scripts\wave_user.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="3"><name>mti\scripts\bfmtovec_compile.tcl</name><userFileType>unknown</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="4"><name>mti\scripts\bfmtovec.exe</name><userFileType>unknown</userFileType></file><file fileid="5"><name>mti\scripts\bfmtovec.lin</name><userFileType>unknown</userFileType></file><file fileid="6"><name>mti\scripts\coreahblite_usertb_include.bfm</name><userFileType>BFM</userFileType></file><file fileid="7"><name>mti\scripts\coreahblite_usertb_ahb_master0.bfm</name><userFileType>BFM</userFileType></file><file fileid="8"><name>mti\scripts\coreahblite_usertb_ahb_master0.vec</name><userFileType>unknown</userFileType></file><file fileid="9"><name>mti\scripts\coreahblite_usertb_ahb_master1.bfm</name><userFileType>BFM</userFileType></file><file fileid="10"><name>mti\scripts\coreahblite_usertb_ahb_master1.vec</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="11"><name>rtl\vlog\core_obfuscated\coreahblite_addrdec.v</name><logicalName>COREAHBLITE_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="12"><name>rtl\vlog\core_obfuscated\coreahblite_defaultslavesm.v</name><logicalName>COREAHBLITE_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="13"><name>rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v</name><logicalName>COREAHBLITE_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="14"><name>rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v</name><logicalName>COREAHBLITE_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="15"><name>rtl\vlog\core_obfuscated\coreahblite_initcfg.v</name><logicalName>COREAHBLITE_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="16"><name>rtl\vlog\core_obfuscated\coreahblite_masterstage.v</name><logicalName>COREAHBLITE_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="17"><name>rtl\vlog\core_obfuscated\coreahblite_slavestage.v</name><logicalName>COREAHBLITE_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="18"><name>rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v</name><logicalName>COREAHBLITE_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="19"><name>rtl\vlog\core_obfuscated\coreahblite.v</name><logicalName>COREAHBLITE_LIB</logicalName><userFileType>Verilog</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><vendorExtensions><libraries><library><name>COREAHBLITE_LIB</name><path>mti/user_vlog/COREAHBLITE_LIB</path></library></libraries></vendorExtensions></Component>