<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow 1200mV 0C Model Removal: &apos;amm_master_inst|altpll_qsys|sd1|pll7|clk[1]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >1.746</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.075</TD>
<TD >1.992</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.746</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.075</TD>
<TD >1.992</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.746</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.075</TD>
<TD >1.992</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.746</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.075</TD>
<TD >1.992</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.746</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[3]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.075</TD>
<TD >1.992</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.746</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|last_channel[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.075</TD>
<TD >1.992</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.746</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|hold_waitrequest</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.075</TD>
<TD >1.992</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.222</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >3.839</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.222</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >3.839</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.222</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >3.839</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.222</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >3.839</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.222</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >3.839</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.222</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >3.839</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.222</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.446</TD>
<TD >3.839</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.223</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.461</TD>
<TD >3.855</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.223</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.461</TD>
<TD >3.855</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.223</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.461</TD>
<TD >3.855</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.223</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.461</TD>
<TD >3.855</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.223</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.461</TD>
<TD >3.855</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.226</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.428</TD>
<TD >3.825</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.255</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.382</TD>
<TD >3.808</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.255</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.382</TD>
<TD >3.808</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.255</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.382</TD>
<TD >3.808</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.255</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.382</TD>
<TD >3.808</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.255</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.382</TD>
<TD >3.808</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.255</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.382</TD>
<TD >3.808</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.359</TD>
<TD >3.812</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.359</TD>
<TD >3.812</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.359</TD>
<TD >3.812</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.282</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.359</TD>
<TD >3.812</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.597</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.407</TD>
<TD >4.175</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.597</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.407</TD>
<TD >4.175</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.597</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.407</TD>
<TD >4.175</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.597</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.407</TD>
<TD >4.175</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.597</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.407</TD>
<TD >4.175</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.597</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.407</TD>
<TD >4.175</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.643</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|f_pop</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.078</TD>
<TD >3.892</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.079</TD>
<TD >3.894</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.079</TD>
<TD >3.894</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.057</TD>
<TD >3.872</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.057</TD>
<TD >3.872</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.057</TD>
<TD >3.872</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.081</TD>
<TD >3.896</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000010</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.079</TD>
<TD >3.894</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.079</TD>
<TD >3.894</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.079</TD>
<TD >3.894</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000000001</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.079</TD>
<TD >3.894</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.079</TD>
<TD >3.894</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000001000</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.079</TD>
<TD >3.894</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000010000</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.079</TD>
<TD >3.894</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.081</TD>
<TD >3.896</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000010000</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.081</TD>
<TD >3.896</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000001000</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.081</TD>
<TD >3.896</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.100000000</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.081</TD>
<TD >3.896</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.644</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.001000000</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.081</TD>
<TD >3.896</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.645</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.035</TD>
<TD >3.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.645</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.035</TD>
<TD >3.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.645</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.035</TD>
<TD >3.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.645</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[3]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.035</TD>
<TD >3.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.645</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[4]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.035</TD>
<TD >3.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.645</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[5]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.035</TD>
<TD >3.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.645</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[6]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.035</TD>
<TD >3.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.645</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[24]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.035</TD>
<TD >3.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.645</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.035</TD>
<TD >3.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.645</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.035</TD>
<TD >3.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.073</TD>
<TD >3.890</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][95]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.051</TD>
<TD >3.868</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][76]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.051</TD>
<TD >3.868</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][97]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.051</TD>
<TD >3.868</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.051</TD>
<TD >3.868</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.051</TD>
<TD >3.868</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][76]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.051</TD>
<TD >3.868</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >-0.008</TD>
<TD >3.809</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >-0.008</TD>
<TD >3.809</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >-0.008</TD>
<TD >3.809</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >-0.008</TD>
<TD >3.809</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >-0.008</TD>
<TD >3.809</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >-0.008</TD>
<TD >3.809</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.006</TD>
<TD >3.823</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.006</TD>
<TD >3.823</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.006</TD>
<TD >3.823</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.006</TD>
<TD >3.823</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.006</TD>
<TD >3.823</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.006</TD>
<TD >3.823</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.051</TD>
<TD >3.868</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.051</TD>
<TD >3.868</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][97]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.051</TD>
<TD >3.868</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.646</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.010</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.073</TD>
<TD >3.890</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
