#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 20 11:11:22 2020
# Process ID: 1952
# Current directory: C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5488 C:\Users\wilson\Documents\Project\Vivado_projects\w2812b-neopixelProject\W2812b_HW_Design\W2812b_HW_Design.xpr
# Log file: C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/vivado.log
# Journal file: C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/W2812b_HW_Design.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Fri Nov 20 11:11:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
create_peripheral xilinx.com user myW2812bDesignIP 1.0 -dir C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myW2812bDesignIP:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:myW2812bDesignIP:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myW2812bDesignIP:1.0]
set_property  ip_repo_paths  {C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/../ip_repo/myW2812bDesignIP_1.0 C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_myW2812bDesignIP_v1_0 -directory C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/../ip_repo c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.055 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0/src {C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_FEED.vhd C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
[Fri Nov 20 12:06:29 2020] Launched synth_1...
Run output will be captured here: c:/users/wilson/documents/project/vivado_projects/w2812b-neopixelproject/ip_repo/edit_myW2812bDesignIP_v1_0.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0'
close_project
create_project W2812bDesignIP_INTEGRATED C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812bDesignIP_INTEGRATED -part xc7z020clg484-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812bDesignIP_INTEGRATED'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "myW2812b_Design_1"
Wrote  : <C:\Users\wilson\Documents\Project\Vivado_projects\w2812b-neopixelProject\W2812bDesignIP_INTEGRATED\W2812bDesignIP_INTEGRATED.srcs\sources_1\bd\myW2812b_Design_1\myW2812b_Design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1341.055 ; gain = 0.000
update_compile_order -fileset sources_1
regenerate_bd_layout
regenerate_bd_layout
open_bd_design {C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/myW2812b_Design_1/myW2812b_Design_1.bd}
regenerate_bd_layout
open_bd_design {C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/myW2812b_Design_1/myW2812b_Design_1.bd}
open_bd_design {C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/myW2812b_Design_1/myW2812b_Design_1.bd}
create_bd_design "design_1"
Wrote  : <C:\Users\wilson\Documents\Project\Vivado_projects\w2812b-neopixelProject\W2812bDesignIP_INTEGRATED\W2812bDesignIP_INTEGRATED.srcs\sources_1\bd\design_1\design_1.bd> 
close_bd_design [get_bd_designs design_1]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 12:22:01 2020...
