ver = "0.4.0"

[[tests]]
name = "Gold"
paths = [ "polybench/*.fuse" ]
cmd = """
./bin/dahlia-run {} {}.data
"""
expect_dir = "simulation/"


[[tests]]
name = "Correctness"
paths = [ "polybench/*.fuse" ]
cmd = """
fud exec -s verilog.data {}.data \
         --through verilog \
         {} --to dat \
         -q | jq .memories
"""
expect_dir = "simulation/"

[[tests]]
name = "Unrolled"
paths = [ "unrolled/*.fuse" ]
cmd = """
fud exec -s verilog.data {}.data \
         -s futil.flags ' --disable-verify' \
         --through verilog \
         {} --to dat \
         -q | jq .memories
"""
expect_dir = "simulation/"

[[tests]]
name = "Interpreter"
paths = [ "polybench/**/*.fuse" ]
cmd = """
fud exec -s verilog.data {}.data \
         {} --to interpreter-out \
         -q | jq .memories.main
"""
expect_dir = "simulation/"

# [[tests]]
# name = "Unrolled interpreter"
# paths = [ "unrolled/*.fuse" ]
# cmd = """
# fud exec -s verilog.data {}.data \
         # {} --to interpreter-out \
         # -q | jq .memories.main
# """
# expect_dir = "simulation/"
# timeout = 120
