vhdl work "lab2_pack.vhd"
vhdl work "rom.vhd"
vhdl work "regfile.vhd"
vhdl work "ram.vhd"
vhdl work "pc.vhd"
vhdl work "output_mux.vhd"
vhdl work "controller.vhd"
vhdl work "b_mux.vhd"
vhdl work "alu.vhd"
vhdl work "processor.vhd"
verilog work "processor_tb.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
