{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528164333163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528164333165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 10:05:33 2018 " "Processing started: Tue Jun 05 10:05:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528164333165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528164333165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off weizhi_uart -c weizhi_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off weizhi_uart -c weizhi_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528164333165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1528164333440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/uart.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/speed_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_new.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_new.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_new " "Found entity 1: main_new" {  } { { "main_new.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_select.v 1 1 " "Found 1 design units, including 1 entities, in source file data_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_select " "Found entity 1: data_select" {  } { { "data_select.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/data_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_new.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_new " "Found entity 1: compare_new" {  } { { "compare_new.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_new8.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_new8.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_new8 " "Found entity 1: compare_new8" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_new8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_new8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_new8 " "Found entity 1: main_new8" {  } { { "main_new8.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_select8.v 1 1 " "Found 1 design units, including 1 entities, in source file data_select8.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_select8 " "Found entity 1: data_select8" {  } { { "data_select8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/data_select8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/compare_newtemp.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/compare_newtemp.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_newTEMP " "Found entity 1: compare_newTEMP" {  } { { "output_files/compare_newTEMP.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/output_files/compare_newTEMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_newtemp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_newtemp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_newtemp " "Found entity 1: main_newtemp" {  } { { "main_newtemp.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_newtemp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528164345537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528164345537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_new8 " "Elaborating entity \"main_new8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528164345582 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "compare_new8 inst9 " "Block or symbol \"compare_new8\" of instance \"inst9\" overlaps another block or symbol" {  } { { "main_new8.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 240 696 888 352 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1528164345585 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "compare_new8 inst11 " "Block or symbol \"compare_new8\" of instance \"inst11\" overlaps another block or symbol" {  } { { "main_new8.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 432 696 888 544 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1528164345585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_new8 compare_new8:inst11 " "Elaborating entity \"compare_new8\" for hierarchy \"compare_new8:inst11\"" {  } { { "main_new8.bdf" "inst11" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 432 696 888 544 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528164345586 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model compare_new8.v(12) " "Verilog HDL Always Construct warning at compare_new8.v(12): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528164345587 "|main_new8|compare_new8:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "close compare_new8.v(14) " "Verilog HDL Always Construct warning at compare_new8.v(14): variable \"close\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528164345587 "|main_new8|compare_new8:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "open compare_new8.v(14) " "Verilog HDL Always Construct warning at compare_new8.v(14): variable \"open\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528164345587 "|main_new8|compare_new8:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "open compare_new8.v(19) " "Verilog HDL Always Construct warning at compare_new8.v(19): variable \"open\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528164345587 "|main_new8|compare_new8:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "close compare_new8.v(19) " "Verilog HDL Always Construct warning at compare_new8.v(19): variable \"close\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new8.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/compare_new8.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528164345587 "|main_new8|compare_new8:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_select8 data_select8:inst13 " "Elaborating entity \"data_select8\" for hierarchy \"data_select8:inst13\"" {  } { { "main_new8.bdf" "inst13" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 288 320 512 464 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528164345588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst " "Elaborating entity \"uart\" for hierarchy \"uart:inst\"" {  } { { "main_new8.bdf" "inst" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 272 80 288 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528164345591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select uart:inst\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"uart:inst\|speed_select:speed_rx\"" {  } { { "uart.v" "speed_rx" { Text "D:/FPGA_pro/weizhi_uart8bit/uart.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528164345593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx uart:inst\|my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"uart:inst\|my_uart_rx:my_uart_rx\"" {  } { { "uart.v" "my_uart_rx" { Text "D:/FPGA_pro/weizhi_uart8bit/uart.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528164345594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx uart:inst\|my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"uart:inst\|my_uart_tx:my_uart_tx\"" {  } { { "uart.v" "my_uart_tx" { Text "D:/FPGA_pro/weizhi_uart8bit/uart.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528164345596 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "uart:inst\|my_uart_tx:my_uart_tx\|bps_start " "Converted tri-state buffer \"uart:inst\|my_uart_tx:my_uart_tx\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_tx.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528164345759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "uart:inst\|my_uart_rx:my_uart_rx\|bps_start " "Converted tri-state buffer \"uart:inst\|my_uart_rx:my_uart_rx\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart8bit/my_uart_rx.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528164345759 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1528164345759 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "main_new8.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart8bit/main_new8.bdf" { { 256 304 480 272 "tx" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528164346076 "|main_new8|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528164346076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1528164346158 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1528164346518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528164346610 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528164346610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528164346644 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528164346644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528164346644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528164346644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528164346663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 10:05:46 2018 " "Processing ended: Tue Jun 05 10:05:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528164346663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528164346663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528164346663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528164346663 ""}
