
telemetria_final_board2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a244  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010f4  0801a418  0801a418  0001b418  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b50c  0801b50c  0001d3d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801b50c  0801b50c  0001c50c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b514  0801b514  0001d3d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b514  0801b514  0001c514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801b518  0801b518  0001c518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003d4  20000000  0801b51c  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004064  200003d4  0801b8f0  0001d3d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004438  0801b8f0  0001d438  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d3d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003172a  00000000  00000000  0001d404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006bc5  00000000  00000000  0004eb2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f98  00000000  00000000  000556f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001901  00000000  00000000  00057690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d240  00000000  00000000  00058f91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00030060  00000000  00000000  000861d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f83e5  00000000  00000000  000b6231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ae616  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000098e0  00000000  00000000  001ae65c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001b7f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200003d4 	.word	0x200003d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801a3fc 	.word	0x0801a3fc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200003d8 	.word	0x200003d8
 800020c:	0801a3fc 	.word	0x0801a3fc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <CO_getUint8>:
 * @param buf Memory buffer to get value from.
 *
 * @return Value
 */
static inline uint8_t
CO_getUint8(const void* buf) {
 8001060:	b480      	push	{r7}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
    uint8_t value;
    (void)memmove((void*)&value, buf, sizeof(value));
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	73fb      	strb	r3, [r7, #15]
    return value;
 800106e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001070:	4618      	mov	r0, r3
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <CO_setUint8>:
 * @param value Value to be written into buf.
 *
 * @return number of bytes written.
 */
static inline uint8_t
CO_setUint8(void* buf, uint8_t value) {
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	460b      	mov	r3, r1
 8001086:	70fb      	strb	r3, [r7, #3]
    (void)memmove(buf, (const void*)&value, sizeof(value));
 8001088:	78fa      	ldrb	r2, [r7, #3]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	701a      	strb	r2, [r3, #0]
    return (uint8_t)(sizeof(value));
 800108e:	2301      	movs	r3, #1
}
 8001090:	4618      	mov	r0, r3
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <CO_setUint32>:
    return (uint8_t)(sizeof(value));
}

/** Write uint32_t value into memory buffer, see @ref CO_setUint8 */
static inline uint8_t
CO_setUint32(void* buf, uint32_t value) {
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
    (void)memmove(buf, (const void*)&value, sizeof(value));
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	601a      	str	r2, [r3, #0]
    return (uint8_t)(sizeof(value));
 80010ac:	2304      	movs	r3, #4
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <OD_getIndex>:
 * @param entry Object Dictionary entry.
 *
 * @return OD index
 */
static inline uint16_t
OD_getIndex(const OD_entry_t* entry) {
 80010ba:	b480      	push	{r7}
 80010bc:	b083      	sub	sp, #12
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d002      	beq.n	80010ce <OD_getIndex+0x14>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	881b      	ldrh	r3, [r3, #0]
 80010cc:	e000      	b.n	80010d0 <OD_getIndex+0x16>
 80010ce:	2300      	movs	r3, #0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <OD_extension_init>:
 * NULL, extension will be removed.
 *
 * @return "ODR_OK" on success, "ODR_IDX_NOT_EXIST" if OD object doesn't exist.
 */
static inline ODR_t
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d101      	bne.n	80010f0 <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 80010ec:	2305      	movs	r3, #5
 80010ee:	e003      	b.n	80010f8 <OD_extension_init+0x1c>
    }
    entry->extension = extension;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80010f6:	2300      	movs	r3, #0
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <OD_get_u32>:
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
}

/** Get uint32_t variable from Object Dictionary, see @ref OD_get_value */
static inline ODR_t
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af02      	add	r7, sp, #8
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	607a      	str	r2, [r7, #4]
 800110e:	603b      	str	r3, [r7, #0]
 8001110:	460b      	mov	r3, r1
 8001112:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001114:	7af9      	ldrb	r1, [r7, #11]
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	2304      	movs	r3, #4
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	68f8      	ldr	r0, [r7, #12]
 8001120:	f001 fba0 	bl	8002864 <OD_get_value>
 8001124:	4603      	mov	r3, r0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <OD_read_1014_default>:
 * Custom functions for read/write OD object "COB-ID EMCY"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_read_1014_default(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 800112e:	b580      	push	{r7, lr}
 8001130:	b086      	sub	sp, #24
 8001132:	af00      	add	r7, sp, #0
 8001134:	60f8      	str	r0, [r7, #12]
 8001136:	60b9      	str	r1, [r7, #8]
 8001138:	607a      	str	r2, [r7, #4]
 800113a:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count < sizeof(uint32_t))
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d00c      	beq.n	800115c <OD_read_1014_default+0x2e>
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	7d1b      	ldrb	r3, [r3, #20]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d108      	bne.n	800115c <OD_read_1014_default+0x2e>
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d005      	beq.n	800115c <OD_read_1014_default+0x2e>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2b03      	cmp	r3, #3
 8001154:	d902      	bls.n	800115c <OD_read_1014_default+0x2e>
        || (countRead == NULL)) {
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d101      	bne.n	8001160 <OD_read_1014_default+0x32>
        return ODR_DEV_INCOMPAT;
 800115c:	2309      	movs	r3, #9
 800115e:	e01a      	b.n	8001196 <OD_read_1014_default+0x68>
    }

    CO_EM_t* em = (CO_EM_t*)stream->object;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	617b      	str	r3, [r7, #20]

    uint32_t COB_IDEmergency32 = em->producerEnabled ? 0U : 0x80000000U;
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <OD_read_1014_default+0x44>
 800116e:	2300      	movs	r3, #0
 8001170:	e001      	b.n	8001176 <OD_read_1014_default+0x48>
 8001172:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001176:	613b      	str	r3, [r7, #16]
    COB_IDEmergency32 |= CO_CAN_ID_EMERGENCY + (uint32_t)em->nodeId;
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800117e:	3380      	adds	r3, #128	@ 0x80
 8001180:	693a      	ldr	r2, [r7, #16]
 8001182:	4313      	orrs	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
    (void)CO_setUint32(buf, COB_IDEmergency32);
 8001186:	6939      	ldr	r1, [r7, #16]
 8001188:	68b8      	ldr	r0, [r7, #8]
 800118a:	f7ff ff87 	bl	800109c <CO_setUint32>

    *countRead = sizeof(uint32_t);
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	2204      	movs	r2, #4
 8001192:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <OD_read_1003>:
 * Custom functions for read/write OD object _OD_statusBits_, optional
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_read_1003(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 800119e:	b580      	push	{r7, lr}
 80011a0:	b086      	sub	sp, #24
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	60f8      	str	r0, [r7, #12]
 80011a6:	60b9      	str	r1, [r7, #8]
 80011a8:	607a      	str	r2, [r7, #4]
 80011aa:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (buf == NULL) || (countRead == NULL) || ((count < 4U) && (stream->subIndex > 0U))
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00f      	beq.n	80011d2 <OD_read_1003+0x34>
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d00c      	beq.n	80011d2 <OD_read_1003+0x34>
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d009      	beq.n	80011d2 <OD_read_1003+0x34>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b03      	cmp	r3, #3
 80011c2:	d803      	bhi.n	80011cc <OD_read_1003+0x2e>
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	7d1b      	ldrb	r3, [r3, #20]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d102      	bne.n	80011d2 <OD_read_1003+0x34>
        || (count < 1U)) {
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d101      	bne.n	80011d6 <OD_read_1003+0x38>
        return ODR_DEV_INCOMPAT;
 80011d2:	2309      	movs	r3, #9
 80011d4:	e04c      	b.n	8001270 <OD_read_1003+0xd2>
    }

    CO_EM_t* em = (CO_EM_t*)stream->object;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	613b      	str	r3, [r7, #16]

    if (em->fifoSize < 2U) {
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	7f1b      	ldrb	r3, [r3, #28]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d801      	bhi.n	80011e8 <OD_read_1003+0x4a>
        return ODR_DEV_INCOMPAT;
 80011e4:	2309      	movs	r3, #9
 80011e6:	e043      	b.n	8001270 <OD_read_1003+0xd2>
    }
    if (stream->subIndex == 0U) {
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	7d1b      	ldrb	r3, [r3, #20]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10b      	bne.n	8001208 <OD_read_1003+0x6a>
        (void)CO_setUint8(buf, em->fifoCount);
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011f6:	4619      	mov	r1, r3
 80011f8:	68b8      	ldr	r0, [r7, #8]
 80011fa:	f7ff ff3f 	bl	800107c <CO_setUint8>

        *countRead = sizeof(uint8_t);
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	2201      	movs	r2, #1
 8001202:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 8001204:	2300      	movs	r3, #0
 8001206:	e033      	b.n	8001270 <OD_read_1003+0xd2>
    } else if (stream->subIndex <= em->fifoCount) {
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	7d1a      	ldrb	r2, [r3, #20]
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001212:	429a      	cmp	r2, r3
 8001214:	d82b      	bhi.n	800126e <OD_read_1003+0xd0>
        /* newest error is reported on subIndex 1 and is stored just behind
         * fifoWrPtr. Get correct index in FIFO buffer. */
        int16_t index = (int16_t)em->fifoWrPtr - (int16_t)stream->subIndex;
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	7f5b      	ldrb	r3, [r3, #29]
 800121a:	461a      	mov	r2, r3
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	7d1b      	ldrb	r3, [r3, #20]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	b29b      	uxth	r3, r3
 8001224:	82fb      	strh	r3, [r7, #22]
        if (index < 0) {
 8001226:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800122a:	2b00      	cmp	r3, #0
 800122c:	da07      	bge.n	800123e <OD_read_1003+0xa0>
            index += (int16_t)em->fifoSize;
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	7f1b      	ldrb	r3, [r3, #28]
 8001232:	461a      	mov	r2, r3
 8001234:	8afb      	ldrh	r3, [r7, #22]
 8001236:	4413      	add	r3, r2
 8001238:	b29b      	uxth	r3, r3
 800123a:	82fb      	strh	r3, [r7, #22]
 800123c:	e007      	b.n	800124e <OD_read_1003+0xb0>
        } else if (index >= (int16_t)(em->fifoSize)) {
 800123e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	7f12      	ldrb	r2, [r2, #28]
 8001246:	4293      	cmp	r3, r2
 8001248:	db01      	blt.n	800124e <OD_read_1003+0xb0>
            return ODR_DEV_INCOMPAT;
 800124a:	2309      	movs	r3, #9
 800124c:	e010      	b.n	8001270 <OD_read_1003+0xd2>
        } else { /* MISRA C 2004 14.10 */
        }
        (void)CO_setUint32(buf, em->fifo[index].msg);
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	699a      	ldr	r2, [r3, #24]
 8001252:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001256:	00db      	lsls	r3, r3, #3
 8001258:	4413      	add	r3, r2
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4619      	mov	r1, r3
 800125e:	68b8      	ldr	r0, [r7, #8]
 8001260:	f7ff ff1c 	bl	800109c <CO_setUint32>

        *countRead = sizeof(uint32_t);
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	2204      	movs	r2, #4
 8001268:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 800126a:	2300      	movs	r3, #0
 800126c:	e000      	b.n	8001270 <OD_read_1003+0xd2>
    } else {
        return ODR_NO_DATA;
 800126e:	2319      	movs	r3, #25
    }
}
 8001270:	4618      	mov	r0, r3
 8001272:	3718      	adds	r7, #24
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <OD_write_1003>:

static ODR_t
OD_write_1003(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
 8001284:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count != 1U) || (countWritten == NULL)) {
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d00c      	beq.n	80012a6 <OD_write_1003+0x2e>
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	7d1b      	ldrb	r3, [r3, #20]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d108      	bne.n	80012a6 <OD_write_1003+0x2e>
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d005      	beq.n	80012a6 <OD_write_1003+0x2e>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d102      	bne.n	80012a6 <OD_write_1003+0x2e>
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d101      	bne.n	80012aa <OD_write_1003+0x32>
        return ODR_DEV_INCOMPAT;
 80012a6:	2309      	movs	r3, #9
 80012a8:	e012      	b.n	80012d0 <OD_write_1003+0x58>
    }

    if (CO_getUint8(buf) != 0U) {
 80012aa:	68b8      	ldr	r0, [r7, #8]
 80012ac:	f7ff fed8 	bl	8001060 <CO_getUint8>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <OD_write_1003+0x42>
        return ODR_INVALID_VALUE;
 80012b6:	230f      	movs	r3, #15
 80012b8:	e00a      	b.n	80012d0 <OD_write_1003+0x58>
    }

    CO_EM_t* em = (CO_EM_t*)stream->object;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	617b      	str	r3, [r7, #20]

    /* clear error history */
    em->fifoCount = 0;
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	2200      	movs	r2, #0
 80012c4:	f883 2020 	strb.w	r2, [r3, #32]

    *countWritten = sizeof(uint8_t);
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	2201      	movs	r2, #1
 80012cc:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 80012ce:	2300      	movs	r3, #0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3718      	adds	r7, #24
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <CO_EM_init>:
           OD_entry_t* OD_statusBits,
#endif
#if (((CO_CONFIG_EM)&CO_CONFIG_EM_CONSUMER) != 0) || defined CO_DOXYGEN
           CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdx,
#endif
           const uint8_t nodeId, uint32_t* errInfo) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b088      	sub	sp, #32
 80012dc:	af02      	add	r7, sp, #8
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
 80012e4:	603b      	str	r3, [r7, #0]
    (void)nodeId; /* may be unused */
    CO_ReturnError_t ret = CO_ERROR_NO;
 80012e6:	2300      	movs	r3, #0
 80012e8:	75fb      	strb	r3, [r7, #23]

    /* verify arguments */
    if ((em == NULL) || (OD_1001_errReg == NULL)
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d01a      	beq.n	8001326 <CO_EM_init+0x4e>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d017      	beq.n	8001326 <CO_EM_init+0x4e>
#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
        || ((fifo == NULL) && (fifoSize >= 2U))
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d103      	bne.n	8001304 <CO_EM_init+0x2c>
 80012fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d810      	bhi.n	8001326 <CO_EM_init+0x4e>
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
        || (OD_1014_cobIdEm == NULL) || (CANdevTx == NULL) || (nodeId < 1U) || (nodeId > 127U)
 8001304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001306:	2b00      	cmp	r3, #0
 8001308:	d00d      	beq.n	8001326 <CO_EM_init+0x4e>
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d00a      	beq.n	8001326 <CO_EM_init+0x4e>
 8001310:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001314:	2b00      	cmp	r3, #0
 8001316:	d006      	beq.n	8001326 <CO_EM_init+0x4e>
 8001318:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 800131c:	2b00      	cmp	r3, #0
 800131e:	db02      	blt.n	8001326 <CO_EM_init+0x4e>
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_HISTORY) != 0
        || (OD_1003_preDefErr == NULL)
 8001320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001322:	2b00      	cmp	r3, #0
 8001324:	d102      	bne.n	800132c <CO_EM_init+0x54>
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_CONSUMER) != 0
        || (CANdevRx == NULL)
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001326:	f04f 33ff 	mov.w	r3, #4294967295
 800132a:	e0a7      	b.n	800147c <CO_EM_init+0x1a4>
    }

    /* clear the object */
    (void)memset(em, 0, sizeof(CO_EM_t));
 800132c:	2250      	movs	r2, #80	@ 0x50
 800132e:	2100      	movs	r1, #0
 8001330:	68f8      	ldr	r0, [r7, #12]
 8001332:	f015 fe93 	bl	801705c <memset>

    /* set object variables */
    em->CANdevTx = CANdevTx;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	68ba      	ldr	r2, [r7, #8]
 800133a:	615a      	str	r2, [r3, #20]

    /* get and verify "Error register" from Object Dictionary */
    em->errorRegister = OD_getPtr(OD_1001_errReg, 0, sizeof(uint8_t), NULL);
 800133c:	2300      	movs	r3, #0
 800133e:	2201      	movs	r2, #1
 8001340:	2100      	movs	r1, #0
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f001 fb08 	bl	8002958 <OD_getPtr>
 8001348:	4602      	mov	r2, r0
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	60da      	str	r2, [r3, #12]
    if (em->errorRegister == NULL) {
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d10c      	bne.n	8001370 <CO_EM_init+0x98>
        if (errInfo != NULL) {
 8001356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001358:	2b00      	cmp	r3, #0
 800135a:	d006      	beq.n	800136a <CO_EM_init+0x92>
            *errInfo = OD_getIndex(OD_1001_errReg);
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff feac 	bl	80010ba <OD_getIndex>
 8001362:	4603      	mov	r3, r0
 8001364:	461a      	mov	r2, r3
 8001366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001368:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800136a:	f06f 030b 	mvn.w	r3, #11
 800136e:	e085      	b.n	800147c <CO_EM_init+0x1a4>
    }
    *em->errorRegister = 0;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]

#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
    em->fifo = fifo;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	619a      	str	r2, [r3, #24]
    em->fifoSize = fifoSize;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001384:	771a      	strb	r2, [r3, #28]
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
    /* get initial and verify "COB-ID EMCY" from Object Dictionary */
    uint32_t COB_IDEmergency32;
    ODR_t odRet;
    odRet = OD_get_u32(OD_1014_cobIdEm, 0, &COB_IDEmergency32, true);
 8001386:	f107 0210 	add.w	r2, r7, #16
 800138a:	2301      	movs	r3, #1
 800138c:	2100      	movs	r1, #0
 800138e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001390:	f7ff feb8 	bl	8001104 <OD_get_u32>
 8001394:	4603      	mov	r3, r0
 8001396:	75bb      	strb	r3, [r7, #22]
    if ((odRet != ODR_OK) || ((COB_IDEmergency32 & 0x7FFFF800U) != 0U)) {
 8001398:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d104      	bne.n	80013aa <CO_EM_init+0xd2>
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	4b38      	ldr	r3, [pc, #224]	@ (8001484 <CO_EM_init+0x1ac>)
 80013a4:	4013      	ands	r3, r2
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d010      	beq.n	80013cc <CO_EM_init+0xf4>
        if (errInfo != NULL) {
 80013aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d006      	beq.n	80013be <CO_EM_init+0xe6>
            *errInfo = OD_getIndex(OD_1014_cobIdEm);
 80013b0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013b2:	f7ff fe82 	bl	80010ba <OD_getIndex>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013bc:	601a      	str	r2, [r3, #0]
        }
        /* don't break a program, if only value of a parameter is wrong */
        if (odRet != ODR_OK) {
 80013be:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d002      	beq.n	80013cc <CO_EM_init+0xf4>
            return CO_ERROR_OD_PARAMETERS;
 80013c6:	f06f 030b 	mvn.w	r3, #11
 80013ca:	e057      	b.n	800147c <CO_EM_init+0x1a4>
     * memory. In that case it is necessary to add nodeId of this node to the stored value. */
    if (producerCanId == CO_CAN_ID_EMERGENCY) {
        producerCanId += nodeId;
    }
#else
    uint16_t producerCanId = CO_CAN_ID_EMERGENCY + (uint16_t)nodeId;
 80013cc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80013d0:	b29b      	uxth	r3, r3
 80013d2:	3380      	adds	r3, #128	@ 0x80
 80013d4:	82bb      	strh	r3, [r7, #20]
    em->producerEnabled = (COB_IDEmergency32 & 0x80000000U) == 0U;
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	43db      	mvns	r3, r3
 80013da:	0fdb      	lsrs	r3, r3, #31
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	461a      	mov	r2, r3
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	625a      	str	r2, [r3, #36]	@ 0x24

    em->OD_1014_extension.object = em;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	631a      	str	r2, [r3, #48]	@ 0x30
    em->OD_1014_extension.read = OD_read_1014_default;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	4a26      	ldr	r2, [pc, #152]	@ (8001488 <CO_EM_init+0x1b0>)
 80013ee:	635a      	str	r2, [r3, #52]	@ 0x34
    em->OD_1014_extension.write = OD_writeOriginal;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	4a26      	ldr	r2, [pc, #152]	@ (800148c <CO_EM_init+0x1b4>)
 80013f4:	639a      	str	r2, [r3, #56]	@ 0x38
    odRet = OD_extension_init(OD_1014_cobIdEm, &em->OD_1014_extension);
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	3330      	adds	r3, #48	@ 0x30
 80013fa:	4619      	mov	r1, r3
 80013fc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013fe:	f7ff fe6d 	bl	80010dc <OD_extension_init>
 8001402:	4603      	mov	r3, r0
 8001404:	75bb      	strb	r3, [r7, #22]
    if (odRet != ODR_OK) {
 8001406:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d00c      	beq.n	8001428 <CO_EM_init+0x150>
        if (errInfo != NULL) {
 800140e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001410:	2b00      	cmp	r3, #0
 8001412:	d006      	beq.n	8001422 <CO_EM_init+0x14a>
            *errInfo = OD_getIndex(OD_1014_cobIdEm);
 8001414:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001416:	f7ff fe50 	bl	80010ba <OD_getIndex>
 800141a:	4603      	mov	r3, r0
 800141c:	461a      	mov	r2, r3
 800141e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001420:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8001422:	f06f 030b 	mvn.w	r3, #11
 8001426:	e029      	b.n	800147c <CO_EM_init+0x1a4>
    }
#endif

    /* configure parameters and emergency message CAN transmission */
    em->nodeId = nodeId;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800142e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    em->CANtxBuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, producerCanId, false, 8U, false);
 8001432:	8aba      	ldrh	r2, [r7, #20]
 8001434:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8001436:	2300      	movs	r3, #0
 8001438:	9301      	str	r3, [sp, #4]
 800143a:	2308      	movs	r3, #8
 800143c:	9300      	str	r3, [sp, #0]
 800143e:	2300      	movs	r3, #0
 8001440:	68b8      	ldr	r0, [r7, #8]
 8001442:	f006 f8f9 	bl	8007638 <CO_CANtxBufferInit>
 8001446:	4602      	mov	r2, r0
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (em->CANtxBuff == NULL) {
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001450:	2b00      	cmp	r3, #0
 8001452:	d102      	bne.n	800145a <CO_EM_init+0x182>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001454:	f04f 33ff 	mov.w	r3, #4294967295
 8001458:	e010      	b.n	800147c <CO_EM_init+0x1a4>
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PROD_INHIBIT */
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER */

#if ((CO_CONFIG_EM)&CO_CONFIG_EM_HISTORY) != 0
    /* If OD entry available, make access to em->preDefErr */
    em->OD_1003_extension.object = em;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	68fa      	ldr	r2, [r7, #12]
 800145e:	641a      	str	r2, [r3, #64]	@ 0x40
    em->OD_1003_extension.read = OD_read_1003;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	4a0b      	ldr	r2, [pc, #44]	@ (8001490 <CO_EM_init+0x1b8>)
 8001464:	645a      	str	r2, [r3, #68]	@ 0x44
    em->OD_1003_extension.write = OD_write_1003;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	4a0a      	ldr	r2, [pc, #40]	@ (8001494 <CO_EM_init+0x1bc>)
 800146a:	649a      	str	r2, [r3, #72]	@ 0x48
    (void)OD_extension_init(OD_1003_preDefErr, &em->OD_1003_extension);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	3340      	adds	r3, #64	@ 0x40
 8001470:	4619      	mov	r1, r3
 8001472:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001474:	f7ff fe32 	bl	80010dc <OD_extension_init>
    em->pFunctSignalRx = NULL;
    /* configure SDO server CAN reception */
    ret = CO_CANrxBufferInit(CANdevRx, CANdevRxIdx, CO_CAN_ID_EMERGENCY, 0x780, false, (void*)em, CO_EM_receive);
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_CONSUMER */

    return ret;
 8001478:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800147c:	4618      	mov	r0, r3
 800147e:	3718      	adds	r7, #24
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	7ffff800 	.word	0x7ffff800
 8001488:	0800112f 	.word	0x0800112f
 800148c:	0800244f 	.word	0x0800244f
 8001490:	0800119f 	.word	0x0800119f
 8001494:	08001279 	.word	0x08001279

08001498 <CO_EM_process>:
    }
}
#endif

void
CO_EM_process(CO_EM_t* em, bool_t NMTisPreOrOperational, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af02      	add	r7, sp, #8
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
 80014a4:	603b      	str	r3, [r7, #0]
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PROD_INHIBIT) == 0
    (void)timeDifference_us; /* may be unused */
#endif

    /* verify errors from driver */
    uint16_t CANerrSt = em->CANdevTx->CANerrorStatus;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	695b      	ldr	r3, [r3, #20]
 80014aa:	8a5b      	ldrh	r3, [r3, #18]
 80014ac:	82bb      	strh	r3, [r7, #20]
    if (CANerrSt != em->CANerrorStatusOld) {
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	8a1b      	ldrh	r3, [r3, #16]
 80014b2:	8aba      	ldrh	r2, [r7, #20]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	f000 80a3 	beq.w	8001600 <CO_EM_process+0x168>
        uint16_t CANerrStChanged = CANerrSt ^ em->CANerrorStatusOld;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	8a1a      	ldrh	r2, [r3, #16]
 80014be:	8abb      	ldrh	r3, [r7, #20]
 80014c0:	4053      	eors	r3, r2
 80014c2:	827b      	strh	r3, [r7, #18]
        em->CANerrorStatusOld = CANerrSt;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	8aba      	ldrh	r2, [r7, #20]
 80014c8:	821a      	strh	r2, [r3, #16]

        if ((CANerrStChanged & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING)) != 0U) {
 80014ca:	8a7a      	ldrh	r2, [r7, #18]
 80014cc:	f240 1301 	movw	r3, #257	@ 0x101
 80014d0:	4013      	ands	r3, r2
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d010      	beq.n	80014f8 <CO_EM_process+0x60>
            CO_error(em, (CANerrSt & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING)) != 0U, CO_EM_CAN_BUS_WARNING,
 80014d6:	8aba      	ldrh	r2, [r7, #20]
 80014d8:	f240 1301 	movw	r3, #257	@ 0x101
 80014dc:	4013      	ands	r3, r2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	bf14      	ite	ne
 80014e2:	2301      	movne	r3, #1
 80014e4:	2300      	moveq	r3, #0
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	4619      	mov	r1, r3
 80014ea:	2300      	movs	r3, #0
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	2300      	movs	r3, #0
 80014f0:	2201      	movs	r2, #1
 80014f2:	68f8      	ldr	r0, [r7, #12]
 80014f4:	f000 f91b 	bl	800172e <CO_error>
                     CO_EMC_NO_ERROR, 0);
        }
        if ((CANerrStChanged & CO_CAN_ERRTX_PASSIVE) != 0U) {
 80014f8:	8a7b      	ldrh	r3, [r7, #18]
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d010      	beq.n	8001524 <CO_EM_process+0x8c>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PASSIVE) != 0U, CO_EM_CAN_TX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);
 8001502:	8abb      	ldrh	r3, [r7, #20]
 8001504:	f003 0302 	and.w	r3, r3, #2
 8001508:	2b00      	cmp	r3, #0
 800150a:	bf14      	ite	ne
 800150c:	2301      	movne	r3, #1
 800150e:	2300      	moveq	r3, #0
 8001510:	b2db      	uxtb	r3, r3
 8001512:	4619      	mov	r1, r3
 8001514:	2300      	movs	r3, #0
 8001516:	9300      	str	r3, [sp, #0]
 8001518:	f248 1320 	movw	r3, #33056	@ 0x8120
 800151c:	2207      	movs	r2, #7
 800151e:	68f8      	ldr	r0, [r7, #12]
 8001520:	f000 f905 	bl	800172e <CO_error>
        }
        if ((CANerrStChanged & CO_CAN_ERRTX_BUS_OFF) != 0U) {
 8001524:	8a7b      	ldrh	r3, [r7, #18]
 8001526:	f003 0304 	and.w	r3, r3, #4
 800152a:	2b00      	cmp	r3, #0
 800152c:	d010      	beq.n	8001550 <CO_EM_process+0xb8>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_BUS_OFF) != 0U, CO_EM_CAN_TX_BUS_OFF, CO_EMC_BUS_OFF_RECOVERED, 0);
 800152e:	8abb      	ldrh	r3, [r7, #20]
 8001530:	f003 0304 	and.w	r3, r3, #4
 8001534:	2b00      	cmp	r3, #0
 8001536:	bf14      	ite	ne
 8001538:	2301      	movne	r3, #1
 800153a:	2300      	moveq	r3, #0
 800153c:	b2db      	uxtb	r3, r3
 800153e:	4619      	mov	r1, r3
 8001540:	2300      	movs	r3, #0
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	f248 1340 	movw	r3, #33088	@ 0x8140
 8001548:	2212      	movs	r2, #18
 800154a:	68f8      	ldr	r0, [r7, #12]
 800154c:	f000 f8ef 	bl	800172e <CO_error>
        }
        if ((CANerrStChanged & CO_CAN_ERRTX_OVERFLOW) != 0U) {
 8001550:	8a7b      	ldrh	r3, [r7, #18]
 8001552:	f003 0308 	and.w	r3, r3, #8
 8001556:	2b00      	cmp	r3, #0
 8001558:	d010      	beq.n	800157c <CO_EM_process+0xe4>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_OVERFLOW) != 0U, CO_EM_CAN_TX_OVERFLOW, CO_EMC_CAN_OVERRUN, 0);
 800155a:	8abb      	ldrh	r3, [r7, #20]
 800155c:	f003 0308 	and.w	r3, r3, #8
 8001560:	2b00      	cmp	r3, #0
 8001562:	bf14      	ite	ne
 8001564:	2301      	movne	r3, #1
 8001566:	2300      	moveq	r3, #0
 8001568:	b2db      	uxtb	r3, r3
 800156a:	4619      	mov	r1, r3
 800156c:	2300      	movs	r3, #0
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	f248 1310 	movw	r3, #33040	@ 0x8110
 8001574:	2214      	movs	r2, #20
 8001576:	68f8      	ldr	r0, [r7, #12]
 8001578:	f000 f8d9 	bl	800172e <CO_error>
        }
        if ((CANerrStChanged & CO_CAN_ERRTX_PDO_LATE) != 0U) {
 800157c:	8a7b      	ldrh	r3, [r7, #18]
 800157e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001582:	2b00      	cmp	r3, #0
 8001584:	d010      	beq.n	80015a8 <CO_EM_process+0x110>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PDO_LATE) != 0U, CO_EM_TPDO_OUTSIDE_WINDOW, CO_EMC_COMMUNICATION, 0);
 8001586:	8abb      	ldrh	r3, [r7, #20]
 8001588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800158c:	2b00      	cmp	r3, #0
 800158e:	bf14      	ite	ne
 8001590:	2301      	movne	r3, #1
 8001592:	2300      	moveq	r3, #0
 8001594:	b2db      	uxtb	r3, r3
 8001596:	4619      	mov	r1, r3
 8001598:	2300      	movs	r3, #0
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 80015a0:	2215      	movs	r2, #21
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	f000 f8c3 	bl	800172e <CO_error>
        }
        if ((CANerrStChanged & CO_CAN_ERRRX_PASSIVE) != 0U) {
 80015a8:	8a7b      	ldrh	r3, [r7, #18]
 80015aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d010      	beq.n	80015d4 <CO_EM_process+0x13c>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_PASSIVE) != 0U, CO_EM_CAN_RX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);
 80015b2:	8abb      	ldrh	r3, [r7, #20]
 80015b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	bf14      	ite	ne
 80015bc:	2301      	movne	r3, #1
 80015be:	2300      	moveq	r3, #0
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	4619      	mov	r1, r3
 80015c4:	2300      	movs	r3, #0
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	f248 1320 	movw	r3, #33056	@ 0x8120
 80015cc:	2206      	movs	r2, #6
 80015ce:	68f8      	ldr	r0, [r7, #12]
 80015d0:	f000 f8ad 	bl	800172e <CO_error>
        }
        if ((CANerrStChanged & CO_CAN_ERRRX_OVERFLOW) != 0U) {
 80015d4:	8a7b      	ldrh	r3, [r7, #18]
 80015d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d010      	beq.n	8001600 <CO_EM_process+0x168>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_OVERFLOW) != 0U, CO_EM_CAN_RXB_OVERFLOW, CO_EMC_CAN_OVERRUN, 0);
 80015de:	8abb      	ldrh	r3, [r7, #20]
 80015e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	bf14      	ite	ne
 80015e8:	2301      	movne	r3, #1
 80015ea:	2300      	moveq	r3, #0
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	4619      	mov	r1, r3
 80015f0:	2300      	movs	r3, #0
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	f248 1310 	movw	r3, #33040	@ 0x8110
 80015f8:	2213      	movs	r2, #19
 80015fa:	68f8      	ldr	r0, [r7, #12]
 80015fc:	f000 f897 	bl	800172e <CO_error>
        }
    }

    /* calculate Error register */
    uint8_t errorRegister = 0U;
 8001600:	2300      	movs	r3, #0
 8001602:	75fb      	strb	r3, [r7, #23]
    if (CO_CONFIG_ERR_CONDITION_GENERIC) {
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	795b      	ldrb	r3, [r3, #5]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d003      	beq.n	8001614 <CO_EM_process+0x17c>
        errorRegister |= (uint8_t)CO_ERR_REG_GENERIC_ERR;
 800160c:	7dfb      	ldrb	r3, [r7, #23]
 800160e:	f043 0301 	orr.w	r3, r3, #1
 8001612:	75fb      	strb	r3, [r7, #23]
#ifdef CO_CONFIG_ERR_CONDITION_TEMPERATURE
    if (CO_CONFIG_ERR_CONDITION_TEMPERATURE) {
        errorRegister |= (uint8_t)CO_ERR_REG_TEMPERATURE;
    }
#endif
    if (CO_CONFIG_ERR_CONDITION_COMMUNICATION) {
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	789b      	ldrb	r3, [r3, #2]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d103      	bne.n	8001624 <CO_EM_process+0x18c>
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	78db      	ldrb	r3, [r3, #3]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d003      	beq.n	800162c <CO_EM_process+0x194>
        errorRegister |= (uint8_t)CO_ERR_REG_COMMUNICATION;
 8001624:	7dfb      	ldrb	r3, [r7, #23]
 8001626:	f043 0310 	orr.w	r3, r3, #16
 800162a:	75fb      	strb	r3, [r7, #23]
#ifdef CO_CONFIG_ERR_CONDITION_DEV_PROFILE
    if (CO_CONFIG_ERR_CONDITION_DEV_PROFILE) {
        errorRegister |= (uint8_t)CO_ERR_REG_DEV_PROFILE;
    }
#endif
    if (CO_CONFIG_ERR_CONDITION_MANUFACTURER) {
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	7a1b      	ldrb	r3, [r3, #8]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d103      	bne.n	800163c <CO_EM_process+0x1a4>
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	7a5b      	ldrb	r3, [r3, #9]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d003      	beq.n	8001644 <CO_EM_process+0x1ac>
        errorRegister |= (uint8_t)CO_ERR_REG_MANUFACTURER;
 800163c:	7dfb      	ldrb	r3, [r7, #23]
 800163e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001642:	75fb      	strb	r3, [r7, #23]
    }
    *em->errorRegister = errorRegister;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	7dfa      	ldrb	r2, [r7, #23]
 800164a:	701a      	strb	r2, [r3, #0]

    if (!NMTisPreOrOperational) {
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d067      	beq.n	8001722 <CO_EM_process+0x28a>
        return;
    }

    /* post-process Emergency message in fifo buffer. */
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
    if (em->fifoSize >= 2U) {
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	7f1b      	ldrb	r3, [r3, #28]
 8001656:	2b01      	cmp	r3, #1
 8001658:	d965      	bls.n	8001726 <CO_EM_process+0x28e>
        uint8_t fifoPpPtr = em->fifoPpPtr;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	7f9b      	ldrb	r3, [r3, #30]
 800165e:	747b      	strb	r3, [r7, #17]

        if (!em->CANtxBuff->bufferFull && (fifoPpPtr != em->fifoWrPtr)
            && (em->inhibitEmTimer >= em->inhibitEmTime_us)) {
            em->inhibitEmTimer = 0;
#else
        if ((!em->CANtxBuff->bufferFull) && (fifoPpPtr != em->fifoWrPtr)) {
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001664:	691b      	ldr	r3, [r3, #16]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d15d      	bne.n	8001726 <CO_EM_process+0x28e>
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	7f5b      	ldrb	r3, [r3, #29]
 800166e:	7c7a      	ldrb	r2, [r7, #17]
 8001670:	429a      	cmp	r2, r3
 8001672:	d058      	beq.n	8001726 <CO_EM_process+0x28e>
#endif
            /* add error register to emergency message */
            em->fifo[fifoPpPtr].msg |= (uint32_t)errorRegister << 16;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	699a      	ldr	r2, [r3, #24]
 8001678:	7c7b      	ldrb	r3, [r7, #17]
 800167a:	00db      	lsls	r3, r3, #3
 800167c:	4413      	add	r3, r2
 800167e:	6819      	ldr	r1, [r3, #0]
 8001680:	7dfb      	ldrb	r3, [r7, #23]
 8001682:	041a      	lsls	r2, r3, #16
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6998      	ldr	r0, [r3, #24]
 8001688:	7c7b      	ldrb	r3, [r7, #17]
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	4403      	add	r3, r0
 800168e:	430a      	orrs	r2, r1
 8001690:	601a      	str	r2, [r3, #0]

            /* send emergency message */
            (void)memcpy((void*)em->CANtxBuff->data, (void*)&em->fifo[fifoPpPtr].msg, sizeof(em->CANtxBuff->data));
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001696:	1d58      	adds	r0, r3, #5
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	699a      	ldr	r2, [r3, #24]
 800169c:	7c7b      	ldrb	r3, [r7, #17]
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	4413      	add	r3, r2
 80016a2:	2208      	movs	r2, #8
 80016a4:	4619      	mov	r1, r3
 80016a6:	f015 fd7c 	bl	80171a2 <memcpy>
            (void)CO_CANsend(em->CANdevTx, em->CANtxBuff);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	695a      	ldr	r2, [r3, #20]
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b2:	4619      	mov	r1, r3
 80016b4:	4610      	mov	r0, r2
 80016b6:	f006 f839 	bl	800772c <CO_CANsend>
                                   CO_SWAP_32(em->fifo[fifoPpPtr].info));
            }
#endif

            /* increment pointer */
            fifoPpPtr++;
 80016ba:	7c7b      	ldrb	r3, [r7, #17]
 80016bc:	3301      	adds	r3, #1
 80016be:	747b      	strb	r3, [r7, #17]
            em->fifoPpPtr = (fifoPpPtr < em->fifoSize) ? fifoPpPtr : 0U;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	7f1b      	ldrb	r3, [r3, #28]
 80016c4:	7c7a      	ldrb	r2, [r7, #17]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d201      	bcs.n	80016ce <CO_EM_process+0x236>
 80016ca:	7c7a      	ldrb	r2, [r7, #17]
 80016cc:	e000      	b.n	80016d0 <CO_EM_process+0x238>
 80016ce:	2200      	movs	r2, #0
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	779a      	strb	r2, [r3, #30]

            /* verify message buffer overflow. Clear error condition if all messages from fifo buffer are processed */
            if (em->fifoOverflow == 1U) {
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	7fdb      	ldrb	r3, [r3, #31]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d10c      	bne.n	80016f6 <CO_EM_process+0x25e>
                em->fifoOverflow = 2;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	2202      	movs	r2, #2
 80016e0:	77da      	strb	r2, [r3, #31]
                CO_errorReport(em, CO_EM_EMERGENCY_BUFFER_FULL, CO_EMC_GENERIC, 0);
 80016e2:	2300      	movs	r3, #0
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016ea:	2220      	movs	r2, #32
 80016ec:	2101      	movs	r1, #1
 80016ee:	68f8      	ldr	r0, [r7, #12]
 80016f0:	f000 f81d 	bl	800172e <CO_error>
        }
        em->fifoPpPtr = fifoPpPtr;
    }
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER, #elif CO_CONFIG_EM_HISTORY */

    return;
 80016f4:	e017      	b.n	8001726 <CO_EM_process+0x28e>
            } else if ((em->fifoOverflow == 2U) && (em->fifoPpPtr == em->fifoWrPtr)) {
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	7fdb      	ldrb	r3, [r3, #31]
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d113      	bne.n	8001726 <CO_EM_process+0x28e>
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	7f9a      	ldrb	r2, [r3, #30]
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	7f5b      	ldrb	r3, [r3, #29]
 8001706:	429a      	cmp	r2, r3
 8001708:	d10d      	bne.n	8001726 <CO_EM_process+0x28e>
                em->fifoOverflow = 0;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	2200      	movs	r2, #0
 800170e:	77da      	strb	r2, [r3, #31]
                CO_errorReset(em, CO_EM_EMERGENCY_BUFFER_FULL, 0);
 8001710:	2300      	movs	r3, #0
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	2300      	movs	r3, #0
 8001716:	2220      	movs	r2, #32
 8001718:	2100      	movs	r1, #0
 800171a:	68f8      	ldr	r0, [r7, #12]
 800171c:	f000 f807 	bl	800172e <CO_error>
    return;
 8001720:	e001      	b.n	8001726 <CO_EM_process+0x28e>
        return;
 8001722:	bf00      	nop
 8001724:	e000      	b.n	8001728 <CO_EM_process+0x290>
    return;
 8001726:	bf00      	nop
}
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <CO_error>:

void
CO_error(CO_EM_t* em, bool_t setError, const uint8_t errorBit, uint16_t errorCode, uint32_t infoCode) {
 800172e:	b480      	push	{r7}
 8001730:	b08d      	sub	sp, #52	@ 0x34
 8001732:	af00      	add	r7, sp, #0
 8001734:	60f8      	str	r0, [r7, #12]
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	4611      	mov	r1, r2
 800173a:	461a      	mov	r2, r3
 800173c:	460b      	mov	r3, r1
 800173e:	71fb      	strb	r3, [r7, #7]
 8001740:	4613      	mov	r3, r2
 8001742:	80bb      	strh	r3, [r7, #4]
    if (em == NULL) {
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2b00      	cmp	r3, #0
 8001748:	f000 80a6 	beq.w	8001898 <CO_error+0x16a>
        return;
    }

    uint8_t index = errorBit >> 3;
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	08db      	lsrs	r3, r3, #3
 8001750:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t bitmask = 1U << (errorBit & 0x7U);
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	2201      	movs	r2, #1
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    /* if unsupported errorBit, change to 'CO_EM_WRONG_ERROR_REPORT' */
    if (index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8U)) {
 8001764:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001768:	2b09      	cmp	r3, #9
 800176a:	d90a      	bls.n	8001782 <CO_error+0x54>
        index = CO_EM_WRONG_ERROR_REPORT >> 3;
 800176c:	2305      	movs	r3, #5
 800176e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        bitmask = 1U << (CO_EM_WRONG_ERROR_REPORT & 0x7U);
 8001772:	2301      	movs	r3, #1
 8001774:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        errorCode = CO_EMC_SOFTWARE_INTERNAL;
 8001778:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 800177c:	80bb      	strh	r3, [r7, #4]
        infoCode = errorBit;
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    uint8_t* errorStatusBits = &em->errorStatusBits[index];
 8001782:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	4413      	add	r3, r2
 800178a:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t errorStatusBitMasked = *errorStatusBits & bitmask;
 800178c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800178e:	781a      	ldrb	r2, [r3, #0]
 8001790:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001794:	4013      	ands	r3, r2
 8001796:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* If error is already set (or unset), return without further actions,
     * otherwise toggle bit and continue with error indication. */
    if (setError) {
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d004      	beq.n	80017aa <CO_error+0x7c>
        if (errorStatusBitMasked != 0U) {
 80017a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d006      	beq.n	80017b6 <CO_error+0x88>
            return;
 80017a8:	e079      	b.n	800189e <CO_error+0x170>
        }
    } else {
        if (errorStatusBitMasked == 0U) {
 80017aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d074      	beq.n	800189c <CO_error+0x16e>
            return;
        }
        errorCode = CO_EMC_NO_ERROR;
 80017b2:	2300      	movs	r3, #0
 80017b4:	80bb      	strh	r3, [r7, #4]
    }

#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
    /* prepare emergency message. Error register will be added in post-process */
    uint32_t errMsg = ((uint32_t)errorBit << 24) | CO_SWAP_16(errorCode);
 80017b6:	79fb      	ldrb	r3, [r7, #7]
 80017b8:	061a      	lsls	r2, r3, #24
 80017ba:	88bb      	ldrh	r3, [r7, #4]
 80017bc:	4313      	orrs	r3, r2
 80017be:	623b      	str	r3, [r7, #32]
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
    uint32_t infoCodeSwapped = CO_SWAP_32(infoCode);
 80017c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017c2:	61fb      	str	r3, [r7, #28]
#endif
#endif

    /* safely write data, and increment pointers */
    CO_LOCK_EMCY(em->CANdevTx);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	695b      	ldr	r3, [r3, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80017c8:	f3ef 8210 	mrs	r2, PRIMASK
 80017cc:	617a      	str	r2, [r7, #20]
  return(result);
 80017ce:	697a      	ldr	r2, [r7, #20]
 80017d0:	631a      	str	r2, [r3, #48]	@ 0x30
  __ASM volatile ("cpsid i" : : : "memory");
 80017d2:	b672      	cpsid	i
}
 80017d4:	bf00      	nop
    if (setError) {
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d008      	beq.n	80017ee <CO_error+0xc0>
        *errorStatusBits |= bitmask;
 80017dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017de:	781a      	ldrb	r2, [r3, #0]
 80017e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017e4:	4313      	orrs	r3, r2
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017ea:	701a      	strb	r2, [r3, #0]
 80017ec:	e00b      	b.n	8001806 <CO_error+0xd8>
    } else {
        *errorStatusBits &= ~bitmask;
 80017ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b25a      	sxtb	r2, r3
 80017f4:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 80017f8:	43db      	mvns	r3, r3
 80017fa:	b25b      	sxtb	r3, r3
 80017fc:	4013      	ands	r3, r2
 80017fe:	b25b      	sxtb	r3, r3
 8001800:	b2da      	uxtb	r2, r3
 8001802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001804:	701a      	strb	r2, [r3, #0]
    }

#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
    if (em->fifoSize >= 2U) {
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	7f1b      	ldrb	r3, [r3, #28]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d93c      	bls.n	8001888 <CO_error+0x15a>
        uint8_t fifoWrPtr = em->fifoWrPtr;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	7f5b      	ldrb	r3, [r3, #29]
 8001812:	76fb      	strb	r3, [r7, #27]
        uint8_t fifoWrPtrNext = fifoWrPtr + 1U;
 8001814:	7efb      	ldrb	r3, [r7, #27]
 8001816:	3301      	adds	r3, #1
 8001818:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        if (fifoWrPtrNext >= em->fifoSize) {
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	7f1b      	ldrb	r3, [r3, #28]
 8001820:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001824:	429a      	cmp	r2, r3
 8001826:	d302      	bcc.n	800182e <CO_error+0x100>
            fifoWrPtrNext = 0;
 8001828:	2300      	movs	r3, #0
 800182a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        if (fifoWrPtrNext == em->fifoPpPtr) {
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	7f9b      	ldrb	r3, [r3, #30]
 8001832:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001836:	429a      	cmp	r2, r3
 8001838:	d103      	bne.n	8001842 <CO_error+0x114>
            em->fifoOverflow = 1;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2201      	movs	r2, #1
 800183e:	77da      	strb	r2, [r3, #31]
 8001840:	e022      	b.n	8001888 <CO_error+0x15a>
        } else {
            em->fifo[fifoWrPtr].msg = errMsg;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	699a      	ldr	r2, [r3, #24]
 8001846:	7efb      	ldrb	r3, [r7, #27]
 8001848:	00db      	lsls	r3, r3, #3
 800184a:	4413      	add	r3, r2
 800184c:	6a3a      	ldr	r2, [r7, #32]
 800184e:	601a      	str	r2, [r3, #0]
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
            em->fifo[fifoWrPtr].info = infoCodeSwapped;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	699a      	ldr	r2, [r3, #24]
 8001854:	7efb      	ldrb	r3, [r7, #27]
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	4413      	add	r3, r2
 800185a:	69fa      	ldr	r2, [r7, #28]
 800185c:	605a      	str	r2, [r3, #4]
#endif
            em->fifoWrPtr = fifoWrPtrNext;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001864:	775a      	strb	r2, [r3, #29]
            if (em->fifoCount < (em->fifoSize - 1U)) {
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f893 3020 	ldrb.w	r3, [r3, #32]
 800186c:	461a      	mov	r2, r3
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	7f1b      	ldrb	r3, [r3, #28]
 8001872:	3b01      	subs	r3, #1
 8001874:	429a      	cmp	r2, r3
 8001876:	d207      	bcs.n	8001888 <CO_error+0x15a>
                em->fifoCount++;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800187e:	3301      	adds	r3, #1
 8001880:	b2da      	uxtb	r2, r3
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f883 2020 	strb.w	r2, [r3, #32]
            }
        }
    }
#endif /* (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY) */

    CO_UNLOCK_EMCY(em->CANdevTx);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	695b      	ldr	r3, [r3, #20]
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	f383 8810 	msr	PRIMASK, r3
}
 8001896:	e002      	b.n	800189e <CO_error+0x170>
        return;
 8001898:	bf00      	nop
 800189a:	e000      	b.n	800189e <CO_error+0x170>
            return;
 800189c:	bf00      	nop
    if ((em->pFunctSignalPre != NULL) && em->producerEnabled) {
        em->pFunctSignalPre(em->functSignalObjectPre);
    }
#endif
#endif
}
 800189e:	3734      	adds	r7, #52	@ 0x34
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <CO_getUint32>:
CO_getUint32(const void* buf) {
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	60fb      	str	r3, [r7, #12]
    return value;
 80018b6:	68fb      	ldr	r3, [r7, #12]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3714      	adds	r7, #20
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d002      	beq.n	80018d8 <OD_getIndex+0x14>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	881b      	ldrh	r3, [r3, #0]
 80018d6:	e000      	b.n	80018da <OD_getIndex+0x16>
 80018d8:	2300      	movs	r3, #0
}
 80018da:	4618      	mov	r0, r3
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 80018e6:	b480      	push	{r7}
 80018e8:	b083      	sub	sp, #12
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
 80018ee:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d101      	bne.n	80018fa <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 80018f6:	2305      	movs	r3, #5
 80018f8:	e003      	b.n	8001902 <OD_extension_init+0x1c>
    entry->extension = extension;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	683a      	ldr	r2, [r7, #0]
 80018fe:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr

0800190e <OD_get_u32>:
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 800190e:	b580      	push	{r7, lr}
 8001910:	b086      	sub	sp, #24
 8001912:	af02      	add	r7, sp, #8
 8001914:	60f8      	str	r0, [r7, #12]
 8001916:	607a      	str	r2, [r7, #4]
 8001918:	603b      	str	r3, [r7, #0]
 800191a:	460b      	mov	r3, r1
 800191c:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 800191e:	7af9      	ldrb	r1, [r7, #11]
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	2304      	movs	r3, #4
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	68f8      	ldr	r0, [r7, #12]
 800192a:	f000 ff9b 	bl	8002864 <OD_get_value>
 800192e:	4603      	mov	r3, r0
}
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <CO_HBcons_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_HBcons_receive(void* object, void* msg) {
 8001938:	b480      	push	{r7}
 800193a:	b087      	sub	sp, #28
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
    CO_HBconsNode_t* HBconsNode = object;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	791b      	ldrb	r3, [r3, #4]
 800194a:	74fb      	strb	r3, [r7, #19]
    const uint8_t* data = CO_CANrxMsg_readData(msg);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	3305      	adds	r3, #5
 8001950:	60fb      	str	r3, [r7, #12]

    if (DLC == 1U) {
 8001952:	7cfb      	ldrb	r3, [r7, #19]
 8001954:	2b01      	cmp	r3, #1
 8001956:	d107      	bne.n	8001968 <CO_HBcons_receive+0x30>
        /* copy data and set 'new message' flag. */
        HBconsNode->NMTstate = (CO_NMT_internalState_t)data[0];
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	b25a      	sxtb	r2, r3
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	705a      	strb	r2, [r3, #1]
        CO_FLAG_SET(HBconsNode->CANrxNew);
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2201      	movs	r2, #1
 8001966:	60da      	str	r2, [r3, #12]
        if (HBconsNode->pFunctSignalPre != NULL) {
            HBconsNode->pFunctSignalPre(HBconsNode->functSignalObjectPre);
        }
#endif
    }
}
 8001968:	bf00      	nop
 800196a:	371c      	adds	r7, #28
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <OD_write_1016>:
 * Custom function for writing OD object "Consumer heartbeat time"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1016(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b088      	sub	sp, #32
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
 8001980:	603b      	str	r3, [r7, #0]
    CO_HBconsumer_t* HBcons = stream->object;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	61fb      	str	r3, [r7, #28]

    if ((stream == NULL) || (buf == NULL) || (stream->subIndex < 1U)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d012      	beq.n	80019b4 <OD_write_1016+0x40>
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d00f      	beq.n	80019b4 <OD_write_1016+0x40>
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	7d1b      	ldrb	r3, [r3, #20]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d00b      	beq.n	80019b4 <OD_write_1016+0x40>
        || (stream->subIndex > HBcons->numberOfMonitoredNodes) || (count != sizeof(uint32_t))
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	7d1a      	ldrb	r2, [r3, #20]
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	7a1b      	ldrb	r3, [r3, #8]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d805      	bhi.n	80019b4 <OD_write_1016+0x40>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b04      	cmp	r3, #4
 80019ac:	d102      	bne.n	80019b4 <OD_write_1016+0x40>
        || (countWritten == NULL)) {
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <OD_write_1016+0x44>
        return ODR_DEV_INCOMPAT;
 80019b4:	2309      	movs	r3, #9
 80019b6:	e020      	b.n	80019fa <OD_write_1016+0x86>
    }

    uint32_t val = CO_getUint32(buf);
 80019b8:	68b8      	ldr	r0, [r7, #8]
 80019ba:	f7ff ff75 	bl	80018a8 <CO_getUint32>
 80019be:	61b8      	str	r0, [r7, #24]
    uint8_t nodeId = (uint8_t)((val >> 16) & 0xFFU);
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	0c1b      	lsrs	r3, r3, #16
 80019c4:	75fb      	strb	r3, [r7, #23]
    uint16_t consumer_time = (uint16_t)(val & 0xFFFFU);
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	82bb      	strh	r3, [r7, #20]
    CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, stream->subIndex - 1U, nodeId, consumer_time);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	7d1b      	ldrb	r3, [r3, #20]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	b2d9      	uxtb	r1, r3
 80019d2:	8abb      	ldrh	r3, [r7, #20]
 80019d4:	7dfa      	ldrb	r2, [r7, #23]
 80019d6:	69f8      	ldr	r0, [r7, #28]
 80019d8:	f000 f8be 	bl	8001b58 <CO_HBconsumer_initEntry>
 80019dc:	4603      	mov	r3, r0
 80019de:	74fb      	strb	r3, [r7, #19]
    if (ret != CO_ERROR_NO) {
 80019e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <OD_write_1016+0x78>
        return ODR_PAR_INCOMPAT;
 80019e8:	2308      	movs	r3, #8
 80019ea:	e006      	b.n	80019fa <OD_write_1016+0x86>
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	68b9      	ldr	r1, [r7, #8]
 80019f2:	68f8      	ldr	r0, [r7, #12]
 80019f4:	f000 fd2b 	bl	800244e <OD_writeOriginal>
 80019f8:	4603      	mov	r3, r0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3720      	adds	r7, #32
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <CO_HBconsumer_init>:
#endif

CO_ReturnError_t
CO_HBconsumer_init(CO_HBconsumer_t* HBcons, CO_EM_t* em, CO_HBconsNode_t* monitoredNodes, uint8_t monitoredNodesCount,
                   OD_entry_t* OD_1016_HBcons, CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdxStart, uint32_t* errInfo) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b088      	sub	sp, #32
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
 8001a10:	70fb      	strb	r3, [r7, #3]
    ODR_t odRet;

    /* verify arguments */
    if ((HBcons == NULL) || (em == NULL) || (monitoredNodes == NULL) || (OD_1016_HBcons == NULL)
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d00b      	beq.n	8001a30 <CO_HBconsumer_init+0x2c>
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d008      	beq.n	8001a30 <CO_HBconsumer_init+0x2c>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d005      	beq.n	8001a30 <CO_HBconsumer_init+0x2c>
 8001a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d002      	beq.n	8001a30 <CO_HBconsumer_init+0x2c>
        || (CANdevRx == NULL)) {
 8001a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d102      	bne.n	8001a36 <CO_HBconsumer_init+0x32>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001a30:	f04f 33ff 	mov.w	r3, #4294967295
 8001a34:	e087      	b.n	8001b46 <CO_HBconsumer_init+0x142>
    }

    /* Configure object variables */
    (void)memset(HBcons, 0, sizeof(CO_HBconsumer_t));
 8001a36:	2230      	movs	r2, #48	@ 0x30
 8001a38:	2100      	movs	r1, #0
 8001a3a:	68f8      	ldr	r0, [r7, #12]
 8001a3c:	f015 fb0e 	bl	801705c <memset>
    HBcons->em = em;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	68ba      	ldr	r2, [r7, #8]
 8001a44:	601a      	str	r2, [r3, #0]
    HBcons->monitoredNodes = monitoredNodes;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	605a      	str	r2, [r3, #4]
    HBcons->CANdevRx = CANdevRx;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a50:	619a      	str	r2, [r3, #24]
    HBcons->CANdevRxIdxStart = CANdevRxIdxStart;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001a56:	839a      	strh	r2, [r3, #28]

    /* get actual number of monitored nodes */
    HBcons->numberOfMonitoredNodes = ((OD_1016_HBcons->subEntriesCount - 1U) < monitoredNodesCount)
                                         ? (OD_1016_HBcons->subEntriesCount - 1U)
                                         : monitoredNodesCount;
 8001a58:	78fa      	ldrb	r2, [r7, #3]
    HBcons->numberOfMonitoredNodes = ((OD_1016_HBcons->subEntriesCount - 1U) < monitoredNodesCount)
 8001a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a5c:	789b      	ldrb	r3, [r3, #2]
 8001a5e:	3b01      	subs	r3, #1
                                         : monitoredNodesCount;
 8001a60:	4293      	cmp	r3, r2
 8001a62:	bf28      	it	cs
 8001a64:	4613      	movcs	r3, r2
    HBcons->numberOfMonitoredNodes = ((OD_1016_HBcons->subEntriesCount - 1U) < monitoredNodesCount)
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	721a      	strb	r2, [r3, #8]

    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	77fb      	strb	r3, [r7, #31]
 8001a70:	e041      	b.n	8001af6 <CO_HBconsumer_init+0xf2>
        uint32_t val;
        odRet = OD_get_u32(OD_1016_HBcons, i + 1U, &val, true);
 8001a72:	7ffb      	ldrb	r3, [r7, #31]
 8001a74:	3301      	adds	r3, #1
 8001a76:	b2d9      	uxtb	r1, r3
 8001a78:	f107 0214 	add.w	r2, r7, #20
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a80:	f7ff ff45 	bl	800190e <OD_get_u32>
 8001a84:	4603      	mov	r3, r0
 8001a86:	77bb      	strb	r3, [r7, #30]
        if (odRet != ODR_OK) {
 8001a88:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d00c      	beq.n	8001aaa <CO_HBconsumer_init+0xa6>
            if (errInfo != NULL) {
 8001a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d006      	beq.n	8001aa4 <CO_HBconsumer_init+0xa0>
                *errInfo = OD_getIndex(OD_1016_HBcons);
 8001a96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a98:	f7ff ff14 	bl	80018c4 <OD_getIndex>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aa2:	601a      	str	r2, [r3, #0]
            }
            return CO_ERROR_OD_PARAMETERS;
 8001aa4:	f06f 030b 	mvn.w	r3, #11
 8001aa8:	e04d      	b.n	8001b46 <CO_HBconsumer_init+0x142>
        }

        uint8_t nodeId = (uint8_t)((val >> 16) & 0xFFU);
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	0c1b      	lsrs	r3, r3, #16
 8001aae:	777b      	strb	r3, [r7, #29]
        uint16_t consumer_time = (uint16_t)(val & 0xFFFFU);
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	837b      	strh	r3, [r7, #26]
        CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, i, nodeId, consumer_time);
 8001ab4:	8b7b      	ldrh	r3, [r7, #26]
 8001ab6:	7f7a      	ldrb	r2, [r7, #29]
 8001ab8:	7ff9      	ldrb	r1, [r7, #31]
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	f000 f84c 	bl	8001b58 <CO_HBconsumer_initEntry>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	767b      	strb	r3, [r7, #25]
        if (ret != CO_ERROR_NO) {
 8001ac4:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d011      	beq.n	8001af0 <CO_HBconsumer_init+0xec>
            if (errInfo != NULL) {
 8001acc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d006      	beq.n	8001ae0 <CO_HBconsumer_init+0xdc>
                *errInfo = OD_getIndex(OD_1016_HBcons);
 8001ad2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001ad4:	f7ff fef6 	bl	80018c4 <OD_getIndex>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	461a      	mov	r2, r3
 8001adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ade:	601a      	str	r2, [r3, #0]
            }
            /* don't break a program, if only value of a parameter is wrong */
            if (ret != CO_ERROR_OD_PARAMETERS) {
 8001ae0:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001ae4:	f113 0f0c 	cmn.w	r3, #12
 8001ae8:	d002      	beq.n	8001af0 <CO_HBconsumer_init+0xec>
                return ret;
 8001aea:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001aee:	e02a      	b.n	8001b46 <CO_HBconsumer_init+0x142>
    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001af0:	7ffb      	ldrb	r3, [r7, #31]
 8001af2:	3301      	adds	r3, #1
 8001af4:	77fb      	strb	r3, [r7, #31]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	7a1b      	ldrb	r3, [r3, #8]
 8001afa:	7ffa      	ldrb	r2, [r7, #31]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d3b8      	bcc.n	8001a72 <CO_HBconsumer_init+0x6e>
        }
    }

    /* configure extension for OD */
#if ((CO_CONFIG_HB_CONS)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    HBcons->OD_1016_extension.object = HBcons;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	621a      	str	r2, [r3, #32]
    HBcons->OD_1016_extension.read = OD_readOriginal;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	4a11      	ldr	r2, [pc, #68]	@ (8001b50 <CO_HBconsumer_init+0x14c>)
 8001b0a:	625a      	str	r2, [r3, #36]	@ 0x24
    HBcons->OD_1016_extension.write = OD_write_1016;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	4a11      	ldr	r2, [pc, #68]	@ (8001b54 <CO_HBconsumer_init+0x150>)
 8001b10:	629a      	str	r2, [r3, #40]	@ 0x28
    odRet = OD_extension_init(OD_1016_HBcons, &HBcons->OD_1016_extension);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	3320      	adds	r3, #32
 8001b16:	4619      	mov	r1, r3
 8001b18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001b1a:	f7ff fee4 	bl	80018e6 <OD_extension_init>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	77bb      	strb	r3, [r7, #30]
    if (odRet != ODR_OK) {
 8001b22:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d00c      	beq.n	8001b44 <CO_HBconsumer_init+0x140>
        if (errInfo != NULL) {
 8001b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d006      	beq.n	8001b3e <CO_HBconsumer_init+0x13a>
            *errInfo = OD_getIndex(OD_1016_HBcons);
 8001b30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001b32:	f7ff fec7 	bl	80018c4 <OD_getIndex>
 8001b36:	4603      	mov	r3, r0
 8001b38:	461a      	mov	r2, r3
 8001b3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b3c:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8001b3e:	f06f 030b 	mvn.w	r3, #11
 8001b42:	e000      	b.n	8001b46 <CO_HBconsumer_init+0x142>
    }
#endif

    return CO_ERROR_NO;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3720      	adds	r7, #32
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	0800239f 	.word	0x0800239f
 8001b54:	08001975 	.word	0x08001975

08001b58 <CO_HBconsumer_initEntry>:

static CO_ReturnError_t
CO_HBconsumer_initEntry(CO_HBconsumer_t* HBcons, uint8_t idx, uint8_t nodeId, uint16_t consumerTime_ms) {
 8001b58:	b590      	push	{r4, r7, lr}
 8001b5a:	b08d      	sub	sp, #52	@ 0x34
 8001b5c:	af04      	add	r7, sp, #16
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	4608      	mov	r0, r1
 8001b62:	4611      	mov	r1, r2
 8001b64:	461a      	mov	r2, r3
 8001b66:	4603      	mov	r3, r0
 8001b68:	70fb      	strb	r3, [r7, #3]
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	70bb      	strb	r3, [r7, #2]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	803b      	strh	r3, [r7, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8001b72:	2300      	movs	r3, #0
 8001b74:	77fb      	strb	r3, [r7, #31]

    /* verify arguments */
    if ((HBcons == NULL) || (idx >= HBcons->numberOfMonitoredNodes)) {
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d004      	beq.n	8001b86 <CO_HBconsumer_initEntry+0x2e>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	7a1b      	ldrb	r3, [r3, #8]
 8001b80:	78fa      	ldrb	r2, [r7, #3]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d302      	bcc.n	8001b8c <CO_HBconsumer_initEntry+0x34>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8a:	e075      	b.n	8001c78 <CO_HBconsumer_initEntry+0x120>
    }

    /* verify for duplicate entries */
    if ((consumerTime_ms != 0U) && (nodeId != 0U)) {
 8001b8c:	883b      	ldrh	r3, [r7, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d024      	beq.n	8001bdc <CO_HBconsumer_initEntry+0x84>
 8001b92:	78bb      	ldrb	r3, [r7, #2]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d021      	beq.n	8001bdc <CO_HBconsumer_initEntry+0x84>
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001b98:	2300      	movs	r3, #0
 8001b9a:	77bb      	strb	r3, [r7, #30]
 8001b9c:	e019      	b.n	8001bd2 <CO_HBconsumer_initEntry+0x7a>
            CO_HBconsNode_t node = HBcons->monitoredNodes[i];
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685a      	ldr	r2, [r3, #4]
 8001ba2:	7fbb      	ldrb	r3, [r7, #30]
 8001ba4:	011b      	lsls	r3, r3, #4
 8001ba6:	4413      	add	r3, r2
 8001ba8:	f107 0408 	add.w	r4, r7, #8
 8001bac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            if ((idx != i) && (node.time_us != 0U) && (node.nodeId == nodeId)) {
 8001bb2:	78fa      	ldrb	r2, [r7, #3]
 8001bb4:	7fbb      	ldrb	r3, [r7, #30]
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d008      	beq.n	8001bcc <CO_HBconsumer_initEntry+0x74>
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d005      	beq.n	8001bcc <CO_HBconsumer_initEntry+0x74>
 8001bc0:	7a3b      	ldrb	r3, [r7, #8]
 8001bc2:	78ba      	ldrb	r2, [r7, #2]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d101      	bne.n	8001bcc <CO_HBconsumer_initEntry+0x74>
                ret = CO_ERROR_OD_PARAMETERS;
 8001bc8:	23f4      	movs	r3, #244	@ 0xf4
 8001bca:	77fb      	strb	r3, [r7, #31]
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001bcc:	7fbb      	ldrb	r3, [r7, #30]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	77bb      	strb	r3, [r7, #30]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	7a1b      	ldrb	r3, [r3, #8]
 8001bd6:	7fba      	ldrb	r2, [r7, #30]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d3e0      	bcc.n	8001b9e <CO_HBconsumer_initEntry+0x46>
            }
        }
    }

    /* Configure one monitored node */
    if (ret == CO_ERROR_NO) {
 8001bdc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d147      	bne.n	8001c74 <CO_HBconsumer_initEntry+0x11c>
        uint16_t COB_ID;

        CO_HBconsNode_t* monitoredNode = &HBcons->monitoredNodes[idx];
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685a      	ldr	r2, [r3, #4]
 8001be8:	78fb      	ldrb	r3, [r7, #3]
 8001bea:	011b      	lsls	r3, r3, #4
 8001bec:	4413      	add	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
        monitoredNode->nodeId = nodeId;
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	78ba      	ldrb	r2, [r7, #2]
 8001bf4:	701a      	strb	r2, [r3, #0]
        monitoredNode->time_us = (uint32_t)consumerTime_ms * 1000U;
 8001bf6:	883b      	ldrh	r3, [r7, #0]
 8001bf8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bfc:	fb03 f202 	mul.w	r2, r3, r2
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	609a      	str	r2, [r3, #8]
        monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	22ff      	movs	r2, #255	@ 0xff
 8001c08:	705a      	strb	r2, [r3, #1]
#if (((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_CALLBACK_CHANGE) != 0)                                                     \
    || (((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_CALLBACK_MULTI) != 0)
        monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
        CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	60da      	str	r2, [r3, #12]

        /* is channel used */
        if ((monitoredNode->nodeId != 0U) && (monitoredNode->time_us != 0U)) {
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d00c      	beq.n	8001c32 <CO_HBconsumer_initEntry+0xda>
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d008      	beq.n	8001c32 <CO_HBconsumer_initEntry+0xda>
            COB_ID = monitoredNode->nodeId + (uint16_t)CO_CAN_ID_HEARTBEAT;
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	f503 63e0 	add.w	r3, r3, #1792	@ 0x700
 8001c28:	83bb      	strh	r3, [r7, #28]
            monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	709a      	strb	r2, [r3, #2]
 8001c30:	e007      	b.n	8001c42 <CO_HBconsumer_initEntry+0xea>
        } else {
            COB_ID = 0;
 8001c32:	2300      	movs	r3, #0
 8001c34:	83bb      	strh	r3, [r7, #28]
            monitoredNode->time_us = 0;
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	609a      	str	r2, [r3, #8]
            monitoredNode->HBstate = CO_HBconsumer_UNCONFIGURED;
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	709a      	strb	r2, [r3, #2]
        }

        /* configure Heartbeat consumer (or disable) CAN reception */
        ret = CO_CANrxBufferInit(HBcons->CANdevRx, HBcons->CANdevRxIdxStart + idx, COB_ID, 0x7FF, false,
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6998      	ldr	r0, [r3, #24]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	8b9a      	ldrh	r2, [r3, #28]
 8001c4a:	78fb      	ldrb	r3, [r7, #3]
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	4413      	add	r3, r2
 8001c50:	b299      	uxth	r1, r3
                                 (void*)&HBcons->monitoredNodes[idx], CO_HBcons_receive);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685a      	ldr	r2, [r3, #4]
 8001c56:	78fb      	ldrb	r3, [r7, #3]
 8001c58:	011b      	lsls	r3, r3, #4
 8001c5a:	4413      	add	r3, r2
        ret = CO_CANrxBufferInit(HBcons->CANdevRx, HBcons->CANdevRxIdxStart + idx, COB_ID, 0x7FF, false,
 8001c5c:	8bba      	ldrh	r2, [r7, #28]
 8001c5e:	4c08      	ldr	r4, [pc, #32]	@ (8001c80 <CO_HBconsumer_initEntry+0x128>)
 8001c60:	9402      	str	r4, [sp, #8]
 8001c62:	9301      	str	r3, [sp, #4]
 8001c64:	2300      	movs	r3, #0
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001c6c:	f005 fc86 	bl	800757c <CO_CANrxBufferInit>
 8001c70:	4603      	mov	r3, r0
 8001c72:	77fb      	strb	r3, [r7, #31]
    }
    return ret;
 8001c74:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3724      	adds	r7, #36	@ 0x24
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd90      	pop	{r4, r7, pc}
 8001c80:	08001939 	.word	0x08001939

08001c84 <CO_HBconsumer_process>:
}
#endif /* (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_MULTI */

void
CO_HBconsumer_process(CO_HBconsumer_t* HBcons, bool_t NMTisPreOrOperational, uint32_t timeDifference_us,
                      uint32_t* timerNext_us) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08e      	sub	sp, #56	@ 0x38
 8001c88:	af02      	add	r7, sp, #8
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
 8001c90:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    bool_t allMonitoredActiveCurrent = true;
 8001c92:	2301      	movs	r3, #1
 8001c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    bool_t allMonitoredOperationalCurrent = true;
 8001c96:	2301      	movs	r3, #1
 8001c98:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (NMTisPreOrOperational && HBcons->NMTisPreOrOperationalPrev) {
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d077      	beq.n	8001d90 <CO_HBconsumer_process+0x10c>
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	695b      	ldr	r3, [r3, #20]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d073      	beq.n	8001d90 <CO_HBconsumer_process+0x10c>
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001cae:	e068      	b.n	8001d82 <CO_HBconsumer_process+0xfe>
            uint32_t timeDifference_us_copy = timeDifference_us;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	623b      	str	r3, [r7, #32]
            CO_HBconsNode_t* const monitoredNode = &HBcons->monitoredNodes[i];
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	685a      	ldr	r2, [r3, #4]
 8001cb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cbc:	011b      	lsls	r3, r3, #4
 8001cbe:	4413      	add	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]

            if (monitoredNode->HBstate == CO_HBconsumer_UNCONFIGURED) {
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	789b      	ldrb	r3, [r3, #2]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d055      	beq.n	8001d76 <CO_HBconsumer_process+0xf2>
                /* continue, if node is not monitored */
                continue;
            }
            /* Verify if received message is heartbeat or bootup */
            if (CO_FLAG_READ(monitoredNode->CANrxNew)) {
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d022      	beq.n	8001d18 <CO_HBconsumer_process+0x94>
                if (monitoredNode->NMTstate == CO_NMT_INITIALIZING) {
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d112      	bne.n	8001d02 <CO_HBconsumer_process+0x7e>
                    if (monitoredNode->pFunctSignalRemoteReset != NULL) {
                        monitoredNode->pFunctSignalRemoteReset(monitoredNode->nodeId, i,
                                                               monitoredNode->functSignalObjectRemoteReset);
                    }
#endif
                    if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	789b      	ldrb	r3, [r3, #2]
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d10a      	bne.n	8001cfa <CO_HBconsumer_process+0x76>
                        CO_errorReport(HBcons->em, CO_EM_HB_CONSUMER_REMOTE_RESET, CO_EMC_HEARTBEAT, i);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6818      	ldr	r0, [r3, #0]
 8001ce8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	f248 1330 	movw	r3, #33072	@ 0x8130
 8001cf2:	221c      	movs	r2, #28
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	f7ff fd1a 	bl	800172e <CO_error>
                    }
                    monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	709a      	strb	r2, [r3, #2]
 8001d00:	e007      	b.n	8001d12 <CO_HBconsumer_process+0x8e>
                        && monitoredNode->pFunctSignalHbStarted != NULL) {
                        monitoredNode->pFunctSignalHbStarted(monitoredNode->nodeId, i,
                                                             monitoredNode->functSignalObjectHbStarted);
                    }
#endif
                    monitoredNode->HBstate = CO_HBconsumer_ACTIVE;
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	2202      	movs	r2, #2
 8001d06:	709a      	strb	r2, [r3, #2]
                    /* reset timer */
                    monitoredNode->timeoutTimer = 0;
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	605a      	str	r2, [r3, #4]
                    timeDifference_us_copy = 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	623b      	str	r3, [r7, #32]
                }
                CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	2200      	movs	r2, #0
 8001d16:	60da      	str	r2, [r3, #12]
            }

            /* Verify timeout */
            if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	789b      	ldrb	r3, [r3, #2]
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d11c      	bne.n	8001d5a <CO_HBconsumer_process+0xd6>
                monitoredNode->timeoutTimer += timeDifference_us_copy;
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	6a3b      	ldr	r3, [r7, #32]
 8001d26:	441a      	add	r2, r3
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	605a      	str	r2, [r3, #4]

                if (monitoredNode->timeoutTimer >= monitoredNode->time_us) {
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d310      	bcc.n	8001d5a <CO_HBconsumer_process+0xd6>
                    if (monitoredNode->pFunctSignalTimeout != NULL) {
                        monitoredNode->pFunctSignalTimeout(monitoredNode->nodeId, i,
                                                           monitoredNode->functSignalObjectTimeout);
                    }
#endif
                    CO_errorReport(HBcons->em, CO_EM_HEARTBEAT_CONSUMER, CO_EMC_HEARTBEAT, i);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	6818      	ldr	r0, [r3, #0]
 8001d3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	f248 1330 	movw	r3, #33072	@ 0x8130
 8001d46:	221b      	movs	r2, #27
 8001d48:	2101      	movs	r1, #1
 8001d4a:	f7ff fcf0 	bl	800172e <CO_error>
                    monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	22ff      	movs	r2, #255	@ 0xff
 8001d52:	705a      	strb	r2, [r3, #1]
                    monitoredNode->HBstate = CO_HBconsumer_TIMEOUT;
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	2203      	movs	r2, #3
 8001d58:	709a      	strb	r2, [r3, #2]
                    }
                }
#endif
            }

            if (monitoredNode->HBstate != CO_HBconsumer_ACTIVE) {
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	789b      	ldrb	r3, [r3, #2]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d001      	beq.n	8001d66 <CO_HBconsumer_process+0xe2>
                allMonitoredActiveCurrent = false;
 8001d62:	2300      	movs	r3, #0
 8001d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            if (monitoredNode->NMTstate != CO_NMT_OPERATIONAL) {
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001d6c:	2b05      	cmp	r3, #5
 8001d6e:	d003      	beq.n	8001d78 <CO_HBconsumer_process+0xf4>
                allMonitoredOperationalCurrent = false;
 8001d70:	2300      	movs	r3, #0
 8001d72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d74:	e000      	b.n	8001d78 <CO_HBconsumer_process+0xf4>
                continue;
 8001d76:	bf00      	nop
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001d78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	7a1b      	ldrb	r3, [r3, #8]
 8001d86:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d390      	bcc.n	8001cb0 <CO_HBconsumer_process+0x2c>
 8001d8e:	e028      	b.n	8001de2 <CO_HBconsumer_process+0x15e>
                }
                monitoredNode->NMTstatePrev = monitoredNode->NMTstate;
            }
#endif
        }
    } else if (NMTisPreOrOperational || HBcons->NMTisPreOrOperationalPrev) {
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d103      	bne.n	8001d9e <CO_HBconsumer_process+0x11a>
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d021      	beq.n	8001de2 <CO_HBconsumer_process+0x15e>
        /* (pre)operational state changed, clear variables */
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001d9e:	2300      	movs	r3, #0
 8001da0:	77fb      	strb	r3, [r7, #31]
 8001da2:	e015      	b.n	8001dd0 <CO_HBconsumer_process+0x14c>
            CO_HBconsNode_t* const monitoredNode = &HBcons->monitoredNodes[i];
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	685a      	ldr	r2, [r3, #4]
 8001da8:	7ffb      	ldrb	r3, [r7, #31]
 8001daa:	011b      	lsls	r3, r3, #4
 8001dac:	4413      	add	r3, r2
 8001dae:	617b      	str	r3, [r7, #20]
            monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	22ff      	movs	r2, #255	@ 0xff
 8001db4:	705a      	strb	r2, [r3, #1]
#if (((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_CALLBACK_CHANGE) != 0)                                                     \
    || (((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_CALLBACK_MULTI) != 0)
            monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
            CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	2200      	movs	r2, #0
 8001dba:	60da      	str	r2, [r3, #12]
            if (monitoredNode->HBstate != CO_HBconsumer_UNCONFIGURED) {
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	789b      	ldrb	r3, [r3, #2]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d002      	beq.n	8001dca <CO_HBconsumer_process+0x146>
                monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	709a      	strb	r2, [r3, #2]
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001dca:	7ffb      	ldrb	r3, [r7, #31]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	77fb      	strb	r3, [r7, #31]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	7a1b      	ldrb	r3, [r3, #8]
 8001dd4:	7ffa      	ldrb	r2, [r7, #31]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d3e4      	bcc.n	8001da4 <CO_HBconsumer_process+0x120>
            }
        }
        allMonitoredActiveCurrent = false;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        allMonitoredOperationalCurrent = false;
 8001dde:	2300      	movs	r3, #0
 8001de0:	62bb      	str	r3, [r7, #40]	@ 0x28
    } else { /* MISRA C 2004 14.10 */
    }

    /* Clear emergencies when all monitored nodes becomes active.
     * We only have one emergency index for all monitored nodes! */
    if (!HBcons->allMonitoredActive && allMonitoredActiveCurrent) {
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d114      	bne.n	8001e14 <CO_HBconsumer_process+0x190>
 8001dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d011      	beq.n	8001e14 <CO_HBconsumer_process+0x190>
        CO_errorReset(HBcons->em, CO_EM_HEARTBEAT_CONSUMER, 0);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6818      	ldr	r0, [r3, #0]
 8001df4:	2300      	movs	r3, #0
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	2300      	movs	r3, #0
 8001dfa:	221b      	movs	r2, #27
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	f7ff fc96 	bl	800172e <CO_error>
        CO_errorReset(HBcons->em, CO_EM_HB_CONSUMER_REMOTE_RESET, 0);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6818      	ldr	r0, [r3, #0]
 8001e06:	2300      	movs	r3, #0
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	221c      	movs	r2, #28
 8001e0e:	2100      	movs	r1, #0
 8001e10:	f7ff fc8d 	bl	800172e <CO_error>
    }

    HBcons->allMonitoredActive = allMonitoredActiveCurrent;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e18:	60da      	str	r2, [r3, #12]
    HBcons->allMonitoredOperational = allMonitoredOperationalCurrent;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e1e:	611a      	str	r2, [r3, #16]
    HBcons->NMTisPreOrOperationalPrev = NMTisPreOrOperational;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	68ba      	ldr	r2, [r7, #8]
 8001e24:	615a      	str	r2, [r3, #20]
}
 8001e26:	bf00      	nop
 8001e28:	3730      	adds	r7, #48	@ 0x30
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <CO_getUint16>:
CO_getUint16(const void* buf) {
 8001e2e:	b480      	push	{r7}
 8001e30:	b085      	sub	sp, #20
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	881b      	ldrh	r3, [r3, #0]
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	81fb      	strh	r3, [r7, #14]
    return value;
 8001e3e:	89fb      	ldrh	r3, [r7, #14]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3714      	adds	r7, #20
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d002      	beq.n	8001e60 <OD_getIndex+0x14>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	881b      	ldrh	r3, [r3, #0]
 8001e5e:	e000      	b.n	8001e62 <OD_getIndex+0x16>
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr

08001e6e <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 8001e6e:	b480      	push	{r7}
 8001e70:	b083      	sub	sp, #12
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
 8001e76:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 8001e7e:	2305      	movs	r3, #5
 8001e80:	e003      	b.n	8001e8a <OD_extension_init+0x1c>
    entry->extension = extension;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <OD_get_u16>:
OD_get_u16(const OD_entry_t* entry, uint8_t subIndex, uint16_t* val, bool_t odOrig) {
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b086      	sub	sp, #24
 8001e9a:	af02      	add	r7, sp, #8
 8001e9c:	60f8      	str	r0, [r7, #12]
 8001e9e:	607a      	str	r2, [r7, #4]
 8001ea0:	603b      	str	r3, [r7, #0]
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001ea6:	7af9      	ldrb	r1, [r7, #11]
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	9300      	str	r3, [sp, #0]
 8001eac:	2302      	movs	r3, #2
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	68f8      	ldr	r0, [r7, #12]
 8001eb2:	f000 fcd7 	bl	8002864 <OD_get_value>
 8001eb6:	4603      	mov	r3, r0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <CO_isError>:
 * @param errorBit from @ref CO_EM_errorStatusBits_t.
 *
 * @return true if Error is present.
 */
static inline bool_t
CO_isError(CO_EM_t* em, const uint8_t errorBit) {
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	70fb      	strb	r3, [r7, #3]
    uint8_t index = errorBit >> 3;
 8001ecc:	78fb      	ldrb	r3, [r7, #3]
 8001ece:	08db      	lsrs	r3, r3, #3
 8001ed0:	73fb      	strb	r3, [r7, #15]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8001ed2:	78fb      	ldrb	r3, [r7, #3]
 8001ed4:	f003 0307 	and.w	r3, r3, #7
 8001ed8:	2201      	movs	r2, #1
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	73bb      	strb	r3, [r7, #14]

    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8U)
            || (em->errorStatusBits[index] & bitmask) != 0)
               ? true
               : false;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d00a      	beq.n	8001efc <CO_isError+0x3c>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8U)
 8001ee6:	7bfb      	ldrb	r3, [r7, #15]
 8001ee8:	2b09      	cmp	r3, #9
 8001eea:	d807      	bhi.n	8001efc <CO_isError+0x3c>
            || (em->errorStatusBits[index] & bitmask) != 0)
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	5cd2      	ldrb	r2, [r2, r3]
 8001ef2:	7bbb      	ldrb	r3, [r7, #14]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	b2db      	uxtb	r3, r3
               : false;
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <CO_isError+0x40>
 8001efc:	2301      	movs	r3, #1
 8001efe:	e000      	b.n	8001f02 <CO_isError+0x42>
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3714      	adds	r7, #20
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <CO_getErrorRegister>:
 * @param em Emergency object.
 *
 * @return Error register or 0 if doesn't exist.
 */
static inline uint8_t
CO_getErrorRegister(CO_EM_t* em) {
 8001f0e:	b480      	push	{r7}
 8001f10:	b083      	sub	sp, #12
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d007      	beq.n	8001f2c <CO_getErrorRegister+0x1e>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d003      	beq.n	8001f2c <CO_getErrorRegister+0x1e>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	e000      	b.n	8001f2e <CO_getErrorRegister+0x20>
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr

08001f3a <CO_NMT_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_NMT_receive(void* object, void* msg) {
 8001f3a:	b480      	push	{r7}
 8001f3c:	b087      	sub	sp, #28
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
 8001f42:	6039      	str	r1, [r7, #0]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	791b      	ldrb	r3, [r3, #4]
 8001f48:	75fb      	strb	r3, [r7, #23]
    const uint8_t* data = CO_CANrxMsg_readData(msg);
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	3305      	adds	r3, #5
 8001f4e:	613b      	str	r3, [r7, #16]
    CO_NMT_command_t command = (CO_NMT_command_t)data[0];
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	73fb      	strb	r3, [r7, #15]
    uint8_t nodeId = data[1];
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	73bb      	strb	r3, [r7, #14]

    CO_NMT_t* NMT = (CO_NMT_t*)object;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	60bb      	str	r3, [r7, #8]

    if ((DLC == 2U) && ((nodeId == 0U) || (nodeId == NMT->nodeId))) {
 8001f62:	7dfb      	ldrb	r3, [r7, #23]
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d10a      	bne.n	8001f7e <CO_NMT_receive+0x44>
 8001f68:	7bbb      	ldrb	r3, [r7, #14]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d004      	beq.n	8001f78 <CO_NMT_receive+0x3e>
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	78db      	ldrb	r3, [r3, #3]
 8001f72:	7bba      	ldrb	r2, [r7, #14]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d102      	bne.n	8001f7e <CO_NMT_receive+0x44>
        NMT->internalCommand = command;
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	7bfa      	ldrb	r2, [r7, #15]
 8001f7c:	709a      	strb	r2, [r3, #2]
        if (NMT->pFunctSignalPre != NULL) {
            NMT->pFunctSignalPre(NMT->functSignalObjectPre);
        }
#endif
    }
}
 8001f7e:	bf00      	nop
 8001f80:	371c      	adds	r7, #28
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <OD_write_1017>:
 * Custom function for writing OD object "Producer heartbeat time"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1017(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b086      	sub	sp, #24
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	60f8      	str	r0, [r7, #12]
 8001f92:	60b9      	str	r1, [r7, #8]
 8001f94:	607a      	str	r2, [r7, #4]
 8001f96:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count != sizeof(uint16_t))
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00c      	beq.n	8001fb8 <OD_write_1017+0x2e>
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	7d1b      	ldrb	r3, [r3, #20]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d108      	bne.n	8001fb8 <OD_write_1017+0x2e>
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d005      	beq.n	8001fb8 <OD_write_1017+0x2e>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d102      	bne.n	8001fb8 <OD_write_1017+0x2e>
        || (countWritten == NULL)) {
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d101      	bne.n	8001fbc <OD_write_1017+0x32>
        return ODR_DEV_INCOMPAT;
 8001fb8:	2309      	movs	r3, #9
 8001fba:	e017      	b.n	8001fec <OD_write_1017+0x62>
    }

    CO_NMT_t* NMT = (CO_NMT_t*)stream->object;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	617b      	str	r3, [r7, #20]

    /* update object, send Heartbeat immediately */
    NMT->HBproducerTime_us = (uint32_t)CO_getUint16(buf) * 1000U;
 8001fc2:	68b8      	ldr	r0, [r7, #8]
 8001fc4:	f7ff ff33 	bl	8001e2e <CO_getUint16>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	461a      	mov	r2, r3
 8001fcc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fd0:	fb03 f202 	mul.w	r2, r3, r2
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	609a      	str	r2, [r3, #8]
    NMT->HBproducerTimer = 0;
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	60da      	str	r2, [r3, #12]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	68b9      	ldr	r1, [r7, #8]
 8001fe4:	68f8      	ldr	r0, [r7, #12]
 8001fe6:	f000 fa32 	bl	800244e <OD_writeOriginal>
 8001fea:	4603      	mov	r3, r0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <CO_NMT_init>:
CO_NMT_init(CO_NMT_t* NMT, OD_entry_t* OD_1017_ProducerHbTime, CO_EM_t* em, uint8_t nodeId, uint16_t NMTcontrol,
            uint16_t firstHBTime_ms, CO_CANmodule_t* NMT_CANdevRx, uint16_t NMT_rxIdx, uint16_t CANidRxNMT,
#if (((CO_CONFIG_NMT)&CO_CONFIG_NMT_MASTER) != 0) || defined CO_DOXYGEN
            CO_CANmodule_t* NMT_CANdevTx, uint16_t NMT_txIdx, uint16_t CANidTxNMT,
#endif
            CO_CANmodule_t* HB_CANdevTx, uint16_t HB_txIdx, uint16_t CANidTxHB, uint32_t* errInfo) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b08a      	sub	sp, #40	@ 0x28
 8001ff8:	af04      	add	r7, sp, #16
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
 8002000:	70fb      	strb	r3, [r7, #3]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8002002:	2300      	movs	r3, #0
 8002004:	75fb      	strb	r3, [r7, #23]

    /* verify arguments */
    if ((NMT == NULL) || (OD_1017_ProducerHbTime == NULL) || (em == NULL) || (NMT_CANdevRx == NULL)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00b      	beq.n	8002024 <CO_NMT_init+0x30>
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d008      	beq.n	8002024 <CO_NMT_init+0x30>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d005      	beq.n	8002024 <CO_NMT_init+0x30>
 8002018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800201a:	2b00      	cmp	r3, #0
 800201c:	d002      	beq.n	8002024 <CO_NMT_init+0x30>
        || (HB_CANdevTx == NULL)
 800201e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002020:	2b00      	cmp	r3, #0
 8002022:	d102      	bne.n	800202a <CO_NMT_init+0x36>
#if ((CO_CONFIG_NMT)&CO_CONFIG_NMT_MASTER) != 0
        || (NMT_CANdevTx == NULL)
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8002024:	f04f 33ff 	mov.w	r3, #4294967295
 8002028:	e097      	b.n	800215a <CO_NMT_init+0x166>
    }

    /* clear the object */
    (void)memset(NMT, 0, sizeof(CO_NMT_t));
 800202a:	222c      	movs	r2, #44	@ 0x2c
 800202c:	2100      	movs	r1, #0
 800202e:	68f8      	ldr	r0, [r7, #12]
 8002030:	f015 f814 	bl	801705c <memset>

    /* Configure object variables */
    NMT->operatingState = CO_NMT_INITIALIZING;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2200      	movs	r2, #0
 8002038:	701a      	strb	r2, [r3, #0]
    NMT->operatingStatePrev = CO_NMT_INITIALIZING;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2200      	movs	r2, #0
 800203e:	705a      	strb	r2, [r3, #1]
    NMT->nodeId = nodeId;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	78fa      	ldrb	r2, [r7, #3]
 8002044:	70da      	strb	r2, [r3, #3]
    NMT->NMTcontrol = NMTcontrol;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	8c3a      	ldrh	r2, [r7, #32]
 800204a:	809a      	strh	r2, [r3, #4]
    NMT->em = em;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	621a      	str	r2, [r3, #32]
    NMT->HBproducerTimer = (uint32_t)firstHBTime_ms * 1000U;
 8002052:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002054:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002058:	fb03 f202 	mul.w	r2, r3, r2
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	60da      	str	r2, [r3, #12]

    /* get and verify required "Producer heartbeat time" from Object Dict. */
    uint16_t HBprodTime_ms;
    ODR_t odRet = OD_get_u16(OD_1017_ProducerHbTime, 0, &HBprodTime_ms, true);
 8002060:	f107 0214 	add.w	r2, r7, #20
 8002064:	2301      	movs	r3, #1
 8002066:	2100      	movs	r1, #0
 8002068:	68b8      	ldr	r0, [r7, #8]
 800206a:	f7ff ff14 	bl	8001e96 <OD_get_u16>
 800206e:	4603      	mov	r3, r0
 8002070:	75bb      	strb	r3, [r7, #22]
    if (odRet != ODR_OK) {
 8002072:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d00c      	beq.n	8002094 <CO_NMT_init+0xa0>
        if (errInfo != NULL) {
 800207a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800207c:	2b00      	cmp	r3, #0
 800207e:	d006      	beq.n	800208e <CO_NMT_init+0x9a>
            *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 8002080:	68b8      	ldr	r0, [r7, #8]
 8002082:	f7ff fee3 	bl	8001e4c <OD_getIndex>
 8002086:	4603      	mov	r3, r0
 8002088:	461a      	mov	r2, r3
 800208a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800208c:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800208e:	f06f 030b 	mvn.w	r3, #11
 8002092:	e062      	b.n	800215a <CO_NMT_init+0x166>
    }
    NMT->HBproducerTime_us = (uint32_t)HBprodTime_ms * 1000U;
 8002094:	8abb      	ldrh	r3, [r7, #20]
 8002096:	461a      	mov	r2, r3
 8002098:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800209c:	fb03 f202 	mul.w	r2, r3, r2
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	609a      	str	r2, [r3, #8]

    NMT->OD_1017_extension.object = NMT;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	611a      	str	r2, [r3, #16]
    NMT->OD_1017_extension.read = OD_readOriginal;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4a2d      	ldr	r2, [pc, #180]	@ (8002164 <CO_NMT_init+0x170>)
 80020ae:	615a      	str	r2, [r3, #20]
    NMT->OD_1017_extension.write = OD_write_1017;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	4a2d      	ldr	r2, [pc, #180]	@ (8002168 <CO_NMT_init+0x174>)
 80020b4:	619a      	str	r2, [r3, #24]
    odRet = OD_extension_init(OD_1017_ProducerHbTime, &NMT->OD_1017_extension);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	3310      	adds	r3, #16
 80020ba:	4619      	mov	r1, r3
 80020bc:	68b8      	ldr	r0, [r7, #8]
 80020be:	f7ff fed6 	bl	8001e6e <OD_extension_init>
 80020c2:	4603      	mov	r3, r0
 80020c4:	75bb      	strb	r3, [r7, #22]
    if (odRet != ODR_OK) {
 80020c6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d00c      	beq.n	80020e8 <CO_NMT_init+0xf4>
        if (errInfo != NULL) {
 80020ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d006      	beq.n	80020e2 <CO_NMT_init+0xee>
            *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 80020d4:	68b8      	ldr	r0, [r7, #8]
 80020d6:	f7ff feb9 	bl	8001e4c <OD_getIndex>
 80020da:	4603      	mov	r3, r0
 80020dc:	461a      	mov	r2, r3
 80020de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020e0:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 80020e2:	f06f 030b 	mvn.w	r3, #11
 80020e6:	e038      	b.n	800215a <CO_NMT_init+0x166>
    }

    if (NMT->HBproducerTimer > NMT->HBproducerTime_us) {
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d903      	bls.n	80020fc <CO_NMT_init+0x108>
        NMT->HBproducerTimer = NMT->HBproducerTime_us;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	60da      	str	r2, [r3, #12]
    }

    /* configure NMT CAN reception */
    ret = CO_CANrxBufferInit(NMT_CANdevRx, NMT_rxIdx, CANidRxNMT, 0x7FF, false, (void*)NMT, CO_NMT_receive);
 80020fc:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80020fe:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8002100:	4b1a      	ldr	r3, [pc, #104]	@ (800216c <CO_NMT_init+0x178>)
 8002102:	9302      	str	r3, [sp, #8]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	9301      	str	r3, [sp, #4]
 8002108:	2300      	movs	r3, #0
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002110:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002112:	f005 fa33 	bl	800757c <CO_CANrxBufferInit>
 8002116:	4603      	mov	r3, r0
 8002118:	75fb      	strb	r3, [r7, #23]
    if (ret != CO_ERROR_NO) {
 800211a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d002      	beq.n	8002128 <CO_NMT_init+0x134>
        return ret;
 8002122:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002126:	e018      	b.n	800215a <CO_NMT_init+0x166>
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    /* configure HB CAN transmission */
    NMT->HB_CANdevTx = HB_CANdevTx;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800212c:	625a      	str	r2, [r3, #36]	@ 0x24
    NMT->HB_TXbuff = CO_CANtxBufferInit(HB_CANdevTx, HB_txIdx, CANidTxHB, false, 1, false);
 800212e:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8002130:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8002132:	2300      	movs	r3, #0
 8002134:	9301      	str	r3, [sp, #4]
 8002136:	2301      	movs	r3, #1
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	2300      	movs	r3, #0
 800213c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800213e:	f005 fa7b 	bl	8007638 <CO_CANtxBufferInit>
 8002142:	4602      	mov	r2, r0
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	629a      	str	r2, [r3, #40]	@ 0x28
    if (NMT->HB_TXbuff == NULL) {
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800214c:	2b00      	cmp	r3, #0
 800214e:	d102      	bne.n	8002156 <CO_NMT_init+0x162>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8002150:	f04f 33ff 	mov.w	r3, #4294967295
 8002154:	e001      	b.n	800215a <CO_NMT_init+0x166>
    }

    return ret;
 8002156:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800215a:	4618      	mov	r0, r3
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	0800239f 	.word	0x0800239f
 8002168:	08001f8b 	.word	0x08001f8b
 800216c:	08001f3b 	.word	0x08001f3b

08002170 <CO_NMT_process>:
    }
}
#endif

CO_NMT_reset_cmd_t
CO_NMT_process(CO_NMT_t* NMT, CO_NMT_internalState_t* NMTstate, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 8002170:	b580      	push	{r7, lr}
 8002172:	b08e      	sub	sp, #56	@ 0x38
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	607a      	str	r2, [r7, #4]
 800217c:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */
    CO_NMT_internalState_t NMTstateCpy = NMT->operatingState;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    CO_NMT_reset_cmd_t resetCommand = CO_RESET_NOT;
 8002186:	2300      	movs	r3, #0
 8002188:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    bool_t NNTinit = NMTstateCpy == CO_NMT_INITIALIZING;
 800218c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002190:	2b00      	cmp	r3, #0
 8002192:	bf0c      	ite	eq
 8002194:	2301      	moveq	r3, #1
 8002196:	2300      	movne	r3, #0
 8002198:	b2db      	uxtb	r3, r3
 800219a:	633b      	str	r3, [r7, #48]	@ 0x30

    NMT->HBproducerTimer = (NMT->HBproducerTimer > timeDifference_us) ? (NMT->HBproducerTimer - timeDifference_us) : 0U;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d204      	bcs.n	80021b0 <CO_NMT_process+0x40>
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	68da      	ldr	r2, [r3, #12]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	e000      	b.n	80021b2 <CO_NMT_process+0x42>
 80021b0:	2300      	movs	r3, #0
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	60d3      	str	r3, [r2, #12]

    /* Send heartbeat producer message if:
     * - First start, send bootup message or
     * - HB producer enabled and: Timer expired or NMT->operatingState changed */
    if (NNTinit
 80021b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d10e      	bne.n	80021da <CO_NMT_process+0x6a>
        || ((NMT->HBproducerTime_us != 0U)
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d02b      	beq.n	800221c <CO_NMT_process+0xac>
            && ((NMT->HBproducerTimer == 0U) || (NMTstateCpy != NMT->operatingStatePrev)))) {
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d006      	beq.n	80021da <CO_NMT_process+0x6a>
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80021d2:	f997 2037 	ldrsb.w	r2, [r7, #55]	@ 0x37
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d020      	beq.n	800221c <CO_NMT_process+0xac>
        NMT->HB_TXbuff->data[0] = (uint8_t)NMTstateCpy;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021de:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80021e2:	715a      	strb	r2, [r3, #5]
        (void)CO_CANsend(NMT->HB_CANdevTx, NMT->HB_TXbuff);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ec:	4619      	mov	r1, r3
 80021ee:	4610      	mov	r0, r2
 80021f0:	f005 fa9c 	bl	800772c <CO_CANsend>

        if (NMTstateCpy == CO_NMT_INITIALIZING) {
 80021f4:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d10b      	bne.n	8002214 <CO_NMT_process+0xa4>
            /* NMT slave self starting */
            NMTstateCpy = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_STARTUP_TO_OPERATIONAL) != 0U)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	889b      	ldrh	r3, [r3, #4]
 8002200:	f403 7380 	and.w	r3, r3, #256	@ 0x100
                              ? CO_NMT_OPERATIONAL
                              : CO_NMT_PRE_OPERATIONAL;
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <CO_NMT_process+0x9c>
 8002208:	2305      	movs	r3, #5
 800220a:	e000      	b.n	800220e <CO_NMT_process+0x9e>
 800220c:	237f      	movs	r3, #127	@ 0x7f
            NMTstateCpy = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_STARTUP_TO_OPERATIONAL) != 0U)
 800220e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002212:	e003      	b.n	800221c <CO_NMT_process+0xac>
        } else {
            /* Start timer from the beginning. If OS is slow, time sliding may occur. However,
             * heartbeat is not for synchronization, it is for health report. In case of
             * initializing, timer is set in the CO_NMT_init() function with pre-defined value. */
            NMT->HBproducerTimer = NMT->HBproducerTime_us;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	689a      	ldr	r2, [r3, #8]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	60da      	str	r2, [r3, #12]
        }
    }
    NMT->operatingStatePrev = NMTstateCpy;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8002222:	705a      	strb	r2, [r3, #1]

    /* process internal NMT commands, received from CO_NMT_receive() or CO_NMT_sendCommand() */
    if (NMT->internalCommand != CO_NMT_NO_COMMAND) {
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	789b      	ldrb	r3, [r3, #2]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d02a      	beq.n	8002282 <CO_NMT_process+0x112>
        switch (NMT->internalCommand) {
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	789b      	ldrb	r3, [r3, #2]
 8002230:	2b82      	cmp	r3, #130	@ 0x82
 8002232:	d01e      	beq.n	8002272 <CO_NMT_process+0x102>
 8002234:	2b82      	cmp	r3, #130	@ 0x82
 8002236:	dc20      	bgt.n	800227a <CO_NMT_process+0x10a>
 8002238:	2b81      	cmp	r3, #129	@ 0x81
 800223a:	d016      	beq.n	800226a <CO_NMT_process+0xfa>
 800223c:	2b81      	cmp	r3, #129	@ 0x81
 800223e:	dc1c      	bgt.n	800227a <CO_NMT_process+0x10a>
 8002240:	2b80      	cmp	r3, #128	@ 0x80
 8002242:	d00e      	beq.n	8002262 <CO_NMT_process+0xf2>
 8002244:	2b80      	cmp	r3, #128	@ 0x80
 8002246:	dc18      	bgt.n	800227a <CO_NMT_process+0x10a>
 8002248:	2b01      	cmp	r3, #1
 800224a:	d002      	beq.n	8002252 <CO_NMT_process+0xe2>
 800224c:	2b02      	cmp	r3, #2
 800224e:	d004      	beq.n	800225a <CO_NMT_process+0xea>
            case CO_NMT_RESET_NODE: resetCommand = CO_RESET_APP; break;
            case CO_NMT_RESET_COMMUNICATION: resetCommand = CO_RESET_COMM; break;
            case CO_NMT_NO_COMMAND:
            default:
                /* done */
                break;
 8002250:	e013      	b.n	800227a <CO_NMT_process+0x10a>
            case CO_NMT_ENTER_OPERATIONAL: NMTstateCpy = CO_NMT_OPERATIONAL; break;
 8002252:	2305      	movs	r3, #5
 8002254:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002258:	e010      	b.n	800227c <CO_NMT_process+0x10c>
            case CO_NMT_ENTER_STOPPED: NMTstateCpy = CO_NMT_STOPPED; break;
 800225a:	2304      	movs	r3, #4
 800225c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002260:	e00c      	b.n	800227c <CO_NMT_process+0x10c>
            case CO_NMT_ENTER_PRE_OPERATIONAL: NMTstateCpy = CO_NMT_PRE_OPERATIONAL; break;
 8002262:	237f      	movs	r3, #127	@ 0x7f
 8002264:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002268:	e008      	b.n	800227c <CO_NMT_process+0x10c>
            case CO_NMT_RESET_NODE: resetCommand = CO_RESET_APP; break;
 800226a:	2302      	movs	r3, #2
 800226c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8002270:	e004      	b.n	800227c <CO_NMT_process+0x10c>
            case CO_NMT_RESET_COMMUNICATION: resetCommand = CO_RESET_COMM; break;
 8002272:	2301      	movs	r3, #1
 8002274:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8002278:	e000      	b.n	800227c <CO_NMT_process+0x10c>
                break;
 800227a:	bf00      	nop
        }
        NMT->internalCommand = CO_NMT_NO_COMMAND;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	709a      	strb	r2, [r3, #2]
    }

    /* verify NMT transitions based on error register */
    bool_t ErrOnBusOffHB = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_ERR_ON_BUSOFF_HB) != 0U);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	889b      	ldrh	r3, [r3, #4]
 8002286:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800228a:	2b00      	cmp	r3, #0
 800228c:	bf14      	ite	ne
 800228e:	2301      	movne	r3, #1
 8002290:	2300      	moveq	r3, #0
 8002292:	b2db      	uxtb	r3, r3
 8002294:	62fb      	str	r3, [r7, #44]	@ 0x2c
    bool_t ErrBusOff = CO_isError(NMT->em, CO_EM_CAN_TX_BUS_OFF);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	6a1b      	ldr	r3, [r3, #32]
 800229a:	2112      	movs	r1, #18
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff fe0f 	bl	8001ec0 <CO_isError>
 80022a2:	62b8      	str	r0, [r7, #40]	@ 0x28
    bool_t ErrHbCons = CO_isError(NMT->em, CO_EM_HEARTBEAT_CONSUMER);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6a1b      	ldr	r3, [r3, #32]
 80022a8:	211b      	movs	r1, #27
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff fe08 	bl	8001ec0 <CO_isError>
 80022b0:	6278      	str	r0, [r7, #36]	@ 0x24
    bool_t ErrHbConsRemote = CO_isError(NMT->em, CO_EM_HB_CONSUMER_REMOTE_RESET);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	6a1b      	ldr	r3, [r3, #32]
 80022b6:	211c      	movs	r1, #28
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff fe01 	bl	8001ec0 <CO_isError>
 80022be:	6238      	str	r0, [r7, #32]
    bool_t busOff_HB = ErrOnBusOffHB && (ErrBusOff || ErrHbCons || ErrHbConsRemote);
 80022c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00a      	beq.n	80022dc <CO_NMT_process+0x16c>
 80022c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d105      	bne.n	80022d8 <CO_NMT_process+0x168>
 80022cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d102      	bne.n	80022d8 <CO_NMT_process+0x168>
 80022d2:	6a3b      	ldr	r3, [r7, #32]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <CO_NMT_process+0x16c>
 80022d8:	2301      	movs	r3, #1
 80022da:	e000      	b.n	80022de <CO_NMT_process+0x16e>
 80022dc:	2300      	movs	r3, #0
 80022de:	61fb      	str	r3, [r7, #28]

    bool_t ErrNMTErrReg = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_ERR_ON_ERR_REG) != 0U);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	889b      	ldrh	r3, [r3, #4]
 80022e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	bf14      	ite	ne
 80022ec:	2301      	movne	r3, #1
 80022ee:	2300      	moveq	r3, #0
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	61bb      	str	r3, [r7, #24]
    bool_t ErrNMTcontrol = ((CO_getErrorRegister(NMT->em) & (uint8_t)NMT->NMTcontrol) != 0U);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff fe08 	bl	8001f0e <CO_getErrorRegister>
 80022fe:	4603      	mov	r3, r0
 8002300:	461a      	mov	r2, r3
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	889b      	ldrh	r3, [r3, #4]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	4013      	ands	r3, r2
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b00      	cmp	r3, #0
 800230e:	bf14      	ite	ne
 8002310:	2301      	movne	r3, #1
 8002312:	2300      	moveq	r3, #0
 8002314:	b2db      	uxtb	r3, r3
 8002316:	617b      	str	r3, [r7, #20]
    bool_t errRegMasked = ErrNMTErrReg && ErrNMTcontrol;
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d004      	beq.n	8002328 <CO_NMT_process+0x1b8>
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <CO_NMT_process+0x1b8>
 8002324:	2301      	movs	r3, #1
 8002326:	e000      	b.n	800232a <CO_NMT_process+0x1ba>
 8002328:	2300      	movs	r3, #0
 800232a:	613b      	str	r3, [r7, #16]

    if ((NMTstateCpy == CO_NMT_OPERATIONAL) && (busOff_HB || errRegMasked)) {
 800232c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002330:	2b05      	cmp	r3, #5
 8002332:	d111      	bne.n	8002358 <CO_NMT_process+0x1e8>
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d102      	bne.n	8002340 <CO_NMT_process+0x1d0>
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00b      	beq.n	8002358 <CO_NMT_process+0x1e8>
        NMTstateCpy = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_ERR_TO_STOPPED) != 0U) ? CO_NMT_STOPPED
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	889b      	ldrh	r3, [r3, #4]
 8002344:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
                                                                                            : CO_NMT_PRE_OPERATIONAL;
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <CO_NMT_process+0x1e0>
 800234c:	2304      	movs	r3, #4
 800234e:	e000      	b.n	8002352 <CO_NMT_process+0x1e2>
 8002350:	237f      	movs	r3, #127	@ 0x7f
        NMTstateCpy = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_ERR_TO_STOPPED) != 0U) ? CO_NMT_STOPPED
 8002352:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002356:	e011      	b.n	800237c <CO_NMT_process+0x20c>
    } else if ((((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_ERR_FREE_TO_OPERATIONAL) != 0U)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	889b      	ldrh	r3, [r3, #4]
 800235c:	b21b      	sxth	r3, r3
 800235e:	2b00      	cmp	r3, #0
 8002360:	da0c      	bge.n	800237c <CO_NMT_process+0x20c>
               && (NMTstateCpy == CO_NMT_PRE_OPERATIONAL) && (!busOff_HB && !errRegMasked)) {
 8002362:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002366:	2b7f      	cmp	r3, #127	@ 0x7f
 8002368:	d108      	bne.n	800237c <CO_NMT_process+0x20c>
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d105      	bne.n	800237c <CO_NMT_process+0x20c>
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d102      	bne.n	800237c <CO_NMT_process+0x20c>
        NMTstateCpy = CO_NMT_OPERATIONAL;
 8002376:	2305      	movs	r3, #5
 8002378:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        } else { /* MISRA C 2004 14.10 */
        }
    }
#endif

    NMT->operatingState = NMTstateCpy;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8002382:	701a      	strb	r2, [r3, #0]
    if (NMTstate != NULL) {
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d003      	beq.n	8002392 <CO_NMT_process+0x222>
        *NMTstate = NMTstateCpy;
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8002390:	701a      	strb	r2, [r3, #0]
    }

    return resetCommand;
 8002392:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
}
 8002396:	4618      	mov	r0, r3
 8002398:	3738      	adds	r7, #56	@ 0x38
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}

0800239e <OD_readOriginal>:
#include <string.h>
#define OD_DEFINITION
#include "301/CO_ODinterface.h"

ODR_t
OD_readOriginal(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 800239e:	b580      	push	{r7, lr}
 80023a0:	b088      	sub	sp, #32
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	60f8      	str	r0, [r7, #12]
 80023a6:	60b9      	str	r1, [r7, #8]
 80023a8:	607a      	str	r2, [r7, #4]
 80023aa:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (buf == NULL) || (countRead == NULL)) {
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d005      	beq.n	80023be <OD_readOriginal+0x20>
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d002      	beq.n	80023be <OD_readOriginal+0x20>
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <OD_readOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 80023be:	2309      	movs	r3, #9
 80023c0:	e041      	b.n	8002446 <OD_readOriginal+0xa8>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	61fb      	str	r3, [r7, #28]
    const uint8_t* dataOrig = stream->dataOrig;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	61bb      	str	r3, [r7, #24]

    if (dataOrig == NULL) {
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d101      	bne.n	80023d8 <OD_readOriginal+0x3a>
        return ODR_SUB_NOT_EXIST;
 80023d4:	230e      	movs	r3, #14
 80023d6:	e036      	b.n	8002446 <OD_readOriginal+0xa8>
    }

    ODR_t returnCode = ODR_OK;
 80023d8:	2300      	movs	r3, #0
 80023da:	75fb      	strb	r3, [r7, #23]

    /* If previous read was partial or OD variable length is larger than
     * current buffer size, then data was (will be) read in several segments */
    if ((stream->dataOffset > 0U) || (dataLenToCopy > count)) {
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d103      	bne.n	80023ec <OD_readOriginal+0x4e>
 80023e4:	69fa      	ldr	r2, [r7, #28]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d922      	bls.n	8002432 <OD_readOriginal+0x94>
        if (stream->dataOffset >= dataLenToCopy) {
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	69fa      	ldr	r2, [r7, #28]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d801      	bhi.n	80023fa <OD_readOriginal+0x5c>
            return ODR_DEV_INCOMPAT;
 80023f6:	2309      	movs	r3, #9
 80023f8:	e025      	b.n	8002446 <OD_readOriginal+0xa8>
        }
        /* Reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	69fa      	ldr	r2, [r7, #28]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	61fb      	str	r3, [r7, #28]
        dataOrig += stream->dataOffset;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	4413      	add	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]

        if (dataLenToCopy > count) {
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	429a      	cmp	r2, r3
 8002414:	d90a      	bls.n	800242c <OD_readOriginal+0x8e>
            /* Not enough space in destination buffer */
            dataLenToCopy = count;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	68da      	ldr	r2, [r3, #12]
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	441a      	add	r2, r3
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 8002426:	23ff      	movs	r3, #255	@ 0xff
 8002428:	75fb      	strb	r3, [r7, #23]
 800242a:	e002      	b.n	8002432 <OD_readOriginal+0x94>
        } else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	60da      	str	r2, [r3, #12]
        }
    }

    (void)memcpy((void*)buf, (const void*)dataOrig, dataLenToCopy);
 8002432:	69fa      	ldr	r2, [r7, #28]
 8002434:	69b9      	ldr	r1, [r7, #24]
 8002436:	68b8      	ldr	r0, [r7, #8]
 8002438:	f014 feb3 	bl	80171a2 <memcpy>

    *countRead = dataLenToCopy;
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	69fa      	ldr	r2, [r7, #28]
 8002440:	601a      	str	r2, [r3, #0]
    return returnCode;
 8002442:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002446:	4618      	mov	r0, r3
 8002448:	3720      	adds	r7, #32
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <OD_writeOriginal>:

ODR_t
OD_writeOriginal(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 800244e:	b580      	push	{r7, lr}
 8002450:	b088      	sub	sp, #32
 8002452:	af00      	add	r7, sp, #0
 8002454:	60f8      	str	r0, [r7, #12]
 8002456:	60b9      	str	r1, [r7, #8]
 8002458:	607a      	str	r2, [r7, #4]
 800245a:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (buf == NULL) || (countWritten == NULL)) {
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d005      	beq.n	800246e <OD_writeOriginal+0x20>
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d002      	beq.n	800246e <OD_writeOriginal+0x20>
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <OD_writeOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 800246e:	2309      	movs	r3, #9
 8002470:	e056      	b.n	8002520 <OD_writeOriginal+0xd2>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	61fb      	str	r3, [r7, #28]
    OD_size_t dataLenRemain = dataLenToCopy;      /* remaining length of dataOrig buffer */
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	61bb      	str	r3, [r7, #24]
    uint8_t* dataOrig = stream->dataOrig;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	617b      	str	r3, [r7, #20]

    if (dataOrig == NULL) {
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d101      	bne.n	800248c <OD_writeOriginal+0x3e>
        return ODR_SUB_NOT_EXIST;
 8002488:	230e      	movs	r3, #14
 800248a:	e049      	b.n	8002520 <OD_writeOriginal+0xd2>
    }

    ODR_t returnCode = ODR_OK;
 800248c:	2300      	movs	r3, #0
 800248e:	74fb      	strb	r3, [r7, #19]

    /* If previous write was partial or OD variable length is larger than current buffer size,
     * then data was (will be) written in several segments */
    if ((stream->dataOffset > 0U) || (dataLenToCopy > count)) {
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d103      	bne.n	80024a0 <OD_writeOriginal+0x52>
 8002498:	69fa      	ldr	r2, [r7, #28]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	429a      	cmp	r2, r3
 800249e:	d924      	bls.n	80024ea <OD_writeOriginal+0x9c>
        if (stream->dataOffset >= dataLenToCopy) {
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	69fa      	ldr	r2, [r7, #28]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d801      	bhi.n	80024ae <OD_writeOriginal+0x60>
            return ODR_DEV_INCOMPAT;
 80024aa:	2309      	movs	r3, #9
 80024ac:	e038      	b.n	8002520 <OD_writeOriginal+0xd2>
        }
        /* reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	69fa      	ldr	r2, [r7, #28]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	61fb      	str	r3, [r7, #28]
        dataLenRemain = dataLenToCopy;
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	61bb      	str	r3, [r7, #24]
        dataOrig += stream->dataOffset;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	4413      	add	r3, r2
 80024c4:	617b      	str	r3, [r7, #20]

        if (dataLenToCopy > count) {
 80024c6:	69fa      	ldr	r2, [r7, #28]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d90a      	bls.n	80024e4 <OD_writeOriginal+0x96>
            /* Remaining data space in OD variable is larger than current count
             * of data, so only current count of data will be copied */
            dataLenToCopy = count;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	68da      	ldr	r2, [r3, #12]
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	441a      	add	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 80024de:	23ff      	movs	r3, #255	@ 0xff
 80024e0:	74fb      	strb	r3, [r7, #19]
 80024e2:	e002      	b.n	80024ea <OD_writeOriginal+0x9c>
        } else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2200      	movs	r2, #0
 80024e8:	60da      	str	r2, [r3, #12]
        }
    }

    if (dataLenToCopy < count) {
 80024ea:	69fa      	ldr	r2, [r7, #28]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d201      	bcs.n	80024f6 <OD_writeOriginal+0xa8>
        /* OD variable is smaller than current amount of data */
        return ODR_DATA_LONG;
 80024f2:	230c      	movs	r3, #12
 80024f4:	e014      	b.n	8002520 <OD_writeOriginal+0xd2>
    }

    /* additional check for Misra c compliance */
    if ((dataLenToCopy <= dataLenRemain) && (dataLenToCopy <= count)) {
 80024f6:	69fa      	ldr	r2, [r7, #28]
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d80f      	bhi.n	800251e <OD_writeOriginal+0xd0>
 80024fe:	69fa      	ldr	r2, [r7, #28]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	429a      	cmp	r2, r3
 8002504:	d80b      	bhi.n	800251e <OD_writeOriginal+0xd0>
        (void)memcpy((void*)dataOrig, (const void*)buf, dataLenToCopy);
 8002506:	69fa      	ldr	r2, [r7, #28]
 8002508:	68b9      	ldr	r1, [r7, #8]
 800250a:	6978      	ldr	r0, [r7, #20]
 800250c:	f014 fe49 	bl	80171a2 <memcpy>
 8002510:	bf00      	nop
    } else {
        return ODR_DEV_INCOMPAT;
    }

    *countWritten = dataLenToCopy;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	69fa      	ldr	r2, [r7, #28]
 8002516:	601a      	str	r2, [r3, #0]
    return returnCode;
 8002518:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800251c:	e000      	b.n	8002520 <OD_writeOriginal+0xd2>
        return ODR_DEV_INCOMPAT;
 800251e:	2309      	movs	r3, #9
}
 8002520:	4618      	mov	r0, r3
 8002522:	3720      	adds	r7, #32
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <OD_readDisabled>:

/* Read value from variable from Object Dictionary disabled, see OD_IO_t */
static ODR_t
OD_readDisabled(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
 8002534:	603b      	str	r3, [r7, #0]
    (void)stream;
    (void)buf;
    (void)count;
    (void)countRead;
    return ODR_UNSUPP_ACCESS;
 8002536:	2302      	movs	r3, #2
}
 8002538:	4618      	mov	r0, r3
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <OD_writeDisabled>:

/* Write value to variable from Object Dictionary disabled, see OD_IO_t */
static ODR_t
OD_writeDisabled(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
 8002550:	603b      	str	r3, [r7, #0]
    (void)stream;
    (void)buf;
    (void)count;
    (void)countWritten;
    return ODR_UNSUPP_ACCESS;
 8002552:	2302      	movs	r3, #2
}
 8002554:	4618      	mov	r0, r3
 8002556:	3714      	adds	r7, #20
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <OD_find>:

OD_entry_t*
OD_find(OD_t* od, uint16_t index) {
 8002560:	b480      	push	{r7}
 8002562:	b087      	sub	sp, #28
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	460b      	mov	r3, r1
 800256a:	807b      	strh	r3, [r7, #2]
    if ((od == NULL) || (od->size == 0U)) {
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <OD_find+0x1a>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <OD_find+0x1e>
        return NULL;
 800257a:	2300      	movs	r3, #0
 800257c:	e046      	b.n	800260c <OD_find+0xac>
    }

    uint16_t min = 0;
 800257e:	2300      	movs	r3, #0
 8002580:	82fb      	strh	r3, [r7, #22]
    uint16_t max = od->size - 1U;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	881b      	ldrh	r3, [r3, #0]
 8002586:	3b01      	subs	r3, #1
 8002588:	82bb      	strh	r3, [r7, #20]

    /* Fast search in ordered Object Dictionary. If indexes are mixed, this won't work. If Object
     * Dictionary has up to N entries, then the max number of loop passes is log2(N) */
    while (min < max) {
 800258a:	e026      	b.n	80025da <OD_find+0x7a>
        /* get entry between min and max */
        uint16_t cur = (min + max) >> 1;
 800258c:	8afa      	ldrh	r2, [r7, #22]
 800258e:	8abb      	ldrh	r3, [r7, #20]
 8002590:	4413      	add	r3, r2
 8002592:	105b      	asrs	r3, r3, #1
 8002594:	81fb      	strh	r3, [r7, #14]
        OD_entry_t* entry = &od->list[cur];
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6859      	ldr	r1, [r3, #4]
 800259a:	89fa      	ldrh	r2, [r7, #14]
 800259c:	4613      	mov	r3, r2
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	4413      	add	r3, r2
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	440b      	add	r3, r1
 80025a6:	60bb      	str	r3, [r7, #8]

        if (index == entry->index) {
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	881b      	ldrh	r3, [r3, #0]
 80025ac:	887a      	ldrh	r2, [r7, #2]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d101      	bne.n	80025b6 <OD_find+0x56>
            return entry;
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	e02a      	b.n	800260c <OD_find+0xac>
        }

        if (index < entry->index) {
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	881b      	ldrh	r3, [r3, #0]
 80025ba:	887a      	ldrh	r2, [r7, #2]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d209      	bcs.n	80025d4 <OD_find+0x74>
            max = (cur > 0U) ? (cur - 1U) : cur;
 80025c0:	89fb      	ldrh	r3, [r7, #14]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <OD_find+0x6e>
 80025c6:	89fb      	ldrh	r3, [r7, #14]
 80025c8:	3b01      	subs	r3, #1
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	e000      	b.n	80025d0 <OD_find+0x70>
 80025ce:	89fb      	ldrh	r3, [r7, #14]
 80025d0:	82bb      	strh	r3, [r7, #20]
 80025d2:	e002      	b.n	80025da <OD_find+0x7a>
        } else {
            min = cur + 1U;
 80025d4:	89fb      	ldrh	r3, [r7, #14]
 80025d6:	3301      	adds	r3, #1
 80025d8:	82fb      	strh	r3, [r7, #22]
    while (min < max) {
 80025da:	8afa      	ldrh	r2, [r7, #22]
 80025dc:	8abb      	ldrh	r3, [r7, #20]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d3d4      	bcc.n	800258c <OD_find+0x2c>
        }
    }

    if (min == max) {
 80025e2:	8afa      	ldrh	r2, [r7, #22]
 80025e4:	8abb      	ldrh	r3, [r7, #20]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d10f      	bne.n	800260a <OD_find+0xaa>
        OD_entry_t* entry = &od->list[min];
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6859      	ldr	r1, [r3, #4]
 80025ee:	8afa      	ldrh	r2, [r7, #22]
 80025f0:	4613      	mov	r3, r2
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	4413      	add	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	440b      	add	r3, r1
 80025fa:	613b      	str	r3, [r7, #16]
        if (index == entry->index) {
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	881b      	ldrh	r3, [r3, #0]
 8002600:	887a      	ldrh	r2, [r7, #2]
 8002602:	429a      	cmp	r2, r3
 8002604:	d101      	bne.n	800260a <OD_find+0xaa>
            return entry;
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	e000      	b.n	800260c <OD_find+0xac>
        }
    }

    return NULL; /* entry does not exist in OD */
 800260a:	2300      	movs	r3, #0
}
 800260c:	4618      	mov	r0, r3
 800260e:	371c      	adds	r7, #28
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <OD_getSub>:

ODR_t
OD_getSub(const OD_entry_t* entry, uint8_t subIndex, OD_IO_t* io, bool_t odOrig) {
 8002618:	b480      	push	{r7}
 800261a:	b08d      	sub	sp, #52	@ 0x34
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	607a      	str	r2, [r7, #4]
 8002622:	603b      	str	r3, [r7, #0]
 8002624:	460b      	mov	r3, r1
 8002626:	72fb      	strb	r3, [r7, #11]
    if ((entry == NULL) || (entry->odObject == NULL)) {
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <OD_getSub+0x1e>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d101      	bne.n	800263a <OD_getSub+0x22>
        return ODR_IDX_NOT_EXIST;
 8002636:	2305      	movs	r3, #5
 8002638:	e0e7      	b.n	800280a <OD_getSub+0x1f2>
    }
    if (io == NULL) {
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d101      	bne.n	8002644 <OD_getSub+0x2c>
        return ODR_DEV_INCOMPAT;
 8002640:	2309      	movs	r3, #9
 8002642:	e0e2      	b.n	800280a <OD_getSub+0x1f2>
    }

    ODR_t ret = ODR_OK;
 8002644:	2300      	movs	r3, #0
 8002646:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    OD_stream_t* stream = &io->stream;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	623b      	str	r3, [r7, #32]

    /* attribute, dataOrig and dataLength, depends on object type */
    switch (entry->odObjectType & (uint8_t)ODT_TYPE_MASK) {
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	78db      	ldrb	r3, [r3, #3]
 8002652:	f003 030f 	and.w	r3, r3, #15
 8002656:	2b03      	cmp	r3, #3
 8002658:	d055      	beq.n	8002706 <OD_getSub+0xee>
 800265a:	2b03      	cmp	r3, #3
 800265c:	f300 8093 	bgt.w	8002786 <OD_getSub+0x16e>
 8002660:	2b01      	cmp	r3, #1
 8002662:	d002      	beq.n	800266a <OD_getSub+0x52>
 8002664:	2b02      	cmp	r3, #2
 8002666:	d017      	beq.n	8002698 <OD_getSub+0x80>
 8002668:	e08d      	b.n	8002786 <OD_getSub+0x16e>
        case ODT_VAR: {
            if (subIndex > 0U) {
 800266a:	7afb      	ldrb	r3, [r7, #11]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d003      	beq.n	8002678 <OD_getSub+0x60>
                ret = ODR_SUB_NOT_EXIST;
 8002670:	230e      	movs	r3, #14
 8002672:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                break;
 8002676:	e08a      	b.n	800278e <OD_getSub+0x176>
            }
            CO_PROGMEM OD_obj_var_t* odo = entry->odObject;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	613b      	str	r3, [r7, #16]

            stream->attribute = odo->attribute;
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	791a      	ldrb	r2, [r3, #4]
 8002682:	6a3b      	ldr	r3, [r7, #32]
 8002684:	741a      	strb	r2, [r3, #16]
            stream->dataOrig = odo->dataOrig;
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	6a3b      	ldr	r3, [r7, #32]
 800268c:	601a      	str	r2, [r3, #0]
            stream->dataLength = odo->dataLength;
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	689a      	ldr	r2, [r3, #8]
 8002692:	6a3b      	ldr	r3, [r7, #32]
 8002694:	609a      	str	r2, [r3, #8]
            break;
 8002696:	e07a      	b.n	800278e <OD_getSub+0x176>
        }
        case ODT_ARR: {
            if (subIndex >= entry->subEntriesCount) {
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	789b      	ldrb	r3, [r3, #2]
 800269c:	7afa      	ldrb	r2, [r7, #11]
 800269e:	429a      	cmp	r2, r3
 80026a0:	d303      	bcc.n	80026aa <OD_getSub+0x92>
                ret = ODR_SUB_NOT_EXIST;
 80026a2:	230e      	movs	r3, #14
 80026a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                break;
 80026a8:	e071      	b.n	800278e <OD_getSub+0x176>
            }
            CO_PROGMEM OD_obj_array_t* odo = entry->odObject;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	61bb      	str	r3, [r7, #24]

            if (subIndex == 0U) {
 80026b0:	7afb      	ldrb	r3, [r7, #11]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d10b      	bne.n	80026ce <OD_getSub+0xb6>
                stream->attribute = odo->attribute0;
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	7a1a      	ldrb	r2, [r3, #8]
 80026ba:	6a3b      	ldr	r3, [r7, #32]
 80026bc:	741a      	strb	r2, [r3, #16]
                stream->dataOrig = odo->dataOrig0;
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	6a3b      	ldr	r3, [r7, #32]
 80026c4:	601a      	str	r2, [r3, #0]
                stream->dataLength = 1;
 80026c6:	6a3b      	ldr	r3, [r7, #32]
 80026c8:	2201      	movs	r2, #1
 80026ca:	609a      	str	r2, [r3, #8]
                stream->attribute = odo->attribute;
                uint8_t* ptr = odo->dataOrig;
                stream->dataOrig = (ptr == NULL) ? ptr : (ptr + (odo->dataElementSizeof * (uint8_t)(subIndex - 1U)));
                stream->dataLength = odo->dataElementLength;
            }
            break;
 80026cc:	e05f      	b.n	800278e <OD_getSub+0x176>
                stream->attribute = odo->attribute;
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	7a5a      	ldrb	r2, [r3, #9]
 80026d2:	6a3b      	ldr	r3, [r7, #32]
 80026d4:	741a      	strb	r2, [r3, #16]
                uint8_t* ptr = odo->dataOrig;
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	617b      	str	r3, [r7, #20]
                stream->dataOrig = (ptr == NULL) ? ptr : (ptr + (odo->dataElementSizeof * (uint8_t)(subIndex - 1U)));
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d009      	beq.n	80026f6 <OD_getSub+0xde>
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	7afa      	ldrb	r2, [r7, #11]
 80026e8:	3a01      	subs	r2, #1
 80026ea:	b2d2      	uxtb	r2, r2
 80026ec:	fb02 f303 	mul.w	r3, r2, r3
 80026f0:	697a      	ldr	r2, [r7, #20]
 80026f2:	4413      	add	r3, r2
 80026f4:	e000      	b.n	80026f8 <OD_getSub+0xe0>
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	6a3a      	ldr	r2, [r7, #32]
 80026fa:	6013      	str	r3, [r2, #0]
                stream->dataLength = odo->dataElementLength;
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	68da      	ldr	r2, [r3, #12]
 8002700:	6a3b      	ldr	r3, [r7, #32]
 8002702:	609a      	str	r2, [r3, #8]
            break;
 8002704:	e043      	b.n	800278e <OD_getSub+0x176>
        }
        case ODT_REC: {
            CO_PROGMEM OD_obj_record_t* odoArr = entry->odObject;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	61fb      	str	r3, [r7, #28]
            CO_PROGMEM OD_obj_record_t* odo = NULL;
 800270c:	2300      	movs	r3, #0
 800270e:	62bb      	str	r3, [r7, #40]	@ 0x28
            for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 8002710:	2300      	movs	r3, #0
 8002712:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002716:	e01c      	b.n	8002752 <OD_getSub+0x13a>
                if (odoArr[i].subIndex == subIndex) {
 8002718:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800271c:	4613      	mov	r3, r2
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	4413      	add	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	461a      	mov	r2, r3
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	4413      	add	r3, r2
 800272a:	791b      	ldrb	r3, [r3, #4]
 800272c:	7afa      	ldrb	r2, [r7, #11]
 800272e:	429a      	cmp	r2, r3
 8002730:	d10a      	bne.n	8002748 <OD_getSub+0x130>
                    odo = &odoArr[i];
 8002732:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002736:	4613      	mov	r3, r2
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	4413      	add	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	461a      	mov	r2, r3
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	4413      	add	r3, r2
 8002744:	62bb      	str	r3, [r7, #40]	@ 0x28
                    break;
 8002746:	e00a      	b.n	800275e <OD_getSub+0x146>
            for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 8002748:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800274c:	3301      	adds	r3, #1
 800274e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	789b      	ldrb	r3, [r3, #2]
 8002756:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800275a:	429a      	cmp	r2, r3
 800275c:	d3dc      	bcc.n	8002718 <OD_getSub+0x100>
                }
            }
            if (odo == NULL) {
 800275e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002760:	2b00      	cmp	r3, #0
 8002762:	d103      	bne.n	800276c <OD_getSub+0x154>
                ret = ODR_SUB_NOT_EXIST;
 8002764:	230e      	movs	r3, #14
 8002766:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                break;
 800276a:	e010      	b.n	800278e <OD_getSub+0x176>
            }

            stream->attribute = odo->attribute;
 800276c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800276e:	795a      	ldrb	r2, [r3, #5]
 8002770:	6a3b      	ldr	r3, [r7, #32]
 8002772:	741a      	strb	r2, [r3, #16]
            stream->dataOrig = odo->dataOrig;
 8002774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	6a3b      	ldr	r3, [r7, #32]
 800277a:	601a      	str	r2, [r3, #0]
            stream->dataLength = odo->dataLength;
 800277c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800277e:	689a      	ldr	r2, [r3, #8]
 8002780:	6a3b      	ldr	r3, [r7, #32]
 8002782:	609a      	str	r2, [r3, #8]
            break;
 8002784:	e003      	b.n	800278e <OD_getSub+0x176>
        }
        default: {
            ret = ODR_DEV_INCOMPAT;
 8002786:	2309      	movs	r3, #9
 8002788:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 800278c:	bf00      	nop
        }
    }

    if (ret == ODR_OK) {
 800278e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002792:	2b00      	cmp	r3, #0
 8002794:	d137      	bne.n	8002806 <OD_getSub+0x1ee>
        /* Access data from the original OD location */
        if ((entry->extension == NULL) || odOrig) {
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d002      	beq.n	80027a4 <OD_getSub+0x18c>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d009      	beq.n	80027b8 <OD_getSub+0x1a0>
            io->read = OD_readOriginal;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002818 <OD_getSub+0x200>)
 80027a8:	619a      	str	r2, [r3, #24]
            io->write = OD_writeOriginal;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a1b      	ldr	r2, [pc, #108]	@ (800281c <OD_getSub+0x204>)
 80027ae:	61da      	str	r2, [r3, #28]
            stream->object = NULL;
 80027b0:	6a3b      	ldr	r3, [r7, #32]
 80027b2:	2200      	movs	r2, #0
 80027b4:	605a      	str	r2, [r3, #4]
 80027b6:	e01c      	b.n	80027f2 <OD_getSub+0x1da>
        }
        /* Access data from extension specified by application */
        else {
            io->read = (entry->extension->read != NULL) ? entry->extension->read : OD_readDisabled;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d003      	beq.n	80027ca <OD_getSub+0x1b2>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	e000      	b.n	80027cc <OD_getSub+0x1b4>
 80027ca:	4b15      	ldr	r3, [pc, #84]	@ (8002820 <OD_getSub+0x208>)
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	6193      	str	r3, [r2, #24]
            io->write = (entry->extension->write != NULL) ? entry->extension->write : OD_writeDisabled;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d003      	beq.n	80027e2 <OD_getSub+0x1ca>
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	e000      	b.n	80027e4 <OD_getSub+0x1cc>
 80027e2:	4b10      	ldr	r3, [pc, #64]	@ (8002824 <OD_getSub+0x20c>)
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	61d3      	str	r3, [r2, #28]
            stream->object = entry->extension->object;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	6a3b      	ldr	r3, [r7, #32]
 80027f0:	605a      	str	r2, [r3, #4]
        }

        /* Reset stream data offset */
        stream->dataOffset = 0;
 80027f2:	6a3b      	ldr	r3, [r7, #32]
 80027f4:	2200      	movs	r2, #0
 80027f6:	60da      	str	r2, [r3, #12]

        /* Add informative data */
        stream->index = entry->index;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	881a      	ldrh	r2, [r3, #0]
 80027fc:	6a3b      	ldr	r3, [r7, #32]
 80027fe:	825a      	strh	r2, [r3, #18]
        stream->subIndex = subIndex;
 8002800:	6a3b      	ldr	r3, [r7, #32]
 8002802:	7afa      	ldrb	r2, [r7, #11]
 8002804:	751a      	strb	r2, [r3, #20]
    }

    return ret;
 8002806:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800280a:	4618      	mov	r0, r3
 800280c:	3734      	adds	r7, #52	@ 0x34
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	0800239f 	.word	0x0800239f
 800281c:	0800244f 	.word	0x0800244f
 8002820:	08002529 	.word	0x08002529
 8002824:	08002545 	.word	0x08002545

08002828 <OD_getSDOabCode>:

uint32_t
OD_getSDOabCode(ODR_t returnCode) {
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	4603      	mov	r3, r0
 8002830:	71fb      	strb	r3, [r7, #7]
        0x08000022UL, /* Data cannot be tran. because of present device state */
        0x08000023UL, /* Object dict. not present or dynamic generation fails */
        0x08000024UL  /* No data available */
    };

    return ((returnCode < ODR_OK) || (returnCode >= ODR_COUNT)) ? abortCodes[ODR_DEV_INCOMPAT] : abortCodes[returnCode];
 8002832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002836:	2b00      	cmp	r3, #0
 8002838:	db03      	blt.n	8002842 <OD_getSDOabCode+0x1a>
 800283a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283e:	2b19      	cmp	r3, #25
 8002840:	dd02      	ble.n	8002848 <OD_getSDOabCode+0x20>
 8002842:	4b07      	ldr	r3, [pc, #28]	@ (8002860 <OD_getSDOabCode+0x38>)
 8002844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002846:	e004      	b.n	8002852 <OD_getSDOabCode+0x2a>
 8002848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284c:	4a04      	ldr	r2, [pc, #16]	@ (8002860 <OD_getSDOabCode+0x38>)
 800284e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002852:	4618      	mov	r0, r3
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	0801addc 	.word	0x0801addc

08002864 <OD_get_value>:

ODR_t
OD_get_value(const OD_entry_t* entry, uint8_t subIndex, void* val, OD_size_t len, bool_t odOrig) {
 8002864:	b590      	push	{r4, r7, lr}
 8002866:	b091      	sub	sp, #68	@ 0x44
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	607a      	str	r2, [r7, #4]
 800286e:	603b      	str	r3, [r7, #0]
 8002870:	460b      	mov	r3, r1
 8002872:	72fb      	strb	r3, [r7, #11]
    if (val == NULL) {
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d101      	bne.n	800287e <OD_get_value+0x1a>
        return ODR_DEV_INCOMPAT;
 800287a:	2309      	movs	r3, #9
 800287c:	e02b      	b.n	80028d6 <OD_get_value+0x72>
    }

    OD_IO_t io = {NULL};
 800287e:	f107 0318 	add.w	r3, r7, #24
 8002882:	2220      	movs	r2, #32
 8002884:	2100      	movs	r1, #0
 8002886:	4618      	mov	r0, r3
 8002888:	f014 fbe8 	bl	801705c <memset>
    OD_stream_t* stream = &io.stream;
 800288c:	f107 0318 	add.w	r3, r7, #24
 8002890:	63fb      	str	r3, [r7, #60]	@ 0x3c
    OD_size_t countRd = 0;
 8002892:	2300      	movs	r3, #0
 8002894:	617b      	str	r3, [r7, #20]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 8002896:	f107 0218 	add.w	r2, r7, #24
 800289a:	7af9      	ldrb	r1, [r7, #11]
 800289c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800289e:	68f8      	ldr	r0, [r7, #12]
 80028a0:	f7ff feba 	bl	8002618 <OD_getSub>
 80028a4:	4603      	mov	r3, r0
 80028a6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    if (ret != ODR_OK) {
 80028aa:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d002      	beq.n	80028b8 <OD_get_value+0x54>
        return ret;
 80028b2:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80028b6:	e00e      	b.n	80028d6 <OD_get_value+0x72>
    }
    if (stream->dataLength != len) {
 80028b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d001      	beq.n	80028c6 <OD_get_value+0x62>
        return ODR_TYPE_MISMATCH;
 80028c2:	230b      	movs	r3, #11
 80028c4:	e007      	b.n	80028d6 <OD_get_value+0x72>
    }

    return io.read(stream, val, len, &countRd);
 80028c6:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 80028c8:	f107 0314 	add.w	r3, r7, #20
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80028d2:	47a0      	blx	r4
 80028d4:	4603      	mov	r3, r0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3744      	adds	r7, #68	@ 0x44
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd90      	pop	{r4, r7, pc}

080028de <OD_set_value>:

ODR_t
OD_set_value(const OD_entry_t* entry, uint8_t subIndex, void* val, OD_size_t len, bool_t odOrig) {
 80028de:	b590      	push	{r4, r7, lr}
 80028e0:	b091      	sub	sp, #68	@ 0x44
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	60f8      	str	r0, [r7, #12]
 80028e6:	607a      	str	r2, [r7, #4]
 80028e8:	603b      	str	r3, [r7, #0]
 80028ea:	460b      	mov	r3, r1
 80028ec:	72fb      	strb	r3, [r7, #11]
    if (val == NULL) {
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d101      	bne.n	80028f8 <OD_set_value+0x1a>
        return ODR_DEV_INCOMPAT;
 80028f4:	2309      	movs	r3, #9
 80028f6:	e02b      	b.n	8002950 <OD_set_value+0x72>
    }

    OD_IO_t io = {NULL};
 80028f8:	f107 0318 	add.w	r3, r7, #24
 80028fc:	2220      	movs	r2, #32
 80028fe:	2100      	movs	r1, #0
 8002900:	4618      	mov	r0, r3
 8002902:	f014 fbab 	bl	801705c <memset>
    OD_stream_t* stream = &io.stream;
 8002906:	f107 0318 	add.w	r3, r7, #24
 800290a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    OD_size_t countWritten = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	617b      	str	r3, [r7, #20]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 8002910:	f107 0218 	add.w	r2, r7, #24
 8002914:	7af9      	ldrb	r1, [r7, #11]
 8002916:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f7ff fe7d 	bl	8002618 <OD_getSub>
 800291e:	4603      	mov	r3, r0
 8002920:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    if (ret != ODR_OK) {
 8002924:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8002928:	2b00      	cmp	r3, #0
 800292a:	d002      	beq.n	8002932 <OD_set_value+0x54>
        return ret;
 800292c:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8002930:	e00e      	b.n	8002950 <OD_set_value+0x72>
    }
    if (stream->dataLength != len) {
 8002932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	429a      	cmp	r2, r3
 800293a:	d001      	beq.n	8002940 <OD_set_value+0x62>
        return ODR_TYPE_MISMATCH;
 800293c:	230b      	movs	r3, #11
 800293e:	e007      	b.n	8002950 <OD_set_value+0x72>
    }

    return io.write(stream, val, len, &countWritten);
 8002940:	6b7c      	ldr	r4, [r7, #52]	@ 0x34
 8002942:	f107 0314 	add.w	r3, r7, #20
 8002946:	683a      	ldr	r2, [r7, #0]
 8002948:	6879      	ldr	r1, [r7, #4]
 800294a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800294c:	47a0      	blx	r4
 800294e:	4603      	mov	r3, r0
}
 8002950:	4618      	mov	r0, r3
 8002952:	3744      	adds	r7, #68	@ 0x44
 8002954:	46bd      	mov	sp, r7
 8002956:	bd90      	pop	{r4, r7, pc}

08002958 <OD_getPtr>:

void*
OD_getPtr(const OD_entry_t* entry, uint8_t subIndex, OD_size_t len, ODR_t* err) {
 8002958:	b580      	push	{r7, lr}
 800295a:	b08e      	sub	sp, #56	@ 0x38
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	607a      	str	r2, [r7, #4]
 8002962:	603b      	str	r3, [r7, #0]
 8002964:	460b      	mov	r3, r1
 8002966:	72fb      	strb	r3, [r7, #11]
    ODR_t errCopy;
    OD_IO_t io;
    OD_stream_t* stream = &io.stream;
 8002968:	f107 0310 	add.w	r3, r7, #16
 800296c:	633b      	str	r3, [r7, #48]	@ 0x30

    errCopy = OD_getSub(entry, subIndex, &io, true);
 800296e:	f107 0210 	add.w	r2, r7, #16
 8002972:	7af9      	ldrb	r1, [r7, #11]
 8002974:	2301      	movs	r3, #1
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f7ff fe4e 	bl	8002618 <OD_getSub>
 800297c:	4603      	mov	r3, r0
 800297e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if (errCopy == ODR_OK) {
 8002982:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002986:	2b00      	cmp	r3, #0
 8002988:	d116      	bne.n	80029b8 <OD_getPtr+0x60>
        if ((stream->dataOrig == NULL) || (stream->dataLength == 0U)) {
 800298a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <OD_getPtr+0x42>
 8002992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d103      	bne.n	80029a2 <OD_getPtr+0x4a>
            errCopy = ODR_DEV_INCOMPAT;
 800299a:	2309      	movs	r3, #9
 800299c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80029a0:	e00a      	b.n	80029b8 <OD_getPtr+0x60>
        } else if ((len != 0U) && (len != stream->dataLength)) {
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d007      	beq.n	80029b8 <OD_getPtr+0x60>
 80029a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d002      	beq.n	80029b8 <OD_getPtr+0x60>
            errCopy = ODR_TYPE_MISMATCH;
 80029b2:	230b      	movs	r3, #11
 80029b4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        } else { /* MISRA C 2004 14.10 */
        }
    }

    if (err != NULL) {
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <OD_getPtr+0x6e>
        *err = errCopy;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80029c4:	701a      	strb	r2, [r3, #0]
    }

    return (errCopy == ODR_OK) ? stream->dataOrig : NULL;
 80029c6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d102      	bne.n	80029d4 <OD_getPtr+0x7c>
 80029ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	e000      	b.n	80029d6 <OD_getPtr+0x7e>
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3738      	adds	r7, #56	@ 0x38
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <CO_getUint8>:
CO_getUint8(const void* buf) {
 80029de:	b480      	push	{r7}
 80029e0:	b085      	sub	sp, #20
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	73fb      	strb	r3, [r7, #15]
    return value;
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3714      	adds	r7, #20
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr

080029fa <CO_getUint16>:
CO_getUint16(const void* buf) {
 80029fa:	b480      	push	{r7}
 80029fc:	b085      	sub	sp, #20
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	881b      	ldrh	r3, [r3, #0]
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	81fb      	strh	r3, [r7, #14]
    return value;
 8002a0a:	89fb      	ldrh	r3, [r7, #14]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3714      	adds	r7, #20
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <CO_getUint32>:
CO_getUint32(const void* buf) {
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	60fb      	str	r3, [r7, #12]
    return value;
 8002a26:	68fb      	ldr	r3, [r7, #12]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3714      	adds	r7, #20
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <CO_setUint32>:
CO_setUint32(void* buf, uint32_t value) {
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
    (void)memmove(buf, (const void*)&value, sizeof(value));
 8002a3e:	683a      	ldr	r2, [r7, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	601a      	str	r2, [r3, #0]
    return (uint8_t)(sizeof(value));
 8002a44:	2304      	movs	r3, #4
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr

08002a52 <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d002      	beq.n	8002a66 <OD_getIndex+0x14>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	881b      	ldrh	r3, [r3, #0]
 8002a64:	e000      	b.n	8002a68 <OD_getIndex+0x16>
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d101      	bne.n	8002a88 <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 8002a84:	2305      	movs	r3, #5
 8002a86:	e003      	b.n	8002a90 <OD_extension_init+0x1c>
    entry->extension = extension;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	683a      	ldr	r2, [r7, #0]
 8002a8c:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <OD_get_u8>:
OD_get_u8(const OD_entry_t* entry, uint8_t subIndex, uint8_t* val, bool_t odOrig) {
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af02      	add	r7, sp, #8
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	607a      	str	r2, [r7, #4]
 8002aa6:	603b      	str	r3, [r7, #0]
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8002aac:	7af9      	ldrb	r1, [r7, #11]
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f7ff fed4 	bl	8002864 <OD_get_value>
 8002abc:	4603      	mov	r3, r0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <OD_get_u16>:
OD_get_u16(const OD_entry_t* entry, uint8_t subIndex, uint16_t* val, bool_t odOrig) {
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b086      	sub	sp, #24
 8002aca:	af02      	add	r7, sp, #8
 8002acc:	60f8      	str	r0, [r7, #12]
 8002ace:	607a      	str	r2, [r7, #4]
 8002ad0:	603b      	str	r3, [r7, #0]
 8002ad2:	460b      	mov	r3, r1
 8002ad4:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8002ad6:	7af9      	ldrb	r1, [r7, #11]
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	2302      	movs	r3, #2
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f7ff febf 	bl	8002864 <OD_get_value>
 8002ae6:	4603      	mov	r3, r0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <OD_get_u32>:
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af02      	add	r7, sp, #8
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	607a      	str	r2, [r7, #4]
 8002afa:	603b      	str	r3, [r7, #0]
 8002afc:	460b      	mov	r3, r1
 8002afe:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8002b00:	7af9      	ldrb	r1, [r7, #11]
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	2304      	movs	r3, #4
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	68f8      	ldr	r0, [r7, #12]
 8002b0c:	f7ff feaa 	bl	8002864 <OD_get_value>
 8002b10:	4603      	mov	r3, r0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <OD_write_dummy>:
 * Custom function for write dummy OD object. Will be used only from RPDO.
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_dummy(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8002b1a:	b480      	push	{r7}
 8002b1c:	b085      	sub	sp, #20
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	60f8      	str	r0, [r7, #12]
 8002b22:	60b9      	str	r1, [r7, #8]
 8002b24:	607a      	str	r2, [r7, #4]
 8002b26:	603b      	str	r3, [r7, #0]
    (void)stream;
    (void)buf;
    if (countWritten != NULL) {
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d002      	beq.n	8002b34 <OD_write_dummy+0x1a>
        *countWritten = count;
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	601a      	str	r2, [r3, #0]
    }
    return ODR_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3714      	adds	r7, #20
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <OD_read_dummy>:
 * Custom function for read dummy OD object. Will be used only from TPDO.
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_read_dummy(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 8002b42:	b580      	push	{r7, lr}
 8002b44:	b084      	sub	sp, #16
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	60f8      	str	r0, [r7, #12]
 8002b4a:	60b9      	str	r1, [r7, #8]
 8002b4c:	607a      	str	r2, [r7, #4]
 8002b4e:	603b      	str	r3, [r7, #0]
    if ((buf == NULL) || (stream == NULL) || (countRead == NULL)) {
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d005      	beq.n	8002b62 <OD_read_dummy+0x20>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d002      	beq.n	8002b62 <OD_read_dummy+0x20>
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <OD_read_dummy+0x24>
        return ODR_DEV_INCOMPAT;
 8002b62:	2309      	movs	r3, #9
 8002b64:	e010      	b.n	8002b88 <OD_read_dummy+0x46>
    }

    if (count > stream->dataLength) {
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d902      	bls.n	8002b76 <OD_read_dummy+0x34>
        count = stream->dataLength;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	607b      	str	r3, [r7, #4]
    }

    (void)memset(buf, 0, count);
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	2100      	movs	r1, #0
 8002b7a:	68b8      	ldr	r0, [r7, #8]
 8002b7c:	f014 fa6e 	bl	801705c <memset>

    *countRead = count;
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 8002b86:	2300      	movs	r3, #0
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3710      	adds	r7, #16
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <PDOconfigMap>:
 * @param OD Object Dictionary.
 *
 * @return ODR_OK on success, otherwise error reason.
 */
static ODR_t
PDOconfigMap(CO_PDO_common_t* PDO, uint32_t map, uint8_t mapIndex, bool_t isRPDO, OD_t* OD) {
 8002b90:	b5b0      	push	{r4, r5, r7, lr}
 8002b92:	b092      	sub	sp, #72	@ 0x48
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	603b      	str	r3, [r7, #0]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	71fb      	strb	r3, [r7, #7]
    uint16_t index = (uint16_t)(map >> 16);
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	0c1b      	lsrs	r3, r3, #16
 8002ba4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint8_t subIndex = (uint8_t)(map >> 8);
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	0a1b      	lsrs	r3, r3, #8
 8002bac:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t mappedLengthBits = (uint8_t)map;
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t mappedLength = mappedLengthBits >> 3;
 8002bb6:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002bba:	08db      	lsrs	r3, r3, #3
 8002bbc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    OD_IO_t* OD_IO = &PDO->OD_IO[mapIndex];
 8002bc0:	79fb      	ldrb	r3, [r7, #7]
 8002bc2:	015b      	lsls	r3, r3, #5
 8002bc4:	3310      	adds	r3, #16
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	4413      	add	r3, r2
 8002bca:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* total PDO length can not be more than CO_PDO_MAX_SIZE bytes */
    if (mappedLength > CO_PDO_MAX_SIZE) {
 8002bcc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002bd0:	2b08      	cmp	r3, #8
 8002bd2:	d901      	bls.n	8002bd8 <PDOconfigMap+0x48>
        return ODR_MAP_LEN; /* PDO length exceeded */
 8002bd4:	2307      	movs	r3, #7
 8002bd6:	e090      	b.n	8002cfa <PDOconfigMap+0x16a>
    }

    /* is there a reference to the dummy entry */
    if ((index < 0x20U) && (subIndex == 0U)) {
 8002bd8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002bdc:	2b1f      	cmp	r3, #31
 8002bde:	d81a      	bhi.n	8002c16 <PDOconfigMap+0x86>
 8002be0:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d116      	bne.n	8002c16 <PDOconfigMap+0x86>
        OD_stream_t* stream = &OD_IO->stream;
 8002be8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bea:	63bb      	str	r3, [r7, #56]	@ 0x38
        (void)memset(stream, 0, sizeof(OD_stream_t));
 8002bec:	2218      	movs	r2, #24
 8002bee:	2100      	movs	r1, #0
 8002bf0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002bf2:	f014 fa33 	bl	801705c <memset>
        stream->dataLength = mappedLength;
 8002bf6:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8002bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bfc:	609a      	str	r2, [r3, #8]
        stream->dataOffset = mappedLength;
 8002bfe:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8002c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c04:	60da      	str	r2, [r3, #12]
        OD_IO->read = OD_read_dummy;
 8002c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c08:	4a3e      	ldr	r2, [pc, #248]	@ (8002d04 <PDOconfigMap+0x174>)
 8002c0a:	619a      	str	r2, [r3, #24]
        OD_IO->write = OD_write_dummy;
 8002c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c0e:	4a3e      	ldr	r2, [pc, #248]	@ (8002d08 <PDOconfigMap+0x178>)
 8002c10:	61da      	str	r2, [r3, #28]
        return ODR_OK;
 8002c12:	2300      	movs	r3, #0
 8002c14:	e071      	b.n	8002cfa <PDOconfigMap+0x16a>
    }

    /* find entry in the Object Dictionary */
    OD_IO_t OD_IOcopy;
    OD_entry_t* entry = OD_find(OD, index);
 8002c16:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002c1e:	f7ff fc9f 	bl	8002560 <OD_find>
 8002c22:	6378      	str	r0, [r7, #52]	@ 0x34
    ODR_t odRet = OD_getSub(entry, subIndex, &OD_IOcopy, false);
 8002c24:	f107 0210 	add.w	r2, r7, #16
 8002c28:	f897 1045 	ldrb.w	r1, [r7, #69]	@ 0x45
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002c30:	f7ff fcf2 	bl	8002618 <OD_getSub>
 8002c34:	4603      	mov	r3, r0
 8002c36:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (odRet != ODR_OK) {
 8002c3a:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d002      	beq.n	8002c48 <PDOconfigMap+0xb8>
        return odRet;
 8002c42:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002c46:	e058      	b.n	8002cfa <PDOconfigMap+0x16a>
    }

    /* verify access attributes, byte alignment and length */
    OD_attr_t testAttribute = isRPDO ? (OD_attr_t)(ODA_RPDO) : (OD_attr_t)(ODA_TPDO);
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <PDOconfigMap+0xc2>
 8002c4e:	2308      	movs	r3, #8
 8002c50:	e000      	b.n	8002c54 <PDOconfigMap+0xc4>
 8002c52:	2304      	movs	r3, #4
 8002c54:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    if (((OD_IOcopy.stream.attribute & testAttribute) == 0U) || ((mappedLengthBits & 0x07U) != 0U)
 8002c58:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002c5c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002c60:	4013      	ands	r3, r2
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d00a      	beq.n	8002c7e <PDOconfigMap+0xee>
 8002c68:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002c6c:	f003 0307 	and.w	r3, r3, #7
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d104      	bne.n	8002c7e <PDOconfigMap+0xee>
        || (OD_IOcopy.stream.dataLength < mappedLength)) {
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d201      	bcs.n	8002c82 <PDOconfigMap+0xf2>
        return ODR_NO_MAP; /* Object cannot be mapped to the PDO. */
 8002c7e:	2306      	movs	r3, #6
 8002c80:	e03b      	b.n	8002cfa <PDOconfigMap+0x16a>
    }

    /* Copy values and store mappedLength temporary. */
    *OD_IO = OD_IOcopy;
 8002c82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c84:	461d      	mov	r5, r3
 8002c86:	f107 0410 	add.w	r4, r7, #16
 8002c8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c8e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002c92:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    OD_IO->stream.dataOffset = mappedLength;
 8002c96:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8002c9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c9c:	60da      	str	r2, [r3, #12]

    /* get TPDO request flag byte from extension */
#if OD_FLAGS_PDO_SIZE > 0
    if (!isRPDO) {
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d129      	bne.n	8002cf8 <PDOconfigMap+0x168>
        if ((subIndex < (OD_FLAGS_PDO_SIZE * 8U)) && (entry->extension != NULL)) {
 8002ca4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002ca8:	2b1f      	cmp	r3, #31
 8002caa:	d81f      	bhi.n	8002cec <PDOconfigMap+0x15c>
 8002cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d01b      	beq.n	8002cec <PDOconfigMap+0x15c>
            PDO->flagPDObyte[mapIndex] = &entry->extension->flagsPDO[subIndex >> 3];
 8002cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cb6:	6899      	ldr	r1, [r3, #8]
 8002cb8:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002cbc:	08db      	lsrs	r3, r3, #3
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	79fa      	ldrb	r2, [r7, #7]
 8002cc2:	3308      	adds	r3, #8
 8002cc4:	440b      	add	r3, r1
 8002cc6:	1d19      	adds	r1, r3, #4
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	3244      	adds	r2, #68	@ 0x44
 8002ccc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            PDO->flagPDObitmask[mapIndex] = 1U << (subIndex & 0x07U);
 8002cd0:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002cd4:	f003 0307 	and.w	r3, r3, #7
 8002cd8:	2201      	movs	r2, #1
 8002cda:	409a      	lsls	r2, r3
 8002cdc:	79fb      	ldrb	r3, [r7, #7]
 8002cde:	b2d1      	uxtb	r1, r2
 8002ce0:	68fa      	ldr	r2, [r7, #12]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	460a      	mov	r2, r1
 8002ce6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
 8002cea:	e005      	b.n	8002cf8 <PDOconfigMap+0x168>
        } else {
            PDO->flagPDObyte[mapIndex] = NULL;
 8002cec:	79fa      	ldrb	r2, [r7, #7]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	3244      	adds	r2, #68	@ 0x44
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }
    }
#endif

    return ODR_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3748      	adds	r7, #72	@ 0x48
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bdb0      	pop	{r4, r5, r7, pc}
 8002d02:	bf00      	nop
 8002d04:	08002b43 	.word	0x08002b43
 8002d08:	08002b1b 	.word	0x08002b1b

08002d0c <PDO_initMapping>:
 *
 * @return #CO_ReturnError_t CO_ERROR_NO on success.
 */
static CO_ReturnError_t
PDO_initMapping(CO_PDO_common_t* PDO, OD_t* OD, OD_entry_t* OD_PDOMapPar, bool_t isRPDO, uint32_t* errInfo,
                uint32_t* erroneousMap) {
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08c      	sub	sp, #48	@ 0x30
 8002d10:	af02      	add	r7, sp, #8
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
 8002d18:	603b      	str	r3, [r7, #0]
    ODR_t odRet;
    size_t pdoDataLength = 0;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t mappedObjectsCount = 0;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	76fb      	strb	r3, [r7, #27]

    /* number of mapped application objects in PDO */
    odRet = OD_get_u8(OD_PDOMapPar, 0, &mappedObjectsCount, true);
 8002d22:	f107 021b 	add.w	r2, r7, #27
 8002d26:	2301      	movs	r3, #1
 8002d28:	2100      	movs	r1, #0
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f7ff feb6 	bl	8002a9c <OD_get_u8>
 8002d30:	4603      	mov	r3, r0
 8002d32:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 8002d36:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00c      	beq.n	8002d58 <PDO_initMapping+0x4c>
        if (errInfo != NULL) {
 8002d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d006      	beq.n	8002d52 <PDO_initMapping+0x46>
            *errInfo = ((uint32_t)OD_getIndex(OD_PDOMapPar)) << 8;
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f7ff fe84 	bl	8002a52 <OD_getIndex>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	021a      	lsls	r2, r3, #8
 8002d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d50:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8002d52:	f06f 030b 	mvn.w	r3, #11
 8002d56:	e07f      	b.n	8002e58 <PDO_initMapping+0x14c>
    }

    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 8002d58:	2300      	movs	r3, #0
 8002d5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d5e:	e05b      	b.n	8002e18 <PDO_initMapping+0x10c>
        OD_IO_t* OD_IO = &PDO->OD_IO[i];
 8002d60:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002d64:	015b      	lsls	r3, r3, #5
 8002d66:	3310      	adds	r3, #16
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	61fb      	str	r3, [r7, #28]
        uint32_t map = 0;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	617b      	str	r3, [r7, #20]

        odRet = OD_get_u32(OD_PDOMapPar, i + 1U, &map, true);
 8002d72:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002d76:	3301      	adds	r3, #1
 8002d78:	b2d9      	uxtb	r1, r3
 8002d7a:	f107 0214 	add.w	r2, r7, #20
 8002d7e:	2301      	movs	r3, #1
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f7ff feb5 	bl	8002af0 <OD_get_u32>
 8002d86:	4603      	mov	r3, r0
 8002d88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (odRet == ODR_SUB_NOT_EXIST) {
 8002d8c:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8002d90:	2b0e      	cmp	r3, #14
 8002d92:	d03b      	beq.n	8002e0c <PDO_initMapping+0x100>
            continue;
        }
        if (odRet != ODR_OK) {
 8002d94:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d00f      	beq.n	8002dbc <PDO_initMapping+0xb0>
            if (errInfo != NULL) {
 8002d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d009      	beq.n	8002db6 <PDO_initMapping+0xaa>
                *errInfo = (((uint32_t)OD_getIndex(OD_PDOMapPar)) << 8) | i;
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7ff fe55 	bl	8002a52 <OD_getIndex>
 8002da8:	4603      	mov	r3, r0
 8002daa:	021a      	lsls	r2, r3, #8
 8002dac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002db0:	431a      	orrs	r2, r3
 8002db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002db4:	601a      	str	r2, [r3, #0]
            }
            return CO_ERROR_OD_PARAMETERS;
 8002db6:	f06f 030b 	mvn.w	r3, #11
 8002dba:	e04d      	b.n	8002e58 <PDO_initMapping+0x14c>
        }

        odRet = PDOconfigMap(PDO, map, i, isRPDO, OD);
 8002dbc:	6979      	ldr	r1, [r7, #20]
 8002dbe:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	68f8      	ldr	r0, [r7, #12]
 8002dca:	f7ff fee1 	bl	8002b90 <PDOconfigMap>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (odRet != ODR_OK) {
 8002dd4:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00c      	beq.n	8002df6 <PDO_initMapping+0xea>
            /* indicate erroneous mapping in initialization phase */
            OD_IO->stream.dataLength = 0;
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	2200      	movs	r2, #0
 8002de0:	609a      	str	r2, [r3, #8]
            OD_IO->stream.dataOffset = 0xFF;
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	22ff      	movs	r2, #255	@ 0xff
 8002de6:	60da      	str	r2, [r3, #12]
            if (*erroneousMap == 0U) {
 8002de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d102      	bne.n	8002df6 <PDO_initMapping+0xea>
                *erroneousMap = map;
 8002df0:	697a      	ldr	r2, [r7, #20]
 8002df2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002df4:	601a      	str	r2, [r3, #0]
            }
        }

        if (i < mappedObjectsCount) {
 8002df6:	7efb      	ldrb	r3, [r7, #27]
 8002df8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d206      	bcs.n	8002e0e <PDO_initMapping+0x102>
            pdoDataLength += OD_IO->stream.dataOffset;
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e06:	4413      	add	r3, r2
 8002e08:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e0a:	e000      	b.n	8002e0e <PDO_initMapping+0x102>
            continue;
 8002e0c:	bf00      	nop
    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 8002e0e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002e12:	3301      	adds	r3, #1
 8002e14:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e18:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002e1c:	2b07      	cmp	r3, #7
 8002e1e:	d99f      	bls.n	8002d60 <PDO_initMapping+0x54>
        }
    }
    if ((pdoDataLength > CO_PDO_MAX_SIZE) || ((pdoDataLength == 0U) && (mappedObjectsCount > 0U))) {
 8002e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e22:	2b08      	cmp	r3, #8
 8002e24:	d805      	bhi.n	8002e32 <PDO_initMapping+0x126>
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d109      	bne.n	8002e40 <PDO_initMapping+0x134>
 8002e2c:	7efb      	ldrb	r3, [r7, #27]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d006      	beq.n	8002e40 <PDO_initMapping+0x134>
        if (*erroneousMap == 0U) {
 8002e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d102      	bne.n	8002e40 <PDO_initMapping+0x134>
            *erroneousMap = 1;
 8002e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]
        }
    }

    if (*erroneousMap == 0U) {
 8002e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d106      	bne.n	8002e56 <PDO_initMapping+0x14a>
        PDO->dataLength = (CO_PDO_size_t)pdoDataLength;
 8002e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4a:	b2da      	uxtb	r2, r3
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	731a      	strb	r2, [r3, #12]
        PDO->mappedObjectsCount = mappedObjectsCount;
 8002e50:	7efa      	ldrb	r2, [r7, #27]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	735a      	strb	r2, [r3, #13]
    }

    return CO_ERROR_NO;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3728      	adds	r7, #40	@ 0x28
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <OD_write_PDO_mapping>:
 * Custom function for writing OD object "PDO mapping parameter"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_PDO_mapping(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08e      	sub	sp, #56	@ 0x38
 8002e64:	af02      	add	r7, sp, #8
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
 8002e6c:	603b      	str	r3, [r7, #0]
    /* "count" is already verified in *_init() function */
    if ((stream == NULL) || (buf == NULL) || (countWritten == NULL) || (stream->subIndex > CO_PDO_MAX_MAPPED_ENTRIES)) {
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d009      	beq.n	8002e88 <OD_write_PDO_mapping+0x28>
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d006      	beq.n	8002e88 <OD_write_PDO_mapping+0x28>
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d003      	beq.n	8002e88 <OD_write_PDO_mapping+0x28>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	7d1b      	ldrb	r3, [r3, #20]
 8002e84:	2b08      	cmp	r3, #8
 8002e86:	d901      	bls.n	8002e8c <OD_write_PDO_mapping+0x2c>
        return ODR_DEV_INCOMPAT;
 8002e88:	2309      	movs	r3, #9
 8002e8a:	e07e      	b.n	8002f8a <OD_write_PDO_mapping+0x12a>
    }

    /* Only common part of the CO_RPDO_t or CO_TPDO_t will be used */
    CO_PDO_common_t* PDO = stream->object;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	627b      	str	r3, [r7, #36]	@ 0x24

    /* PDO must be disabled before mapping configuration */
    if ((PDO->valid) || ((PDO->mappedObjectsCount != 0U) && (stream->subIndex > 0U))) {
 8002e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d107      	bne.n	8002eaa <OD_write_PDO_mapping+0x4a>
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9c:	7b5b      	ldrb	r3, [r3, #13]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d005      	beq.n	8002eae <OD_write_PDO_mapping+0x4e>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	7d1b      	ldrb	r3, [r3, #20]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <OD_write_PDO_mapping+0x4e>
        return ODR_UNSUPP_ACCESS;
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e06d      	b.n	8002f8a <OD_write_PDO_mapping+0x12a>
    }

    if (stream->subIndex == 0U) {
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	7d1b      	ldrb	r3, [r3, #20]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d145      	bne.n	8002f42 <OD_write_PDO_mapping+0xe2>
        uint8_t mappedObjectsCount = CO_getUint8(buf);
 8002eb6:	68b8      	ldr	r0, [r7, #8]
 8002eb8:	f7ff fd91 	bl	80029de <CO_getUint8>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	77bb      	strb	r3, [r7, #30]
        size_t pdoDataLength = 0;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if (mappedObjectsCount > CO_PDO_MAX_MAPPED_ENTRIES) {
 8002ec4:	7fbb      	ldrb	r3, [r7, #30]
 8002ec6:	2b08      	cmp	r3, #8
 8002ec8:	d901      	bls.n	8002ece <OD_write_PDO_mapping+0x6e>
            return ODR_MAP_LEN;
 8002eca:	2307      	movs	r3, #7
 8002ecc:	e05d      	b.n	8002f8a <OD_write_PDO_mapping+0x12a>
        }

        /* validate enabled mapping parameters */
        for (uint8_t i = 0; i < mappedObjectsCount; i++) {
 8002ece:	2300      	movs	r3, #0
 8002ed0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ed4:	e01b      	b.n	8002f0e <OD_write_PDO_mapping+0xae>
            OD_IO_t* OD_IO = &PDO->OD_IO[i];
 8002ed6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002eda:	015b      	lsls	r3, r3, #5
 8002edc:	3310      	adds	r3, #16
 8002ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ee0:	4413      	add	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]
            size_t dataLength = (size_t)OD_IO->stream.dataLength;
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	617b      	str	r3, [r7, #20]
            size_t mappedLength = (size_t)OD_IO->stream.dataOffset;
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	613b      	str	r3, [r7, #16]

            if (mappedLength > dataLength) {
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d901      	bls.n	8002efc <OD_write_PDO_mapping+0x9c>
                /* erroneous map since device initial values */
                return ODR_NO_MAP;
 8002ef8:	2306      	movs	r3, #6
 8002efa:	e046      	b.n	8002f8a <OD_write_PDO_mapping+0x12a>
            }
            pdoDataLength += mappedLength;
 8002efc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	4413      	add	r3, r2
 8002f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (uint8_t i = 0; i < mappedObjectsCount; i++) {
 8002f04:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002f08:	3301      	adds	r3, #1
 8002f0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f0e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002f12:	7fbb      	ldrb	r3, [r7, #30]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d3de      	bcc.n	8002ed6 <OD_write_PDO_mapping+0x76>
        }

        if (pdoDataLength > CO_PDO_MAX_SIZE) {
 8002f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f1a:	2b08      	cmp	r3, #8
 8002f1c:	d901      	bls.n	8002f22 <OD_write_PDO_mapping+0xc2>
            return ODR_MAP_LEN;
 8002f1e:	2307      	movs	r3, #7
 8002f20:	e033      	b.n	8002f8a <OD_write_PDO_mapping+0x12a>
        }
        if ((pdoDataLength == 0U) && (mappedObjectsCount > 0U)) {
 8002f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d104      	bne.n	8002f32 <OD_write_PDO_mapping+0xd2>
 8002f28:	7fbb      	ldrb	r3, [r7, #30]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <OD_write_PDO_mapping+0xd2>
            return ODR_INVALID_VALUE;
 8002f2e:	230f      	movs	r3, #15
 8002f30:	e02b      	b.n	8002f8a <OD_write_PDO_mapping+0x12a>
        }

        /* success, update PDO */
        PDO->dataLength = (CO_PDO_size_t)pdoDataLength;
 8002f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f34:	b2da      	uxtb	r2, r3
 8002f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f38:	731a      	strb	r2, [r3, #12]
        PDO->mappedObjectsCount = mappedObjectsCount;
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3c:	7fba      	ldrb	r2, [r7, #30]
 8002f3e:	735a      	strb	r2, [r3, #13]
 8002f40:	e01c      	b.n	8002f7c <OD_write_PDO_mapping+0x11c>
    } else {
        uint32_t val = CO_getUint32(buf);
 8002f42:	68b8      	ldr	r0, [r7, #8]
 8002f44:	f7ff fd68 	bl	8002a18 <CO_getUint32>
 8002f48:	6238      	str	r0, [r7, #32]
        ODR_t odRet = PDOconfigMap(PDO, val, stream->subIndex - 1U, PDO->isRPDO, PDO->OD);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	7d1b      	ldrb	r3, [r3, #20]
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	b2da      	uxtb	r2, r3
 8002f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f54:	f8d3 1138 	ldr.w	r1, [r3, #312]	@ 0x138
 8002f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5a:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	460b      	mov	r3, r1
 8002f62:	6a39      	ldr	r1, [r7, #32]
 8002f64:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002f66:	f7ff fe13 	bl	8002b90 <PDOconfigMap>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	77fb      	strb	r3, [r7, #31]
        if (odRet != ODR_OK) {
 8002f6e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d002      	beq.n	8002f7c <OD_write_PDO_mapping+0x11c>
            return odRet;
 8002f76:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002f7a:	e006      	b.n	8002f8a <OD_write_PDO_mapping+0x12a>
        }
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	68b9      	ldr	r1, [r7, #8]
 8002f82:	68f8      	ldr	r0, [r7, #12]
 8002f84:	f7ff fa63 	bl	800244e <OD_writeOriginal>
 8002f88:	4603      	mov	r3, r0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3730      	adds	r7, #48	@ 0x30
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <OD_read_PDO_commParam>:
 * Custom function for reading OD object "PDO communication parameter"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_read_PDO_commParam(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b088      	sub	sp, #32
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	60f8      	str	r0, [r7, #12]
 8002f9a:	60b9      	str	r1, [r7, #8]
 8002f9c:	607a      	str	r2, [r7, #4]
 8002f9e:	603b      	str	r3, [r7, #0]
    ODR_t returnCode = OD_readOriginal(stream, buf, count, countRead);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	68b9      	ldr	r1, [r7, #8]
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f7ff f9f9 	bl	800239e <OD_readOriginal>
 8002fac:	4603      	mov	r3, r0
 8002fae:	76fb      	strb	r3, [r7, #27]

    /* When reading COB_ID, add Node-Id to the read value, if necessary */
    if ((returnCode == ODR_OK) && (stream->subIndex == 1U) && (*countRead == 4U)) {
 8002fb0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d134      	bne.n	8003022 <OD_read_PDO_commParam+0x90>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	7d1b      	ldrb	r3, [r3, #20]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d130      	bne.n	8003022 <OD_read_PDO_commParam+0x90>
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2b04      	cmp	r3, #4
 8002fc6:	d12c      	bne.n	8003022 <OD_read_PDO_commParam+0x90>
        /* Only common part of the CO_RPDO_t or CO_TPDO_t will be used */
        CO_PDO_common_t* PDO = stream->object;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	617b      	str	r3, [r7, #20]
        uint32_t COB_ID = CO_getUint32(buf);
 8002fce:	68b8      	ldr	r0, [r7, #8]
 8002fd0:	f7ff fd22 	bl	8002a18 <CO_getUint32>
 8002fd4:	61f8      	str	r0, [r7, #28]
        uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fde:	827b      	strh	r3, [r7, #18]

        /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
        if ((CAN_ID != 0U) && (CAN_ID == (PDO->preDefinedCanId & 0xFF80U))) {
 8002fe0:	8a7b      	ldrh	r3, [r7, #18]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d011      	beq.n	800300a <OD_read_PDO_commParam+0x78>
 8002fe6:	8a7a      	ldrh	r2, [r7, #18]
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 8002fee:	4619      	mov	r1, r3
 8002ff0:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8002ff4:	400b      	ands	r3, r1
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d107      	bne.n	800300a <OD_read_PDO_commParam+0x78>
            COB_ID = (COB_ID & 0xFFFF0000U) | PDO->preDefinedCanId;
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	0c1b      	lsrs	r3, r3, #16
 8002ffe:	041b      	lsls	r3, r3, #16
 8003000:	697a      	ldr	r2, [r7, #20]
 8003002:	f8b2 2142 	ldrh.w	r2, [r2, #322]	@ 0x142
 8003006:	4313      	orrs	r3, r2
 8003008:	61fb      	str	r3, [r7, #28]
        }

        /* If PDO is not valid, set bit 31 */
        if (!PDO->valid) {
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d103      	bne.n	800301a <OD_read_PDO_commParam+0x88>
            COB_ID |= 0x80000000U;
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003018:	61fb      	str	r3, [r7, #28]
        }

        (void)CO_setUint32(buf, COB_ID);
 800301a:	69f9      	ldr	r1, [r7, #28]
 800301c:	68b8      	ldr	r0, [r7, #8]
 800301e:	f7ff fd09 	bl	8002a34 <CO_setUint32>
    }

    return returnCode;
 8003022:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8003026:	4618      	mov	r0, r3
 8003028:	3720      	adds	r7, #32
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
	...

08003030 <OD_write_18xx>:
 * Custom function for writing OD object "TPDO communication parameter"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_18xx(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8003030:	b590      	push	{r4, r7, lr}
 8003032:	b093      	sub	sp, #76	@ 0x4c
 8003034:	af02      	add	r7, sp, #8
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	607a      	str	r2, [r7, #4]
 800303c:	603b      	str	r3, [r7, #0]
    /* "count" is also verified in *_init() function */
    if ((stream == NULL) || (buf == NULL) || (countWritten == NULL) || (count > 4U)) {
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d008      	beq.n	8003056 <OD_write_18xx+0x26>
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d005      	beq.n	8003056 <OD_write_18xx+0x26>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d002      	beq.n	8003056 <OD_write_18xx+0x26>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b04      	cmp	r3, #4
 8003054:	d901      	bls.n	800305a <OD_write_18xx+0x2a>
        return ODR_DEV_INCOMPAT;
 8003056:	2309      	movs	r3, #9
 8003058:	e136      	b.n	80032c8 <OD_write_18xx+0x298>
    }

    CO_TPDO_t* TPDO = stream->object;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	63bb      	str	r3, [r7, #56]	@ 0x38
    CO_PDO_common_t* PDO = &TPDO->PDO_common;
 8003060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003062:	637b      	str	r3, [r7, #52]	@ 0x34
    uint8_t bufCopy[4];
    (void)memcpy((void*)bufCopy, (const void*)buf, count);
 8003064:	f107 0314 	add.w	r3, r7, #20
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	4618      	mov	r0, r3
 800306e:	f014 f898 	bl	80171a2 <memcpy>

    switch (stream->subIndex) {
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	7d1b      	ldrb	r3, [r3, #20]
 8003076:	3b01      	subs	r3, #1
 8003078:	2b05      	cmp	r3, #5
 800307a:	f200 811a 	bhi.w	80032b2 <OD_write_18xx+0x282>
 800307e:	a201      	add	r2, pc, #4	@ (adr r2, 8003084 <OD_write_18xx+0x54>)
 8003080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003084:	0800309d 	.word	0x0800309d
 8003088:	080031d3 	.word	0x080031d3
 800308c:	08003235 	.word	0x08003235
 8003090:	080032b3 	.word	0x080032b3
 8003094:	08003263 	.word	0x08003263
 8003098:	08003287 	.word	0x08003287
        case 1: { /* COB-ID used by PDO */
            uint32_t COB_ID = CO_getUint32(buf);
 800309c:	68b8      	ldr	r0, [r7, #8]
 800309e:	f7ff fcbb 	bl	8002a18 <CO_getUint32>
 80030a2:	6238      	str	r0, [r7, #32]
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 80030a4:	6a3b      	ldr	r3, [r7, #32]
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80030ac:	87fb      	strh	r3, [r7, #62]	@ 0x3e
            bool_t valid = (COB_ID & 0x80000000U) == 0U;
 80030ae:	6a3b      	ldr	r3, [r7, #32]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	0fdb      	lsrs	r3, r3, #31
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	61fb      	str	r3, [r7, #28]

            /* bits 11...29 must be zero, PDO must be disabled on change, CAN_ID == 0 is
             * not allowed, mapping must be configured before enabling the PDO */
            if (((COB_ID & 0x3FFFF800U) != 0U) || (valid && (PDO->valid && (CAN_ID != PDO->configuredCanId)))
 80030b8:	6a3a      	ldr	r2, [r7, #32]
 80030ba:	4b85      	ldr	r3, [pc, #532]	@ (80032d0 <OD_write_18xx+0x2a0>)
 80030bc:	4013      	ands	r3, r2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d13d      	bne.n	800313e <OD_write_18xx+0x10e>
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d009      	beq.n	80030dc <OD_write_18xx+0xac>
 80030c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d005      	beq.n	80030dc <OD_write_18xx+0xac>
 80030d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030d2:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 80030d6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80030d8:	429a      	cmp	r2, r3
 80030da:	d130      	bne.n	800313e <OD_write_18xx+0x10e>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID)) || (valid && (PDO->mappedObjectsCount == 0U))) {
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d026      	beq.n	8003130 <OD_write_18xx+0x100>
 80030e2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80030e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80030e6:	d92a      	bls.n	800313e <OD_write_18xx+0x10e>
 80030e8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80030ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030ee:	d903      	bls.n	80030f8 <OD_write_18xx+0xc8>
 80030f0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80030f2:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 80030f6:	d922      	bls.n	800313e <OD_write_18xx+0x10e>
 80030f8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80030fa:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 80030fe:	d903      	bls.n	8003108 <OD_write_18xx+0xd8>
 8003100:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003102:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003106:	d31a      	bcc.n	800313e <OD_write_18xx+0x10e>
 8003108:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800310a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800310e:	d903      	bls.n	8003118 <OD_write_18xx+0xe8>
 8003110:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003112:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 8003116:	d312      	bcc.n	800313e <OD_write_18xx+0x10e>
 8003118:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800311a:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 800311e:	d303      	bcc.n	8003128 <OD_write_18xx+0xf8>
 8003120:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003122:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003126:	d30a      	bcc.n	800313e <OD_write_18xx+0x10e>
 8003128:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800312a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800312e:	d806      	bhi.n	800313e <OD_write_18xx+0x10e>
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d005      	beq.n	8003142 <OD_write_18xx+0x112>
 8003136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003138:	7b5b      	ldrb	r3, [r3, #13]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <OD_write_18xx+0x112>
                return ODR_INVALID_VALUE;
 800313e:	230f      	movs	r3, #15
 8003140:	e0c2      	b.n	80032c8 <OD_write_18xx+0x298>
            }

            /* parameter changed? */
            if ((valid != PDO->valid) || (CAN_ID != PDO->configuredCanId)) {
 8003142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	69fa      	ldr	r2, [r7, #28]
 8003148:	429a      	cmp	r2, r3
 800314a:	d106      	bne.n	800315a <OD_write_18xx+0x12a>
 800314c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800314e:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8003152:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8003154:	429a      	cmp	r2, r3
 8003156:	f000 80ae 	beq.w	80032b6 <OD_write_18xx+0x286>
                /* if default CAN-ID is written, store to OD without Node-ID */
                if (CAN_ID == PDO->preDefinedCanId) {
 800315a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800315c:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 8003160:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8003162:	429a      	cmp	r2, r3
 8003164:	d108      	bne.n	8003178 <OD_write_18xx+0x148>
                    (void)CO_setUint32(bufCopy, COB_ID & 0xFFFFFF80U);
 8003166:	6a3b      	ldr	r3, [r7, #32]
 8003168:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 800316c:	f107 0314 	add.w	r3, r7, #20
 8003170:	4611      	mov	r1, r2
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff fc5e 	bl	8002a34 <CO_setUint32>
                }
                if (!valid) {
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <OD_write_18xx+0x152>
                    CAN_ID = 0;
 800317e:	2300      	movs	r3, #0
 8003180:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                }

                CO_CANtx_t* CANtxBuff = CO_CANtxBufferInit(
 8003182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003184:	6858      	ldr	r0, [r3, #4]
 8003186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003188:	f8b3 1140 	ldrh.w	r1, [r3, #320]	@ 0x140
 800318c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800318e:	7b1b      	ldrb	r3, [r3, #12]
                    PDO->CANdev, PDO->CANdevIdx, CAN_ID, false, PDO->dataLength,
                    TPDO->transmissionType <= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240);
 8003190:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003192:	f892 216c 	ldrb.w	r2, [r2, #364]	@ 0x16c
                CO_CANtx_t* CANtxBuff = CO_CANtxBufferInit(
 8003196:	2af0      	cmp	r2, #240	@ 0xf0
 8003198:	bf94      	ite	ls
 800319a:	2201      	movls	r2, #1
 800319c:	2200      	movhi	r2, #0
 800319e:	b2d2      	uxtb	r2, r2
 80031a0:	4614      	mov	r4, r2
 80031a2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80031a4:	9401      	str	r4, [sp, #4]
 80031a6:	9300      	str	r3, [sp, #0]
 80031a8:	2300      	movs	r3, #0
 80031aa:	f004 fa45 	bl	8007638 <CO_CANtxBufferInit>
 80031ae:	61b8      	str	r0, [r7, #24]

                if (CANtxBuff == NULL) {
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d101      	bne.n	80031ba <OD_write_18xx+0x18a>
                    return ODR_DEV_INCOMPAT;
 80031b6:	2309      	movs	r3, #9
 80031b8:	e086      	b.n	80032c8 <OD_write_18xx+0x298>
                }

                TPDO->CANtxBuff = CANtxBuff;
 80031ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031bc:	69ba      	ldr	r2, [r7, #24]
 80031be:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
                PDO->valid = valid;
 80031c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031c4:	69fa      	ldr	r2, [r7, #28]
 80031c6:	609a      	str	r2, [r3, #8]
                PDO->configuredCanId = CAN_ID;
 80031c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031ca:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80031cc:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
            }
            break;
 80031d0:	e071      	b.n	80032b6 <OD_write_18xx+0x286>
        }

        case 2: { /* transmission type */ uint8_t transmissionType = CO_getUint8(buf);
 80031d2:	68b8      	ldr	r0, [r7, #8]
 80031d4:	f7ff fc03 	bl	80029de <CO_getUint8>
 80031d8:	4603      	mov	r3, r0
 80031da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
            if ((transmissionType > (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240)
 80031de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80031e2:	2bf0      	cmp	r3, #240	@ 0xf0
 80031e4:	d905      	bls.n	80031f2 <OD_write_18xx+0x1c2>
                && (transmissionType < (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO)) {
 80031e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80031ea:	2bfd      	cmp	r3, #253	@ 0xfd
 80031ec:	d801      	bhi.n	80031f2 <OD_write_18xx+0x1c2>
                return ODR_INVALID_VALUE;
 80031ee:	230f      	movs	r3, #15
 80031f0:	e06a      	b.n	80032c8 <OD_write_18xx+0x298>
            }
            TPDO->CANtxBuff->syncFlag = transmissionType <= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240;
 80031f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80031f6:	2bf0      	cmp	r3, #240	@ 0xf0
 80031f8:	bf94      	ite	ls
 80031fa:	2301      	movls	r3, #1
 80031fc:	2300      	movhi	r3, #0
 80031fe:	b2da      	uxtb	r2, r3
 8003200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003202:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8003206:	615a      	str	r2, [r3, #20]
            TPDO->syncCounter = 255;
 8003208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800320a:	22ff      	movs	r2, #255	@ 0xff
 800320c:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
#else
            if (transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
                return ODR_INVALID_VALUE;
            }
#endif
            TPDO->transmissionType = transmissionType;
 8003210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003212:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8003216:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c
            TPDO->sendRequest = true;
 800321a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800321c:	2201      	movs	r2, #1
 800321e:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
            TPDO->inhibitTimer = 0;
 8003222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003224:	2200      	movs	r2, #0
 8003226:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
            TPDO->eventTimer = 0;
 800322a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800322c:	2200      	movs	r2, #0
 800322e:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
#endif
            break;
 8003232:	e041      	b.n	80032b8 <OD_write_18xx+0x288>
        }

#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
        case 3: { /* inhibit time */
            if (PDO->valid) {
 8003234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d001      	beq.n	8003240 <OD_write_18xx+0x210>
                return ODR_INVALID_VALUE;
 800323c:	230f      	movs	r3, #15
 800323e:	e043      	b.n	80032c8 <OD_write_18xx+0x298>
            }
            uint32_t inhibitTime = CO_getUint16(buf);
 8003240:	68b8      	ldr	r0, [r7, #8]
 8003242:	f7ff fbda 	bl	80029fa <CO_getUint16>
 8003246:	4603      	mov	r3, r0
 8003248:	62bb      	str	r3, [r7, #40]	@ 0x28
            TPDO->inhibitTime_us = inhibitTime * 100U;
 800324a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800324c:	2264      	movs	r2, #100	@ 0x64
 800324e:	fb03 f202 	mul.w	r2, r3, r2
 8003252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003254:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
            TPDO->inhibitTimer = 0;
 8003258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800325a:	2200      	movs	r2, #0
 800325c:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
            break;
 8003260:	e02a      	b.n	80032b8 <OD_write_18xx+0x288>
        }

        case 5: { /* event-timer */
            uint32_t eventTime = CO_getUint16(buf);
 8003262:	68b8      	ldr	r0, [r7, #8]
 8003264:	f7ff fbc9 	bl	80029fa <CO_getUint16>
 8003268:	4603      	mov	r3, r0
 800326a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            TPDO->eventTime_us = eventTime * 1000U;
 800326c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800326e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003272:	fb03 f202 	mul.w	r2, r3, r2
 8003276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003278:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
            TPDO->eventTimer = 0;
 800327c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800327e:	2200      	movs	r2, #0
 8003280:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
            break;
 8003284:	e018      	b.n	80032b8 <OD_write_18xx+0x288>
        }
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
        case 6: { /* SYNC start value */
            uint8_t syncStartValue = CO_getUint8(buf);
 8003286:	68b8      	ldr	r0, [r7, #8]
 8003288:	f7ff fba9 	bl	80029de <CO_getUint8>
 800328c:	4603      	mov	r3, r0
 800328e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

            if (PDO->valid || (syncStartValue > 240U)) {
 8003292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d103      	bne.n	80032a2 <OD_write_18xx+0x272>
 800329a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800329e:	2bf0      	cmp	r3, #240	@ 0xf0
 80032a0:	d901      	bls.n	80032a6 <OD_write_18xx+0x276>
                return ODR_INVALID_VALUE;
 80032a2:	230f      	movs	r3, #15
 80032a4:	e010      	b.n	80032c8 <OD_write_18xx+0x298>
            }
            TPDO->syncStartValue = syncStartValue;
 80032a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032a8:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80032ac:	f883 2178 	strb.w	r2, [r3, #376]	@ 0x178
            break;
 80032b0:	e002      	b.n	80032b8 <OD_write_18xx+0x288>
        }
#endif
        default:
            /* MISRA C 2004 15.3 */
            break;
 80032b2:	bf00      	nop
 80032b4:	e000      	b.n	80032b8 <OD_write_18xx+0x288>
            break;
 80032b6:	bf00      	nop
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, bufCopy, count, countWritten);
 80032b8:	f107 0114 	add.w	r1, r7, #20
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f7ff f8c4 	bl	800244e <OD_writeOriginal>
 80032c6:	4603      	mov	r3, r0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3744      	adds	r7, #68	@ 0x44
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd90      	pop	{r4, r7, pc}
 80032d0:	3ffff800 	.word	0x3ffff800

080032d4 <CO_TPDO_init>:
CO_TPDO_init(CO_TPDO_t* TPDO, OD_t* OD, CO_EM_t* em,
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
             CO_SYNC_t* SYNC,
#endif
             uint16_t preDefinedCanId, OD_entry_t* OD_18xx_TPDOCommPar, OD_entry_t* OD_1Axx_TPDOMapPar,
             CO_CANmodule_t* CANdevTx, uint16_t CANdevTxIdx, uint32_t* errInfo) {
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b08e      	sub	sp, #56	@ 0x38
 80032d8:	af02      	add	r7, sp, #8
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	607a      	str	r2, [r7, #4]
 80032e0:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t* PDO = &TPDO->PDO_common;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	627b      	str	r3, [r7, #36]	@ 0x24
    ODR_t odRet;

    /* verify arguments */
    if ((TPDO == NULL) || (OD == NULL) || (em == NULL) || (OD_18xx_TPDOCommPar == NULL) || (OD_1Axx_TPDOMapPar == NULL)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00e      	beq.n	800330a <CO_TPDO_init+0x36>
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00b      	beq.n	800330a <CO_TPDO_init+0x36>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d008      	beq.n	800330a <CO_TPDO_init+0x36>
 80032f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d005      	beq.n	800330a <CO_TPDO_init+0x36>
 80032fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003300:	2b00      	cmp	r3, #0
 8003302:	d002      	beq.n	800330a <CO_TPDO_init+0x36>
        || (CANdevTx == NULL)) {
 8003304:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003306:	2b00      	cmp	r3, #0
 8003308:	d102      	bne.n	8003310 <CO_TPDO_init+0x3c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800330a:	f04f 33ff 	mov.w	r3, #4294967295
 800330e:	e144      	b.n	800359a <CO_TPDO_init+0x2c6>
    }

    /* clear object */
    (void)memset(TPDO, 0, sizeof(CO_TPDO_t));
 8003310:	f44f 72c6 	mov.w	r2, #396	@ 0x18c
 8003314:	2100      	movs	r1, #0
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f013 fea0 	bl	801705c <memset>

    /* Configure object variables */
    PDO->em = em;
 800331c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	601a      	str	r2, [r3, #0]
    PDO->CANdev = CANdevTx;
 8003322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003324:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003326:	605a      	str	r2, [r3, #4]

    /* Configure mapping parameters */
    uint32_t erroneousMap = 0;
 8003328:	2300      	movs	r3, #0
 800332a:	61fb      	str	r3, [r7, #28]
    CO_ReturnError_t ret = PDO_initMapping(PDO, OD, OD_1Axx_TPDOMapPar, false, errInfo, &erroneousMap);
 800332c:	f107 031c 	add.w	r3, r7, #28
 8003330:	9301      	str	r3, [sp, #4]
 8003332:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	2300      	movs	r3, #0
 8003338:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800333a:	68b9      	ldr	r1, [r7, #8]
 800333c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800333e:	f7ff fce5 	bl	8002d0c <PDO_initMapping>
 8003342:	4603      	mov	r3, r0
 8003344:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (ret != CO_ERROR_NO) {
 8003348:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 800334c:	2b00      	cmp	r3, #0
 800334e:	d002      	beq.n	8003356 <CO_TPDO_init+0x82>
        return ret;
 8003350:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8003354:	e121      	b.n	800359a <CO_TPDO_init+0x2c6>
    }

    /* Configure communication parameter - transmission type */
    uint8_t transmissionType = (uint8_t)(CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO);
 8003356:	23fe      	movs	r3, #254	@ 0xfe
 8003358:	76fb      	strb	r3, [r7, #27]
    odRet = OD_get_u8(OD_18xx_TPDOCommPar, 2, &transmissionType, true);
 800335a:	f107 021b 	add.w	r2, r7, #27
 800335e:	2301      	movs	r3, #1
 8003360:	2102      	movs	r1, #2
 8003362:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003364:	f7ff fb9a 	bl	8002a9c <OD_get_u8>
 8003368:	4603      	mov	r3, r0
 800336a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 800336e:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00e      	beq.n	8003394 <CO_TPDO_init+0xc0>
        if (errInfo != NULL) {
 8003376:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003378:	2b00      	cmp	r3, #0
 800337a:	d008      	beq.n	800338e <CO_TPDO_init+0xba>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 2U;
 800337c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800337e:	f7ff fb68 	bl	8002a52 <OD_getIndex>
 8003382:	4603      	mov	r3, r0
 8003384:	021b      	lsls	r3, r3, #8
 8003386:	f043 0202 	orr.w	r2, r3, #2
 800338a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800338c:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800338e:	f06f 030b 	mvn.w	r3, #11
 8003392:	e102      	b.n	800359a <CO_TPDO_init+0x2c6>
    }
    if ((transmissionType < (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO)
 8003394:	7efb      	ldrb	r3, [r7, #27]
 8003396:	2bfd      	cmp	r3, #253	@ 0xfd
 8003398:	d804      	bhi.n	80033a4 <CO_TPDO_init+0xd0>
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
        && (transmissionType > (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240)
 800339a:	7efb      	ldrb	r3, [r7, #27]
 800339c:	2bf0      	cmp	r3, #240	@ 0xf0
 800339e:	d901      	bls.n	80033a4 <CO_TPDO_init+0xd0>
#endif
    ) {
        transmissionType = (uint8_t)(CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO);
 80033a0:	23fe      	movs	r3, #254	@ 0xfe
 80033a2:	76fb      	strb	r3, [r7, #27]
    }
    TPDO->transmissionType = transmissionType;
 80033a4:	7efa      	ldrb	r2, [r7, #27]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c
    TPDO->sendRequest = true;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170

    /* Configure communication parameter - COB-ID */
    uint32_t COB_ID = 0;
 80033b4:	2300      	movs	r3, #0
 80033b6:	617b      	str	r3, [r7, #20]
    odRet = OD_get_u32(OD_18xx_TPDOCommPar, 1, &COB_ID, true);
 80033b8:	f107 0214 	add.w	r2, r7, #20
 80033bc:	2301      	movs	r3, #1
 80033be:	2101      	movs	r1, #1
 80033c0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80033c2:	f7ff fb95 	bl	8002af0 <OD_get_u32>
 80033c6:	4603      	mov	r3, r0
 80033c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 80033cc:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00e      	beq.n	80033f2 <CO_TPDO_init+0x11e>
        if (errInfo != NULL) {
 80033d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d008      	beq.n	80033ec <CO_TPDO_init+0x118>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 1U;
 80033da:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80033dc:	f7ff fb39 	bl	8002a52 <OD_getIndex>
 80033e0:	4603      	mov	r3, r0
 80033e2:	021b      	lsls	r3, r3, #8
 80033e4:	f043 0201 	orr.w	r2, r3, #1
 80033e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033ea:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 80033ec:	f06f 030b 	mvn.w	r3, #11
 80033f0:	e0d3      	b.n	800359a <CO_TPDO_init+0x2c6>
    }

    bool_t valid = (COB_ID & 0x80000000U) == 0U;
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	43db      	mvns	r3, r3
 80033f6:	0fdb      	lsrs	r3, r3, #31
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	b29b      	uxth	r3, r3
 8003400:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003404:	857b      	strh	r3, [r7, #42]	@ 0x2a
    if (valid && ((PDO->mappedObjectsCount == 0U) || (CAN_ID == 0U))) {
 8003406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00d      	beq.n	8003428 <CO_TPDO_init+0x154>
 800340c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340e:	7b5b      	ldrb	r3, [r3, #13]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d002      	beq.n	800341a <CO_TPDO_init+0x146>
 8003414:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003416:	2b00      	cmp	r3, #0
 8003418:	d106      	bne.n	8003428 <CO_TPDO_init+0x154>
        valid = false;
 800341a:	2300      	movs	r3, #0
 800341c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (erroneousMap == 0U) {
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <CO_TPDO_init+0x154>
            erroneousMap = 1;
 8003424:	2301      	movs	r3, #1
 8003426:	61fb      	str	r3, [r7, #28]
        }
    }

    if (erroneousMap != 0U) {
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00e      	beq.n	800344c <CO_TPDO_init+0x178>
        CO_errorReport(PDO->em, CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR,
 800342e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003430:	6818      	ldr	r0, [r3, #0]
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d001      	beq.n	800343c <CO_TPDO_init+0x168>
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	e000      	b.n	800343e <CO_TPDO_init+0x16a>
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 8003444:	221a      	movs	r2, #26
 8003446:	2101      	movs	r1, #1
 8003448:	f7fe f971 	bl	800172e <CO_error>
                       (erroneousMap != 1U) ? erroneousMap : COB_ID);
    }
    if (!valid) {
 800344c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <CO_TPDO_init+0x182>
        CAN_ID = 0;
 8003452:	2300      	movs	r3, #0
 8003454:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }

    /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
    if ((CAN_ID != 0U) && (CAN_ID == (preDefinedCanId & 0xFF80U))) {
 8003456:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003458:	2b00      	cmp	r3, #0
 800345a:	d008      	beq.n	800346e <CO_TPDO_init+0x19a>
 800345c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800345e:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8003460:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8003464:	400b      	ands	r3, r1
 8003466:	429a      	cmp	r2, r3
 8003468:	d101      	bne.n	800346e <CO_TPDO_init+0x19a>
        CAN_ID = preDefinedCanId;
 800346a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800346c:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }

    TPDO->CANtxBuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, CAN_ID, false, PDO->dataLength,
 800346e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003470:	7b1b      	ldrb	r3, [r3, #12]
                                         TPDO->transmissionType <= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240);
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	f892 216c 	ldrb.w	r2, [r2, #364]	@ 0x16c
    TPDO->CANtxBuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, CAN_ID, false, PDO->dataLength,
 8003478:	2af0      	cmp	r2, #240	@ 0xf0
 800347a:	bf94      	ite	ls
 800347c:	2201      	movls	r2, #1
 800347e:	2200      	movhi	r2, #0
 8003480:	b2d2      	uxtb	r2, r2
 8003482:	4610      	mov	r0, r2
 8003484:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003486:	f8b7 1048 	ldrh.w	r1, [r7, #72]	@ 0x48
 800348a:	9001      	str	r0, [sp, #4]
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	2300      	movs	r3, #0
 8003490:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003492:	f004 f8d1 	bl	8007638 <CO_CANtxBufferInit>
 8003496:	4602      	mov	r2, r0
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168

    if (TPDO->CANtxBuff == NULL) {
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d102      	bne.n	80034ae <CO_TPDO_init+0x1da>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80034a8:	f04f 33ff 	mov.w	r3, #4294967295
 80034ac:	e075      	b.n	800359a <CO_TPDO_init+0x2c6>
    }

    PDO->valid = valid;
 80034ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034b2:	609a      	str	r2, [r3, #8]

    /* Configure communication parameter - inhibit time and event-timer (opt) */
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
    uint16_t inhibitTime = 0;
 80034b4:	2300      	movs	r3, #0
 80034b6:	827b      	strh	r3, [r7, #18]
    uint16_t eventTime = 0;
 80034b8:	2300      	movs	r3, #0
 80034ba:	823b      	strh	r3, [r7, #16]
    (void)OD_get_u16(OD_18xx_TPDOCommPar, 3, &inhibitTime, true);
 80034bc:	f107 0212 	add.w	r2, r7, #18
 80034c0:	2301      	movs	r3, #1
 80034c2:	2103      	movs	r1, #3
 80034c4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80034c6:	f7ff fafe 	bl	8002ac6 <OD_get_u16>
    (void)OD_get_u16(OD_18xx_TPDOCommPar, 5, &eventTime, true);
 80034ca:	f107 0210 	add.w	r2, r7, #16
 80034ce:	2301      	movs	r3, #1
 80034d0:	2105      	movs	r1, #5
 80034d2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80034d4:	f7ff faf7 	bl	8002ac6 <OD_get_u16>
    TPDO->inhibitTime_us = (uint32_t)inhibitTime * 100U;
 80034d8:	8a7b      	ldrh	r3, [r7, #18]
 80034da:	461a      	mov	r2, r3
 80034dc:	2364      	movs	r3, #100	@ 0x64
 80034de:	fb03 f202 	mul.w	r2, r3, r2
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
    TPDO->eventTime_us = (uint32_t)eventTime * 1000U;
 80034e8:	8a3b      	ldrh	r3, [r7, #16]
 80034ea:	461a      	mov	r2, r3
 80034ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034f0:	fb03 f202 	mul.w	r2, r3, r2
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
#endif

    /* Configure communication parameter - SYNC start value (optional) */
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
    TPDO->syncStartValue = 0;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2178 	strb.w	r2, [r3, #376]	@ 0x178
    (void)OD_get_u8(OD_18xx_TPDOCommPar, 6, &TPDO->syncStartValue, true);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f503 72bc 	add.w	r2, r3, #376	@ 0x178
 8003508:	2301      	movs	r3, #1
 800350a:	2106      	movs	r1, #6
 800350c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800350e:	f7ff fac5 	bl	8002a9c <OD_get_u8>
    TPDO->SYNC = SYNC;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
    TPDO->syncCounter = 255;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	22ff      	movs	r2, #255	@ 0xff
 800351e:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
#endif

    /* Configure OD extensions */
#if ((CO_CONFIG_PDO)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    PDO->isRPDO = false;
 8003522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003524:	2200      	movs	r2, #0
 8003526:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    PDO->OD = OD;
 800352a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352c:	68ba      	ldr	r2, [r7, #8]
 800352e:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    PDO->CANdevIdx = CANdevTxIdx;
 8003532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003534:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8003538:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    PDO->preDefinedCanId = preDefinedCanId;
 800353c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800353e:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8003540:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142
    PDO->configuredCanId = CAN_ID;
 8003544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003546:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003548:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
    PDO->OD_communicationParam_ext.object = TPDO;
 800354c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
    PDO->OD_communicationParam_ext.read = OD_read_PDO_commParam;
 8003554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003556:	4a13      	ldr	r2, [pc, #76]	@ (80035a4 <CO_TPDO_init+0x2d0>)
 8003558:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
    PDO->OD_communicationParam_ext.write = OD_write_18xx;
 800355c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355e:	4a12      	ldr	r2, [pc, #72]	@ (80035a8 <CO_TPDO_init+0x2d4>)
 8003560:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
    PDO->OD_mappingParam_extension.object = TPDO;
 8003564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
    PDO->OD_mappingParam_extension.read = OD_readOriginal;
 800356c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356e:	4a0f      	ldr	r2, [pc, #60]	@ (80035ac <CO_TPDO_init+0x2d8>)
 8003570:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
    PDO->OD_mappingParam_extension.write = OD_write_PDO_mapping;
 8003574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003576:	4a0e      	ldr	r2, [pc, #56]	@ (80035b0 <CO_TPDO_init+0x2dc>)
 8003578:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    (void)OD_extension_init(OD_18xx_TPDOCommPar, &PDO->OD_communicationParam_ext);
 800357c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357e:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003582:	4619      	mov	r1, r3
 8003584:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003586:	f7ff fa75 	bl	8002a74 <OD_extension_init>
    (void)OD_extension_init(OD_1Axx_TPDOMapPar, &PDO->OD_mappingParam_extension);
 800358a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800358c:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8003590:	4619      	mov	r1, r3
 8003592:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003594:	f7ff fa6e 	bl	8002a74 <OD_extension_init>
#endif

    return CO_ERROR_NO;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3730      	adds	r7, #48	@ 0x30
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	08002f93 	.word	0x08002f93
 80035a8:	08003031 	.word	0x08003031
 80035ac:	0800239f 	.word	0x0800239f
 80035b0:	08002e61 	.word	0x08002e61

080035b4 <CO_TPDOsend>:
 * @param TPDO TPDO object.
 *
 * @return Same as CO_CANsend().
 */
static CO_ReturnError_t
CO_TPDOsend(CO_TPDO_t* TPDO) {
 80035b4:	b590      	push	{r4, r7, lr}
 80035b6:	b093      	sub	sp, #76	@ 0x4c
 80035b8:	af02      	add	r7, sp, #8
 80035ba:	6078      	str	r0, [r7, #4]
    CO_PDO_common_t* PDO = &TPDO->PDO_common;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t* dataTPDO = &TPDO->CANtxBuff->data[0];
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 80035c6:	3305      	adds	r3, #5
 80035c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    OD_size_t verifyLength = 0U;
 80035ca:	2300      	movs	r3, #0
 80035cc:	63bb      	str	r3, [r7, #56]	@ 0x38

#if OD_FLAGS_PDO_SIZE > 0
    bool_t eventDriven = ((TPDO->transmissionType == (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
                          || (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO));
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d004      	beq.n	80035e2 <CO_TPDOsend+0x2e>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 80035de:	2bfd      	cmp	r3, #253	@ 0xfd
 80035e0:	d901      	bls.n	80035e6 <CO_TPDOsend+0x32>
 80035e2:	2301      	movs	r3, #1
 80035e4:	e000      	b.n	80035e8 <CO_TPDOsend+0x34>
 80035e6:	2300      	movs	r3, #0
    bool_t eventDriven = ((TPDO->transmissionType == (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC)
 80035e8:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_OD_IO_ACCESS) != 0
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 80035ea:	2300      	movs	r3, #0
 80035ec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80035f0:	e066      	b.n	80036c0 <CO_TPDOsend+0x10c>
        OD_IO_t* OD_IO = &PDO->OD_IO[i];
 80035f2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80035f6:	015b      	lsls	r3, r3, #5
 80035f8:	3310      	adds	r3, #16
 80035fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035fc:	4413      	add	r3, r2
 80035fe:	623b      	str	r3, [r7, #32]
        OD_stream_t* stream = &OD_IO->stream;
 8003600:	6a3b      	ldr	r3, [r7, #32]
 8003602:	61fb      	str	r3, [r7, #28]

        /* get mappedLength from temporary storage */
        uint8_t mappedLength = (uint8_t)stream->dataOffset;
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	76fb      	strb	r3, [r7, #27]

        /* additional safety check */
        verifyLength += (OD_size_t)mappedLength;
 800360a:	7efb      	ldrb	r3, [r7, #27]
 800360c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800360e:	4413      	add	r3, r2
 8003610:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (verifyLength > CO_PDO_MAX_SIZE) {
 8003612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003614:	2b08      	cmp	r3, #8
 8003616:	d85a      	bhi.n	80036ce <CO_TPDOsend+0x11a>
            break;
        }

        /* length of OD variable may be larger than mappedLength */
        OD_size_t ODdataLength = stream->dataLength;
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (ODdataLength > CO_PDO_MAX_SIZE) {
 800361e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003620:	2b08      	cmp	r3, #8
 8003622:	d901      	bls.n	8003628 <CO_TPDOsend+0x74>
            ODdataLength = CO_PDO_MAX_SIZE;
 8003624:	2308      	movs	r3, #8
 8003626:	633b      	str	r3, [r7, #48]	@ 0x30
        }
        /* If mappedLength is smaller than ODdataLength, use auxiliary buffer */
        uint8_t buf[CO_PDO_MAX_SIZE];
        uint8_t* dataTPDOCopy;
        if (ODdataLength > mappedLength) {
 8003628:	7efb      	ldrb	r3, [r7, #27]
 800362a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800362c:	429a      	cmp	r2, r3
 800362e:	d90a      	bls.n	8003646 <CO_TPDOsend+0x92>
            (void)memset(buf, 0, sizeof(buf));
 8003630:	f107 030c 	add.w	r3, r7, #12
 8003634:	2208      	movs	r2, #8
 8003636:	2100      	movs	r1, #0
 8003638:	4618      	mov	r0, r3
 800363a:	f013 fd0f 	bl	801705c <memset>
            dataTPDOCopy = buf;
 800363e:	f107 030c 	add.w	r3, r7, #12
 8003642:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003644:	e001      	b.n	800364a <CO_TPDOsend+0x96>
        } else {
            dataTPDOCopy = dataTPDO;
 8003646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003648:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Set stream.dataOffset to zero, perform OD_IO.read() and store mappedLength back to stream.dataOffset */
        stream->dataOffset = 0;
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	2200      	movs	r2, #0
 800364e:	60da      	str	r2, [r3, #12]
        OD_size_t countRd;
        OD_IO->read(stream, dataTPDOCopy, ODdataLength, &countRd);
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	699c      	ldr	r4, [r3, #24]
 8003654:	f107 0308 	add.w	r3, r7, #8
 8003658:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800365a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800365c:	69f8      	ldr	r0, [r7, #28]
 800365e:	47a0      	blx	r4
        stream->dataOffset = mappedLength;
 8003660:	7efa      	ldrb	r2, [r7, #27]
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	60da      	str	r2, [r3, #12]
            }
        }
#endif

        /* If auxiliary buffer, copy it to the TPDO */
        if (ODdataLength > mappedLength) {
 8003666:	7efb      	ldrb	r3, [r7, #27]
 8003668:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800366a:	429a      	cmp	r2, r3
 800366c:	d906      	bls.n	800367c <CO_TPDOsend+0xc8>
            (void)memcpy(dataTPDO, buf, mappedLength);
 800366e:	7efa      	ldrb	r2, [r7, #27]
 8003670:	f107 030c 	add.w	r3, r7, #12
 8003674:	4619      	mov	r1, r3
 8003676:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003678:	f013 fd93 	bl	80171a2 <memcpy>
        }

        /* In event driven TPDO indicate transmission of OD variable */
#if OD_FLAGS_PDO_SIZE > 0
        uint8_t* flagPDObyte = PDO->flagPDObyte[i];
 800367c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8003680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003682:	3244      	adds	r2, #68	@ 0x44
 8003684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003688:	617b      	str	r3, [r7, #20]
        if ((flagPDObyte != NULL) && eventDriven) {
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00e      	beq.n	80036ae <CO_TPDOsend+0xfa>
 8003690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00b      	beq.n	80036ae <CO_TPDOsend+0xfa>
            *flagPDObyte |= PDO->flagPDObitmask[i];
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	781a      	ldrb	r2, [r3, #0]
 800369a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800369e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036a0:	440b      	add	r3, r1
 80036a2:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80036a6:	4313      	orrs	r3, r2
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	701a      	strb	r2, [r3, #0]
        }
#endif

        dataTPDO += mappedLength;
 80036ae:	7efb      	ldrb	r3, [r7, #27]
 80036b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80036b2:	4413      	add	r3, r2
 80036b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 80036b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80036ba:	3301      	adds	r3, #1
 80036bc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80036c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c2:	7b5b      	ldrb	r3, [r3, #13]
 80036c4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d392      	bcc.n	80035f2 <CO_TPDOsend+0x3e>
 80036cc:	e000      	b.n	80036d0 <CO_TPDOsend+0x11c>
            break;
 80036ce:	bf00      	nop
        }
#endif
    }
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS */

    if (verifyLength > CO_PDO_MAX_SIZE || verifyLength != (OD_size_t)PDO->dataLength) {
 80036d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036d2:	2b08      	cmp	r3, #8
 80036d4:	d805      	bhi.n	80036e2 <CO_TPDOsend+0x12e>
 80036d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d8:	7b1b      	ldrb	r3, [r3, #12]
 80036da:	461a      	mov	r2, r3
 80036dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036de:	4293      	cmp	r3, r2
 80036e0:	d00e      	beq.n	8003700 <CO_TPDOsend+0x14c>
        /* bug in software, should not happen */
        CO_errorReport(PDO->em, CO_EM_GENERIC_SOFTWARE_ERROR, CO_EMC_SOFTWARE_INTERNAL, (0x200000 | verifyLength));
 80036e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036e4:	6818      	ldr	r0, [r3, #0]
 80036e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 80036f2:	222c      	movs	r2, #44	@ 0x2c
 80036f4:	2101      	movs	r1, #1
 80036f6:	f7fe f81a 	bl	800172e <CO_error>
        return CO_ERROR_DATA_CORRUPT;
 80036fa:	f06f 030c 	mvn.w	r3, #12
 80036fe:	e019      	b.n	8003734 <CO_TPDOsend+0x180>
    }

    TPDO->sendRequest = false;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
    TPDO->eventTimer = TPDO->eventTime_us;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f8d3 2180 	ldr.w	r2, [r3, #384]	@ 0x180
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
    TPDO->inhibitTimer = TPDO->inhibitTime_us;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f8d3 217c 	ldr.w	r2, [r3, #380]	@ 0x17c
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
#endif
    return CO_CANsend(PDO->CANdev, TPDO->CANtxBuff);
 8003720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003722:	685a      	ldr	r2, [r3, #4]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 800372a:	4619      	mov	r1, r3
 800372c:	4610      	mov	r0, r2
 800372e:	f003 fffd 	bl	800772c <CO_CANsend>
 8003732:	4603      	mov	r3, r0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3744      	adds	r7, #68	@ 0x44
 8003738:	46bd      	mov	sp, r7
 800373a:	bd90      	pop	{r4, r7, pc}

0800373c <CO_TPDO_process>:
void
CO_TPDO_process(CO_TPDO_t* TPDO,
#if (((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0) || defined CO_DOXYGEN
                uint32_t timeDifference_us, uint32_t* timerNext_us,
#endif
                bool_t NMTisOperational, bool_t syncWas) {
 800373c:	b580      	push	{r7, lr}
 800373e:	b088      	sub	sp, #32
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t* PDO = &TPDO->PDO_common;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	61bb      	str	r3, [r7, #24]
#if (((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE)) != 0
    (void)timerNext_us;
#endif
    (void)syncWas;

    if (PDO->valid && NMTisOperational) {
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2b00      	cmp	r3, #0
 8003754:	f000 80dc 	beq.w	8003910 <CO_TPDO_process+0x1d4>
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	2b00      	cmp	r3, #0
 800375c:	f000 80d8 	beq.w	8003910 <CO_TPDO_process+0x1d4>

        /* check for event timer or application event */
#if (((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0) || (OD_FLAGS_PDO_SIZE > 0)
        if ((TPDO->transmissionType == (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 8003766:	2b00      	cmp	r3, #0
 8003768:	d004      	beq.n	8003774 <CO_TPDO_process+0x38>
            || (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO)) {
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 8003770:	2bfd      	cmp	r3, #253	@ 0xfd
 8003772:	d946      	bls.n	8003802 <CO_TPDO_process+0xc6>
            /* event timer */
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
            if (TPDO->eventTime_us != 0U) {
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
 800377a:	2b00      	cmp	r3, #0
 800377c:	d018      	beq.n	80037b0 <CO_TPDO_process+0x74>
                TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us) ? (TPDO->eventTimer - timeDifference_us) : 0U;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	429a      	cmp	r2, r3
 8003788:	d205      	bcs.n	8003796 <CO_TPDO_process+0x5a>
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	e000      	b.n	8003798 <CO_TPDO_process+0x5c>
 8003796:	2300      	movs	r3, #0
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	f8c2 3188 	str.w	r3, [r2, #392]	@ 0x188
                if (TPDO->eventTimer == 0U) {
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d103      	bne.n	80037b0 <CO_TPDO_process+0x74>
                    TPDO->sendRequest = true;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
#endif
            }
#endif
            /* check for any OD_requestTPDO() */
#if OD_FLAGS_PDO_SIZE > 0
            if (!TPDO->sendRequest) {
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d123      	bne.n	8003802 <CO_TPDO_process+0xc6>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 80037ba:	2300      	movs	r3, #0
 80037bc:	77fb      	strb	r3, [r7, #31]
 80037be:	e01b      	b.n	80037f8 <CO_TPDO_process+0xbc>
                    uint8_t* flagPDObyte = PDO->flagPDObyte[i];
 80037c0:	7ffa      	ldrb	r2, [r7, #31]
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	3244      	adds	r2, #68	@ 0x44
 80037c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ca:	617b      	str	r3, [r7, #20]
                    if (flagPDObyte != NULL) {
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00f      	beq.n	80037f2 <CO_TPDO_process+0xb6>
                        if ((*flagPDObyte & PDO->flagPDObitmask[i]) == 0U) {
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	781a      	ldrb	r2, [r3, #0]
 80037d6:	7ffb      	ldrb	r3, [r7, #31]
 80037d8:	69b9      	ldr	r1, [r7, #24]
 80037da:	440b      	add	r3, r1
 80037dc:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80037e0:	4013      	ands	r3, r2
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d104      	bne.n	80037f2 <CO_TPDO_process+0xb6>
                            TPDO->sendRequest = true;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
                            break;
 80037f0:	e007      	b.n	8003802 <CO_TPDO_process+0xc6>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 80037f2:	7ffb      	ldrb	r3, [r7, #31]
 80037f4:	3301      	adds	r3, #1
 80037f6:	77fb      	strb	r3, [r7, #31]
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	7b5b      	ldrb	r3, [r3, #13]
 80037fc:	7ffa      	ldrb	r2, [r7, #31]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d3de      	bcc.n	80037c0 <CO_TPDO_process+0x84>
#endif
        }
#endif /* ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE)||(OD_FLAGS_PDO_SIZE>0) */

        /* Send PDO by application request or by Event timer */
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 8003808:	2bfd      	cmp	r3, #253	@ 0xfd
 800380a:	d91d      	bls.n	8003848 <CO_TPDO_process+0x10c>
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us) ? (TPDO->inhibitTimer - timeDifference_us)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
                                                                          : 0U;
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	429a      	cmp	r2, r3
 8003816:	d205      	bcs.n	8003824 <CO_TPDO_process+0xe8>
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us) ? (TPDO->inhibitTimer - timeDifference_us)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f8d3 2184 	ldr.w	r2, [r3, #388]	@ 0x184
                                                                          : 0U;
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	e000      	b.n	8003826 <CO_TPDO_process+0xea>
 8003824:	2300      	movs	r3, #0
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us) ? (TPDO->inhibitTimer - timeDifference_us)
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	f8c2 3184 	str.w	r3, [r2, #388]	@ 0x184

            /* send TPDO */
            if (TPDO->sendRequest && (TPDO->inhibitTimer == 0U)) {
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 8003832:	2b00      	cmp	r3, #0
 8003834:	d07d      	beq.n	8003932 <CO_TPDO_process+0x1f6>
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 800383c:	2b00      	cmp	r3, #0
 800383e:	d178      	bne.n	8003932 <CO_TPDO_process+0x1f6>
                (void)CO_TPDOsend(TPDO);
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f7ff feb7 	bl	80035b4 <CO_TPDOsend>
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003846:	e074      	b.n	8003932 <CO_TPDO_process+0x1f6>
#endif
        } /* if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) */

        /* Synchronous PDOs */
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
        else if ((TPDO->SYNC != NULL) && syncWas) {
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 800384e:	2b00      	cmp	r3, #0
 8003850:	d06f      	beq.n	8003932 <CO_TPDO_process+0x1f6>
 8003852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003854:	2b00      	cmp	r3, #0
 8003856:	d06c      	beq.n	8003932 <CO_TPDO_process+0x1f6>
            /* send synchronous acyclic TPDO */
            if (TPDO->transmissionType == (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC) {
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 800385e:	2b00      	cmp	r3, #0
 8003860:	d108      	bne.n	8003874 <CO_TPDO_process+0x138>
                if (TPDO->sendRequest) {
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 8003868:	2b00      	cmp	r3, #0
 800386a:	d062      	beq.n	8003932 <CO_TPDO_process+0x1f6>
                    (void)CO_TPDOsend(TPDO);
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f7ff fea1 	bl	80035b4 <CO_TPDOsend>
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003872:	e05e      	b.n	8003932 <CO_TPDO_process+0x1f6>
                }
            }
            /* send synchronous cyclic TPDO */
            else {
                /* is the start of synchronous TPDO transmission */
                if (TPDO->syncCounter == 255U) {
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 800387a:	2bff      	cmp	r3, #255	@ 0xff
 800387c:	d119      	bne.n	80038b2 <CO_TPDO_process+0x176>
                    if ((TPDO->SYNC->counterOverflowValue != 0U) && (TPDO->syncStartValue != 0U)) {
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 8003884:	7c5b      	ldrb	r3, [r3, #17]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d009      	beq.n	800389e <CO_TPDO_process+0x162>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 8003890:	2b00      	cmp	r3, #0
 8003892:	d004      	beq.n	800389e <CO_TPDO_process+0x162>
                        /* syncStartValue is in use */
                        TPDO->syncCounter = 254;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	22fe      	movs	r2, #254	@ 0xfe
 8003898:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
 800389c:	e009      	b.n	80038b2 <CO_TPDO_process+0x176>
                    } else {
                        /* Send first TPDO somewhere in the middle */
                        TPDO->syncCounter = (TPDO->transmissionType / 2U) + 1U;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 80038a4:	085b      	lsrs	r3, r3, #1
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	3301      	adds	r3, #1
 80038aa:	b2da      	uxtb	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
                    }
                }
                /* If the syncStartValue is in use, start first TPDO after SYNC with matched syncStartValue. */
                if (TPDO->syncCounter == 254U) {
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 80038b8:	2bfe      	cmp	r3, #254	@ 0xfe
 80038ba:	d112      	bne.n	80038e2 <CO_TPDO_process+0x1a6>
                    if (TPDO->SYNC->counter == TPDO->syncStartValue) {
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 80038c2:	7c9a      	ldrb	r2, [r3, #18]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d131      	bne.n	8003932 <CO_TPDO_process+0x1f6>
                        TPDO->syncCounter = TPDO->transmissionType;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
                        (void)CO_TPDOsend(TPDO);
 80038da:	68f8      	ldr	r0, [r7, #12]
 80038dc:	f7ff fe6a 	bl	80035b4 <CO_TPDOsend>
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 80038e0:	e027      	b.n	8003932 <CO_TPDO_process+0x1f6>
                    }
                }
                /* Send TPDO after every N-th Sync */
                else if (--TPDO->syncCounter == 0U) {
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 80038e8:	3b01      	subs	r3, #1
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d11a      	bne.n	8003932 <CO_TPDO_process+0x1f6>
                    TPDO->syncCounter = TPDO->transmissionType;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
                    (void)CO_TPDOsend(TPDO);
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f7ff fe53 	bl	80035b4 <CO_TPDOsend>
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 800390e:	e010      	b.n	8003932 <CO_TPDO_process+0x1f6>
        }
#endif

    } else {
        /* Not operational or valid, reset triggers */
        TPDO->sendRequest = true;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2201      	movs	r2, #1
 8003914:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
        TPDO->inhibitTimer = 0;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
        TPDO->eventTimer = 0;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
#endif
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
        TPDO->syncCounter = 255;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	22ff      	movs	r2, #255	@ 0xff
 800392c:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
#endif
    }
}
 8003930:	e000      	b.n	8003934 <CO_TPDO_process+0x1f8>
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003932:	bf00      	nop
}
 8003934:	bf00      	nop
 8003936:	3720      	adds	r7, #32
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <CO_getUint8>:
CO_getUint8(const void* buf) {
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	73fb      	strb	r3, [r7, #15]
    return value;
 800394a:	7bfb      	ldrb	r3, [r7, #15]
}
 800394c:	4618      	mov	r0, r3
 800394e:	3714      	adds	r7, #20
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <CO_getUint32>:
CO_getUint32(const void* buf) {
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	60fb      	str	r3, [r7, #12]
    return value;
 8003966:	68fb      	ldr	r3, [r7, #12]
}
 8003968:	4618      	mov	r0, r3
 800396a:	3714      	adds	r7, #20
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d002      	beq.n	8003988 <OD_getIndex+0x14>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	881b      	ldrh	r3, [r3, #0]
 8003986:	e000      	b.n	800398a <OD_getIndex+0x16>
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
 800399e:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 80039a6:	2305      	movs	r3, #5
 80039a8:	e003      	b.n	80039b2 <OD_extension_init+0x1c>
    entry->extension = extension;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr

080039be <OD_get_u8>:
OD_get_u8(const OD_entry_t* entry, uint8_t subIndex, uint8_t* val, bool_t odOrig) {
 80039be:	b580      	push	{r7, lr}
 80039c0:	b086      	sub	sp, #24
 80039c2:	af02      	add	r7, sp, #8
 80039c4:	60f8      	str	r0, [r7, #12]
 80039c6:	607a      	str	r2, [r7, #4]
 80039c8:	603b      	str	r3, [r7, #0]
 80039ca:	460b      	mov	r3, r1
 80039cc:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80039ce:	7af9      	ldrb	r1, [r7, #11]
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	9300      	str	r3, [sp, #0]
 80039d4:	2301      	movs	r3, #1
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f7fe ff43 	bl	8002864 <OD_get_value>
 80039de:	4603      	mov	r3, r0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3710      	adds	r7, #16
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <OD_get_u32>:
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b086      	sub	sp, #24
 80039ec:	af02      	add	r7, sp, #8
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	607a      	str	r2, [r7, #4]
 80039f2:	603b      	str	r3, [r7, #0]
 80039f4:	460b      	mov	r3, r1
 80039f6:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80039f8:	7af9      	ldrb	r1, [r7, #11]
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	2304      	movs	r3, #4
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	68f8      	ldr	r0, [r7, #12]
 8003a04:	f7fe ff2e 	bl	8002864 <OD_get_value>
 8003a08:	4603      	mov	r3, r0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <OD_set_u32>:
    return OD_set_value(entry, subIndex, &val, sizeof(val), odOrig);
}

/** Set uint32_t variable in Object Dictionary, see @ref OD_set_value */
static inline ODR_t
OD_set_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t val, bool_t odOrig) {
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b086      	sub	sp, #24
 8003a16:	af02      	add	r7, sp, #8
 8003a18:	60f8      	str	r0, [r7, #12]
 8003a1a:	607a      	str	r2, [r7, #4]
 8003a1c:	603b      	str	r3, [r7, #0]
 8003a1e:	460b      	mov	r3, r1
 8003a20:	72fb      	strb	r3, [r7, #11]
    return OD_set_value(entry, subIndex, &val, sizeof(val), odOrig);
 8003a22:	1d3a      	adds	r2, r7, #4
 8003a24:	7af9      	ldrb	r1, [r7, #11]
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	9300      	str	r3, [sp, #0]
 8003a2a:	2304      	movs	r3, #4
 8003a2c:	68f8      	ldr	r0, [r7, #12]
 8003a2e:	f7fe ff56 	bl	80028de <OD_set_value>
 8003a32:	4603      	mov	r3, r0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <CO_SDO_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_SDO_receive(void* object, void* msg) {
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
    CO_SDOserver_t* SDO = (CO_SDOserver_t*)object;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	791b      	ldrb	r3, [r3, #4]
 8003a4e:	74fb      	strb	r3, [r7, #19]
    const uint8_t* data = CO_CANrxMsg_readData(msg);
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	3305      	adds	r3, #5
 8003a54:	60fb      	str	r3, [r7, #12]

    /* ignore messages with wrong length */
    if (DLC == 8U) {
 8003a56:	7cfb      	ldrb	r3, [r7, #19]
 8003a58:	2b08      	cmp	r3, #8
 8003a5a:	d115      	bne.n	8003a88 <CO_SDO_receive+0x4c>
        if (data[0] == 0x80U) {
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	2b80      	cmp	r3, #128	@ 0x80
 8003a62:	d103      	bne.n	8003a6c <CO_SDO_receive+0x30>
            /* abort from client, just make idle */
            SDO->state = CO_SDO_ST_IDLE;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	2200      	movs	r2, #0
 8003a68:	751a      	strb	r2, [r3, #20]
                SDO->pFunctSignalPre(SDO->functSignalObjectPre);
            }
#endif
        }
    }
}
 8003a6a:	e00d      	b.n	8003a88 <CO_SDO_receive+0x4c>
        } else if (CO_FLAG_READ(SDO->CANrxNew)) {
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d109      	bne.n	8003a88 <CO_SDO_receive+0x4c>
            (void)memcpy(SDO->CANrxData, data, DLC);
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	3340      	adds	r3, #64	@ 0x40
 8003a78:	7cfa      	ldrb	r2, [r7, #19]
 8003a7a:	68f9      	ldr	r1, [r7, #12]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f013 fb90 	bl	80171a2 <memcpy>
            CO_FLAG_SET(SDO->CANrxNew);
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	2201      	movs	r2, #1
 8003a86:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8003a88:	bf00      	nop
 8003a8a:	3718      	adds	r7, #24
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <CO_SDOserver_init_canRxTx>:

/* helper for configuring CANrx and CANtx */
static CO_ReturnError_t
CO_SDOserver_init_canRxTx(CO_SDOserver_t* SDO, CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdx, uint16_t CANdevTxIdx,
                          uint32_t COB_IDClientToServer, uint32_t COB_IDServerToClient) {
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b08a      	sub	sp, #40	@ 0x28
 8003a94:	af04      	add	r7, sp, #16
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	4611      	mov	r1, r2
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	80fb      	strh	r3, [r7, #6]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	80bb      	strh	r3, [r7, #4]
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    /* proceed only, if parameters change */
    if ((COB_IDClientToServer == SDO->COB_IDClientToServer) && (COB_IDServerToClient == SDO->COB_IDServerToClient)) {
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aaa:	6a3a      	ldr	r2, [r7, #32]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d106      	bne.n	8003abe <CO_SDOserver_init_canRxTx+0x2e>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d101      	bne.n	8003abe <CO_SDOserver_init_canRxTx+0x2e>
        return CO_ERROR_NO;
 8003aba:	2300      	movs	r3, #0
 8003abc:	e04e      	b.n	8003b5c <CO_SDOserver_init_canRxTx+0xcc>
    }
    /* store variables */
    SDO->COB_IDClientToServer = COB_IDClientToServer;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6a3a      	ldr	r2, [r7, #32]
 8003ac2:	651a      	str	r2, [r3, #80]	@ 0x50
    SDO->COB_IDServerToClient = COB_IDServerToClient;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ac8:	655a      	str	r2, [r3, #84]	@ 0x54
#endif

    /* verify valid bit */
    uint16_t idC2S = ((COB_IDClientToServer & 0x80000000UL) == 0U) ? (uint16_t)COB_IDClientToServer : 0U;
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	db02      	blt.n	8003ad6 <CO_SDOserver_init_canRxTx+0x46>
 8003ad0:	6a3b      	ldr	r3, [r7, #32]
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	e000      	b.n	8003ad8 <CO_SDOserver_init_canRxTx+0x48>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	82fb      	strh	r3, [r7, #22]
    uint16_t idS2C = ((COB_IDServerToClient & 0x80000000UL) == 0U) ? (uint16_t)COB_IDServerToClient : 0U;
 8003ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	db02      	blt.n	8003ae6 <CO_SDOserver_init_canRxTx+0x56>
 8003ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	e000      	b.n	8003ae8 <CO_SDOserver_init_canRxTx+0x58>
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	82bb      	strh	r3, [r7, #20]
    if ((idC2S != 0U) && (idS2C != 0U)) {
 8003aea:	8afb      	ldrh	r3, [r7, #22]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d006      	beq.n	8003afe <CO_SDOserver_init_canRxTx+0x6e>
 8003af0:	8abb      	ldrh	r3, [r7, #20]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <CO_SDOserver_init_canRxTx+0x6e>
        SDO->valid = true;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	611a      	str	r2, [r3, #16]
 8003afc:	e006      	b.n	8003b0c <CO_SDOserver_init_canRxTx+0x7c>
    } else {
        idC2S = 0;
 8003afe:	2300      	movs	r3, #0
 8003b00:	82fb      	strh	r3, [r7, #22]
        idS2C = 0;
 8003b02:	2300      	movs	r3, #0
 8003b04:	82bb      	strh	r3, [r7, #20]
        SDO->valid = false;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	611a      	str	r2, [r3, #16]
    }

    /* configure SDO server CAN reception */
    CO_ReturnError_t ret = CO_CANrxBufferInit(CANdevRx, CANdevRxIdx, idC2S, 0x7FF, false, (void*)SDO, CO_SDO_receive);
 8003b0c:	8afa      	ldrh	r2, [r7, #22]
 8003b0e:	88f9      	ldrh	r1, [r7, #6]
 8003b10:	4b14      	ldr	r3, [pc, #80]	@ (8003b64 <CO_SDOserver_init_canRxTx+0xd4>)
 8003b12:	9302      	str	r3, [sp, #8]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	9301      	str	r3, [sp, #4]
 8003b18:	2300      	movs	r3, #0
 8003b1a:	9300      	str	r3, [sp, #0]
 8003b1c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003b20:	68b8      	ldr	r0, [r7, #8]
 8003b22:	f003 fd2b 	bl	800757c <CO_CANrxBufferInit>
 8003b26:	4603      	mov	r3, r0
 8003b28:	74fb      	strb	r3, [r7, #19]

    /* configure SDO server CAN transmission */
    SDO->CANtxBuff = CO_CANtxBufferInit(SDO->CANdevTx, CANdevTxIdx, idS2C, false, 8, false);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6818      	ldr	r0, [r3, #0]
 8003b2e:	8aba      	ldrh	r2, [r7, #20]
 8003b30:	88b9      	ldrh	r1, [r7, #4]
 8003b32:	2300      	movs	r3, #0
 8003b34:	9301      	str	r3, [sp, #4]
 8003b36:	2308      	movs	r3, #8
 8003b38:	9300      	str	r3, [sp, #0]
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	f003 fd7c 	bl	8007638 <CO_CANtxBufferInit>
 8003b40:	4602      	mov	r2, r0
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	605a      	str	r2, [r3, #4]

    if (SDO->CANtxBuff == NULL) {
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d104      	bne.n	8003b58 <CO_SDOserver_init_canRxTx+0xc8>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8003b4e:	23ff      	movs	r3, #255	@ 0xff
 8003b50:	74fb      	strb	r3, [r7, #19]
        SDO->valid = false;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	611a      	str	r2, [r3, #16]
    }

    return ret;
 8003b58:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3718      	adds	r7, #24
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	08003a3d 	.word	0x08003a3d

08003b68 <OD_write_1201_additional>:
 * Custom function for writing OD object _SDO server parameter_, additional channels
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1201_additional(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8003b68:	b590      	push	{r4, r7, lr}
 8003b6a:	b08f      	sub	sp, #60	@ 0x3c
 8003b6c:	af02      	add	r7, sp, #8
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
 8003b74:	603b      	str	r3, [r7, #0]
    /* "count" is already verified in *_init() function */
    if ((stream == NULL) || (buf == NULL) || (countWritten == NULL)) {
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d005      	beq.n	8003b88 <OD_write_1201_additional+0x20>
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d002      	beq.n	8003b88 <OD_write_1201_additional+0x20>
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d101      	bne.n	8003b8c <OD_write_1201_additional+0x24>
        return ODR_DEV_INCOMPAT;
 8003b88:	2309      	movs	r3, #9
 8003b8a:	e0f9      	b.n	8003d80 <OD_write_1201_additional+0x218>
    }

    CO_SDOserver_t* SDO = (CO_SDOserver_t*)stream->object;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	62fb      	str	r3, [r7, #44]	@ 0x2c

    switch (stream->subIndex) {
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	7d1b      	ldrb	r3, [r3, #20]
 8003b96:	2b03      	cmp	r3, #3
 8003b98:	f200 80e8 	bhi.w	8003d6c <OD_write_1201_additional+0x204>
 8003b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8003ba4 <OD_write_1201_additional+0x3c>)
 8003b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba2:	bf00      	nop
 8003ba4:	08003bb5 	.word	0x08003bb5
 8003ba8:	08003bb9 	.word	0x08003bb9
 8003bac:	08003c7d 	.word	0x08003c7d
 8003bb0:	08003d43 	.word	0x08003d43
        case 0: /* Highest sub-index supported */ return ODR_READONLY; break;
 8003bb4:	2304      	movs	r3, #4
 8003bb6:	e0e3      	b.n	8003d80 <OD_write_1201_additional+0x218>

        case 1: { /* COB-ID client -> server */
            uint32_t COB_ID = CO_getUint32(buf);
 8003bb8:	68b8      	ldr	r0, [r7, #8]
 8003bba:	f7ff fecd 	bl	8003958 <CO_getUint32>
 8003bbe:	61b8      	str	r0, [r7, #24]
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bc8:	82fb      	strh	r3, [r7, #22]
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDClientToServer & 0x7FFU);
 8003bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bd4:	82bb      	strh	r3, [r7, #20]
            bool_t valid = (COB_ID & 0x80000000U) == 0U;
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	43db      	mvns	r3, r3
 8003bda:	0fdb      	lsrs	r3, r3, #31
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	613b      	str	r3, [r7, #16]

            /* SDO client must not be valid when changing COB_ID */
            if (((COB_ID & 0x3FFFF800U) != 0U) || ((valid && SDO->valid) && (CAN_ID != CAN_ID_cur))
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4b69      	ldr	r3, [pc, #420]	@ (8003d88 <OD_write_1201_additional+0x220>)
 8003be4:	4013      	ands	r3, r2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d134      	bne.n	8003c54 <OD_write_1201_additional+0xec>
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d007      	beq.n	8003c00 <OD_write_1201_additional+0x98>
 8003bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bf2:	691b      	ldr	r3, [r3, #16]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d003      	beq.n	8003c00 <OD_write_1201_additional+0x98>
 8003bf8:	8afa      	ldrh	r2, [r7, #22]
 8003bfa:	8abb      	ldrh	r3, [r7, #20]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d129      	bne.n	8003c54 <OD_write_1201_additional+0xec>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))) {
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d028      	beq.n	8003c58 <OD_write_1201_additional+0xf0>
 8003c06:	8afb      	ldrh	r3, [r7, #22]
 8003c08:	2b7f      	cmp	r3, #127	@ 0x7f
 8003c0a:	d923      	bls.n	8003c54 <OD_write_1201_additional+0xec>
 8003c0c:	8afb      	ldrh	r3, [r7, #22]
 8003c0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c12:	d903      	bls.n	8003c1c <OD_write_1201_additional+0xb4>
 8003c14:	8afb      	ldrh	r3, [r7, #22]
 8003c16:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8003c1a:	d91b      	bls.n	8003c54 <OD_write_1201_additional+0xec>
 8003c1c:	8afb      	ldrh	r3, [r7, #22]
 8003c1e:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 8003c22:	d903      	bls.n	8003c2c <OD_write_1201_additional+0xc4>
 8003c24:	8afb      	ldrh	r3, [r7, #22]
 8003c26:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003c2a:	d313      	bcc.n	8003c54 <OD_write_1201_additional+0xec>
 8003c2c:	8afb      	ldrh	r3, [r7, #22]
 8003c2e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003c32:	d903      	bls.n	8003c3c <OD_write_1201_additional+0xd4>
 8003c34:	8afb      	ldrh	r3, [r7, #22]
 8003c36:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 8003c3a:	d30b      	bcc.n	8003c54 <OD_write_1201_additional+0xec>
 8003c3c:	8afb      	ldrh	r3, [r7, #22]
 8003c3e:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 8003c42:	d303      	bcc.n	8003c4c <OD_write_1201_additional+0xe4>
 8003c44:	8afb      	ldrh	r3, [r7, #22]
 8003c46:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c4a:	d303      	bcc.n	8003c54 <OD_write_1201_additional+0xec>
 8003c4c:	8afb      	ldrh	r3, [r7, #22]
 8003c4e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c52:	d901      	bls.n	8003c58 <OD_write_1201_additional+0xf0>
                return ODR_INVALID_VALUE;
 8003c54:	230f      	movs	r3, #15
 8003c56:	e093      	b.n	8003d80 <OD_write_1201_additional+0x218>
            }
            (void)CO_SDOserver_init_canRxTx(SDO, SDO->CANdevRx, SDO->CANdevRxIdx, SDO->CANdevTxIdx, COB_ID,
 8003c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c5a:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c5e:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8003c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c64:	f8b3 004e 	ldrh.w	r0, [r3, #78]	@ 0x4e
 8003c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c6c:	9301      	str	r3, [sp, #4]
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	4603      	mov	r3, r0
 8003c74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003c76:	f7ff ff0b 	bl	8003a90 <CO_SDOserver_init_canRxTx>
                                            SDO->COB_IDServerToClient);
            break;
 8003c7a:	e07a      	b.n	8003d72 <OD_write_1201_additional+0x20a>
        }

        case 2: { /* COB-ID server -> client */
            uint32_t COB_ID = CO_getUint32(buf);
 8003c7c:	68b8      	ldr	r0, [r7, #8]
 8003c7e:	f7ff fe6b 	bl	8003958 <CO_getUint32>
 8003c82:	6278      	str	r0, [r7, #36]	@ 0x24
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 8003c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c8c:	847b      	strh	r3, [r7, #34]	@ 0x22
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDServerToClient & 0x7FFU);
 8003c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c98:	843b      	strh	r3, [r7, #32]
            bool_t valid = (COB_ID & 0x80000000U) == 0U;
 8003c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9c:	43db      	mvns	r3, r3
 8003c9e:	0fdb      	lsrs	r3, r3, #31
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	61fb      	str	r3, [r7, #28]

            /* SDO client must not be valid when changing COB_ID */
            if (((COB_ID & 0x3FFFF800U) != 0U) || (valid && (SDO->valid && (CAN_ID != CAN_ID_cur)))
 8003ca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ca6:	4b38      	ldr	r3, [pc, #224]	@ (8003d88 <OD_write_1201_additional+0x220>)
 8003ca8:	4013      	ands	r3, r2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d134      	bne.n	8003d18 <OD_write_1201_additional+0x1b0>
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d007      	beq.n	8003cc4 <OD_write_1201_additional+0x15c>
 8003cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <OD_write_1201_additional+0x15c>
 8003cbc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8003cbe:	8c3b      	ldrh	r3, [r7, #32]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d129      	bne.n	8003d18 <OD_write_1201_additional+0x1b0>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))) {
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d028      	beq.n	8003d1c <OD_write_1201_additional+0x1b4>
 8003cca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003ccc:	2b7f      	cmp	r3, #127	@ 0x7f
 8003cce:	d923      	bls.n	8003d18 <OD_write_1201_additional+0x1b0>
 8003cd0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003cd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cd6:	d903      	bls.n	8003ce0 <OD_write_1201_additional+0x178>
 8003cd8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003cda:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8003cde:	d91b      	bls.n	8003d18 <OD_write_1201_additional+0x1b0>
 8003ce0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003ce2:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 8003ce6:	d903      	bls.n	8003cf0 <OD_write_1201_additional+0x188>
 8003ce8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003cea:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003cee:	d313      	bcc.n	8003d18 <OD_write_1201_additional+0x1b0>
 8003cf0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003cf2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003cf6:	d903      	bls.n	8003d00 <OD_write_1201_additional+0x198>
 8003cf8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003cfa:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 8003cfe:	d30b      	bcc.n	8003d18 <OD_write_1201_additional+0x1b0>
 8003d00:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003d02:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 8003d06:	d303      	bcc.n	8003d10 <OD_write_1201_additional+0x1a8>
 8003d08:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003d0a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d0e:	d303      	bcc.n	8003d18 <OD_write_1201_additional+0x1b0>
 8003d10:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003d12:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d16:	d901      	bls.n	8003d1c <OD_write_1201_additional+0x1b4>
                return ODR_INVALID_VALUE;
 8003d18:	230f      	movs	r3, #15
 8003d1a:	e031      	b.n	8003d80 <OD_write_1201_additional+0x218>
            }
            (void)CO_SDOserver_init_canRxTx(SDO, SDO->CANdevRx, SDO->CANdevRxIdx, SDO->CANdevTxIdx,
 8003d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d1e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d22:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 8003d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d28:	f8b3 404e 	ldrh.w	r4, [r3, #78]	@ 0x4e
 8003d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d32:	9201      	str	r2, [sp, #4]
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	4623      	mov	r3, r4
 8003d38:	4602      	mov	r2, r0
 8003d3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003d3c:	f7ff fea8 	bl	8003a90 <CO_SDOserver_init_canRxTx>
                                            SDO->COB_IDClientToServer, COB_ID);
            break;
 8003d40:	e017      	b.n	8003d72 <OD_write_1201_additional+0x20a>
        }

        case 3: { /* Node-ID of the SDO server */
            if (count != 1U) {
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d001      	beq.n	8003d4c <OD_write_1201_additional+0x1e4>
                return ODR_TYPE_MISMATCH;
 8003d48:	230b      	movs	r3, #11
 8003d4a:	e019      	b.n	8003d80 <OD_write_1201_additional+0x218>
            }
            uint8_t nodeId = CO_getUint8(buf);
 8003d4c:	68b8      	ldr	r0, [r7, #8]
 8003d4e:	f7ff fdf5 	bl	800393c <CO_getUint8>
 8003d52:	4603      	mov	r3, r0
 8003d54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            if ((nodeId < 1U) || (nodeId > 127U)) {
 8003d58:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d003      	beq.n	8003d68 <OD_write_1201_additional+0x200>
 8003d60:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	da03      	bge.n	8003d70 <OD_write_1201_additional+0x208>
                return ODR_INVALID_VALUE;
 8003d68:	230f      	movs	r3, #15
 8003d6a:	e009      	b.n	8003d80 <OD_write_1201_additional+0x218>
            }
            break;
        }

        default: return ODR_SUB_NOT_EXIST; break;
 8003d6c:	230e      	movs	r3, #14
 8003d6e:	e007      	b.n	8003d80 <OD_write_1201_additional+0x218>
            break;
 8003d70:	bf00      	nop
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	68b9      	ldr	r1, [r7, #8]
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f7fe fb68 	bl	800244e <OD_writeOriginal>
 8003d7e:	4603      	mov	r3, r0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3734      	adds	r7, #52	@ 0x34
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd90      	pop	{r4, r7, pc}
 8003d88:	3ffff800 	.word	0x3ffff800

08003d8c <CO_SDOserver_init>:
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC */

CO_ReturnError_t
CO_SDOserver_init(CO_SDOserver_t* SDO, OD_t* OD, OD_entry_t* OD_1200_SDOsrvPar, uint8_t nodeId,
                  uint16_t SDOtimeoutTime_ms, CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdx, CO_CANmodule_t* CANdevTx,
                  uint16_t CANdevTxIdx, uint32_t* errInfo) {
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b08c      	sub	sp, #48	@ 0x30
 8003d90:	af02      	add	r7, sp, #8
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
 8003d98:	70fb      	strb	r3, [r7, #3]
    /* verify arguments */
    if ((SDO == NULL) || (OD == NULL) || (CANdevRx == NULL) || (CANdevTx == NULL)) {
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d008      	beq.n	8003db2 <CO_SDOserver_init+0x26>
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d005      	beq.n	8003db2 <CO_SDOserver_init+0x26>
 8003da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d002      	beq.n	8003db2 <CO_SDOserver_init+0x26>
 8003dac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d102      	bne.n	8003db8 <CO_SDOserver_init+0x2c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8003db2:	f04f 33ff 	mov.w	r3, #4294967295
 8003db6:	e0f5      	b.n	8003fa4 <CO_SDOserver_init+0x218>
    }

    /* Configure object variables */
    SDO->OD = OD;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	68ba      	ldr	r2, [r7, #8]
 8003dbc:	609a      	str	r2, [r3, #8]
    SDO->nodeId = nodeId;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	78fa      	ldrb	r2, [r7, #3]
 8003dc2:	731a      	strb	r2, [r3, #12]
#if (((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED)) != 0
    SDO->SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 1000U;
 8003dc4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003dc6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003dca:	fb03 f202 	mul.w	r2, r3, r2
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	679a      	str	r2, [r3, #120]	@ 0x78
#endif
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_BLOCK) != 0
    SDO->block_SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 700;
#endif
    SDO->state = CO_SDO_ST_IDLE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	751a      	strb	r2, [r3, #20]
#endif

    /* configure CAN identifiers and SDO server parameters if available */
    uint16_t CanId_ClientToServer, CanId_ServerToClient;

    if (OD_1200_SDOsrvPar == NULL) {
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d117      	bne.n	8003e0e <CO_SDOserver_init+0x82>
        /* configure default SDO channel */
        if ((nodeId < 1U) || (nodeId > 127U)) {
 8003dde:	78fb      	ldrb	r3, [r7, #3]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d003      	beq.n	8003dec <CO_SDOserver_init+0x60>
 8003de4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	da02      	bge.n	8003df2 <CO_SDOserver_init+0x66>
            return CO_ERROR_ILLEGAL_ARGUMENT;
 8003dec:	f04f 33ff 	mov.w	r3, #4294967295
 8003df0:	e0d8      	b.n	8003fa4 <CO_SDOserver_init+0x218>
        }

        CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 8003df2:	78fb      	ldrb	r3, [r7, #3]
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8003dfa:	84fb      	strh	r3, [r7, #38]	@ 0x26
        CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 8003dfc:	78fb      	ldrb	r3, [r7, #3]
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 8003e04:	84bb      	strh	r3, [r7, #36]	@ 0x24
        SDO->valid = true;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	611a      	str	r2, [r3, #16]
 8003e0c:	e0a4      	b.n	8003f58 <CO_SDOserver_init+0x1cc>
    } else {
        uint16_t OD_SDOsrvParIdx = OD_getIndex(OD_1200_SDOsrvPar);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f7ff fdb0 	bl	8003974 <OD_getIndex>
 8003e14:	4603      	mov	r3, r0
 8003e16:	847b      	strh	r3, [r7, #34]	@ 0x22

        if (OD_SDOsrvParIdx == (uint16_t)OD_H1200_SDO_SERVER_1_PARAM) {
 8003e18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e1a:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8003e1e:	d123      	bne.n	8003e68 <CO_SDOserver_init+0xdc>
            /* configure default SDO channel and SDO server parameters for it */
            if ((nodeId < 1U) || (nodeId > 127U)) {
 8003e20:	78fb      	ldrb	r3, [r7, #3]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <CO_SDOserver_init+0xa2>
 8003e26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	da02      	bge.n	8003e34 <CO_SDOserver_init+0xa8>
                return CO_ERROR_ILLEGAL_ARGUMENT;
 8003e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e32:	e0b7      	b.n	8003fa4 <CO_SDOserver_init+0x218>
            }

            CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 8003e34:	78fb      	ldrb	r3, [r7, #3]
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8003e3c:	84fb      	strh	r3, [r7, #38]	@ 0x26
            CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 8003e3e:	78fb      	ldrb	r3, [r7, #3]
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 8003e46:	84bb      	strh	r3, [r7, #36]	@ 0x24
            SDO->valid = true;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	611a      	str	r2, [r3, #16]

            (void)OD_set_u32(OD_1200_SDOsrvPar, 1, CanId_ClientToServer, true);
 8003e4e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003e50:	2301      	movs	r3, #1
 8003e52:	2101      	movs	r1, #1
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f7ff fddc 	bl	8003a12 <OD_set_u32>
            (void)OD_set_u32(OD_1200_SDOsrvPar, 2, CanId_ServerToClient, true);
 8003e5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	2102      	movs	r1, #2
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f7ff fdd6 	bl	8003a12 <OD_set_u32>
 8003e66:	e077      	b.n	8003f58 <CO_SDOserver_init+0x1cc>
        } else if ((OD_SDOsrvParIdx > (uint16_t)OD_H1200_SDO_SERVER_1_PARAM)
 8003e68:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e6a:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8003e6e:	d96f      	bls.n	8003f50 <CO_SDOserver_init+0x1c4>
                   && (OD_SDOsrvParIdx <= ((uint16_t)OD_H1200_SDO_SERVER_1_PARAM + 0x7FU))) {
 8003e70:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e72:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8003e76:	d26b      	bcs.n	8003f50 <CO_SDOserver_init+0x1c4>
            /* configure additional SDO channel and SDO server parameters for it */
            uint8_t maxSubIndex;
            uint32_t COB_IDClientToServer32, COB_IDServerToClient32;

            /* get and verify parameters from Object Dictionary (initial values) */
            ODR_t odRet0 = OD_get_u8(OD_1200_SDOsrvPar, 0, &maxSubIndex, true);
 8003e78:	f107 021d 	add.w	r2, r7, #29
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	2100      	movs	r1, #0
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f7ff fd9c 	bl	80039be <OD_get_u8>
 8003e86:	4603      	mov	r3, r0
 8003e88:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            ODR_t odRet1 = OD_get_u32(OD_1200_SDOsrvPar, 1, &COB_IDClientToServer32, true);
 8003e8c:	f107 0218 	add.w	r2, r7, #24
 8003e90:	2301      	movs	r3, #1
 8003e92:	2101      	movs	r1, #1
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f7ff fda7 	bl	80039e8 <OD_get_u32>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	f887 3020 	strb.w	r3, [r7, #32]
            ODR_t odRet2 = OD_get_u32(OD_1200_SDOsrvPar, 2, &COB_IDServerToClient32, true);
 8003ea0:	f107 0214 	add.w	r2, r7, #20
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	2102      	movs	r1, #2
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f7ff fd9d 	bl	80039e8 <OD_get_u32>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	77fb      	strb	r3, [r7, #31]

            if ((odRet0 != ODR_OK) || ((maxSubIndex != 2U) && (maxSubIndex != 3U)) || (odRet1 != ODR_OK)
 8003eb2:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10d      	bne.n	8003ed6 <CO_SDOserver_init+0x14a>
 8003eba:	7f7b      	ldrb	r3, [r7, #29]
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d002      	beq.n	8003ec6 <CO_SDOserver_init+0x13a>
 8003ec0:	7f7b      	ldrb	r3, [r7, #29]
 8003ec2:	2b03      	cmp	r3, #3
 8003ec4:	d107      	bne.n	8003ed6 <CO_SDOserver_init+0x14a>
 8003ec6:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d103      	bne.n	8003ed6 <CO_SDOserver_init+0x14a>
                || (odRet2 != ODR_OK)) {
 8003ece:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d008      	beq.n	8003ee8 <CO_SDOserver_init+0x15c>
                if (errInfo != NULL) {
 8003ed6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d002      	beq.n	8003ee2 <CO_SDOserver_init+0x156>
                    *errInfo = OD_SDOsrvParIdx;
 8003edc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8003ede:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ee0:	601a      	str	r2, [r3, #0]
                }
                return CO_ERROR_OD_PARAMETERS;
 8003ee2:	f06f 030b 	mvn.w	r3, #11
 8003ee6:	e05d      	b.n	8003fa4 <CO_SDOserver_init+0x218>
            }

            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000U) == 0U)
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	db05      	blt.n	8003efa <CO_SDOserver_init+0x16e>
                                       ? (uint16_t)(COB_IDClientToServer32 & 0x7FFU)
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	b29b      	uxth	r3, r3
            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000U) == 0U)
 8003ef2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	e000      	b.n	8003efc <CO_SDOserver_init+0x170>
 8003efa:	2300      	movs	r3, #0
 8003efc:	84fb      	strh	r3, [r7, #38]	@ 0x26
                                       : 0U;
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000U) == 0U)
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	db05      	blt.n	8003f10 <CO_SDOserver_init+0x184>
                                       ? (uint16_t)(COB_IDServerToClient32 & 0x7FFU)
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	b29b      	uxth	r3, r3
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000U) == 0U)
 8003f08:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	e000      	b.n	8003f12 <CO_SDOserver_init+0x186>
 8003f10:	2300      	movs	r3, #0
 8003f12:	84bb      	strh	r3, [r7, #36]	@ 0x24
                                       : 0U;

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
            SDO->OD_1200_extension.object = SDO;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	659a      	str	r2, [r3, #88]	@ 0x58
            SDO->OD_1200_extension.read = OD_readOriginal;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	4a23      	ldr	r2, [pc, #140]	@ (8003fac <CO_SDOserver_init+0x220>)
 8003f1e:	65da      	str	r2, [r3, #92]	@ 0x5c
            SDO->OD_1200_extension.write = OD_write_1201_additional;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	4a23      	ldr	r2, [pc, #140]	@ (8003fb0 <CO_SDOserver_init+0x224>)
 8003f24:	661a      	str	r2, [r3, #96]	@ 0x60
            ODR_t odRetE = OD_extension_init(OD_1200_SDOsrvPar, &SDO->OD_1200_extension);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	3358      	adds	r3, #88	@ 0x58
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f7ff fd32 	bl	8003996 <OD_extension_init>
 8003f32:	4603      	mov	r3, r0
 8003f34:	77bb      	strb	r3, [r7, #30]
            if (odRetE != ODR_OK) {
 8003f36:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00b      	beq.n	8003f56 <CO_SDOserver_init+0x1ca>
                if (errInfo != NULL) {
 8003f3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d002      	beq.n	8003f4a <CO_SDOserver_init+0x1be>
                    *errInfo = OD_SDOsrvParIdx;
 8003f44:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8003f46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f48:	601a      	str	r2, [r3, #0]
                }
                return CO_ERROR_OD_PARAMETERS;
 8003f4a:	f06f 030b 	mvn.w	r3, #11
 8003f4e:	e029      	b.n	8003fa4 <CO_SDOserver_init+0x218>
            }
#endif
        } else {
            return CO_ERROR_ILLEGAL_ARGUMENT;
 8003f50:	f04f 33ff 	mov.w	r3, #4294967295
 8003f54:	e026      	b.n	8003fa4 <CO_SDOserver_init+0x218>
                   && (OD_SDOsrvParIdx <= ((uint16_t)OD_H1200_SDO_SERVER_1_PARAM + 0x7FU))) {
 8003f56:	bf00      	nop
        }
    }
    CO_FLAG_CLEAR(SDO->CANrxNew);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* store the parameters and configure CANrx and CANtx */
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    SDO->CANdevRx = CANdevRx;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003f62:	649a      	str	r2, [r3, #72]	@ 0x48
    SDO->CANdevRxIdx = CANdevRxIdx;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8003f68:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    SDO->CANdevTxIdx = CANdevTxIdx;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8003f72:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
    /* set to zero to make sure CO_SDOserver_init_canRxTx() will reconfig CAN */
    SDO->COB_IDClientToServer = 0;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	651a      	str	r2, [r3, #80]	@ 0x50
    SDO->COB_IDServerToClient = 0;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	655a      	str	r2, [r3, #84]	@ 0x54
#endif
    SDO->CANdevTx = CANdevTx;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003f86:	601a      	str	r2, [r3, #0]

    return CO_SDOserver_init_canRxTx(SDO, CANdevRx, CANdevRxIdx, CANdevTxIdx, CanId_ClientToServer,
 8003f88:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003f8a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003f8c:	f8b7 0040 	ldrh.w	r0, [r7, #64]	@ 0x40
 8003f90:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8003f92:	9201      	str	r2, [sp, #4]
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	4603      	mov	r3, r0
 8003f98:	460a      	mov	r2, r1
 8003f9a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f7ff fd77 	bl	8003a90 <CO_SDOserver_init_canRxTx>
 8003fa2:	4603      	mov	r3, r0
                                     CanId_ServerToClient);
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3728      	adds	r7, #40	@ 0x28
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	0800239f 	.word	0x0800239f
 8003fb0:	08003b69 	.word	0x08003b69

08003fb4 <validateAndWriteToOD>:
 * @param crcOperation 0=none, 1=calculate, 2=calculate and compare
 * @parma crcClient crc checksum to campare with
 *
 * Returns true on success, otherwise write also abortCode and sets state to CO_SDO_ST_ABORT */
static bool_t
validateAndWriteToOD(CO_SDOserver_t* SDO, CO_SDO_abortCode_t* abortCode, uint8_t crcOperation, uint16_t crcClient) {
 8003fb4:	b590      	push	{r4, r7, lr}
 8003fb6:	b08b      	sub	sp, #44	@ 0x2c
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	4611      	mov	r1, r2
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	71fb      	strb	r3, [r7, #7]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	80bb      	strh	r3, [r7, #4]
    OD_size_t bufOffsetWrOrig = SDO->bufOffsetWr;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003fd0:	627b      	str	r3, [r7, #36]	@ 0x24

    if (SDO->finished) {
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	f000 8082 	beq.w	80040e0 <validateAndWriteToOD+0x12c>
        /* Verify if size of data downloaded matches size indicated. */
        if ((SDO->sizeInd > 0U) && (SDO->sizeTran != SDO->sizeInd)) {
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d015      	beq.n	8004010 <validateAndWriteToOD+0x5c>
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d00f      	beq.n	8004010 <validateAndWriteToOD+0x5c>
            *abortCode = (SDO->sizeTran > SDO->sizeInd) ? CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d901      	bls.n	8004000 <validateAndWriteToOD+0x4c>
 8003ffc:	4a73      	ldr	r2, [pc, #460]	@ (80041cc <validateAndWriteToOD+0x218>)
 8003ffe:	e000      	b.n	8004002 <validateAndWriteToOD+0x4e>
 8004000:	4a73      	ldr	r2, [pc, #460]	@ (80041d0 <validateAndWriteToOD+0x21c>)
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2201      	movs	r2, #1
 800400a:	751a      	strb	r2, [r3, #20]
            return false;
 800400c:	2300      	movs	r3, #0
 800400e:	e0d8      	b.n	80041c2 <validateAndWriteToOD+0x20e>
        if ((SDO->OD_IO.stream.attribute & ODA_MB) != 0) {
            reverseBytes(SDO->buf, SDO->bufOffsetWr);
        }
#endif

        OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6a1b      	ldr	r3, [r3, #32]
 8004014:	623b      	str	r3, [r7, #32]

        /* If dataType is string, then size of data downloaded may be shorter than size of the
         * OD data buffer. If so, add two zero bytes to terminate (unicode) string. Shorten
         * also OD data size, (temporary, send information about EOF into OD_IO.write) */
        if (((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) != 0U)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800401c:	b25b      	sxtb	r3, r3
 800401e:	2b00      	cmp	r3, #0
 8004020:	da42      	bge.n	80040a8 <validateAndWriteToOD+0xf4>
            && ((sizeInOd == 0U) || (SDO->sizeTran < sizeInOd))
 8004022:	6a3b      	ldr	r3, [r7, #32]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d004      	beq.n	8004032 <validateAndWriteToOD+0x7e>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800402c:	6a3a      	ldr	r2, [r7, #32]
 800402e:	429a      	cmp	r2, r3
 8004030:	d93a      	bls.n	80040a8 <validateAndWriteToOD+0xf4>
            && ((SDO->bufOffsetWr + 2U) <= CO_CONFIG_SDO_SRV_BUFFER_SIZE)) {
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004038:	3302      	adds	r3, #2
 800403a:	2b20      	cmp	r3, #32
 800403c:	d834      	bhi.n	80040a8 <validateAndWriteToOD+0xf4>
            SDO->buf[SDO->bufOffsetWr] = 0;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004044:	68fa      	ldr	r2, [r7, #12]
 8004046:	4413      	add	r3, r2
 8004048:	2200      	movs	r2, #0
 800404a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            SDO->bufOffsetWr++;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004054:	1c5a      	adds	r2, r3, #1
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
            SDO->sizeTran++;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004060:	1c5a      	adds	r2, r3, #1
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	66da      	str	r2, [r3, #108]	@ 0x6c
            if ((sizeInOd == 0U) || (SDO->sizeTran < sizeInOd)) {
 8004066:	6a3b      	ldr	r3, [r7, #32]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d004      	beq.n	8004076 <validateAndWriteToOD+0xc2>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004070:	6a3a      	ldr	r2, [r7, #32]
 8004072:	429a      	cmp	r2, r3
 8004074:	d913      	bls.n	800409e <validateAndWriteToOD+0xea>
                SDO->buf[SDO->bufOffsetWr] = 0;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	4413      	add	r3, r2
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
                SDO->bufOffsetWr++;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800408c:	1c5a      	adds	r2, r3, #1
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                SDO->sizeTran++;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	66da      	str	r2, [r3, #108]	@ 0x6c
            }
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	621a      	str	r2, [r3, #32]
 80040a6:	e02d      	b.n	8004104 <validateAndWriteToOD+0x150>
        }
        /* Indicate OD data size, if not indicated. Can be used for EOF check. */
        else if (sizeInOd == 0U) {
 80040a8:	6a3b      	ldr	r3, [r7, #32]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d104      	bne.n	80040b8 <validateAndWriteToOD+0x104>
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	621a      	str	r2, [r3, #32]
 80040b6:	e025      	b.n	8004104 <validateAndWriteToOD+0x150>
        }
        /* Verify if size of data downloaded matches data size in OD. */
        else if (SDO->sizeTran != sizeInOd) {
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040bc:	6a3a      	ldr	r2, [r7, #32]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d020      	beq.n	8004104 <validateAndWriteToOD+0x150>
            *abortCode = (SDO->sizeTran > sizeInOd) ? CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040c6:	6a3a      	ldr	r2, [r7, #32]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d201      	bcs.n	80040d0 <validateAndWriteToOD+0x11c>
 80040cc:	4a3f      	ldr	r2, [pc, #252]	@ (80041cc <validateAndWriteToOD+0x218>)
 80040ce:	e000      	b.n	80040d2 <validateAndWriteToOD+0x11e>
 80040d0:	4a3f      	ldr	r2, [pc, #252]	@ (80041d0 <validateAndWriteToOD+0x21c>)
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2201      	movs	r2, #1
 80040da:	751a      	strb	r2, [r3, #20]
            return false;
 80040dc:	2300      	movs	r3, #0
 80040de:	e070      	b.n	80041c2 <validateAndWriteToOD+0x20e>
        } else { /* MISRA C 2004 14.10 */
        }
    } else {
        /* Verify if size of data downloaded is not too large. */
        if ((SDO->sizeInd > 0U) && (SDO->sizeTran > SDO->sizeInd)) {
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d00d      	beq.n	8004104 <validateAndWriteToOD+0x150>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d907      	bls.n	8004104 <validateAndWriteToOD+0x150>
            *abortCode = CO_SDO_AB_DATA_LONG;
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	4a35      	ldr	r2, [pc, #212]	@ (80041cc <validateAndWriteToOD+0x218>)
 80040f8:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2201      	movs	r2, #1
 80040fe:	751a      	strb	r2, [r3, #20]
            return false;
 8004100:	2300      	movs	r3, #0
 8004102:	e05e      	b.n	80041c2 <validateAndWriteToOD+0x20e>
    (void)crcOperation;
    (void)crcClient;
    (void)bufOffsetWrOrig;

    /* write data */
    OD_size_t countWritten = 0;
 8004104:	2300      	movs	r3, #0
 8004106:	613b      	str	r3, [r7, #16]

    CO_LOCK_OD(SDO->CANdevTx);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800410c:	f3ef 8210 	mrs	r2, PRIMASK
 8004110:	617a      	str	r2, [r7, #20]
  return(result);
 8004112:	697a      	ldr	r2, [r7, #20]
 8004114:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8004116:	b672      	cpsid	i
}
 8004118:	bf00      	nop
    ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, SDO->buf, SDO->bufOffsetWr, &countWritten);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f103 0018 	add.w	r0, r3, #24
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f103 0180 	add.w	r1, r3, #128	@ 0x80
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8004130:	f107 0310 	add.w	r3, r7, #16
 8004134:	47a0      	blx	r4
 8004136:	4603      	mov	r3, r0
 8004138:	77fb      	strb	r3, [r7, #31]
    CO_UNLOCK_OD(SDO->CANdevTx);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004140:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	f383 8810 	msr	PRIMASK, r3
}
 8004148:	bf00      	nop

    SDO->bufOffsetWr = 0;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* verify write error value */
    if ((odRet != ODR_OK) && (odRet != ODR_PARTIAL)) {
 8004152:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d011      	beq.n	800417e <validateAndWriteToOD+0x1ca>
 800415a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800415e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004162:	d00c      	beq.n	800417e <validateAndWriteToOD+0x1ca>
        *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004164:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004168:	4618      	mov	r0, r3
 800416a:	f7fe fb5d 	bl	8002828 <OD_getSDOabCode>
 800416e:	4602      	mov	r2, r0
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2201      	movs	r2, #1
 8004178:	751a      	strb	r2, [r3, #20]
        return false;
 800417a:	2300      	movs	r3, #0
 800417c:	e021      	b.n	80041c2 <validateAndWriteToOD+0x20e>
    } else if (SDO->finished && (odRet == ODR_PARTIAL)) {
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00c      	beq.n	80041a0 <validateAndWriteToOD+0x1ec>
 8004186:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800418a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800418e:	d107      	bne.n	80041a0 <validateAndWriteToOD+0x1ec>
        /* OD variable was not written completely, but SDO download finished */
        *abortCode = CO_SDO_AB_DATA_SHORT;
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	4a0f      	ldr	r2, [pc, #60]	@ (80041d0 <validateAndWriteToOD+0x21c>)
 8004194:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2201      	movs	r2, #1
 800419a:	751a      	strb	r2, [r3, #20]
        return false;
 800419c:	2300      	movs	r3, #0
 800419e:	e010      	b.n	80041c2 <validateAndWriteToOD+0x20e>
    } else if (!SDO->finished && (odRet == ODR_OK)) {
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d10b      	bne.n	80041c0 <validateAndWriteToOD+0x20c>
 80041a8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d107      	bne.n	80041c0 <validateAndWriteToOD+0x20c>
        /* OD variable was written completely, but SDO download still has data */
        *abortCode = CO_SDO_AB_DATA_LONG;
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	4a06      	ldr	r2, [pc, #24]	@ (80041cc <validateAndWriteToOD+0x218>)
 80041b4:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2201      	movs	r2, #1
 80041ba:	751a      	strb	r2, [r3, #20]
        return false;
 80041bc:	2300      	movs	r3, #0
 80041be:	e000      	b.n	80041c2 <validateAndWriteToOD+0x20e>
    } else { /* MISRA C 2004 14.10 */
    }

    return true;
 80041c0:	2301      	movs	r3, #1
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	372c      	adds	r7, #44	@ 0x2c
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd90      	pop	{r4, r7, pc}
 80041ca:	bf00      	nop
 80041cc:	06070012 	.word	0x06070012
 80041d0:	06070013 	.word	0x06070013

080041d4 <readFromOd>:
 * @parma countMinimum if data size in buffer is less than countMinimum, then buffer is refilled from OD variable
 * @param calculateCrc if true, crc is calculated
 *
 * Returns true on success, otherwise write also abortCode and sets state to CO_SDO_ST_ABORT */
static bool_t
readFromOd(CO_SDOserver_t* SDO, CO_SDO_abortCode_t* abortCode, OD_size_t countMinimum, bool_t calculateCrc) {
 80041d4:	b590      	push	{r4, r7, lr}
 80041d6:	b08d      	sub	sp, #52	@ 0x34
 80041d8:	af00      	add	r7, sp, #0
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	607a      	str	r2, [r7, #4]
 80041e0:	603b      	str	r3, [r7, #0]
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_BLOCK) == 0
    (void)calculateCrc; /* may be unused */
#endif
    OD_size_t countRemain = SDO->bufOffsetWr - SDO->bufOffsetRd;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	627b      	str	r3, [r7, #36]	@ 0x24

    if (!SDO->finished && (countRemain < countMinimum)) {
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f040 80ab 	bne.w	8004352 <readFromOd+0x17e>
 80041fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	429a      	cmp	r2, r3
 8004202:	f080 80a6 	bcs.w	8004352 <readFromOd+0x17e>
        /* first move remaining data to the start of the buffer */
        (void)memmove(SDO->buf, SDO->buf + SDO->bufOffsetRd, countRemain);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004218:	4413      	add	r3, r2
 800421a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800421c:	4619      	mov	r1, r3
 800421e:	f012 ff03 	bl	8017028 <memmove>
        SDO->bufOffsetRd = 0;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        SDO->bufOffsetWr = countRemain;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800422e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

        /* Get size of free data buffer */
        OD_size_t countRdRequest = CO_CONFIG_SDO_SRV_BUFFER_SIZE - countRemain;
 8004232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004234:	f1c3 0320 	rsb	r3, r3, #32
 8004238:	623b      	str	r3, [r7, #32]

        /* load data from OD variable into the buffer */
        OD_size_t countRd = 0;
 800423a:	2300      	movs	r3, #0
 800423c:	613b      	str	r3, [r7, #16]

        CO_LOCK_OD(SDO->CANdevTx);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004242:	f3ef 8210 	mrs	r2, PRIMASK
 8004246:	617a      	str	r2, [r7, #20]
  return(result);
 8004248:	697a      	ldr	r2, [r7, #20]
 800424a:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 800424c:	b672      	cpsid	i
}
 800424e:	bf00      	nop
        ODR_t odRet = SDO->OD_IO.read(&SDO->OD_IO.stream, &SDO->buf[countRemain], countRdRequest, &countRd);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f103 0018 	add.w	r0, r3, #24
 800425a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425c:	3380      	adds	r3, #128	@ 0x80
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	18d1      	adds	r1, r2, r3
 8004262:	f107 0310 	add.w	r3, r7, #16
 8004266:	6a3a      	ldr	r2, [r7, #32]
 8004268:	47a0      	blx	r4
 800426a:	4603      	mov	r3, r0
 800426c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        CO_UNLOCK_OD(SDO->CANdevTx);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004276:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	f383 8810 	msr	PRIMASK, r3
}
 800427e:	bf00      	nop

        if ((odRet != ODR_OK) && (odRet != ODR_PARTIAL)) {
 8004280:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004284:	2b00      	cmp	r3, #0
 8004286:	d011      	beq.n	80042ac <readFromOd+0xd8>
 8004288:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800428c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004290:	d00c      	beq.n	80042ac <readFromOd+0xd8>
            *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004292:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004296:	4618      	mov	r0, r3
 8004298:	f7fe fac6 	bl	8002828 <OD_getSDOabCode>
 800429c:	4602      	mov	r2, r0
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2201      	movs	r2, #1
 80042a6:	751a      	strb	r2, [r3, #20]
            return false;
 80042a8:	2300      	movs	r3, #0
 80042aa:	e053      	b.n	8004354 <readFromOd+0x180>
        }

        /* if data is string, send only data up to null termination */
        OD_size_t lastRd = countRd + countRemain;
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042b0:	4413      	add	r3, r2
 80042b2:	61fb      	str	r3, [r7, #28]
        if ((countRd > 0U) && ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) != 0U)) {
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d027      	beq.n	800430a <readFromOd+0x136>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80042c0:	b25b      	sxtb	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	da21      	bge.n	800430a <readFromOd+0x136>
            SDO->buf[lastRd] = 0; /* (SDO->buf is one byte larger) */
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	4413      	add	r3, r2
 80042cc:	3380      	adds	r3, #128	@ 0x80
 80042ce:	2200      	movs	r2, #0
 80042d0:	701a      	strb	r2, [r3, #0]
            OD_size_t countStr = (OD_size_t)strlen((char*)&SDO->buf[countRemain]);
 80042d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d4:	3380      	adds	r3, #128	@ 0x80
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	4413      	add	r3, r2
 80042da:	4618      	mov	r0, r3
 80042dc:	f7fb ffe8 	bl	80002b0 <strlen>
 80042e0:	62b8      	str	r0, [r7, #40]	@ 0x28
            if (countStr == 0U) {
 80042e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d101      	bne.n	80042ec <readFromOd+0x118>
                countStr = 1;
 80042e8:	2301      	movs	r3, #1
 80042ea:	62bb      	str	r3, [r7, #40]	@ 0x28
            } /* zero length is not allowed */
            if (countStr < countRd) {
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d20a      	bcs.n	800430a <readFromOd+0x136>
                /* string terminator found, read is finished, shorten data */
                countRd = countStr;
 80042f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f6:	613b      	str	r3, [r7, #16]
                odRet = ODR_OK;
 80042f8:	2300      	movs	r3, #0
 80042fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                SDO->OD_IO.stream.dataLength = SDO->sizeTran + countRd;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	441a      	add	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	621a      	str	r2, [r3, #32]
            }
        }

        /* partial or finished read */
        SDO->bufOffsetWr = countRemain + countRd;
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800430e:	441a      	add	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        if ((SDO->bufOffsetWr == 0U) || (odRet == ODR_PARTIAL)) {
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800431c:	2b00      	cmp	r3, #0
 800431e:	d004      	beq.n	800432a <readFromOd+0x156>
 8004320:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004328:	d110      	bne.n	800434c <readFromOd+0x178>
            SDO->finished = false;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	675a      	str	r2, [r3, #116]	@ 0x74
            if (SDO->bufOffsetWr < countMinimum) {
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	429a      	cmp	r2, r3
 800433a:	d90a      	bls.n	8004352 <readFromOd+0x17e>
                *abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	4a07      	ldr	r2, [pc, #28]	@ (800435c <readFromOd+0x188>)
 8004340:	601a      	str	r2, [r3, #0]
                SDO->state = CO_SDO_ST_ABORT;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2201      	movs	r2, #1
 8004346:	751a      	strb	r2, [r3, #20]
                return false;
 8004348:	2300      	movs	r3, #0
 800434a:	e003      	b.n	8004354 <readFromOd+0x180>
            }
        } else {
            SDO->finished = true;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2201      	movs	r2, #1
 8004350:	675a      	str	r2, [r3, #116]	@ 0x74
        if (calculateCrc && SDO->block_crcEnabled) {
            SDO->block_crc = crc16_ccitt(&SDO->buf[countRemain], countRd, SDO->block_crc);
        }
#endif
    }
    return true;
 8004352:	2301      	movs	r3, #1
}
 8004354:	4618      	mov	r0, r3
 8004356:	3734      	adds	r7, #52	@ 0x34
 8004358:	46bd      	mov	sp, r7
 800435a:	bd90      	pop	{r4, r7, pc}
 800435c:	06040047 	.word	0x06040047

08004360 <CO_SDOserver_process>:
#endif

CO_SDO_return_t
CO_SDOserver_process(CO_SDOserver_t* SDO, bool_t NMTisPreOrOperational, uint32_t timeDifference_us,
                     uint32_t* timerNext_us) {
 8004360:	b590      	push	{r4, r7, lr}
 8004362:	b09b      	sub	sp, #108	@ 0x6c
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
 800436c:	603b      	str	r3, [r7, #0]
    if (SDO == NULL) {
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d103      	bne.n	800437c <CO_SDOserver_process+0x1c>
        return CO_SDO_RT_wrongArguments;
 8004374:	f06f 0301 	mvn.w	r3, #1
 8004378:	f000 bd04 	b.w	8004d84 <CO_SDOserver_process+0xa24>
    }

    (void)timerNext_us; /* may be unused */

    CO_SDO_return_t ret = CO_SDO_RT_waitingResponse;
 800437c:	2301      	movs	r3, #1
 800437e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    CO_SDO_abortCode_t abortCode = CO_SDO_AB_NONE;
 8004382:	2300      	movs	r3, #0
 8004384:	62fb      	str	r3, [r7, #44]	@ 0x2c
    bool_t isNew = CO_FLAG_READ(SDO->CANrxNew);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800438a:	2b00      	cmp	r3, #0
 800438c:	bf14      	ite	ne
 800438e:	2301      	movne	r3, #1
 8004390:	2300      	moveq	r3, #0
 8004392:	b2db      	uxtb	r3, r3
 8004394:	657b      	str	r3, [r7, #84]	@ 0x54

    if ((SDO->state == CO_SDO_ST_IDLE) && SDO->valid && !isNew) {
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	7d1b      	ldrb	r3, [r3, #20]
 800439a:	b2db      	uxtb	r3, r3
 800439c:	2b00      	cmp	r3, #0
 800439e:	d10a      	bne.n	80043b6 <CO_SDOserver_process+0x56>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d006      	beq.n	80043b6 <CO_SDOserver_process+0x56>
 80043a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d103      	bne.n	80043b6 <CO_SDOserver_process+0x56>
        /* Idle and nothing new */
        ret = CO_SDO_RT_ok_communicationEnd;
 80043ae:	2300      	movs	r3, #0
 80043b0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80043b4:	e2db      	b.n	800496e <CO_SDOserver_process+0x60e>
    } else if (!NMTisPreOrOperational || !SDO->valid) {
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d003      	beq.n	80043c4 <CO_SDOserver_process+0x64>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d109      	bne.n	80043d8 <CO_SDOserver_process+0x78>
        /* SDO is allowed only in operational or pre-operational NMT state and must be valid */
        SDO->state = CO_SDO_ST_IDLE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	751a      	strb	r2, [r3, #20]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	63da      	str	r2, [r3, #60]	@ 0x3c
        ret = CO_SDO_RT_ok_communicationEnd;
 80043d0:	2300      	movs	r3, #0
 80043d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80043d6:	e2ca      	b.n	800496e <CO_SDOserver_process+0x60e>
    }
    /* CAN data received ******************************************************/
    else if (isNew) {
 80043d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043da:	2b00      	cmp	r3, #0
 80043dc:	f000 82c7 	beq.w	800496e <CO_SDOserver_process+0x60e>
        if (SDO->state == CO_SDO_ST_IDLE) { /* new SDO communication? */
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	7d1b      	ldrb	r3, [r3, #20]
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f040 80cd 	bne.w	8004586 <CO_SDOserver_process+0x226>
            bool_t upload = false;
 80043ec:	2300      	movs	r3, #0
 80043ee:	663b      	str	r3, [r7, #96]	@ 0x60

            if ((SDO->CANrxData[0] & 0xF0U) == 0x20U) {
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043fa:	2b20      	cmp	r3, #32
 80043fc:	d103      	bne.n	8004406 <CO_SDOserver_process+0xa6>
                SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_REQ;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2211      	movs	r2, #17
 8004402:	751a      	strb	r2, [r3, #20]
 8004404:	e00f      	b.n	8004426 <CO_SDOserver_process+0xc6>
            } else if (SDO->CANrxData[0] == 0x40U) {
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800440c:	2b40      	cmp	r3, #64	@ 0x40
 800440e:	d105      	bne.n	800441c <CO_SDOserver_process+0xbc>
                upload = true;
 8004410:	2301      	movs	r3, #1
 8004412:	663b      	str	r3, [r7, #96]	@ 0x60
                SDO->state = CO_SDO_ST_UPLOAD_INITIATE_REQ;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2221      	movs	r2, #33	@ 0x21
 8004418:	751a      	strb	r2, [r3, #20]
 800441a:	e004      	b.n	8004426 <CO_SDOserver_process+0xc6>
                upload = true;
                SDO->state = CO_SDO_ST_UPLOAD_BLK_INITIATE_REQ;
            }
#endif
            else {
                abortCode = CO_SDO_AB_CMD;
 800441c:	4ba9      	ldr	r3, [pc, #676]	@ (80046c4 <CO_SDOserver_process+0x364>)
 800441e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                SDO->state = CO_SDO_ST_ABORT;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2201      	movs	r2, #1
 8004424:	751a      	strb	r2, [r3, #20]
            }

            /* if no error search object dictionary for new SDO request */
            if (abortCode == CO_SDO_AB_NONE) {
 8004426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004428:	2b00      	cmp	r3, #0
 800442a:	d163      	bne.n	80044f4 <CO_SDOserver_process+0x194>
                ODR_t odRet;
                SDO->index = (uint16_t)((((uint16_t)SDO->CANrxData[2]) << 8) | SDO->CANrxData[1]);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004432:	b21b      	sxth	r3, r3
 8004434:	021b      	lsls	r3, r3, #8
 8004436:	b21a      	sxth	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800443e:	b21b      	sxth	r3, r3
 8004440:	4313      	orrs	r3, r2
 8004442:	b21b      	sxth	r3, r3
 8004444:	b29a      	uxth	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	871a      	strh	r2, [r3, #56]	@ 0x38
                SDO->subIndex = SDO->CANrxData[3];
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f893 2043 	ldrb.w	r2, [r3, #67]	@ 0x43
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                odRet = OD_getSub(OD_find(SDO->OD, SDO->index), SDO->subIndex, &SDO->OD_IO, false);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	689a      	ldr	r2, [r3, #8]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800445e:	4619      	mov	r1, r3
 8004460:	4610      	mov	r0, r2
 8004462:	f7fe f87d 	bl	8002560 <OD_find>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f893 103a 	ldrb.w	r1, [r3, #58]	@ 0x3a
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f103 0218 	add.w	r2, r3, #24
 8004472:	2300      	movs	r3, #0
 8004474:	f7fe f8d0 	bl	8002618 <OD_getSub>
 8004478:	4603      	mov	r3, r0
 800447a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
                if (odRet != ODR_OK) {
 800447e:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00a      	beq.n	800449c <CO_SDOserver_process+0x13c>
                    abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004486:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 800448a:	4618      	mov	r0, r3
 800448c:	f7fe f9cc 	bl	8002828 <OD_getSDOabCode>
 8004490:	4603      	mov	r3, r0
 8004492:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    SDO->state = CO_SDO_ST_ABORT;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2201      	movs	r2, #1
 8004498:	751a      	strb	r2, [r3, #20]
 800449a:	e02b      	b.n	80044f4 <CO_SDOserver_process+0x194>
                } else {
                    /* verify read/write attributes */
                    if ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_SDO_RW) == 0U) {
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d105      	bne.n	80044b6 <CO_SDOserver_process+0x156>
                        abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
 80044aa:	4b87      	ldr	r3, [pc, #540]	@ (80046c8 <CO_SDOserver_process+0x368>)
 80044ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2201      	movs	r2, #1
 80044b2:	751a      	strb	r2, [r3, #20]
 80044b4:	e01e      	b.n	80044f4 <CO_SDOserver_process+0x194>
                    } else if (upload && ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_SDO_R) == 0U)) {
 80044b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00c      	beq.n	80044d6 <CO_SDOserver_process+0x176>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d105      	bne.n	80044d6 <CO_SDOserver_process+0x176>
                        abortCode = CO_SDO_AB_WRITEONLY;
 80044ca:	4b80      	ldr	r3, [pc, #512]	@ (80046cc <CO_SDOserver_process+0x36c>)
 80044cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2201      	movs	r2, #1
 80044d2:	751a      	strb	r2, [r3, #20]
 80044d4:	e00e      	b.n	80044f4 <CO_SDOserver_process+0x194>
                    } else if (!upload && ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_SDO_W) == 0U)) {
 80044d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d10b      	bne.n	80044f4 <CO_SDOserver_process+0x194>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d104      	bne.n	80044f4 <CO_SDOserver_process+0x194>
                        abortCode = CO_SDO_AB_READONLY;
 80044ea:	4b79      	ldr	r3, [pc, #484]	@ (80046d0 <CO_SDOserver_process+0x370>)
 80044ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2201      	movs	r2, #1
 80044f2:	751a      	strb	r2, [r3, #20]
                }
            }

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
            /* load data from object dictionary, if upload and no error */
            if (upload && (abortCode == CO_SDO_AB_NONE)) {
 80044f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d045      	beq.n	8004586 <CO_SDOserver_process+0x226>
 80044fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d142      	bne.n	8004586 <CO_SDOserver_process+0x226>
                SDO->bufOffsetRd = 0;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                SDO->bufOffsetWr = 0;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                SDO->sizeTran = 0;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	66da      	str	r2, [r3, #108]	@ 0x6c
                SDO->finished = false;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	675a      	str	r2, [r3, #116]	@ 0x74

                if (readFromOd(SDO, &abortCode, 7, false)) {
 800451c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8004520:	2300      	movs	r3, #0
 8004522:	2207      	movs	r2, #7
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f7ff fe55 	bl	80041d4 <readFromOd>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d02a      	beq.n	8004586 <CO_SDOserver_process+0x226>
                    /* Size of variable in OD (may not be known yet) */
                    if (SDO->finished) {
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004534:	2b00      	cmp	r3, #0
 8004536:	d01a      	beq.n	800456e <CO_SDOserver_process+0x20e>
                        /* OD variable was completely read, its size is known */

                        SDO->sizeInd = SDO->OD_IO.stream.dataLength;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6a1a      	ldr	r2, [r3, #32]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	669a      	str	r2, [r3, #104]	@ 0x68

                        if (SDO->sizeInd == 0U) {
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004544:	2b00      	cmp	r3, #0
 8004546:	d105      	bne.n	8004554 <CO_SDOserver_process+0x1f4>
                            SDO->sizeInd = SDO->bufOffsetWr;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	669a      	str	r2, [r3, #104]	@ 0x68
 8004552:	e018      	b.n	8004586 <CO_SDOserver_process+0x226>
                        } else if (SDO->sizeInd != SDO->bufOffsetWr) {
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800455e:	429a      	cmp	r2, r3
 8004560:	d011      	beq.n	8004586 <CO_SDOserver_process+0x226>
                            abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 8004562:	4b5c      	ldr	r3, [pc, #368]	@ (80046d4 <CO_SDOserver_process+0x374>)
 8004564:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2201      	movs	r2, #1
 800456a:	751a      	strb	r2, [r3, #20]
 800456c:	e00b      	b.n	8004586 <CO_SDOserver_process+0x226>
                        } else { /* MISRA C 2004 14.10 */
                        }
                    } else {
                        /* If data type is string, size is not known */
                        SDO->sizeInd = ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) == 0U)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004574:	b25b      	sxtb	r3, r3
                                           ? SDO->OD_IO.stream.dataLength
                                           : 0U;
 8004576:	2b00      	cmp	r3, #0
 8004578:	db02      	blt.n	8004580 <CO_SDOserver_process+0x220>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	e000      	b.n	8004582 <CO_SDOserver_process+0x222>
 8004580:	2300      	movs	r3, #0
                        SDO->sizeInd = ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) == 0U)
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	6693      	str	r3, [r2, #104]	@ 0x68
                }
            }
#endif    /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */
        } /* (SDO->state == CO_SDO_ST_IDLE) */

        bool isOKstate = (SDO->state != CO_SDO_ST_IDLE);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	7d1b      	ldrb	r3, [r3, #20]
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	bf14      	ite	ne
 8004590:	2301      	movne	r3, #1
 8004592:	2300      	moveq	r3, #0
 8004594:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
        isOKstate = (SDO->state != CO_SDO_ST_ABORT) && isOKstate;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	7d1b      	ldrb	r3, [r3, #20]
 800459c:	b2db      	uxtb	r3, r3
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d005      	beq.n	80045ae <CO_SDOserver_process+0x24e>
 80045a2:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d001      	beq.n	80045ae <CO_SDOserver_process+0x24e>
 80045aa:	2301      	movs	r3, #1
 80045ac:	e000      	b.n	80045b0 <CO_SDOserver_process+0x250>
 80045ae:	2300      	movs	r3, #0
 80045b0:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 80045b4:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80045b8:	f003 0301 	and.w	r3, r3, #1
 80045bc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
        if (isOKstate) {
 80045c0:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f000 81ca 	beq.w	800495e <CO_SDOserver_process+0x5fe>
            switch (SDO->state) {
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	7d1b      	ldrb	r3, [r3, #20]
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	3b11      	subs	r3, #17
 80045d2:	2b12      	cmp	r3, #18
 80045d4:	f200 81b4 	bhi.w	8004940 <CO_SDOserver_process+0x5e0>
 80045d8:	a201      	add	r2, pc, #4	@ (adr r2, 80045e0 <CO_SDOserver_process+0x280>)
 80045da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045de:	bf00      	nop
 80045e0:	0800462d 	.word	0x0800462d
 80045e4:	08004941 	.word	0x08004941
 80045e8:	080047f9 	.word	0x080047f9
 80045ec:	08004941 	.word	0x08004941
 80045f0:	08004941 	.word	0x08004941
 80045f4:	08004941 	.word	0x08004941
 80045f8:	08004941 	.word	0x08004941
 80045fc:	08004941 	.word	0x08004941
 8004600:	08004941 	.word	0x08004941
 8004604:	08004941 	.word	0x08004941
 8004608:	08004941 	.word	0x08004941
 800460c:	08004941 	.word	0x08004941
 8004610:	08004941 	.word	0x08004941
 8004614:	08004941 	.word	0x08004941
 8004618:	08004941 	.word	0x08004941
 800461c:	08004941 	.word	0x08004941
 8004620:	080048ef 	.word	0x080048ef
 8004624:	08004941 	.word	0x08004941
 8004628:	080048f7 	.word	0x080048f7
                case CO_SDO_ST_DOWNLOAD_INITIATE_REQ: {
                    if ((SDO->CANrxData[0] & 0x02U) != 0U) {
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004632:	f003 0302 	and.w	r3, r3, #2
 8004636:	2b00      	cmp	r3, #0
 8004638:	f000 80a4 	beq.w	8004784 <CO_SDOserver_process+0x424>
                        /* Expedited transfer, max 4 bytes of data */

                        /* Size of OD variable (>0 if indicated) */
                        OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	647b      	str	r3, [r7, #68]	@ 0x44

                        /* Get SDO data size (indicated by SDO client or get from OD) */
                        OD_size_t dataSizeToWrite = 4;
 8004642:	2304      	movs	r3, #4
 8004644:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        if ((SDO->CANrxData[0] & 0x01U) != 0U) {
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800464c:	f003 0301 	and.w	r3, r3, #1
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00a      	beq.n	800466a <CO_SDOserver_process+0x30a>
                            dataSizeToWrite -= ((OD_size_t)(SDO->CANrxData[0]) >> 2) & 0x03U;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800465a:	089b      	lsrs	r3, r3, #2
 800465c:	b2db      	uxtb	r3, r3
 800465e:	f003 0303 	and.w	r3, r3, #3
 8004662:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004668:	e007      	b.n	800467a <CO_SDOserver_process+0x31a>
                        } else if ((sizeInOd > 0U) && (sizeInOd < 4U)) {
 800466a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800466c:	2b00      	cmp	r3, #0
 800466e:	d004      	beq.n	800467a <CO_SDOserver_process+0x31a>
 8004670:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004672:	2b03      	cmp	r3, #3
 8004674:	d801      	bhi.n	800467a <CO_SDOserver_process+0x31a>
                            dataSizeToWrite = sizeInOd;
 8004676:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004678:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        } else { /* MISRA C 2004 14.10 */
                        }

                        /* copy data to the temp buffer, swap data if necessary */
                        uint8_t buf[6] = {0};
 800467a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800467e:	2200      	movs	r2, #0
 8004680:	601a      	str	r2, [r3, #0]
 8004682:	809a      	strh	r2, [r3, #4]
                        (void)memcpy(buf, &SDO->CANrxData[4], dataSizeToWrite);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 800468a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800468e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004690:	4618      	mov	r0, r3
 8004692:	f012 fd86 	bl	80171a2 <memcpy>
#endif

                        /* If dataType is string, then size of data downloaded may be shorter as size of
                         * the OD data buffer. If so, add two zero bytes to terminate (unicode) string.
                         * Shorten also OD data size, (temporary, send information about EOF into OD_IO.write) */
                        if (((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) != 0U)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800469c:	b25b      	sxtb	r3, r3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	da22      	bge.n	80046e8 <CO_SDOserver_process+0x388>
                            && ((sizeInOd == 0U) || (dataSizeToWrite < sizeInOd))) {
 80046a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d003      	beq.n	80046b0 <CO_SDOserver_process+0x350>
 80046a8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80046aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d21b      	bcs.n	80046e8 <CO_SDOserver_process+0x388>
                            OD_size_t delta = sizeInOd - dataSizeToWrite;
 80046b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	643b      	str	r3, [r7, #64]	@ 0x40
                            dataSizeToWrite += (delta == 1U) ? 1U : 2U;
 80046b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d10c      	bne.n	80046d8 <CO_SDOserver_process+0x378>
 80046be:	2301      	movs	r3, #1
 80046c0:	e00b      	b.n	80046da <CO_SDOserver_process+0x37a>
 80046c2:	bf00      	nop
 80046c4:	05040001 	.word	0x05040001
 80046c8:	06010000 	.word	0x06010000
 80046cc:	06010001 	.word	0x06010001
 80046d0:	06010002 	.word	0x06010002
 80046d4:	06040047 	.word	0x06040047
 80046d8:	2302      	movs	r3, #2
 80046da:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80046dc:	4413      	add	r3, r2
 80046de:	65fb      	str	r3, [r7, #92]	@ 0x5c
                            SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80046e4:	621a      	str	r2, [r3, #32]
                            && ((sizeInOd == 0U) || (dataSizeToWrite < sizeInOd))) {
 80046e6:	e016      	b.n	8004716 <CO_SDOserver_process+0x3b6>
                        } else if (sizeInOd == 0U) {
 80046e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d103      	bne.n	80046f6 <CO_SDOserver_process+0x396>
                            SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80046f2:	621a      	str	r2, [r3, #32]
 80046f4:	e00f      	b.n	8004716 <CO_SDOserver_process+0x3b6>
                        }
                        /* Verify if size of data downloaded matches data size in OD. */
                        else if (dataSizeToWrite != sizeInOd) {
 80046f6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80046f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d00b      	beq.n	8004716 <CO_SDOserver_process+0x3b6>
                            abortCode = (dataSizeToWrite > sizeInOd) ? CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 80046fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004700:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004702:	429a      	cmp	r2, r3
 8004704:	d901      	bls.n	800470a <CO_SDOserver_process+0x3aa>
 8004706:	4b91      	ldr	r3, [pc, #580]	@ (800494c <CO_SDOserver_process+0x5ec>)
 8004708:	e000      	b.n	800470c <CO_SDOserver_process+0x3ac>
 800470a:	4b91      	ldr	r3, [pc, #580]	@ (8004950 <CO_SDOserver_process+0x5f0>)
 800470c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2201      	movs	r2, #1
 8004712:	751a      	strb	r2, [r3, #20]
                            break;
 8004714:	e123      	b.n	800495e <CO_SDOserver_process+0x5fe>
                        } else { /* MISRA C 2004 14.10 */
                        }

                        /* Copy data */
                        OD_size_t countWritten = 0;
 8004716:	2300      	movs	r3, #0
 8004718:	623b      	str	r3, [r7, #32]

                        CO_LOCK_OD(SDO->CANdevTx);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800471e:	f3ef 8210 	mrs	r2, PRIMASK
 8004722:	637a      	str	r2, [r7, #52]	@ 0x34
  return(result);
 8004724:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004726:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8004728:	b672      	cpsid	i
}
 800472a:	bf00      	nop
                        ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, buf, dataSizeToWrite, &countWritten);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f103 0018 	add.w	r0, r3, #24
 8004736:	f107 0320 	add.w	r3, r7, #32
 800473a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800473e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004740:	47a0      	blx	r4
 8004742:	4603      	mov	r3, r0
 8004744:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                        CO_UNLOCK_OD(SDO->CANdevTx);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800474e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004752:	f383 8810 	msr	PRIMASK, r3
}
 8004756:	bf00      	nop

                        if (odRet != ODR_OK) {
 8004758:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800475c:	2b00      	cmp	r3, #0
 800475e:	d00a      	beq.n	8004776 <CO_SDOserver_process+0x416>
                            abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004760:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004764:	4618      	mov	r0, r3
 8004766:	f7fe f85f 	bl	8002828 <OD_getSDOabCode>
 800476a:	4603      	mov	r3, r0
 800476c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2201      	movs	r2, #1
 8004772:	751a      	strb	r2, [r3, #20]
                            break;
 8004774:	e0f3      	b.n	800495e <CO_SDOserver_process+0x5fe>
                        } else {
                            SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2212      	movs	r2, #18
 800477a:	751a      	strb	r2, [r3, #20]
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                            SDO->finished = true;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2201      	movs	r2, #1
 8004780:	675a      	str	r2, [r3, #116]	@ 0x74
#else
                        abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
                        SDO->state = CO_SDO_ST_ABORT;
#endif
                    }
                    break;
 8004782:	e0ec      	b.n	800495e <CO_SDOserver_process+0x5fe>
                        if ((SDO->CANrxData[0] & 0x01U) != 0U) {
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	d028      	beq.n	80047e4 <CO_SDOserver_process+0x484>
                            OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	64bb      	str	r3, [r7, #72]	@ 0x48
                            (void)memcpy((void*)(&size), (const void*)(&SDO->CANrxData[4]), sizeof(size));
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	3344      	adds	r3, #68	@ 0x44
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	61fb      	str	r3, [r7, #28]
                            SDO->sizeInd = CO_SWAP_32(size);
 80047a0:	69fa      	ldr	r2, [r7, #28]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	669a      	str	r2, [r3, #104]	@ 0x68
                            if (sizeInOd > 0U) {
 80047a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d01e      	beq.n	80047ea <CO_SDOserver_process+0x48a>
                                if (SDO->sizeInd > sizeInOd) {
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d205      	bcs.n	80047c2 <CO_SDOserver_process+0x462>
                                    abortCode = CO_SDO_AB_DATA_LONG;
 80047b6:	4b65      	ldr	r3, [pc, #404]	@ (800494c <CO_SDOserver_process+0x5ec>)
 80047b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                    SDO->state = CO_SDO_ST_ABORT;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2201      	movs	r2, #1
 80047be:	751a      	strb	r2, [r3, #20]
                                    break;
 80047c0:	e0cd      	b.n	800495e <CO_SDOserver_process+0x5fe>
                                else if ((SDO->sizeInd < sizeInOd)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d90e      	bls.n	80047ea <CO_SDOserver_process+0x48a>
                                         && ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) == 0U)) {
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047d2:	b25b      	sxtb	r3, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	db08      	blt.n	80047ea <CO_SDOserver_process+0x48a>
                                    abortCode = CO_SDO_AB_DATA_SHORT;
 80047d8:	4b5d      	ldr	r3, [pc, #372]	@ (8004950 <CO_SDOserver_process+0x5f0>)
 80047da:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                    SDO->state = CO_SDO_ST_ABORT;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2201      	movs	r2, #1
 80047e0:	751a      	strb	r2, [r3, #20]
                                    break;
 80047e2:	e0bc      	b.n	800495e <CO_SDOserver_process+0x5fe>
                            SDO->sizeInd = 0;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2200      	movs	r2, #0
 80047e8:	669a      	str	r2, [r3, #104]	@ 0x68
                        SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2212      	movs	r2, #18
 80047ee:	751a      	strb	r2, [r3, #20]
                        SDO->finished = false;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2200      	movs	r2, #0
 80047f4:	675a      	str	r2, [r3, #116]	@ 0x74
                    break;
 80047f6:	e0b2      	b.n	800495e <CO_SDOserver_process+0x5fe>
                }

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                case CO_SDO_ST_DOWNLOAD_SEGMENT_REQ: {
                    if ((SDO->CANrxData[0] & 0xE0U) == 0x00U) {
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047fe:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8004802:	2b00      	cmp	r3, #0
 8004804:	d16d      	bne.n	80048e2 <CO_SDOserver_process+0x582>
                        SDO->finished = (SDO->CANrxData[0] & 0x01U) != 0U;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800480c:	f003 0301 	and.w	r3, r3, #1
 8004810:	2b00      	cmp	r3, #0
 8004812:	bf14      	ite	ne
 8004814:	2301      	movne	r3, #1
 8004816:	2300      	moveq	r3, #0
 8004818:	b2db      	uxtb	r3, r3
 800481a:	461a      	mov	r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	675a      	str	r2, [r3, #116]	@ 0x74

                        /* verify and alternate toggle bit */
                        uint8_t toggle = SDO->CANrxData[0] & 0x10U;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004826:	f003 0310 	and.w	r3, r3, #16
 800482a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
                        if (toggle != SDO->toggle) {
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8004834:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8004838:	429a      	cmp	r2, r3
 800483a:	d005      	beq.n	8004848 <CO_SDOserver_process+0x4e8>
                            abortCode = CO_SDO_AB_TOGGLE_BIT;
 800483c:	4b45      	ldr	r3, [pc, #276]	@ (8004954 <CO_SDOserver_process+0x5f4>)
 800483e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2201      	movs	r2, #1
 8004844:	751a      	strb	r2, [r3, #20]
                            break;
 8004846:	e08a      	b.n	800495e <CO_SDOserver_process+0x5fe>
                        }

                        /* get data size and write data to the buffer */
                        OD_size_t count = (OD_size_t)(7U - (((OD_size_t)(SDO->CANrxData[0]) >> 1) & 0x07U));
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800484e:	085b      	lsrs	r3, r3, #1
 8004850:	b2db      	uxtb	r3, r3
 8004852:	43db      	mvns	r3, r3
 8004854:	f003 0307 	and.w	r3, r3, #7
 8004858:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        (void)memcpy(SDO->buf + SDO->bufOffsetWr, &SDO->CANrxData[1], count);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004866:	18d0      	adds	r0, r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	3341      	adds	r3, #65	@ 0x41
 800486c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800486e:	4619      	mov	r1, r3
 8004870:	f012 fc97 	bl	80171a2 <memcpy>
                        SDO->bufOffsetWr += count;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800487a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800487c:	441a      	add	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        SDO->sizeTran += count;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004888:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800488a:	441a      	add	r2, r3
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	66da      	str	r2, [r3, #108]	@ 0x6c

                        /* if data size exceeds variable size, abort */
                        if ((SDO->OD_IO.stream.dataLength > 0U) && (SDO->sizeTran > SDO->OD_IO.stream.dataLength)) {
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	6a1b      	ldr	r3, [r3, #32]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d00b      	beq.n	80048b0 <CO_SDOserver_process+0x550>
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6a1b      	ldr	r3, [r3, #32]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d905      	bls.n	80048b0 <CO_SDOserver_process+0x550>
                            abortCode = CO_SDO_AB_DATA_LONG;
 80048a4:	4b29      	ldr	r3, [pc, #164]	@ (800494c <CO_SDOserver_process+0x5ec>)
 80048a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2201      	movs	r2, #1
 80048ac:	751a      	strb	r2, [r3, #20]
                            break;
 80048ae:	e056      	b.n	800495e <CO_SDOserver_process+0x5fe>
                        }

                        /* if necessary, empty the buffer */
                        if (SDO->finished || ((CO_CONFIG_SDO_SRV_BUFFER_SIZE - SDO->bufOffsetWr) < (7U + 2U))) {
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d106      	bne.n	80048c6 <CO_SDOserver_process+0x566>
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80048be:	f1c3 0320 	rsb	r3, r3, #32
 80048c2:	2b08      	cmp	r3, #8
 80048c4:	d809      	bhi.n	80048da <CO_SDOserver_process+0x57a>
                            if (!validateAndWriteToOD(SDO, &abortCode, 0, 0)) {
 80048c6:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80048ca:	2300      	movs	r3, #0
 80048cc:	2200      	movs	r2, #0
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f7ff fb70 	bl	8003fb4 <validateAndWriteToOD>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d040      	beq.n	800495c <CO_SDOserver_process+0x5fc>
                                break;
                            }
                        }

                        SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_RSP;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2214      	movs	r2, #20
 80048de:	751a      	strb	r2, [r3, #20]
                    } else {
                        abortCode = CO_SDO_AB_CMD;
                        SDO->state = CO_SDO_ST_ABORT;
                    }
                    break;
 80048e0:	e03d      	b.n	800495e <CO_SDOserver_process+0x5fe>
                        abortCode = CO_SDO_AB_CMD;
 80048e2:	4b1d      	ldr	r3, [pc, #116]	@ (8004958 <CO_SDOserver_process+0x5f8>)
 80048e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2201      	movs	r2, #1
 80048ea:	751a      	strb	r2, [r3, #20]
                    break;
 80048ec:	e037      	b.n	800495e <CO_SDOserver_process+0x5fe>
                }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

                case CO_SDO_ST_UPLOAD_INITIATE_REQ: {
                    SDO->state = CO_SDO_ST_UPLOAD_INITIATE_RSP;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2222      	movs	r2, #34	@ 0x22
 80048f2:	751a      	strb	r2, [r3, #20]
                    break;
 80048f4:	e033      	b.n	800495e <CO_SDOserver_process+0x5fe>
                }

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                case CO_SDO_ST_UPLOAD_SEGMENT_REQ: {
                    if ((SDO->CANrxData[0] & 0xEFU) == 0x60U) {
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80048fc:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
 8004900:	2b60      	cmp	r3, #96	@ 0x60
 8004902:	d117      	bne.n	8004934 <CO_SDOserver_process+0x5d4>
                        /* verify and alternate toggle bit */
                        uint8_t toggle = SDO->CANrxData[0] & 0x10U;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800490a:	f003 0310 	and.w	r3, r3, #16
 800490e:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                        if (toggle != SDO->toggle) {
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8004918:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800491c:	429a      	cmp	r2, r3
 800491e:	d005      	beq.n	800492c <CO_SDOserver_process+0x5cc>
                            abortCode = CO_SDO_AB_TOGGLE_BIT;
 8004920:	4b0c      	ldr	r3, [pc, #48]	@ (8004954 <CO_SDOserver_process+0x5f4>)
 8004922:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2201      	movs	r2, #1
 8004928:	751a      	strb	r2, [r3, #20]
                            break;
 800492a:	e018      	b.n	800495e <CO_SDOserver_process+0x5fe>
                        }
                        SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_RSP;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2224      	movs	r2, #36	@ 0x24
 8004930:	751a      	strb	r2, [r3, #20]
                    } else {
                        abortCode = CO_SDO_AB_CMD;
                        SDO->state = CO_SDO_ST_ABORT;
                    }
                    break;
 8004932:	e014      	b.n	800495e <CO_SDOserver_process+0x5fe>
                        abortCode = CO_SDO_AB_CMD;
 8004934:	4b08      	ldr	r3, [pc, #32]	@ (8004958 <CO_SDOserver_process+0x5f8>)
 8004936:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2201      	movs	r2, #1
 800493c:	751a      	strb	r2, [r3, #20]
                    break;
 800493e:	e00e      	b.n	800495e <CO_SDOserver_process+0x5fe>
                case CO_SDO_ST_UPLOAD_BLK_SUBBLOCK_SREQ:
                case CO_SDO_ST_UPLOAD_BLK_SUBBLOCK_CRSP:
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */
                default: {
                    /* unknown message received */
                    abortCode = CO_SDO_AB_CMD;
 8004940:	4b05      	ldr	r3, [pc, #20]	@ (8004958 <CO_SDOserver_process+0x5f8>)
 8004942:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    SDO->state = CO_SDO_ST_ABORT;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2201      	movs	r2, #1
 8004948:	751a      	strb	r2, [r3, #20]
                    break;
 800494a:	e008      	b.n	800495e <CO_SDOserver_process+0x5fe>
 800494c:	06070012 	.word	0x06070012
 8004950:	06070013 	.word	0x06070013
 8004954:	05030000 	.word	0x05030000
 8004958:	05040001 	.word	0x05040001
                                break;
 800495c:	bf00      	nop
                }
            } /* switch (SDO->state) */
        }     /* if (SDO->state != CO_SDO_ST_IDLE && SDO->state != CO_SDO_ST_ABORT) */
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
        SDO->timeoutTimer = 0;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	67da      	str	r2, [r3, #124]	@ 0x7c
#endif
        timeDifference_us = 0;
 8004964:	2300      	movs	r3, #0
 8004966:	607b      	str	r3, [r7, #4]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	63da      	str	r2, [r3, #60]	@ 0x3c
    else { /* MISRA C 2004 14.10 */
    }

    /* Timeout timers and transmit bufferFull flag ****************************/
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
    if (ret == CO_SDO_RT_waitingResponse) {
 800496e:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8004972:	2b01      	cmp	r3, #1
 8004974:	d11e      	bne.n	80049b4 <CO_SDOserver_process+0x654>
        if (SDO->timeoutTimer < SDO->SDOtimeoutTime_us) {
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800497e:	429a      	cmp	r2, r3
 8004980:	d205      	bcs.n	800498e <CO_SDOserver_process+0x62e>
            SDO->timeoutTimer += timeDifference_us;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	441a      	add	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
        if (SDO->timeoutTimer >= SDO->SDOtimeoutTime_us) {
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004996:	429a      	cmp	r2, r3
 8004998:	d304      	bcc.n	80049a4 <CO_SDOserver_process+0x644>
            abortCode = CO_SDO_AB_TIMEOUT;
 800499a:	4b9c      	ldr	r3, [pc, #624]	@ (8004c0c <CO_SDOserver_process+0x8ac>)
 800499c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            SDO->state = CO_SDO_ST_ABORT;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2201      	movs	r2, #1
 80049a2:	751a      	strb	r2, [r3, #20]
            }
#endif
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        if (SDO->CANtxBuff->bufferFull) {
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d002      	beq.n	80049b4 <CO_SDOserver_process+0x654>
            ret = CO_SDO_RT_transmittBufferFull;
 80049ae:	2304      	movs	r3, #4
 80049b0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        }
    }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

    /* Transmit CAN data ******************************************************/
    if (ret == CO_SDO_RT_waitingResponse) {
 80049b4:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	f040 81ab 	bne.w	8004d14 <CO_SDOserver_process+0x9b4>
        /* clear response buffer */
        (void)memset(SDO->CANtxBuff->data, 0, sizeof(SDO->CANtxBuff->data));
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	3305      	adds	r3, #5
 80049c4:	2208      	movs	r2, #8
 80049c6:	2100      	movs	r1, #0
 80049c8:	4618      	mov	r0, r3
 80049ca:	f012 fb47 	bl	801705c <memset>

        switch (SDO->state) {
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	7d1b      	ldrb	r3, [r3, #20]
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	3b12      	subs	r3, #18
 80049d6:	2b12      	cmp	r3, #18
 80049d8:	f200 8199 	bhi.w	8004d0e <CO_SDOserver_process+0x9ae>
 80049dc:	a201      	add	r2, pc, #4	@ (adr r2, 80049e4 <CO_SDOserver_process+0x684>)
 80049de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e2:	bf00      	nop
 80049e4:	08004a31 	.word	0x08004a31
 80049e8:	08004d0f 	.word	0x08004d0f
 80049ec:	08004ab3 	.word	0x08004ab3
 80049f0:	08004d0f 	.word	0x08004d0f
 80049f4:	08004d0f 	.word	0x08004d0f
 80049f8:	08004d0f 	.word	0x08004d0f
 80049fc:	08004d0f 	.word	0x08004d0f
 8004a00:	08004d0f 	.word	0x08004d0f
 8004a04:	08004d0f 	.word	0x08004d0f
 8004a08:	08004d0f 	.word	0x08004d0f
 8004a0c:	08004d0f 	.word	0x08004d0f
 8004a10:	08004d0f 	.word	0x08004d0f
 8004a14:	08004d0f 	.word	0x08004d0f
 8004a18:	08004d0f 	.word	0x08004d0f
 8004a1c:	08004d0f 	.word	0x08004d0f
 8004a20:	08004d0f 	.word	0x08004d0f
 8004a24:	08004b0f 	.word	0x08004b0f
 8004a28:	08004d0f 	.word	0x08004d0f
 8004a2c:	08004bdd 	.word	0x08004bdd
            case CO_SDO_ST_DOWNLOAD_INITIATE_RSP: {
                SDO->CANtxBuff->data[0] = 0x60;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	2260      	movs	r2, #96	@ 0x60
 8004a36:	715a      	strb	r2, [r3, #5]
                SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	b2d2      	uxtb	r2, r2
 8004a42:	719a      	strb	r2, [r3, #6]
                SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004a48:	0a1b      	lsrs	r3, r3, #8
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	71da      	strb	r2, [r3, #7]
                SDO->CANtxBuff->data[3] = SDO->subIndex;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	68fa      	ldr	r2, [r7, #12]
 8004a5a:	f892 203a 	ldrb.w	r2, [r2, #58]	@ 0x3a
 8004a5e:	721a      	strb	r2, [r3, #8]

                /* reset timeout timer and send message */
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                SDO->timeoutTimer = 0;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	67da      	str	r2, [r3, #124]	@ 0x7c
#endif
                (void)CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	4619      	mov	r1, r3
 8004a70:	4610      	mov	r0, r2
 8004a72:	f002 fe5b 	bl	800772c <CO_CANsend>
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                if (SDO->finished) {
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d006      	beq.n	8004a8c <CO_SDOserver_process+0x72c>
                    SDO->state = CO_SDO_ST_IDLE;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2200      	movs	r2, #0
 8004a82:	751a      	strb	r2, [r3, #20]
                    ret = CO_SDO_RT_ok_communicationEnd;
 8004a84:	2300      	movs	r3, #0
 8004a86:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
                }
#else
                SDO->state = CO_SDO_ST_IDLE;
                ret = CO_SDO_RT_ok_communicationEnd;
#endif
                break;
 8004a8a:	e143      	b.n	8004d14 <CO_SDOserver_process+0x9b4>
                    SDO->toggle = 0x00;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    SDO->sizeTran = 0;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	66da      	str	r2, [r3, #108]	@ 0x6c
                    SDO->bufOffsetWr = 0;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                    SDO->bufOffsetRd = 0;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                    SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2213      	movs	r2, #19
 8004aae:	751a      	strb	r2, [r3, #20]
                break;
 8004ab0:	e130      	b.n	8004d14 <CO_SDOserver_process+0x9b4>
            }

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
            case CO_SDO_ST_DOWNLOAD_SEGMENT_RSP: {
                SDO->CANtxBuff->data[0] = 0x20U | SDO->toggle;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f893 2070 	ldrb.w	r2, [r3, #112]	@ 0x70
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f042 0220 	orr.w	r2, r2, #32
 8004ac0:	b2d2      	uxtb	r2, r2
 8004ac2:	715a      	strb	r2, [r3, #5]
                SDO->toggle = (SDO->toggle == 0x00U) ? 0x10U : 0x00U;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d101      	bne.n	8004ad2 <CO_SDOserver_process+0x772>
 8004ace:	2210      	movs	r2, #16
 8004ad0:	e000      	b.n	8004ad4 <CO_SDOserver_process+0x774>
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

                /* reset timeout timer and send message */
                SDO->timeoutTimer = 0;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	67da      	str	r2, [r3, #124]	@ 0x7c
                (void)CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	4619      	mov	r1, r3
 8004aea:	4610      	mov	r0, r2
 8004aec:	f002 fe1e 	bl	800772c <CO_CANsend>
                if (SDO->finished) {
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d006      	beq.n	8004b06 <CO_SDOserver_process+0x7a6>
                    SDO->state = CO_SDO_ST_IDLE;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	751a      	strb	r2, [r3, #20]
                    ret = CO_SDO_RT_ok_communicationEnd;
 8004afe:	2300      	movs	r3, #0
 8004b00:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
                } else {
                    SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
                }
                break;
 8004b04:	e106      	b.n	8004d14 <CO_SDOserver_process+0x9b4>
                    SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2213      	movs	r2, #19
 8004b0a:	751a      	strb	r2, [r3, #20]
                break;
 8004b0c:	e102      	b.n	8004d14 <CO_SDOserver_process+0x9b4>
#endif

            case CO_SDO_ST_UPLOAD_INITIATE_RSP: {
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                /* data were already loaded from OD variable */
                if ((SDO->sizeInd > 0U) && (SDO->sizeInd <= 4U)) {
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d024      	beq.n	8004b60 <CO_SDOserver_process+0x800>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	d820      	bhi.n	8004b60 <CO_SDOserver_process+0x800>
                    /* expedited transfer */
                    SDO->CANtxBuff->data[0] = (uint8_t)(0x43U | ((4U - SDO->sizeInd) << 2U));
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	f1c3 0304 	rsb	r3, r3, #4
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	b2da      	uxtb	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	f042 0243 	orr.w	r2, r2, #67	@ 0x43
 8004b36:	b2d2      	uxtb	r2, r2
 8004b38:	715a      	strb	r2, [r3, #5]
                    (void)memcpy((void*)(&SDO->CANtxBuff->data[4]), (const void*)(&SDO->buf[0]), SDO->sizeInd);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f103 0009 	add.w	r0, r3, #9
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f103 0180 	add.w	r1, r3, #128	@ 0x80
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	f012 fb28 	bl	80171a2 <memcpy>
                    SDO->state = CO_SDO_ST_IDLE;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2200      	movs	r2, #0
 8004b56:	751a      	strb	r2, [r3, #20]
                    ret = CO_SDO_RT_ok_communicationEnd;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004b5e:	e020      	b.n	8004ba2 <CO_SDOserver_process+0x842>
                } else {
                    /* data will be transferred with segmented transfer */
                    if (SDO->sizeInd > 0U) {
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d00e      	beq.n	8004b86 <CO_SDOserver_process+0x826>
                        /* indicate data size, if known */
                        uint32_t sizeInd = SDO->sizeInd;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b6c:	63bb      	str	r3, [r7, #56]	@ 0x38
                        uint32_t sizeIndSw = CO_SWAP_32(sizeInd);
 8004b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b70:	61bb      	str	r3, [r7, #24]
                        SDO->CANtxBuff->data[0] = 0x41;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	2241      	movs	r2, #65	@ 0x41
 8004b78:	715a      	strb	r2, [r3, #5]
                        (void)memcpy((void*)(&SDO->CANtxBuff->data[4]), (const void*)(&sizeIndSw), sizeof(sizeIndSw));
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	3309      	adds	r3, #9
 8004b80:	69ba      	ldr	r2, [r7, #24]
 8004b82:	601a      	str	r2, [r3, #0]
 8004b84:	e003      	b.n	8004b8e <CO_SDOserver_process+0x82e>
                    } else {
                        SDO->CANtxBuff->data[0] = 0x40;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	2240      	movs	r2, #64	@ 0x40
 8004b8c:	715a      	strb	r2, [r3, #5]
                    }
                    SDO->toggle = 0x00;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    SDO->timeoutTimer = 0;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	67da      	str	r2, [r3, #124]	@ 0x7c
                    SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2223      	movs	r2, #35	@ 0x23
 8004ba0:	751a      	strb	r2, [r3, #20]
                SDO->state = CO_SDO_ST_IDLE;
                ret = CO_SDO_RT_ok_communicationEnd;
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

                /* send message */
                SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	b2d2      	uxtb	r2, r2
 8004bac:	719a      	strb	r2, [r3, #6]
                SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004bb2:	0a1b      	lsrs	r3, r3, #8
 8004bb4:	b29a      	uxth	r2, r3
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	b2d2      	uxtb	r2, r2
 8004bbc:	71da      	strb	r2, [r3, #7]
                SDO->CANtxBuff->data[3] = SDO->subIndex;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	f892 203a 	ldrb.w	r2, [r2, #58]	@ 0x3a
 8004bc8:	721a      	strb	r2, [r3, #8]
                (void)CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	4610      	mov	r0, r2
 8004bd6:	f002 fda9 	bl	800772c <CO_CANsend>
                break;
 8004bda:	e09b      	b.n	8004d14 <CO_SDOserver_process+0x9b4>
            }

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
            case CO_SDO_ST_UPLOAD_SEGMENT_RSP: {
                /* refill the data buffer if necessary */
                if (!readFromOd(SDO, &abortCode, 7, false)) {
 8004bdc:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8004be0:	2300      	movs	r3, #0
 8004be2:	2207      	movs	r2, #7
 8004be4:	68f8      	ldr	r0, [r7, #12]
 8004be6:	f7ff faf5 	bl	80041d4 <readFromOd>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	f000 8090 	beq.w	8004d12 <CO_SDOserver_process+0x9b2>
                    break;
                }

                /* SDO command specifier with toggle bit */
                SDO->CANtxBuff->data[0] = SDO->toggle;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	68fa      	ldr	r2, [r7, #12]
 8004bf8:	f892 2070 	ldrb.w	r2, [r2, #112]	@ 0x70
 8004bfc:	715a      	strb	r2, [r3, #5]
                SDO->toggle = (SDO->toggle == 0x00U) ? 0x10U : 0x00U;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d103      	bne.n	8004c10 <CO_SDOserver_process+0x8b0>
 8004c08:	2210      	movs	r2, #16
 8004c0a:	e002      	b.n	8004c12 <CO_SDOserver_process+0x8b2>
 8004c0c:	05040000 	.word	0x05040000
 8004c10:	2200      	movs	r2, #0
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

                OD_size_t count = SDO->bufOffsetWr - SDO->bufOffsetRd;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	65bb      	str	r3, [r7, #88]	@ 0x58
                /* verify, if this is the last segment */
                if ((count < 7U) || (SDO->finished && (count == 7U))) {
 8004c28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c2a:	2b06      	cmp	r3, #6
 8004c2c:	d906      	bls.n	8004c3c <CO_SDOserver_process+0x8dc>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d01b      	beq.n	8004c6e <CO_SDOserver_process+0x90e>
 8004c36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c38:	2b07      	cmp	r3, #7
 8004c3a:	d118      	bne.n	8004c6e <CO_SDOserver_process+0x90e>
                    /* indicate last segment and nnn */
                    SDO->CANtxBuff->data[0] |= (uint8_t)(((7U - count) << 1U) | 0x01U);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	795a      	ldrb	r2, [r3, #5]
 8004c42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	f1c3 0307 	rsb	r3, r3, #7
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	005b      	lsls	r3, r3, #1
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	4313      	orrs	r3, r2
 8004c52:	b2da      	uxtb	r2, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f042 0201 	orr.w	r2, r2, #1
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	715a      	strb	r2, [r3, #5]
                    SDO->state = CO_SDO_ST_IDLE;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	751a      	strb	r2, [r3, #20]
                    ret = CO_SDO_RT_ok_communicationEnd;
 8004c66:	2300      	movs	r3, #0
 8004c68:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004c6c:	e007      	b.n	8004c7e <CO_SDOserver_process+0x91e>
                } else {
                    SDO->timeoutTimer = 0;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	67da      	str	r2, [r3, #124]	@ 0x7c
                    SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2223      	movs	r2, #35	@ 0x23
 8004c78:	751a      	strb	r2, [r3, #20]
                    count = 7;
 8004c7a:	2307      	movs	r3, #7
 8004c7c:	65bb      	str	r3, [r7, #88]	@ 0x58
                }

                /* copy data segment to CAN message */
                (void)memcpy(&SDO->CANtxBuff->data[1], SDO->buf + SDO->bufOffsetRd, count);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	1d98      	adds	r0, r3, #6
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004c90:	4413      	add	r3, r2
 8004c92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c94:	4619      	mov	r1, r3
 8004c96:	f012 fa84 	bl	80171a2 <memcpy>
                SDO->bufOffsetRd += count;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 8004ca0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ca2:	441a      	add	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                SDO->sizeTran += count;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004cae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004cb0:	441a      	add	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* verify if sizeTran is too large or too short if last segment */
                if (SDO->sizeInd > 0U) {
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d01e      	beq.n	8004cfc <CO_SDOserver_process+0x99c>
                    if (SDO->sizeTran > SDO->sizeInd) {
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d905      	bls.n	8004cd6 <CO_SDOserver_process+0x976>
                        abortCode = CO_SDO_AB_DATA_LONG;
 8004cca:	4b30      	ldr	r3, [pc, #192]	@ (8004d8c <CO_SDOserver_process+0xa2c>)
 8004ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	751a      	strb	r2, [r3, #20]
                        break;
 8004cd4:	e01e      	b.n	8004d14 <CO_SDOserver_process+0x9b4>
                    } else if ((ret == CO_SDO_RT_ok_communicationEnd) && (SDO->sizeTran < SDO->sizeInd)) {
 8004cd6:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10e      	bne.n	8004cfc <CO_SDOserver_process+0x99c>
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d208      	bcs.n	8004cfc <CO_SDOserver_process+0x99c>
                        abortCode = CO_SDO_AB_DATA_SHORT;
 8004cea:	4b29      	ldr	r3, [pc, #164]	@ (8004d90 <CO_SDOserver_process+0xa30>)
 8004cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        ret = CO_SDO_RT_waitingResponse;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
                        SDO->state = CO_SDO_ST_ABORT;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	751a      	strb	r2, [r3, #20]
                        break;
 8004cfa:	e00b      	b.n	8004d14 <CO_SDOserver_process+0x9b4>
                    } else { /* MISRA C 2004 14.10 */
                    }
                }

                /* send message */
                (void)CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	4619      	mov	r1, r3
 8004d06:	4610      	mov	r0, r2
 8004d08:	f002 fd10 	bl	800772c <CO_CANsend>
                break;
 8004d0c:	e002      	b.n	8004d14 <CO_SDOserver_process+0x9b4>
            case CO_SDO_ST_UPLOAD_BLK_INITIATE_REQ2:
            case CO_SDO_ST_UPLOAD_BLK_SUBBLOCK_CRSP:
            case CO_SDO_ST_UPLOAD_BLK_END_CRSP:
            default: {
                /* none */
                break;
 8004d0e:	bf00      	nop
 8004d10:	e000      	b.n	8004d14 <CO_SDOserver_process+0x9b4>
                    break;
 8004d12:	bf00      	nop
            }
        } /* switch (SDO->state) */
    }

    if (ret == CO_SDO_RT_waitingResponse) {
 8004d14:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d131      	bne.n	8004d80 <CO_SDOserver_process+0xa20>
        if (SDO->state == CO_SDO_ST_ABORT) {
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	7d1b      	ldrb	r3, [r3, #20]
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d12c      	bne.n	8004d80 <CO_SDOserver_process+0xa20>
            uint32_t code = CO_SWAP_32((uint32_t)abortCode);
 8004d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d28:	617b      	str	r3, [r7, #20]
            /* Send SDO abort message */
            SDO->CANtxBuff->data[0] = 0x80;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	2280      	movs	r2, #128	@ 0x80
 8004d30:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	b2d2      	uxtb	r2, r2
 8004d3c:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004d42:	0a1b      	lsrs	r3, r3, #8
 8004d44:	b29a      	uxth	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	b2d2      	uxtb	r2, r2
 8004d4c:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	f892 203a 	ldrb.w	r2, [r2, #58]	@ 0x3a
 8004d58:	721a      	strb	r2, [r3, #8]

            (void)memcpy((void*)(&SDO->CANtxBuff->data[4]), (const void*)(&code), sizeof(code));
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	3309      	adds	r3, #9
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	601a      	str	r2, [r3, #0]
            (void)CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	4610      	mov	r0, r2
 8004d70:	f002 fcdc 	bl	800772c <CO_CANsend>
            SDO->state = CO_SDO_ST_IDLE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	751a      	strb	r2, [r3, #20]
            ret = CO_SDO_RT_endedWithServerAbort;
 8004d7a:	23f6      	movs	r3, #246	@ 0xf6
 8004d7c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            ret = CO_SDO_RT_blockUploadInProgress;
        }
#endif
    }

    return ret;
 8004d80:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	376c      	adds	r7, #108	@ 0x6c
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd90      	pop	{r4, r7, pc}
 8004d8c:	06070012 	.word	0x06070012
 8004d90:	06070013 	.word	0x06070013

08004d94 <CO_getUint8>:
CO_getUint8(const void* buf) {
 8004d94:	b480      	push	{r7}
 8004d96:	b085      	sub	sp, #20
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	73fb      	strb	r3, [r7, #15]
    return value;
 8004da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <CO_getUint32>:
CO_getUint32(const void* buf) {
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	60fb      	str	r3, [r7, #12]
    return value;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3714      	adds	r7, #20
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d002      	beq.n	8004de0 <OD_getIndex+0x14>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	881b      	ldrh	r3, [r3, #0]
 8004dde:	e000      	b.n	8004de2 <OD_getIndex+0x16>
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr

08004dee <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 8004dee:	b480      	push	{r7}
 8004df0:	b083      	sub	sp, #12
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
 8004df6:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 8004dfe:	2305      	movs	r3, #5
 8004e00:	e003      	b.n	8004e0a <OD_extension_init+0x1c>
    entry->extension = extension;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	683a      	ldr	r2, [r7, #0]
 8004e06:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <OD_get_u8>:
OD_get_u8(const OD_entry_t* entry, uint8_t subIndex, uint8_t* val, bool_t odOrig) {
 8004e16:	b580      	push	{r7, lr}
 8004e18:	b086      	sub	sp, #24
 8004e1a:	af02      	add	r7, sp, #8
 8004e1c:	60f8      	str	r0, [r7, #12]
 8004e1e:	607a      	str	r2, [r7, #4]
 8004e20:	603b      	str	r3, [r7, #0]
 8004e22:	460b      	mov	r3, r1
 8004e24:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8004e26:	7af9      	ldrb	r1, [r7, #11]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	9300      	str	r3, [sp, #0]
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	68f8      	ldr	r0, [r7, #12]
 8004e32:	f7fd fd17 	bl	8002864 <OD_get_value>
 8004e36:	4603      	mov	r3, r0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3710      	adds	r7, #16
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <OD_get_u32>:
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af02      	add	r7, sp, #8
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	607a      	str	r2, [r7, #4]
 8004e4a:	603b      	str	r3, [r7, #0]
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8004e50:	7af9      	ldrb	r1, [r7, #11]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	9300      	str	r3, [sp, #0]
 8004e56:	2304      	movs	r3, #4
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	68f8      	ldr	r0, [r7, #12]
 8004e5c:	f7fd fd02 	bl	8002864 <OD_get_value>
 8004e60:	4603      	mov	r3, r0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <CO_SYNCsend>:
 * @param SYNC SYNC object.
 *
 * @return Same as CO_CANsend().
 */
static inline CO_ReturnError_t
CO_SYNCsend(CO_SYNC_t* SYNC) {
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b082      	sub	sp, #8
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
    if (++SYNC->counter > SYNC->counterOverflowValue) {
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	7c9b      	ldrb	r3, [r3, #18]
 8004e76:	3301      	adds	r3, #1
 8004e78:	b2da      	uxtb	r2, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	749a      	strb	r2, [r3, #18]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	7c9a      	ldrb	r2, [r3, #18]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	7c5b      	ldrb	r3, [r3, #17]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d902      	bls.n	8004e90 <CO_SYNCsend+0x26>
        SYNC->counter = 1;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	749a      	strb	r2, [r3, #18]
    }
    SYNC->timer = 0;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	619a      	str	r2, [r3, #24]
    SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	bf0c      	ite	eq
 8004e9e:	2301      	moveq	r3, #1
 8004ea0:	2300      	movne	r3, #0
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	60da      	str	r2, [r3, #12]
    SYNC->CANtxBuff->data[0] = SYNC->counter;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	7c92      	ldrb	r2, [r2, #18]
 8004eb2:	715a      	strb	r2, [r3, #5]
    return CO_CANsend(SYNC->CANdevTx, SYNC->CANtxBuff);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	4610      	mov	r0, r2
 8004ec0:	f002 fc34 	bl	800772c <CO_CANsend>
 8004ec4:	4603      	mov	r3, r0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3708      	adds	r7, #8
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}

08004ece <CO_SYNC_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_SYNC_receive(void* object, void* msg) {
 8004ece:	b480      	push	{r7}
 8004ed0:	b087      	sub	sp, #28
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
 8004ed6:	6039      	str	r1, [r7, #0]
    CO_SYNC_t* SYNC = object;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	613b      	str	r3, [r7, #16]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	791b      	ldrb	r3, [r3, #4]
 8004ee0:	73fb      	strb	r3, [r7, #15]
    bool_t syncReceived = false;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	617b      	str	r3, [r7, #20]

    if (SYNC->counterOverflowValue == 0U) {
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	7c5b      	ldrb	r3, [r3, #17]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d10c      	bne.n	8004f08 <CO_SYNC_receive+0x3a>
        if (DLC == 0U) {
 8004eee:	7bfb      	ldrb	r3, [r7, #15]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d102      	bne.n	8004efa <CO_SYNC_receive+0x2c>
            syncReceived = true;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	617b      	str	r3, [r7, #20]
 8004ef8:	e019      	b.n	8004f2e <CO_SYNC_receive+0x60>
        } else {
            SYNC->receiveError = DLC | 0x40U;
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f00:	b2da      	uxtb	r2, r3
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	721a      	strb	r2, [r3, #8]
 8004f06:	e012      	b.n	8004f2e <CO_SYNC_receive+0x60>
        }
    } else {
        if (DLC == 1U) {
 8004f08:	7bfb      	ldrb	r3, [r7, #15]
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d109      	bne.n	8004f22 <CO_SYNC_receive+0x54>
            const uint8_t* data = CO_CANrxMsg_readData(msg);
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	3305      	adds	r3, #5
 8004f12:	60bb      	str	r3, [r7, #8]
            SYNC->counter = data[0];
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	781a      	ldrb	r2, [r3, #0]
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	749a      	strb	r2, [r3, #18]
            syncReceived = true;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	617b      	str	r3, [r7, #20]
 8004f20:	e005      	b.n	8004f2e <CO_SYNC_receive+0x60>
        } else {
            SYNC->receiveError = DLC | 0x80U;
 8004f22:	7bfb      	ldrb	r3, [r7, #15]
 8004f24:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004f28:	b2da      	uxtb	r2, r3
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	721a      	strb	r2, [r3, #8]
        }
    }

    if (syncReceived) {
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d00c      	beq.n	8004f4e <CO_SYNC_receive+0x80>
        /* toggle PDO receive buffer */
        SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	bf0c      	ite	eq
 8004f3c:	2301      	moveq	r3, #1
 8004f3e:	2300      	movne	r3, #0
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	461a      	mov	r2, r3
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	60da      	str	r2, [r3, #12]

        CO_FLAG_SET(SYNC->CANrxNew);
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	605a      	str	r2, [r3, #4]
        if (SYNC->pFunctSignalPre != NULL) {
            SYNC->pFunctSignalPre(SYNC->functSignalObjectPre);
        }
#endif
    }
}
 8004f4e:	bf00      	nop
 8004f50:	371c      	adds	r7, #28
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
	...

08004f5c <OD_write_1005>:
 * Custom function for writing OD object "COB-ID sync message"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1005(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8004f5c:	b590      	push	{r4, r7, lr}
 8004f5e:	b08f      	sub	sp, #60	@ 0x3c
 8004f60:	af04      	add	r7, sp, #16
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
 8004f68:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count != sizeof(uint32_t))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00c      	beq.n	8004f8a <OD_write_1005+0x2e>
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	7d1b      	ldrb	r3, [r3, #20]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d108      	bne.n	8004f8a <OD_write_1005+0x2e>
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d005      	beq.n	8004f8a <OD_write_1005+0x2e>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2b04      	cmp	r3, #4
 8004f82:	d102      	bne.n	8004f8a <OD_write_1005+0x2e>
        || (countWritten == NULL)) {
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d101      	bne.n	8004f8e <OD_write_1005+0x32>
        return ODR_DEV_INCOMPAT;
 8004f8a:	2309      	movs	r3, #9
 8004f8c:	e0a2      	b.n	80050d4 <OD_write_1005+0x178>
    }

    CO_SYNC_t* SYNC = stream->object;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t cobIdSync = CO_getUint32(buf);
 8004f94:	68b8      	ldr	r0, [r7, #8]
 8004f96:	f7ff ff0b 	bl	8004db0 <CO_getUint32>
 8004f9a:	6238      	str	r0, [r7, #32]
    uint16_t CAN_ID = (uint16_t)(cobIdSync & 0x7FFU);
 8004f9c:	6a3b      	ldr	r3, [r7, #32]
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004fa4:	83fb      	strh	r3, [r7, #30]

    /* verify written value */
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    bool_t isProducer = (cobIdSync & 0x40000000U) != 0U;
 8004fa6:	6a3b      	ldr	r3, [r7, #32]
 8004fa8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	bf14      	ite	ne
 8004fb0:	2301      	movne	r3, #1
 8004fb2:	2300      	moveq	r3, #0
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	61bb      	str	r3, [r7, #24]
    if (((cobIdSync & 0xBFFFF800U) != 0U) || CO_IS_RESTRICTED_CAN_ID(CAN_ID)
 8004fb8:	6a3a      	ldr	r2, [r7, #32]
 8004fba:	4b48      	ldr	r3, [pc, #288]	@ (80050dc <OD_write_1005+0x180>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d133      	bne.n	800502a <OD_write_1005+0xce>
 8004fc2:	8bfb      	ldrh	r3, [r7, #30]
 8004fc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fc6:	d930      	bls.n	800502a <OD_write_1005+0xce>
 8004fc8:	8bfb      	ldrh	r3, [r7, #30]
 8004fca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fce:	d903      	bls.n	8004fd8 <OD_write_1005+0x7c>
 8004fd0:	8bfb      	ldrh	r3, [r7, #30]
 8004fd2:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8004fd6:	d928      	bls.n	800502a <OD_write_1005+0xce>
 8004fd8:	8bfb      	ldrh	r3, [r7, #30]
 8004fda:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 8004fde:	d903      	bls.n	8004fe8 <OD_write_1005+0x8c>
 8004fe0:	8bfb      	ldrh	r3, [r7, #30]
 8004fe2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004fe6:	d320      	bcc.n	800502a <OD_write_1005+0xce>
 8004fe8:	8bfb      	ldrh	r3, [r7, #30]
 8004fea:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004fee:	d903      	bls.n	8004ff8 <OD_write_1005+0x9c>
 8004ff0:	8bfb      	ldrh	r3, [r7, #30]
 8004ff2:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 8004ff6:	d318      	bcc.n	800502a <OD_write_1005+0xce>
 8004ff8:	8bfb      	ldrh	r3, [r7, #30]
 8004ffa:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 8004ffe:	d303      	bcc.n	8005008 <OD_write_1005+0xac>
 8005000:	8bfb      	ldrh	r3, [r7, #30]
 8005002:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005006:	d310      	bcc.n	800502a <OD_write_1005+0xce>
 8005008:	8bfb      	ldrh	r3, [r7, #30]
 800500a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800500e:	d80c      	bhi.n	800502a <OD_write_1005+0xce>
        || (SYNC->isProducer && isProducer && (CAN_ID != SYNC->CAN_ID))) {
 8005010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00a      	beq.n	800502e <OD_write_1005+0xd2>
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d007      	beq.n	800502e <OD_write_1005+0xd2>
 800501e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005020:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8005024:	8bfa      	ldrh	r2, [r7, #30]
 8005026:	429a      	cmp	r2, r3
 8005028:	d001      	beq.n	800502e <OD_write_1005+0xd2>
        return ODR_INVALID_VALUE;
 800502a:	230f      	movs	r3, #15
 800502c:	e052      	b.n	80050d4 <OD_write_1005+0x178>
        return ODR_INVALID_VALUE;
    }
#endif

    /* Configure CAN receive and transmit buffers */
    if (CAN_ID != SYNC->CAN_ID) {
 800502e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005030:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8005034:	8bfa      	ldrh	r2, [r7, #30]
 8005036:	429a      	cmp	r2, r3
 8005038:	d039      	beq.n	80050ae <OD_write_1005+0x152>
        CO_ReturnError_t CANret = CO_CANrxBufferInit(SYNC->CANdevRx, SYNC->CANdevRxIdx, CAN_ID, 0x7FF, false,
 800503a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800503e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005040:	8e99      	ldrh	r1, [r3, #52]	@ 0x34
 8005042:	8bfa      	ldrh	r2, [r7, #30]
 8005044:	4b26      	ldr	r3, [pc, #152]	@ (80050e0 <OD_write_1005+0x184>)
 8005046:	9302      	str	r3, [sp, #8]
 8005048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800504a:	9301      	str	r3, [sp, #4]
 800504c:	2300      	movs	r3, #0
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8005054:	f002 fa92 	bl	800757c <CO_CANrxBufferInit>
 8005058:	4603      	mov	r3, r0
 800505a:	75fb      	strb	r3, [r7, #23]
                                                     (void*)SYNC, CO_SYNC_receive);

        if (CANret != CO_ERROR_NO) {
 800505c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d001      	beq.n	8005068 <OD_write_1005+0x10c>
            return ODR_DEV_INCOMPAT;
 8005064:	2309      	movs	r3, #9
 8005066:	e035      	b.n	80050d4 <OD_write_1005+0x178>
        }

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
        SYNC->CANtxBuff = CO_CANtxBufferInit(SYNC->CANdevTx, SYNC->CANdevTxIdx, CAN_ID, false,
 8005068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800506c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506e:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
                                             (SYNC->counterOverflowValue != 0U) ? 1U : 0U, false);
 8005072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005074:	7c5b      	ldrb	r3, [r3, #17]
        SYNC->CANtxBuff = CO_CANtxBufferInit(SYNC->CANdevTx, SYNC->CANdevTxIdx, CAN_ID, false,
 8005076:	2b00      	cmp	r3, #0
 8005078:	d001      	beq.n	800507e <OD_write_1005+0x122>
 800507a:	2301      	movs	r3, #1
 800507c:	e000      	b.n	8005080 <OD_write_1005+0x124>
 800507e:	2300      	movs	r3, #0
 8005080:	8bfa      	ldrh	r2, [r7, #30]
 8005082:	2400      	movs	r4, #0
 8005084:	9401      	str	r4, [sp, #4]
 8005086:	9300      	str	r3, [sp, #0]
 8005088:	2300      	movs	r3, #0
 800508a:	f002 fad5 	bl	8007638 <CO_CANtxBufferInit>
 800508e:	4602      	mov	r2, r0
 8005090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005092:	62da      	str	r2, [r3, #44]	@ 0x2c

        if (SYNC->CANtxBuff == NULL) {
 8005094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005098:	2b00      	cmp	r3, #0
 800509a:	d104      	bne.n	80050a6 <OD_write_1005+0x14a>
            SYNC->isProducer = false;
 800509c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509e:	2200      	movs	r2, #0
 80050a0:	625a      	str	r2, [r3, #36]	@ 0x24
            return ODR_DEV_INCOMPAT;
 80050a2:	2309      	movs	r3, #9
 80050a4:	e016      	b.n	80050d4 <OD_write_1005+0x178>
        }
#endif

        SYNC->CAN_ID = CAN_ID;
 80050a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a8:	8bfa      	ldrh	r2, [r7, #30]
 80050aa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    }

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    SYNC->isProducer = isProducer;
 80050ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (isProducer) {
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d005      	beq.n	80050c6 <OD_write_1005+0x16a>
        SYNC->counter = 0;
 80050ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050bc:	2200      	movs	r2, #0
 80050be:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 80050c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c2:	2200      	movs	r2, #0
 80050c4:	619a      	str	r2, [r3, #24]
    }
#endif /* CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	68b9      	ldr	r1, [r7, #8]
 80050cc:	68f8      	ldr	r0, [r7, #12]
 80050ce:	f7fd f9be 	bl	800244e <OD_writeOriginal>
 80050d2:	4603      	mov	r3, r0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	372c      	adds	r7, #44	@ 0x2c
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd90      	pop	{r4, r7, pc}
 80050dc:	bffff800 	.word	0xbffff800
 80050e0:	08004ecf 	.word	0x08004ecf

080050e4 <OD_write_1019>:
 * Custom function for writing OD object "Synchronous counter overflow value"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1019(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 80050e4:	b590      	push	{r4, r7, lr}
 80050e6:	b089      	sub	sp, #36	@ 0x24
 80050e8:	af02      	add	r7, sp, #8
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
 80050f0:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count != sizeof(uint8_t))
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00c      	beq.n	8005112 <OD_write_1019+0x2e>
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	7d1b      	ldrb	r3, [r3, #20]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d108      	bne.n	8005112 <OD_write_1019+0x2e>
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d005      	beq.n	8005112 <OD_write_1019+0x2e>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d102      	bne.n	8005112 <OD_write_1019+0x2e>
        || (countWritten == NULL)) {
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <OD_write_1019+0x32>
        return ODR_DEV_INCOMPAT;
 8005112:	2309      	movs	r3, #9
 8005114:	e040      	b.n	8005198 <OD_write_1019+0xb4>
    }

    CO_SYNC_t* SYNC = stream->object;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	617b      	str	r3, [r7, #20]
    uint8_t syncCounterOvf = CO_getUint8(buf);
 800511c:	68b8      	ldr	r0, [r7, #8]
 800511e:	f7ff fe39 	bl	8004d94 <CO_getUint8>
 8005122:	4603      	mov	r3, r0
 8005124:	74fb      	strb	r3, [r7, #19]

    /* verify written value */
    if ((syncCounterOvf == 1U) || (syncCounterOvf > 240U)) {
 8005126:	7cfb      	ldrb	r3, [r7, #19]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d002      	beq.n	8005132 <OD_write_1019+0x4e>
 800512c:	7cfb      	ldrb	r3, [r7, #19]
 800512e:	2bf0      	cmp	r3, #240	@ 0xf0
 8005130:	d901      	bls.n	8005136 <OD_write_1019+0x52>
        return ODR_INVALID_VALUE;
 8005132:	230f      	movs	r3, #15
 8005134:	e030      	b.n	8005198 <OD_write_1019+0xb4>
    }
    if (*SYNC->OD_1006_period != 0U) {
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	69db      	ldr	r3, [r3, #28]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d001      	beq.n	8005144 <OD_write_1019+0x60>
        return ODR_DATA_DEV_STATE;
 8005140:	2317      	movs	r3, #23
 8005142:	e029      	b.n	8005198 <OD_write_1019+0xb4>
    }

    /* Configure CAN transmit buffer */
    SYNC->CANtxBuff = CO_CANtxBufferInit(SYNC->CANdevTx, SYNC->CANdevTxIdx, SYNC->CAN_ID, false,
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8005154:	7cfb      	ldrb	r3, [r7, #19]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <OD_write_1019+0x7a>
 800515a:	2301      	movs	r3, #1
 800515c:	e000      	b.n	8005160 <OD_write_1019+0x7c>
 800515e:	2300      	movs	r3, #0
 8005160:	2400      	movs	r4, #0
 8005162:	9401      	str	r4, [sp, #4]
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	2300      	movs	r3, #0
 8005168:	f002 fa66 	bl	8007638 <CO_CANtxBufferInit>
 800516c:	4602      	mov	r2, r0
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	62da      	str	r2, [r3, #44]	@ 0x2c
                                         (syncCounterOvf != 0U) ? 1U : 0U, false);

    if (SYNC->CANtxBuff == NULL) {
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005176:	2b00      	cmp	r3, #0
 8005178:	d104      	bne.n	8005184 <OD_write_1019+0xa0>
        SYNC->isProducer = false;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2200      	movs	r2, #0
 800517e:	625a      	str	r2, [r3, #36]	@ 0x24
        return ODR_DEV_INCOMPAT;
 8005180:	2309      	movs	r3, #9
 8005182:	e009      	b.n	8005198 <OD_write_1019+0xb4>
    }

    SYNC->counterOverflowValue = syncCounterOvf;
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	7cfa      	ldrb	r2, [r7, #19]
 8005188:	745a      	strb	r2, [r3, #17]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	68b9      	ldr	r1, [r7, #8]
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f7fd f95c 	bl	800244e <OD_writeOriginal>
 8005196:	4603      	mov	r3, r0
}
 8005198:	4618      	mov	r0, r3
 800519a:	371c      	adds	r7, #28
 800519c:	46bd      	mov	sp, r7
 800519e:	bd90      	pop	{r4, r7, pc}

080051a0 <CO_SYNC_init>:
             OD_entry_t* OD_1007_syncWindowLen, OD_entry_t* OD_1019_syncCounterOvf, CO_CANmodule_t* CANdevRx,
             uint16_t CANdevRxIdx,
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
             CO_CANmodule_t* CANdevTx, uint16_t CANdevTxIdx,
#endif
             uint32_t* errInfo) {
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b08c      	sub	sp, #48	@ 0x30
 80051a4:	af04      	add	r7, sp, #16
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
 80051ac:	603b      	str	r3, [r7, #0]
    ODR_t odRet;

    /* verify arguments */
    if ((SYNC == NULL) || (em == NULL) || (OD_1005_cobIdSync == NULL)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d00e      	beq.n	80051d2 <CO_SYNC_init+0x32>
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00b      	beq.n	80051d2 <CO_SYNC_init+0x32>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d008      	beq.n	80051d2 <CO_SYNC_init+0x32>
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
        || (OD_1006_commCyclePeriod == NULL) || (CANdevTx == NULL)
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d005      	beq.n	80051d2 <CO_SYNC_init+0x32>
 80051c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d002      	beq.n	80051d2 <CO_SYNC_init+0x32>
#endif
        || (CANdevRx == NULL)) {
 80051cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d102      	bne.n	80051d8 <CO_SYNC_init+0x38>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80051d2:	f04f 33ff 	mov.w	r3, #4294967295
 80051d6:	e0fd      	b.n	80053d4 <CO_SYNC_init+0x234>
    }

    /* clear object */
    (void)memset(SYNC, 0, sizeof(CO_SYNC_t));
 80051d8:	225c      	movs	r2, #92	@ 0x5c
 80051da:	2100      	movs	r1, #0
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	f011 ff3d 	bl	801705c <memset>

    /* get and verify "COB-ID SYNC message" from OD and configure extension */
    uint32_t cobIdSync = 0x00000080;
 80051e2:	2380      	movs	r3, #128	@ 0x80
 80051e4:	61bb      	str	r3, [r7, #24]

    odRet = OD_get_u32(OD_1005_cobIdSync, 0, &cobIdSync, true);
 80051e6:	f107 0218 	add.w	r2, r7, #24
 80051ea:	2301      	movs	r3, #1
 80051ec:	2100      	movs	r1, #0
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f7ff fe26 	bl	8004e40 <OD_get_u32>
 80051f4:	4603      	mov	r3, r0
 80051f6:	77fb      	strb	r3, [r7, #31]
    if (odRet != ODR_OK) {
 80051f8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00c      	beq.n	800521a <CO_SYNC_init+0x7a>
        if (errInfo != NULL) {
 8005200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005202:	2b00      	cmp	r3, #0
 8005204:	d006      	beq.n	8005214 <CO_SYNC_init+0x74>
            *errInfo = OD_getIndex(OD_1005_cobIdSync);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f7ff fde0 	bl	8004dcc <OD_getIndex>
 800520c:	4603      	mov	r3, r0
 800520e:	461a      	mov	r2, r3
 8005210:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005212:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8005214:	f06f 030b 	mvn.w	r3, #11
 8005218:	e0dc      	b.n	80053d4 <CO_SYNC_init+0x234>
    }
#if ((CO_CONFIG_SYNC)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    SYNC->OD_1005_extension.object = SYNC;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	639a      	str	r2, [r3, #56]	@ 0x38
    SYNC->OD_1005_extension.read = OD_readOriginal;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	4a6e      	ldr	r2, [pc, #440]	@ (80053dc <CO_SYNC_init+0x23c>)
 8005224:	63da      	str	r2, [r3, #60]	@ 0x3c
    SYNC->OD_1005_extension.write = OD_write_1005;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	4a6d      	ldr	r2, [pc, #436]	@ (80053e0 <CO_SYNC_init+0x240>)
 800522a:	641a      	str	r2, [r3, #64]	@ 0x40
    (void)OD_extension_init(OD_1005_cobIdSync, &SYNC->OD_1005_extension);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	3338      	adds	r3, #56	@ 0x38
 8005230:	4619      	mov	r1, r3
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f7ff fddb 	bl	8004dee <OD_extension_init>
#endif

    /* get and verify "Communication cycle period" from OD */
    SYNC->OD_1006_period = OD_getPtr(OD_1006_commCyclePeriod, 0, sizeof(uint32_t), NULL);
 8005238:	2300      	movs	r3, #0
 800523a:	2204      	movs	r2, #4
 800523c:	2100      	movs	r1, #0
 800523e:	6838      	ldr	r0, [r7, #0]
 8005240:	f7fd fb8a 	bl	8002958 <OD_getPtr>
 8005244:	4602      	mov	r2, r0
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	61da      	str	r2, [r3, #28]
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    if (SYNC->OD_1006_period == NULL) {
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	69db      	ldr	r3, [r3, #28]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d10c      	bne.n	800526c <CO_SYNC_init+0xcc>
        if (errInfo != NULL) {
 8005252:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005254:	2b00      	cmp	r3, #0
 8005256:	d006      	beq.n	8005266 <CO_SYNC_init+0xc6>
            *errInfo = OD_getIndex(OD_1006_commCyclePeriod);
 8005258:	6838      	ldr	r0, [r7, #0]
 800525a:	f7ff fdb7 	bl	8004dcc <OD_getIndex>
 800525e:	4603      	mov	r3, r0
 8005260:	461a      	mov	r2, r3
 8005262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005264:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8005266:	f06f 030b 	mvn.w	r3, #11
 800526a:	e0b3      	b.n	80053d4 <CO_SYNC_init+0x234>
        return CO_ERROR_OD_PARAMETERS;
    }
#endif

    /* get "Synchronous window length" from OD (optional parameter) */
    SYNC->OD_1007_window = OD_getPtr(OD_1007_syncWindowLen, 0, sizeof(uint32_t), NULL);
 800526c:	2300      	movs	r3, #0
 800526e:	2204      	movs	r2, #4
 8005270:	2100      	movs	r1, #0
 8005272:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005274:	f7fd fb70 	bl	8002958 <OD_getPtr>
 8005278:	4602      	mov	r2, r0
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	621a      	str	r2, [r3, #32]
    if ((OD_1007_syncWindowLen != NULL) && (SYNC->OD_1007_window == NULL)) {
 800527e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005280:	2b00      	cmp	r3, #0
 8005282:	d010      	beq.n	80052a6 <CO_SYNC_init+0x106>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d10c      	bne.n	80052a6 <CO_SYNC_init+0x106>
        if (errInfo != NULL) {
 800528c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800528e:	2b00      	cmp	r3, #0
 8005290:	d006      	beq.n	80052a0 <CO_SYNC_init+0x100>
            *errInfo = OD_getIndex(OD_1007_syncWindowLen);
 8005292:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005294:	f7ff fd9a 	bl	8004dcc <OD_getIndex>
 8005298:	4603      	mov	r3, r0
 800529a:	461a      	mov	r2, r3
 800529c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800529e:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 80052a0:	f06f 030b 	mvn.w	r3, #11
 80052a4:	e096      	b.n	80053d4 <CO_SYNC_init+0x234>
    }

    /* get and verify optional "Synchronous counter overflow value" from OD and configure extension */
    uint8_t syncCounterOvf = 0;
 80052a6:	2300      	movs	r3, #0
 80052a8:	75fb      	strb	r3, [r7, #23]

    if (OD_1019_syncCounterOvf != NULL) {
 80052aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d033      	beq.n	8005318 <CO_SYNC_init+0x178>
        odRet = OD_get_u8(OD_1019_syncCounterOvf, 0, &syncCounterOvf, true);
 80052b0:	f107 0217 	add.w	r2, r7, #23
 80052b4:	2301      	movs	r3, #1
 80052b6:	2100      	movs	r1, #0
 80052b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052ba:	f7ff fdac 	bl	8004e16 <OD_get_u8>
 80052be:	4603      	mov	r3, r0
 80052c0:	77fb      	strb	r3, [r7, #31]
        if (odRet != ODR_OK) {
 80052c2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00c      	beq.n	80052e4 <CO_SYNC_init+0x144>
            if (errInfo != NULL) {
 80052ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d006      	beq.n	80052de <CO_SYNC_init+0x13e>
                *errInfo = OD_getIndex(OD_1019_syncCounterOvf);
 80052d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052d2:	f7ff fd7b 	bl	8004dcc <OD_getIndex>
 80052d6:	4603      	mov	r3, r0
 80052d8:	461a      	mov	r2, r3
 80052da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052dc:	601a      	str	r2, [r3, #0]
            }
            return CO_ERROR_OD_PARAMETERS;
 80052de:	f06f 030b 	mvn.w	r3, #11
 80052e2:	e077      	b.n	80053d4 <CO_SYNC_init+0x234>
        }
        if (syncCounterOvf == 1U) {
 80052e4:	7dfb      	ldrb	r3, [r7, #23]
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d102      	bne.n	80052f0 <CO_SYNC_init+0x150>
            syncCounterOvf = 2;
 80052ea:	2302      	movs	r3, #2
 80052ec:	75fb      	strb	r3, [r7, #23]
 80052ee:	e004      	b.n	80052fa <CO_SYNC_init+0x15a>
        } else if (syncCounterOvf > 240U) {
 80052f0:	7dfb      	ldrb	r3, [r7, #23]
 80052f2:	2bf0      	cmp	r3, #240	@ 0xf0
 80052f4:	d901      	bls.n	80052fa <CO_SYNC_init+0x15a>
            syncCounterOvf = 240;
 80052f6:	23f0      	movs	r3, #240	@ 0xf0
 80052f8:	75fb      	strb	r3, [r7, #23]
        } else { /* MISRA C 2004 14.10 */
        }

#if ((CO_CONFIG_SYNC)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
        SYNC->OD_1019_extension.object = SYNC;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	68fa      	ldr	r2, [r7, #12]
 80052fe:	64da      	str	r2, [r3, #76]	@ 0x4c
        SYNC->OD_1019_extension.read = OD_readOriginal;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	4a36      	ldr	r2, [pc, #216]	@ (80053dc <CO_SYNC_init+0x23c>)
 8005304:	651a      	str	r2, [r3, #80]	@ 0x50
        SYNC->OD_1019_extension.write = OD_write_1019;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	4a36      	ldr	r2, [pc, #216]	@ (80053e4 <CO_SYNC_init+0x244>)
 800530a:	655a      	str	r2, [r3, #84]	@ 0x54
        (void)OD_extension_init(OD_1019_syncCounterOvf, &SYNC->OD_1019_extension);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	334c      	adds	r3, #76	@ 0x4c
 8005310:	4619      	mov	r1, r3
 8005312:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005314:	f7ff fd6b 	bl	8004dee <OD_extension_init>
#endif
#endif
    }
    SYNC->counterOverflowValue = syncCounterOvf;
 8005318:	7dfa      	ldrb	r2, [r7, #23]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	745a      	strb	r2, [r3, #17]

    /* Configure object variables */
    SYNC->em = em;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	68ba      	ldr	r2, [r7, #8]
 8005322:	601a      	str	r2, [r3, #0]
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    SYNC->isProducer = (cobIdSync & 0x40000000U) != 0U;
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800532a:	2b00      	cmp	r3, #0
 800532c:	bf14      	ite	ne
 800532e:	2301      	movne	r3, #1
 8005330:	2300      	moveq	r3, #0
 8005332:	b2db      	uxtb	r3, r3
 8005334:	461a      	mov	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	625a      	str	r2, [r3, #36]	@ 0x24
    SYNC->CANdevTx = CANdevTx;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800533e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
#if ((CO_CONFIG_SYNC)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    SYNC->CAN_ID = (uint16_t)(cobIdSync & 0x7FFU);
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	b29b      	uxth	r3, r3
 8005344:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005348:	b29a      	uxth	r2, r3
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    SYNC->CANdevRx = CANdevRx;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005354:	631a      	str	r2, [r3, #48]	@ 0x30
    SYNC->CANdevRxIdx = CANdevRxIdx;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800535a:	869a      	strh	r2, [r3, #52]	@ 0x34
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    SYNC->CANdevTxIdx = CANdevTxIdx;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8005360:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
#endif
#endif

    /* configure SYNC CAN reception and transmission */
    CO_ReturnError_t ret = CO_CANrxBufferInit(CANdevRx, CANdevRxIdx, (uint16_t)(cobIdSync & 0x7FFU), 0x7FF, false,
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	b29b      	uxth	r3, r3
 8005368:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800536c:	b29a      	uxth	r2, r3
 800536e:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 8005370:	4b1d      	ldr	r3, [pc, #116]	@ (80053e8 <CO_SYNC_init+0x248>)
 8005372:	9302      	str	r3, [sp, #8]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	9301      	str	r3, [sp, #4]
 8005378:	2300      	movs	r3, #0
 800537a:	9300      	str	r3, [sp, #0]
 800537c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8005380:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005382:	f002 f8fb 	bl	800757c <CO_CANrxBufferInit>
 8005386:	4603      	mov	r3, r0
 8005388:	77bb      	strb	r3, [r7, #30]
                                              (void*)SYNC, CO_SYNC_receive);
    if (ret != CO_ERROR_NO) {
 800538a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d002      	beq.n	8005398 <CO_SYNC_init+0x1f8>
        return ret;
 8005392:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005396:	e01d      	b.n	80053d4 <CO_SYNC_init+0x234>
    }

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    SYNC->CANtxBuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, (uint16_t)(cobIdSync & 0x7FFU), false,
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	b29b      	uxth	r3, r3
 800539c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80053a0:	b29a      	uxth	r2, r3
                                         (syncCounterOvf != 0U) ? 1U : 0U, false);
 80053a2:	7dfb      	ldrb	r3, [r7, #23]
    SYNC->CANtxBuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, (uint16_t)(cobIdSync & 0x7FFU), false,
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d001      	beq.n	80053ac <CO_SYNC_init+0x20c>
 80053a8:	2301      	movs	r3, #1
 80053aa:	e000      	b.n	80053ae <CO_SYNC_init+0x20e>
 80053ac:	2300      	movs	r3, #0
 80053ae:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 80053b0:	2000      	movs	r0, #0
 80053b2:	9001      	str	r0, [sp, #4]
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	2300      	movs	r3, #0
 80053b8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80053ba:	f002 f93d 	bl	8007638 <CO_CANtxBufferInit>
 80053be:	4602      	mov	r2, r0
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (SYNC->CANtxBuff == NULL) {
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d102      	bne.n	80053d2 <CO_SYNC_init+0x232>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80053cc:	f04f 33ff 	mov.w	r3, #4294967295
 80053d0:	e000      	b.n	80053d4 <CO_SYNC_init+0x234>
    }
#endif

    return CO_ERROR_NO;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3720      	adds	r7, #32
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	0800239f 	.word	0x0800239f
 80053e0:	08004f5d 	.word	0x08004f5d
 80053e4:	080050e5 	.word	0x080050e5
 80053e8:	08004ecf 	.word	0x08004ecf

080053ec <CO_SYNC_process>:
    }
}
#endif

CO_SYNC_status_t
CO_SYNC_process(CO_SYNC_t* SYNC, bool_t NMTisPreOrOperational, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b08a      	sub	sp, #40	@ 0x28
 80053f0:	af02      	add	r7, sp, #8
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	60b9      	str	r1, [r7, #8]
 80053f6:	607a      	str	r2, [r7, #4]
 80053f8:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    CO_SYNC_status_t syncStatus = CO_SYNC_NONE;
 80053fa:	2300      	movs	r3, #0
 80053fc:	77fb      	strb	r3, [r7, #31]

    if (NMTisPreOrOperational) {
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	2b00      	cmp	r3, #0
 8005402:	f000 8088 	beq.w	8005516 <CO_SYNC_process+0x12a>
        /* update sync timer, no overflow */
        uint32_t timerNew = SYNC->timer + timeDifference_us;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	4413      	add	r3, r2
 800540e:	617b      	str	r3, [r7, #20]
        if (timerNew > SYNC->timer) {
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	697a      	ldr	r2, [r7, #20]
 8005416:	429a      	cmp	r2, r3
 8005418:	d902      	bls.n	8005420 <CO_SYNC_process+0x34>
            SYNC->timer = timerNew;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	697a      	ldr	r2, [r7, #20]
 800541e:	619a      	str	r2, [r3, #24]
        }

        /* was SYNC just received */
        if (CO_FLAG_READ(SYNC->CANrxNew)) {
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d007      	beq.n	8005438 <CO_SYNC_process+0x4c>
            SYNC->timer = 0;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	619a      	str	r2, [r3, #24]
            syncStatus = CO_SYNC_RX_TX;
 800542e:	2301      	movs	r3, #1
 8005430:	77fb      	strb	r3, [r7, #31]
            CO_FLAG_CLEAR(SYNC->CANrxNew);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	605a      	str	r2, [r3, #4]
        }

        uint32_t OD_1006_period = (SYNC->OD_1006_period != NULL) ? *SYNC->OD_1006_period : 0U;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	69db      	ldr	r3, [r3, #28]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d003      	beq.n	8005448 <CO_SYNC_process+0x5c>
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	69db      	ldr	r3, [r3, #28]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	e000      	b.n	800544a <CO_SYNC_process+0x5e>
 8005448:	2300      	movs	r3, #0
 800544a:	613b      	str	r3, [r7, #16]

        if (OD_1006_period > 0U) {
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d031      	beq.n	80054b6 <CO_SYNC_process+0xca>
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
            if (SYNC->isProducer) {
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00a      	beq.n	8005470 <CO_SYNC_process+0x84>
                if (SYNC->timer >= OD_1006_period) {
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	429a      	cmp	r2, r3
 8005462:	d828      	bhi.n	80054b6 <CO_SYNC_process+0xca>
                    syncStatus = CO_SYNC_RX_TX;
 8005464:	2301      	movs	r3, #1
 8005466:	77fb      	strb	r3, [r7, #31]
                    (void)CO_SYNCsend(SYNC);
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f7ff fcfe 	bl	8004e6a <CO_SYNCsend>
 800546e:	e022      	b.n	80054b6 <CO_SYNC_process+0xca>
#endif
            } else
#endif /* (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

                /* Verify timeout of SYNC */
                if (SYNC->timeoutError == 1U) {
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	7c1b      	ldrb	r3, [r3, #16]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d11e      	bne.n	80054b6 <CO_SYNC_process+0xca>
                    /* periodTimeout is 1,5 * OD_1006_period, no overflow */
                    uint32_t periodTimeout = OD_1006_period + (OD_1006_period >> 1);
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	085b      	lsrs	r3, r3, #1
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	4413      	add	r3, r2
 8005480:	61bb      	str	r3, [r7, #24]
                    if (periodTimeout < OD_1006_period) {
 8005482:	69ba      	ldr	r2, [r7, #24]
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	429a      	cmp	r2, r3
 8005488:	d202      	bcs.n	8005490 <CO_SYNC_process+0xa4>
                        periodTimeout = 0xFFFFFFFFU;
 800548a:	f04f 33ff 	mov.w	r3, #4294967295
 800548e:	61bb      	str	r3, [r7, #24]
                    }

                    if (SYNC->timer > periodTimeout) {
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	69ba      	ldr	r2, [r7, #24]
 8005496:	429a      	cmp	r2, r3
 8005498:	d20d      	bcs.n	80054b6 <CO_SYNC_process+0xca>
                        CO_errorReport(SYNC->em, CO_EM_SYNC_TIME_OUT, CO_EMC_COMMUNICATION, SYNC->timer);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6818      	ldr	r0, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	9300      	str	r3, [sp, #0]
 80054a4:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 80054a8:	2218      	movs	r2, #24
 80054aa:	2101      	movs	r1, #1
 80054ac:	f7fc f93f 	bl	800172e <CO_error>
                        SYNC->timeoutError = 2;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2202      	movs	r2, #2
 80054b4:	741a      	strb	r2, [r3, #16]
                } else { /* MISRA C 2004 14.10 */
                }
        } /* if (OD_1006_period > 0) */

        /* Synchronous PDOs are allowed only inside time window */
        if ((SYNC->OD_1007_window != NULL) && (*SYNC->OD_1007_window > 0U) && (SYNC->timer > *SYNC->OD_1007_window)) {
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6a1b      	ldr	r3, [r3, #32]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d015      	beq.n	80054ea <CO_SYNC_process+0xfe>
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6a1b      	ldr	r3, [r3, #32]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d010      	beq.n	80054ea <CO_SYNC_process+0xfe>
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	699a      	ldr	r2, [r3, #24]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6a1b      	ldr	r3, [r3, #32]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d909      	bls.n	80054ea <CO_SYNC_process+0xfe>
            if (!SYNC->syncIsOutsideWindow) {
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d101      	bne.n	80054e2 <CO_SYNC_process+0xf6>
                syncStatus = CO_SYNC_PASSED_WINDOW;
 80054de:	2302      	movs	r3, #2
 80054e0:	77fb      	strb	r3, [r7, #31]
            }
            SYNC->syncIsOutsideWindow = true;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2201      	movs	r2, #1
 80054e6:	615a      	str	r2, [r3, #20]
 80054e8:	e002      	b.n	80054f0 <CO_SYNC_process+0x104>
        } else {
            SYNC->syncIsOutsideWindow = false;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	615a      	str	r2, [r3, #20]
        }

        /* verify error from receive function */
        if (SYNC->receiveError != 0U) {
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	7a1b      	ldrb	r3, [r3, #8]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d01a      	beq.n	800552e <CO_SYNC_process+0x142>
            CO_errorReport(SYNC->em, CO_EM_SYNC_LENGTH, CO_EMC_SYNC_DATA_LENGTH, SYNC->receiveError);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6818      	ldr	r0, [r3, #0]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	7a1b      	ldrb	r3, [r3, #8]
 8005500:	9300      	str	r3, [sp, #0]
 8005502:	f248 2340 	movw	r3, #33344	@ 0x8240
 8005506:	2219      	movs	r2, #25
 8005508:	2101      	movs	r1, #1
 800550a:	f7fc f910 	bl	800172e <CO_error>
            SYNC->receiveError = 0;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	721a      	strb	r2, [r3, #8]
 8005514:	e00b      	b.n	800552e <CO_SYNC_process+0x142>
        }
    } /* if (NMTisPreOrOperational) */
    else {
        CO_FLAG_CLEAR(SYNC->CANrxNew);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	605a      	str	r2, [r3, #4]
        SYNC->receiveError = 0;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	721a      	strb	r2, [r3, #8]
        SYNC->counter = 0;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	619a      	str	r2, [r3, #24]
    }

    if (syncStatus == CO_SYNC_RX_TX) {
 800552e:	7ffb      	ldrb	r3, [r7, #31]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d10f      	bne.n	8005554 <CO_SYNC_process+0x168>
        if (SYNC->timeoutError == 2U) {
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	7c1b      	ldrb	r3, [r3, #16]
 8005538:	2b02      	cmp	r3, #2
 800553a:	d108      	bne.n	800554e <CO_SYNC_process+0x162>
            CO_errorReset(SYNC->em, CO_EM_SYNC_TIME_OUT, 0);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6818      	ldr	r0, [r3, #0]
 8005540:	2300      	movs	r3, #0
 8005542:	9300      	str	r3, [sp, #0]
 8005544:	2300      	movs	r3, #0
 8005546:	2218      	movs	r2, #24
 8005548:	2100      	movs	r1, #0
 800554a:	f7fc f8f0 	bl	800172e <CO_error>
        }
        SYNC->timeoutError = 1;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2201      	movs	r2, #1
 8005552:	741a      	strb	r2, [r3, #16]
    }

    return syncStatus;
 8005554:	7ffb      	ldrb	r3, [r7, #31]
}
 8005556:	4618      	mov	r0, r3
 8005558:	3720      	adds	r7, #32
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}

0800555e <CO_getUint16>:
CO_getUint16(const void* buf) {
 800555e:	b480      	push	{r7}
 8005560:	b085      	sub	sp, #20
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	881b      	ldrh	r3, [r3, #0]
 800556a:	b29b      	uxth	r3, r3
 800556c:	81fb      	strh	r3, [r7, #14]
    return value;
 800556e:	89fb      	ldrh	r3, [r7, #14]
}
 8005570:	4618      	mov	r0, r3
 8005572:	3714      	adds	r7, #20
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <CO_getUint32>:
CO_getUint32(const void* buf) {
 800557c:	b480      	push	{r7}
 800557e:	b085      	sub	sp, #20
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	60fb      	str	r3, [r7, #12]
    return value;
 800558a:	68fb      	ldr	r3, [r7, #12]
}
 800558c:	4618      	mov	r0, r3
 800558e:	3714      	adds	r7, #20
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d002      	beq.n	80055ac <OD_getIndex+0x14>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	881b      	ldrh	r3, [r3, #0]
 80055aa:	e000      	b.n	80055ae <OD_getIndex+0x16>
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	370c      	adds	r7, #12
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 80055ba:	b480      	push	{r7}
 80055bc:	b083      	sub	sp, #12
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d101      	bne.n	80055ce <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 80055ca:	2305      	movs	r3, #5
 80055cc:	e003      	b.n	80055d6 <OD_extension_init+0x1c>
    entry->extension = extension;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	683a      	ldr	r2, [r7, #0]
 80055d2:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	370c      	adds	r7, #12
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr

080055e2 <OD_get_u32>:
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 80055e2:	b580      	push	{r7, lr}
 80055e4:	b086      	sub	sp, #24
 80055e6:	af02      	add	r7, sp, #8
 80055e8:	60f8      	str	r0, [r7, #12]
 80055ea:	607a      	str	r2, [r7, #4]
 80055ec:	603b      	str	r3, [r7, #0]
 80055ee:	460b      	mov	r3, r1
 80055f0:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80055f2:	7af9      	ldrb	r1, [r7, #11]
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	9300      	str	r3, [sp, #0]
 80055f8:	2304      	movs	r3, #4
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f7fd f931 	bl	8002864 <OD_get_value>
 8005602:	4603      	mov	r3, r0
}
 8005604:	4618      	mov	r0, r3
 8005606:	3710      	adds	r7, #16
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}

0800560c <CO_TIME_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_TIME_receive(void* object, void* msg) {
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
    CO_TIME_t* TIME = object;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	791b      	ldrb	r3, [r3, #4]
 800561e:	74fb      	strb	r3, [r7, #19]
    const uint8_t* data = CO_CANrxMsg_readData(msg);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	3305      	adds	r3, #5
 8005624:	60fb      	str	r3, [r7, #12]

    if (DLC == CO_TIME_MSG_LENGTH) {
 8005626:	7cfb      	ldrb	r3, [r7, #19]
 8005628:	2b06      	cmp	r3, #6
 800562a:	d108      	bne.n	800563e <CO_TIME_receive+0x32>
        (void)memcpy(TIME->timeStamp, data, sizeof(TIME->timeStamp));
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	2206      	movs	r2, #6
 8005630:	68f9      	ldr	r1, [r7, #12]
 8005632:	4618      	mov	r0, r3
 8005634:	f011 fdb5 	bl	80171a2 <memcpy>
        CO_FLAG_SET(TIME->CANrxNew);
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	2201      	movs	r2, #1
 800563c:	619a      	str	r2, [r3, #24]
        if (TIME->pFunctSignalPre != NULL) {
            TIME->pFunctSignalPre(TIME->functSignalObjectPre);
        }
#endif
    }
}
 800563e:	bf00      	nop
 8005640:	3718      	adds	r7, #24
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
	...

08005648 <OD_write_1012>:
 * Custom function for writing OD object "COB-ID time stamp"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1012(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8005648:	b580      	push	{r7, lr}
 800564a:	b088      	sub	sp, #32
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
 8005654:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count != sizeof(uint32_t))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d00c      	beq.n	8005676 <OD_write_1012+0x2e>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	7d1b      	ldrb	r3, [r3, #20]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d108      	bne.n	8005676 <OD_write_1012+0x2e>
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d005      	beq.n	8005676 <OD_write_1012+0x2e>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2b04      	cmp	r3, #4
 800566e:	d102      	bne.n	8005676 <OD_write_1012+0x2e>
        || (countWritten == NULL)) {
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d101      	bne.n	800567a <OD_write_1012+0x32>
        return ODR_DEV_INCOMPAT;
 8005676:	2309      	movs	r3, #9
 8005678:	e051      	b.n	800571e <OD_write_1012+0xd6>
    }

    CO_TIME_t* TIME = stream->object;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	61fb      	str	r3, [r7, #28]

    /* verify written value */
    uint32_t cobIdTimeStamp = CO_getUint32(buf);
 8005680:	68b8      	ldr	r0, [r7, #8]
 8005682:	f7ff ff7b 	bl	800557c <CO_getUint32>
 8005686:	61b8      	str	r0, [r7, #24]
    uint16_t CAN_ID = (uint16_t)(cobIdTimeStamp & 0x7FFU);
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	b29b      	uxth	r3, r3
 800568c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005690:	82fb      	strh	r3, [r7, #22]
    if (((cobIdTimeStamp & 0x3FFFF800U) != 0U) || CO_IS_RESTRICTED_CAN_ID(CAN_ID)) {
 8005692:	69ba      	ldr	r2, [r7, #24]
 8005694:	4b24      	ldr	r3, [pc, #144]	@ (8005728 <OD_write_1012+0xe0>)
 8005696:	4013      	ands	r3, r2
 8005698:	2b00      	cmp	r3, #0
 800569a:	d126      	bne.n	80056ea <OD_write_1012+0xa2>
 800569c:	8afb      	ldrh	r3, [r7, #22]
 800569e:	2b7f      	cmp	r3, #127	@ 0x7f
 80056a0:	d923      	bls.n	80056ea <OD_write_1012+0xa2>
 80056a2:	8afb      	ldrh	r3, [r7, #22]
 80056a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056a8:	d903      	bls.n	80056b2 <OD_write_1012+0x6a>
 80056aa:	8afb      	ldrh	r3, [r7, #22]
 80056ac:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 80056b0:	d91b      	bls.n	80056ea <OD_write_1012+0xa2>
 80056b2:	8afb      	ldrh	r3, [r7, #22]
 80056b4:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 80056b8:	d903      	bls.n	80056c2 <OD_write_1012+0x7a>
 80056ba:	8afb      	ldrh	r3, [r7, #22]
 80056bc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80056c0:	d313      	bcc.n	80056ea <OD_write_1012+0xa2>
 80056c2:	8afb      	ldrh	r3, [r7, #22]
 80056c4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80056c8:	d903      	bls.n	80056d2 <OD_write_1012+0x8a>
 80056ca:	8afb      	ldrh	r3, [r7, #22]
 80056cc:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 80056d0:	d30b      	bcc.n	80056ea <OD_write_1012+0xa2>
 80056d2:	8afb      	ldrh	r3, [r7, #22]
 80056d4:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 80056d8:	d303      	bcc.n	80056e2 <OD_write_1012+0x9a>
 80056da:	8afb      	ldrh	r3, [r7, #22]
 80056dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056e0:	d303      	bcc.n	80056ea <OD_write_1012+0xa2>
 80056e2:	8afb      	ldrh	r3, [r7, #22]
 80056e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056e8:	d901      	bls.n	80056ee <OD_write_1012+0xa6>
        return ODR_INVALID_VALUE;
 80056ea:	230f      	movs	r3, #15
 80056ec:	e017      	b.n	800571e <OD_write_1012+0xd6>
    }

    /* update object */
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000UL) != 0U;
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	0fdb      	lsrs	r3, r3, #31
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	461a      	mov	r2, r3
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000UL) != 0U;
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005700:	2b00      	cmp	r3, #0
 8005702:	bf14      	ite	ne
 8005704:	2301      	movne	r3, #1
 8005706:	2300      	moveq	r3, #0
 8005708:	b2db      	uxtb	r3, r3
 800570a:	461a      	mov	r2, r3
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	615a      	str	r2, [r3, #20]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	68b9      	ldr	r1, [r7, #8]
 8005716:	68f8      	ldr	r0, [r7, #12]
 8005718:	f7fc fe99 	bl	800244e <OD_writeOriginal>
 800571c:	4603      	mov	r3, r0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3720      	adds	r7, #32
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	3ffff800 	.word	0x3ffff800

0800572c <CO_TIME_init>:
CO_ReturnError_t
CO_TIME_init(CO_TIME_t* TIME, OD_entry_t* OD_1012_cobIdTimeStamp, CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdx,
#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_PRODUCER) != 0
             CO_CANmodule_t* CANdevTx, uint16_t CANdevTxIdx,
#endif
             uint32_t* errInfo) {
 800572c:	b580      	push	{r7, lr}
 800572e:	b08c      	sub	sp, #48	@ 0x30
 8005730:	af04      	add	r7, sp, #16
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
 8005738:	807b      	strh	r3, [r7, #2]
    /* verify arguments */
    if ((TIME == NULL) || (OD_1012_cobIdTimeStamp == NULL) || (CANdevRx == NULL)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d005      	beq.n	800574c <CO_TIME_init+0x20>
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d002      	beq.n	800574c <CO_TIME_init+0x20>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d102      	bne.n	8005752 <CO_TIME_init+0x26>
#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_PRODUCER) != 0
        || CANdevTx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800574c:	f04f 33ff 	mov.w	r3, #4294967295
 8005750:	e061      	b.n	8005816 <CO_TIME_init+0xea>
    }

    (void)memset(TIME, 0, sizeof(CO_TIME_t));
 8005752:	222c      	movs	r2, #44	@ 0x2c
 8005754:	2100      	movs	r1, #0
 8005756:	68f8      	ldr	r0, [r7, #12]
 8005758:	f011 fc80 	bl	801705c <memset>

    /* get parameters from object dictionary and configure extension */
    uint32_t cobIdTimeStamp;
    ODR_t odRet = OD_get_u32(OD_1012_cobIdTimeStamp, 0, &cobIdTimeStamp, true);
 800575c:	f107 0214 	add.w	r2, r7, #20
 8005760:	2301      	movs	r3, #1
 8005762:	2100      	movs	r1, #0
 8005764:	68b8      	ldr	r0, [r7, #8]
 8005766:	f7ff ff3c 	bl	80055e2 <OD_get_u32>
 800576a:	4603      	mov	r3, r0
 800576c:	77fb      	strb	r3, [r7, #31]
    if (odRet != ODR_OK) {
 800576e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00c      	beq.n	8005790 <CO_TIME_init+0x64>
        if (errInfo != NULL) {
 8005776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005778:	2b00      	cmp	r3, #0
 800577a:	d006      	beq.n	800578a <CO_TIME_init+0x5e>
            *errInfo = OD_getIndex(OD_1012_cobIdTimeStamp);
 800577c:	68b8      	ldr	r0, [r7, #8]
 800577e:	f7ff ff0b 	bl	8005598 <OD_getIndex>
 8005782:	4603      	mov	r3, r0
 8005784:	461a      	mov	r2, r3
 8005786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005788:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800578a:	f06f 030b 	mvn.w	r3, #11
 800578e:	e042      	b.n	8005816 <CO_TIME_init+0xea>
    }
#if ((CO_CONFIG_TIME)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    TIME->OD_1012_extension.object = TIME;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	61da      	str	r2, [r3, #28]
    TIME->OD_1012_extension.read = OD_readOriginal;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	4a21      	ldr	r2, [pc, #132]	@ (8005820 <CO_TIME_init+0xf4>)
 800579a:	621a      	str	r2, [r3, #32]
    TIME->OD_1012_extension.write = OD_write_1012;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	4a21      	ldr	r2, [pc, #132]	@ (8005824 <CO_TIME_init+0xf8>)
 80057a0:	625a      	str	r2, [r3, #36]	@ 0x24
    (void)OD_extension_init(OD_1012_cobIdTimeStamp, &TIME->OD_1012_extension);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	331c      	adds	r3, #28
 80057a6:	4619      	mov	r1, r3
 80057a8:	68b8      	ldr	r0, [r7, #8]
 80057aa:	f7ff ff06 	bl	80055ba <OD_extension_init>
#endif

    /* Configure object variables */
    uint16_t cobId = (uint16_t)(cobIdTimeStamp & 0x7FFU);
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057b6:	83bb      	strh	r3, [r7, #28]
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000UL) != 0U;
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	0fdb      	lsrs	r3, r3, #31
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	461a      	mov	r2, r3
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000UL) != 0U;
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	bf14      	ite	ne
 80057ce:	2301      	movne	r3, #1
 80057d0:	2300      	moveq	r3, #0
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	461a      	mov	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	615a      	str	r2, [r3, #20]
    CO_FLAG_CLEAR(TIME->CANrxNew);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	619a      	str	r2, [r3, #24]

    /* configure TIME consumer message reception */
    if (TIME->isConsumer) {
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	691b      	ldr	r3, [r3, #16]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d015      	beq.n	8005814 <CO_TIME_init+0xe8>
        CO_ReturnError_t ret = CO_CANrxBufferInit(CANdevRx, CANdevRxIdx, cobId, 0x7FF, false, (void*)TIME,
 80057e8:	8bba      	ldrh	r2, [r7, #28]
 80057ea:	8879      	ldrh	r1, [r7, #2]
 80057ec:	4b0e      	ldr	r3, [pc, #56]	@ (8005828 <CO_TIME_init+0xfc>)
 80057ee:	9302      	str	r3, [sp, #8]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	9301      	str	r3, [sp, #4]
 80057f4:	2300      	movs	r3, #0
 80057f6:	9300      	str	r3, [sp, #0]
 80057f8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f001 febd 	bl	800757c <CO_CANrxBufferInit>
 8005802:	4603      	mov	r3, r0
 8005804:	76fb      	strb	r3, [r7, #27]
                                                  CO_TIME_receive);
        if (ret != CO_ERROR_NO) {
 8005806:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d002      	beq.n	8005814 <CO_TIME_init+0xe8>
            return ret;
 800580e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005812:	e000      	b.n	8005816 <CO_TIME_init+0xea>
    if (TIME->CANtxBuff == NULL) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    return CO_ERROR_NO;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3720      	adds	r7, #32
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	0800239f 	.word	0x0800239f
 8005824:	08005649 	.word	0x08005649
 8005828:	0800560d 	.word	0x0800560d

0800582c <CO_TIME_process>:
    }
}
#endif

bool_t
CO_TIME_process(CO_TIME_t* TIME, bool_t NMTisPreOrOperational, uint32_t timeDifference_us) {
 800582c:	b580      	push	{r7, lr}
 800582e:	b08a      	sub	sp, #40	@ 0x28
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
    bool_t timestampReceived = false;
 8005838:	2300      	movs	r3, #0
 800583a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Was TIME stamp message just received */
    if (NMTisPreOrOperational && TIME->isConsumer) {
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d024      	beq.n	800588c <CO_TIME_process+0x60>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d020      	beq.n	800588c <CO_TIME_process+0x60>
        if (CO_FLAG_READ(TIME->CANrxNew)) {
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	699b      	ldr	r3, [r3, #24]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d01f      	beq.n	8005892 <CO_TIME_process+0x66>
            uint32_t ms_swapped = CO_getUint32(&TIME->timeStamp[0]);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	4618      	mov	r0, r3
 8005856:	f7ff fe91 	bl	800557c <CO_getUint32>
 800585a:	6238      	str	r0, [r7, #32]
            uint16_t days_swapped = CO_getUint16(&TIME->timeStamp[4]);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	3304      	adds	r3, #4
 8005860:	4618      	mov	r0, r3
 8005862:	f7ff fe7c 	bl	800555e <CO_getUint16>
 8005866:	4603      	mov	r3, r0
 8005868:	83fb      	strh	r3, [r7, #30]
            TIME->ms = CO_SWAP_32(ms_swapped) & 0x0FFFFFFFU;
 800586a:	6a3b      	ldr	r3, [r7, #32]
 800586c:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	609a      	str	r2, [r3, #8]
            TIME->days = CO_SWAP_16(days_swapped);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	8bfa      	ldrh	r2, [r7, #30]
 8005878:	819a      	strh	r2, [r3, #12]
            TIME->residual_us = 0;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	81da      	strh	r2, [r3, #14]
            timestampReceived = true;
 8005880:	2301      	movs	r3, #1
 8005882:	627b      	str	r3, [r7, #36]	@ 0x24

            CO_FLAG_CLEAR(TIME->CANrxNew);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	619a      	str	r2, [r3, #24]
        if (CO_FLAG_READ(TIME->CANrxNew)) {
 800588a:	e002      	b.n	8005892 <CO_TIME_process+0x66>
        }
    } else {
        CO_FLAG_CLEAR(TIME->CANrxNew);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	619a      	str	r2, [r3, #24]
    }

    /* Update time */
    uint32_t ms = 0;
 8005892:	2300      	movs	r3, #0
 8005894:	61bb      	str	r3, [r7, #24]
    if (!timestampReceived && (timeDifference_us > 0U)) {
 8005896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005898:	2b00      	cmp	r3, #0
 800589a:	d132      	bne.n	8005902 <CO_TIME_process+0xd6>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d02f      	beq.n	8005902 <CO_TIME_process+0xd6>
        uint32_t us = timeDifference_us + TIME->residual_us;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	89db      	ldrh	r3, [r3, #14]
 80058a6:	461a      	mov	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4413      	add	r3, r2
 80058ac:	617b      	str	r3, [r7, #20]
        ms = us / 1000U;
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	4a16      	ldr	r2, [pc, #88]	@ (800590c <CO_TIME_process+0xe0>)
 80058b2:	fba2 2303 	umull	r2, r3, r2, r3
 80058b6:	099b      	lsrs	r3, r3, #6
 80058b8:	61bb      	str	r3, [r7, #24]
        TIME->residual_us = (uint16_t)(us % 1000U);
 80058ba:	697a      	ldr	r2, [r7, #20]
 80058bc:	4b13      	ldr	r3, [pc, #76]	@ (800590c <CO_TIME_process+0xe0>)
 80058be:	fba3 1302 	umull	r1, r3, r3, r2
 80058c2:	099b      	lsrs	r3, r3, #6
 80058c4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80058c8:	fb01 f303 	mul.w	r3, r1, r3
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	81da      	strh	r2, [r3, #14]
        TIME->ms += ms;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	689a      	ldr	r2, [r3, #8]
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	441a      	add	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	609a      	str	r2, [r3, #8]
        if (TIME->ms >= ((uint32_t)1000U * 60U * 60U * 24U)) {
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	4a0a      	ldr	r2, [pc, #40]	@ (8005910 <CO_TIME_process+0xe4>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d90b      	bls.n	8005902 <CO_TIME_process+0xd6>
            TIME->ms -= ((uint32_t)1000U * 60U * 60U * 24U);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	689a      	ldr	r2, [r3, #8]
 80058ee:	4b09      	ldr	r3, [pc, #36]	@ (8005914 <CO_TIME_process+0xe8>)
 80058f0:	4413      	add	r3, r2
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	6093      	str	r3, [r2, #8]
            TIME->days += 1U;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	899b      	ldrh	r3, [r3, #12]
 80058fa:	3301      	adds	r3, #1
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	819a      	strh	r2, [r3, #12]
    } else {
        TIME->producerTimer_ms = TIME->producerInterval_ms;
    }
#endif

    return timestampReceived;
 8005902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005904:	4618      	mov	r0, r3
 8005906:	3728      	adds	r7, #40	@ 0x28
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}
 800590c:	10624dd3 	.word	0x10624dd3
 8005910:	05265bff 	.word	0x05265bff
 8005914:	fad9a400 	.word	0xfad9a400

08005918 <CO_LEDs_init>:
#include "303/CO_LEDs.h"

#if ((CO_CONFIG_LEDS)&CO_CONFIG_LEDS_ENABLE) != 0

CO_ReturnError_t
CO_LEDs_init(CO_LEDs_t* LEDs) {
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8005920:	2300      	movs	r3, #0
 8005922:	73fb      	strb	r3, [r7, #15]

    /* verify arguments */
    if (LEDs == NULL) {
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d102      	bne.n	8005930 <CO_LEDs_init+0x18>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800592a:	f04f 33ff 	mov.w	r3, #4294967295
 800592e:	e006      	b.n	800593e <CO_LEDs_init+0x26>
    }

    /* clear the object */
    (void)memset(LEDs, 0, sizeof(CO_LEDs_t));
 8005930:	220c      	movs	r2, #12
 8005932:	2100      	movs	r1, #0
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f011 fb91 	bl	801705c <memset>

    return ret;
 800593a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800593e:	4618      	mov	r0, r3
 8005940:	3710      	adds	r7, #16
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
	...

08005948 <CO_LEDs_process>:

void
CO_LEDs_process(CO_LEDs_t* LEDs, uint32_t timeDifference_us, CO_NMT_internalState_t NMTstate, bool_t LSSconfig,
                bool_t ErrCANbusOff, bool_t ErrCANbusWarn, bool_t ErrRpdo, bool_t ErrSync, bool_t ErrHbCons,
                bool_t ErrOther, bool_t firmwareDownload, uint32_t* timerNext_us) {
 8005948:	b480      	push	{r7}
 800594a:	b089      	sub	sp, #36	@ 0x24
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	603b      	str	r3, [r7, #0]
 8005954:	4613      	mov	r3, r2
 8005956:	71fb      	strb	r3, [r7, #7]
    (void)timerNext_us; /* may be unused */

    uint8_t rd = 0;
 8005958:	2300      	movs	r3, #0
 800595a:	77fb      	strb	r3, [r7, #31]
    uint8_t gr = 0;
 800595c:	2300      	movs	r3, #0
 800595e:	77bb      	strb	r3, [r7, #30]
    bool_t tick = false;
 8005960:	2300      	movs	r3, #0
 8005962:	61bb      	str	r3, [r7, #24]

    LEDs->LEDtmr50ms += timeDifference_us;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	441a      	add	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	601a      	str	r2, [r3, #0]
    while (LEDs->LEDtmr50ms >= 50000U) {
 8005970:	e112      	b.n	8005b98 <CO_LEDs_process+0x250>
        bool_t rdFlickerNext = (LEDs->LEDred & (uint8_t)CO_LED_flicker) == 0U;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	7a5b      	ldrb	r3, [r3, #9]
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	2b00      	cmp	r3, #0
 800597c:	bf0c      	ite	eq
 800597e:	2301      	moveq	r3, #1
 8005980:	2300      	movne	r3, #0
 8005982:	b2db      	uxtb	r3, r3
 8005984:	613b      	str	r3, [r7, #16]

        tick = true;
 8005986:	2301      	movs	r3, #1
 8005988:	61bb      	str	r3, [r7, #24]
        LEDs->LEDtmr50ms -= 50000U;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f5a3 4343 	sub.w	r3, r3, #49920	@ 0xc300
 8005992:	3b50      	subs	r3, #80	@ 0x50
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	6013      	str	r3, [r2, #0]

        if (++LEDs->LEDtmr200ms > 3U) {
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	791b      	ldrb	r3, [r3, #4]
 800599c:	3301      	adds	r3, #1
 800599e:	b2da      	uxtb	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	711a      	strb	r2, [r3, #4]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	791b      	ldrb	r3, [r3, #4]
 80059a8:	2b03      	cmp	r3, #3
 80059aa:	f240 80dd 	bls.w	8005b68 <CO_LEDs_process+0x220>
            /* calculate 2,5Hz blinking and flashing */
            LEDs->LEDtmr200ms = 0;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	711a      	strb	r2, [r3, #4]
            rd = 0;
 80059b4:	2300      	movs	r3, #0
 80059b6:	77fb      	strb	r3, [r7, #31]
            gr = 0;
 80059b8:	2300      	movs	r3, #0
 80059ba:	77bb      	strb	r3, [r7, #30]

            if ((LEDs->LEDred & CO_LED_blink) == 0U) {
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	7a5b      	ldrb	r3, [r3, #9]
 80059c0:	f003 0302 	and.w	r3, r3, #2
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d104      	bne.n	80059d2 <CO_LEDs_process+0x8a>
                rd |= CO_LED_blink;
 80059c8:	7ffb      	ldrb	r3, [r7, #31]
 80059ca:	f043 0302 	orr.w	r3, r3, #2
 80059ce:	77fb      	strb	r3, [r7, #31]
 80059d0:	e003      	b.n	80059da <CO_LEDs_process+0x92>
            } else {
                gr |= CO_LED_blink;
 80059d2:	7fbb      	ldrb	r3, [r7, #30]
 80059d4:	f043 0302 	orr.w	r3, r3, #2
 80059d8:	77bb      	strb	r3, [r7, #30]
            }

            switch (++LEDs->LEDtmrflash_1) {
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	795b      	ldrb	r3, [r3, #5]
 80059de:	3301      	adds	r3, #1
 80059e0:	b2da      	uxtb	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	715a      	strb	r2, [r3, #5]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	795b      	ldrb	r3, [r3, #5]
 80059ea:	2b06      	cmp	r3, #6
 80059ec:	d010      	beq.n	8005a10 <CO_LEDs_process+0xc8>
 80059ee:	2b06      	cmp	r3, #6
 80059f0:	dc12      	bgt.n	8005a18 <CO_LEDs_process+0xd0>
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d002      	beq.n	80059fc <CO_LEDs_process+0xb4>
 80059f6:	2b02      	cmp	r3, #2
 80059f8:	d005      	beq.n	8005a06 <CO_LEDs_process+0xbe>
                case 1: rd |= CO_LED_flash_1; break;
                case 2: gr |= CO_LED_flash_1; break;
                case 6: LEDs->LEDtmrflash_1 = 0; break;
                default: /* none */ break;
 80059fa:	e00d      	b.n	8005a18 <CO_LEDs_process+0xd0>
                case 1: rd |= CO_LED_flash_1; break;
 80059fc:	7ffb      	ldrb	r3, [r7, #31]
 80059fe:	f043 0304 	orr.w	r3, r3, #4
 8005a02:	77fb      	strb	r3, [r7, #31]
 8005a04:	e009      	b.n	8005a1a <CO_LEDs_process+0xd2>
                case 2: gr |= CO_LED_flash_1; break;
 8005a06:	7fbb      	ldrb	r3, [r7, #30]
 8005a08:	f043 0304 	orr.w	r3, r3, #4
 8005a0c:	77bb      	strb	r3, [r7, #30]
 8005a0e:	e004      	b.n	8005a1a <CO_LEDs_process+0xd2>
                case 6: LEDs->LEDtmrflash_1 = 0; break;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2200      	movs	r2, #0
 8005a14:	715a      	strb	r2, [r3, #5]
 8005a16:	e000      	b.n	8005a1a <CO_LEDs_process+0xd2>
                default: /* none */ break;
 8005a18:	bf00      	nop
            }
            switch (++LEDs->LEDtmrflash_2) {
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	799b      	ldrb	r3, [r3, #6]
 8005a1e:	3301      	adds	r3, #1
 8005a20:	b2da      	uxtb	r2, r3
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	719a      	strb	r2, [r3, #6]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	799b      	ldrb	r3, [r3, #6]
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	2b07      	cmp	r3, #7
 8005a2e:	d821      	bhi.n	8005a74 <CO_LEDs_process+0x12c>
 8005a30:	a201      	add	r2, pc, #4	@ (adr r2, 8005a38 <CO_LEDs_process+0xf0>)
 8005a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a36:	bf00      	nop
 8005a38:	08005a59 	.word	0x08005a59
 8005a3c:	08005a63 	.word	0x08005a63
 8005a40:	08005a59 	.word	0x08005a59
 8005a44:	08005a63 	.word	0x08005a63
 8005a48:	08005a75 	.word	0x08005a75
 8005a4c:	08005a75 	.word	0x08005a75
 8005a50:	08005a75 	.word	0x08005a75
 8005a54:	08005a6d 	.word	0x08005a6d
                case 1:
                case 3: rd |= CO_LED_flash_2; break;
 8005a58:	7ffb      	ldrb	r3, [r7, #31]
 8005a5a:	f043 0308 	orr.w	r3, r3, #8
 8005a5e:	77fb      	strb	r3, [r7, #31]
 8005a60:	e009      	b.n	8005a76 <CO_LEDs_process+0x12e>
                case 2:
                case 4: gr |= CO_LED_flash_2; break;
 8005a62:	7fbb      	ldrb	r3, [r7, #30]
 8005a64:	f043 0308 	orr.w	r3, r3, #8
 8005a68:	77bb      	strb	r3, [r7, #30]
 8005a6a:	e004      	b.n	8005a76 <CO_LEDs_process+0x12e>
                case 8: LEDs->LEDtmrflash_2 = 0; break;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	719a      	strb	r2, [r3, #6]
 8005a72:	e000      	b.n	8005a76 <CO_LEDs_process+0x12e>
                default: /* none */ break;
 8005a74:	bf00      	nop
            }
            switch (++LEDs->LEDtmrflash_3) {
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	79db      	ldrb	r3, [r3, #7]
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	b2da      	uxtb	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	71da      	strb	r2, [r3, #7]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	79db      	ldrb	r3, [r3, #7]
 8005a86:	2b0a      	cmp	r3, #10
 8005a88:	bf8c      	ite	hi
 8005a8a:	2201      	movhi	r2, #1
 8005a8c:	2200      	movls	r2, #0
 8005a8e:	b2d2      	uxtb	r2, r2
 8005a90:	2a00      	cmp	r2, #0
 8005a92:	d12c      	bne.n	8005aee <CO_LEDs_process+0x1a6>
 8005a94:	2201      	movs	r2, #1
 8005a96:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9a:	f003 0254 	and.w	r2, r3, #84	@ 0x54
 8005a9e:	2a00      	cmp	r2, #0
 8005aa0:	bf14      	ite	ne
 8005aa2:	2201      	movne	r2, #1
 8005aa4:	2200      	moveq	r2, #0
 8005aa6:	b2d2      	uxtb	r2, r2
 8005aa8:	2a00      	cmp	r2, #0
 8005aaa:	d117      	bne.n	8005adc <CO_LEDs_process+0x194>
 8005aac:	f003 022a 	and.w	r2, r3, #42	@ 0x2a
 8005ab0:	2a00      	cmp	r2, #0
 8005ab2:	bf14      	ite	ne
 8005ab4:	2201      	movne	r2, #1
 8005ab6:	2200      	moveq	r2, #0
 8005ab8:	b2d2      	uxtb	r2, r2
 8005aba:	2a00      	cmp	r2, #0
 8005abc:	d109      	bne.n	8005ad2 <CO_LEDs_process+0x18a>
 8005abe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	bf14      	ite	ne
 8005ac6:	2301      	movne	r3, #1
 8005ac8:	2300      	moveq	r3, #0
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d10a      	bne.n	8005ae6 <CO_LEDs_process+0x19e>
                case 5: rd |= CO_LED_flash_3; break;
                case 2:
                case 4:
                case 6: gr |= CO_LED_flash_3; break;
                case 10: LEDs->LEDtmrflash_3 = 0; break;
                default: /* none */ break;
 8005ad0:	e00d      	b.n	8005aee <CO_LEDs_process+0x1a6>
                case 5: rd |= CO_LED_flash_3; break;
 8005ad2:	7ffb      	ldrb	r3, [r7, #31]
 8005ad4:	f043 0310 	orr.w	r3, r3, #16
 8005ad8:	77fb      	strb	r3, [r7, #31]
 8005ada:	e009      	b.n	8005af0 <CO_LEDs_process+0x1a8>
                case 6: gr |= CO_LED_flash_3; break;
 8005adc:	7fbb      	ldrb	r3, [r7, #30]
 8005ade:	f043 0310 	orr.w	r3, r3, #16
 8005ae2:	77bb      	strb	r3, [r7, #30]
 8005ae4:	e004      	b.n	8005af0 <CO_LEDs_process+0x1a8>
                case 10: LEDs->LEDtmrflash_3 = 0; break;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	71da      	strb	r2, [r3, #7]
 8005aec:	e000      	b.n	8005af0 <CO_LEDs_process+0x1a8>
                default: /* none */ break;
 8005aee:	bf00      	nop
            }
            switch (++LEDs->LEDtmrflash_4) {
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	7a1b      	ldrb	r3, [r3, #8]
 8005af4:	3301      	adds	r3, #1
 8005af6:	b2da      	uxtb	r2, r3
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	721a      	strb	r2, [r3, #8]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	7a1b      	ldrb	r3, [r3, #8]
 8005b00:	2b0c      	cmp	r3, #12
 8005b02:	bf8c      	ite	hi
 8005b04:	2201      	movhi	r2, #1
 8005b06:	2200      	movls	r2, #0
 8005b08:	b2d2      	uxtb	r2, r2
 8005b0a:	2a00      	cmp	r2, #0
 8005b0c:	d137      	bne.n	8005b7e <CO_LEDs_process+0x236>
 8005b0e:	2201      	movs	r2, #1
 8005b10:	fa02 f303 	lsl.w	r3, r2, r3
 8005b14:	f403 72aa 	and.w	r2, r3, #340	@ 0x154
 8005b18:	2a00      	cmp	r2, #0
 8005b1a:	bf14      	ite	ne
 8005b1c:	2201      	movne	r2, #1
 8005b1e:	2200      	moveq	r2, #0
 8005b20:	b2d2      	uxtb	r2, r2
 8005b22:	2a00      	cmp	r2, #0
 8005b24:	d117      	bne.n	8005b56 <CO_LEDs_process+0x20e>
 8005b26:	f003 02aa 	and.w	r2, r3, #170	@ 0xaa
 8005b2a:	2a00      	cmp	r2, #0
 8005b2c:	bf14      	ite	ne
 8005b2e:	2201      	movne	r2, #1
 8005b30:	2200      	moveq	r2, #0
 8005b32:	b2d2      	uxtb	r2, r2
 8005b34:	2a00      	cmp	r2, #0
 8005b36:	d109      	bne.n	8005b4c <CO_LEDs_process+0x204>
 8005b38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	bf14      	ite	ne
 8005b40:	2301      	movne	r3, #1
 8005b42:	2300      	moveq	r3, #0
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d10a      	bne.n	8005b60 <CO_LEDs_process+0x218>
                case 2:
                case 4:
                case 6:
                case 8: gr |= CO_LED_flash_4; break;
                case 12: LEDs->LEDtmrflash_4 = 0; break;
                default: /* none */ break;
 8005b4a:	e018      	b.n	8005b7e <CO_LEDs_process+0x236>
                case 7: rd |= CO_LED_flash_4; break;
 8005b4c:	7ffb      	ldrb	r3, [r7, #31]
 8005b4e:	f043 0320 	orr.w	r3, r3, #32
 8005b52:	77fb      	strb	r3, [r7, #31]
 8005b54:	e014      	b.n	8005b80 <CO_LEDs_process+0x238>
                case 8: gr |= CO_LED_flash_4; break;
 8005b56:	7fbb      	ldrb	r3, [r7, #30]
 8005b58:	f043 0320 	orr.w	r3, r3, #32
 8005b5c:	77bb      	strb	r3, [r7, #30]
 8005b5e:	e00f      	b.n	8005b80 <CO_LEDs_process+0x238>
                case 12: LEDs->LEDtmrflash_4 = 0; break;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	721a      	strb	r2, [r3, #8]
 8005b66:	e00b      	b.n	8005b80 <CO_LEDs_process+0x238>
            }
        } else {
            /* clear flicker and CANopen bits, keep others */
            rd = LEDs->LEDred & (0xFFU ^ (CO_LED_flicker | CO_LED_CANopen));
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	7a5b      	ldrb	r3, [r3, #9]
 8005b6c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8005b70:	77fb      	strb	r3, [r7, #31]
            gr = LEDs->LEDgreen & (0xFFU ^ (CO_LED_flicker | CO_LED_CANopen));
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	7a9b      	ldrb	r3, [r3, #10]
 8005b76:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8005b7a:	77bb      	strb	r3, [r7, #30]
 8005b7c:	e000      	b.n	8005b80 <CO_LEDs_process+0x238>
                default: /* none */ break;
 8005b7e:	bf00      	nop
        }

        /* calculate 10Hz flickering */
        if (rdFlickerNext) {
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d004      	beq.n	8005b90 <CO_LEDs_process+0x248>
            rd |= CO_LED_flicker;
 8005b86:	7ffb      	ldrb	r3, [r7, #31]
 8005b88:	f043 0301 	orr.w	r3, r3, #1
 8005b8c:	77fb      	strb	r3, [r7, #31]
 8005b8e:	e003      	b.n	8005b98 <CO_LEDs_process+0x250>
        } else {
            gr |= CO_LED_flicker;
 8005b90:	7fbb      	ldrb	r3, [r7, #30]
 8005b92:	f043 0301 	orr.w	r3, r3, #1
 8005b96:	77bb      	strb	r3, [r7, #30]
    while (LEDs->LEDtmr50ms >= 50000U) {
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	f63f aee6 	bhi.w	8005972 <CO_LEDs_process+0x2a>
        }

    } /* while (LEDs->LEDtmr50ms >= 50000) */

    if (tick) {
 8005ba6:	69bb      	ldr	r3, [r7, #24]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d077      	beq.n	8005c9c <CO_LEDs_process+0x354>
        uint8_t rd_co, gr_co;

        /* CANopen red ERROR LED */
        if (ErrCANbusOff) {
 8005bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d002      	beq.n	8005bb8 <CO_LEDs_process+0x270>
            rd_co = 1;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	75fb      	strb	r3, [r7, #23]
 8005bb6:	e032      	b.n	8005c1e <CO_LEDs_process+0x2d6>
        } else if (NMTstate == CO_NMT_INITIALIZING) {
 8005bb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d104      	bne.n	8005bca <CO_LEDs_process+0x282>
            rd_co = rd & CO_LED_flicker;
 8005bc0:	7ffb      	ldrb	r3, [r7, #31]
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	75fb      	strb	r3, [r7, #23]
 8005bc8:	e029      	b.n	8005c1e <CO_LEDs_process+0x2d6>
        } else if (ErrRpdo) {
 8005bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d004      	beq.n	8005bda <CO_LEDs_process+0x292>
            rd_co = rd & CO_LED_flash_4;
 8005bd0:	7ffb      	ldrb	r3, [r7, #31]
 8005bd2:	f003 0320 	and.w	r3, r3, #32
 8005bd6:	75fb      	strb	r3, [r7, #23]
 8005bd8:	e021      	b.n	8005c1e <CO_LEDs_process+0x2d6>
        } else if (ErrSync) {
 8005bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d004      	beq.n	8005bea <CO_LEDs_process+0x2a2>
            rd_co = rd & CO_LED_flash_3;
 8005be0:	7ffb      	ldrb	r3, [r7, #31]
 8005be2:	f003 0310 	and.w	r3, r3, #16
 8005be6:	75fb      	strb	r3, [r7, #23]
 8005be8:	e019      	b.n	8005c1e <CO_LEDs_process+0x2d6>
        } else if (ErrHbCons) {
 8005bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d004      	beq.n	8005bfa <CO_LEDs_process+0x2b2>
            rd_co = rd & CO_LED_flash_2;
 8005bf0:	7ffb      	ldrb	r3, [r7, #31]
 8005bf2:	f003 0308 	and.w	r3, r3, #8
 8005bf6:	75fb      	strb	r3, [r7, #23]
 8005bf8:	e011      	b.n	8005c1e <CO_LEDs_process+0x2d6>
        } else if (ErrCANbusWarn) {
 8005bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d004      	beq.n	8005c0a <CO_LEDs_process+0x2c2>
            rd_co = rd & CO_LED_flash_1;
 8005c00:	7ffb      	ldrb	r3, [r7, #31]
 8005c02:	f003 0304 	and.w	r3, r3, #4
 8005c06:	75fb      	strb	r3, [r7, #23]
 8005c08:	e009      	b.n	8005c1e <CO_LEDs_process+0x2d6>
        } else if (ErrOther) {
 8005c0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d004      	beq.n	8005c1a <CO_LEDs_process+0x2d2>
            rd_co = rd & CO_LED_blink;
 8005c10:	7ffb      	ldrb	r3, [r7, #31]
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	75fb      	strb	r3, [r7, #23]
 8005c18:	e001      	b.n	8005c1e <CO_LEDs_process+0x2d6>
        } else {
            rd_co = 0;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	75fb      	strb	r3, [r7, #23]
        }

        /* CANopen green RUN LED */
        if (LSSconfig) {
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d004      	beq.n	8005c2e <CO_LEDs_process+0x2e6>
            gr_co = gr & CO_LED_flicker;
 8005c24:	7fbb      	ldrb	r3, [r7, #30]
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	75bb      	strb	r3, [r7, #22]
 8005c2c:	e022      	b.n	8005c74 <CO_LEDs_process+0x32c>
        } else if (firmwareDownload) {
 8005c2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d004      	beq.n	8005c3e <CO_LEDs_process+0x2f6>
            gr_co = gr & CO_LED_flash_3;
 8005c34:	7fbb      	ldrb	r3, [r7, #30]
 8005c36:	f003 0310 	and.w	r3, r3, #16
 8005c3a:	75bb      	strb	r3, [r7, #22]
 8005c3c:	e01a      	b.n	8005c74 <CO_LEDs_process+0x32c>
        } else if (NMTstate == CO_NMT_STOPPED) {
 8005c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c42:	2b04      	cmp	r3, #4
 8005c44:	d104      	bne.n	8005c50 <CO_LEDs_process+0x308>
            gr_co = gr & CO_LED_flash_1;
 8005c46:	7fbb      	ldrb	r3, [r7, #30]
 8005c48:	f003 0304 	and.w	r3, r3, #4
 8005c4c:	75bb      	strb	r3, [r7, #22]
 8005c4e:	e011      	b.n	8005c74 <CO_LEDs_process+0x32c>
        } else if (NMTstate == CO_NMT_PRE_OPERATIONAL) {
 8005c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c54:	2b7f      	cmp	r3, #127	@ 0x7f
 8005c56:	d104      	bne.n	8005c62 <CO_LEDs_process+0x31a>
            gr_co = gr & CO_LED_blink;
 8005c58:	7fbb      	ldrb	r3, [r7, #30]
 8005c5a:	f003 0302 	and.w	r3, r3, #2
 8005c5e:	75bb      	strb	r3, [r7, #22]
 8005c60:	e008      	b.n	8005c74 <CO_LEDs_process+0x32c>
        } else if (NMTstate == CO_NMT_OPERATIONAL) {
 8005c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c66:	2b05      	cmp	r3, #5
 8005c68:	d102      	bne.n	8005c70 <CO_LEDs_process+0x328>
            gr_co = 1;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	75bb      	strb	r3, [r7, #22]
 8005c6e:	e001      	b.n	8005c74 <CO_LEDs_process+0x32c>
        } else {
            gr_co = 0;
 8005c70:	2300      	movs	r3, #0
 8005c72:	75bb      	strb	r3, [r7, #22]
        }

        if (rd_co != 0U) {
 8005c74:	7dfb      	ldrb	r3, [r7, #23]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d003      	beq.n	8005c82 <CO_LEDs_process+0x33a>
            rd |= CO_LED_CANopen;
 8005c7a:	7ffb      	ldrb	r3, [r7, #31]
 8005c7c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005c80:	77fb      	strb	r3, [r7, #31]
        }
        if (gr_co != 0U) {
 8005c82:	7dbb      	ldrb	r3, [r7, #22]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d003      	beq.n	8005c90 <CO_LEDs_process+0x348>
            gr |= CO_LED_CANopen;
 8005c88:	7fbb      	ldrb	r3, [r7, #30]
 8005c8a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005c8e:	77bb      	strb	r3, [r7, #30]
        }
        LEDs->LEDred = rd;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	7ffa      	ldrb	r2, [r7, #31]
 8005c94:	725a      	strb	r2, [r3, #9]
        LEDs->LEDgreen = gr;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	7fba      	ldrb	r2, [r7, #30]
 8005c9a:	729a      	strb	r2, [r3, #10]
        if (*timerNext_us > diff) {
            *timerNext_us = diff;
        }
    }
#endif
}
 8005c9c:	bf00      	nop
 8005c9e:	3724      	adds	r7, #36	@ 0x24
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <CO_LSSslave_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_LSSslave_receive(void* object, void* msg) {
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b090      	sub	sp, #64	@ 0x40
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
    CO_LSSslave_t* LSSslave = (CO_LSSslave_t*)object;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	637b      	str	r3, [r7, #52]	@ 0x34
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	791b      	ldrb	r3, [r3, #4]
 8005cba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    if ((DLC == 8U) && !CO_FLAG_READ(LSSslave->sendResponse)) {
 8005cbe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005cc2:	2b08      	cmp	r3, #8
 8005cc4:	f040 814f 	bne.w	8005f66 <CO_LSSslave_receive+0x2be>
 8005cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	f040 814a 	bne.w	8005f66 <CO_LSSslave_receive+0x2be>
        bool_t request_LSSslave_process = false;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        const uint8_t* data = CO_CANrxMsg_readData(msg);
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	3305      	adds	r3, #5
 8005cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t cs = data[0];
 8005cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cde:	781b      	ldrb	r3, [r3, #0]
 8005ce0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        if (cs == CO_LSS_SWITCH_STATE_GLOBAL) {
 8005ce4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005ce8:	2b04      	cmp	r3, #4
 8005cea:	d12d      	bne.n	8005d48 <CO_LSSslave_receive+0xa0>
            uint8_t mode = data[1];
 8005cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cee:	3301      	adds	r3, #1
 8005cf0:	781b      	ldrb	r3, [r3, #0]
 8005cf2:	77fb      	strb	r3, [r7, #31]

            switch (mode) {
 8005cf4:	7ffb      	ldrb	r3, [r7, #31]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d002      	beq.n	8005d00 <CO_LSSslave_receive+0x58>
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d020      	beq.n	8005d40 <CO_LSSslave_receive+0x98>
                    (void)memset(&LSSslave->lssSelect, 0, sizeof(LSSslave->lssSelect));
                    break;
                case CO_LSS_STATE_CONFIGURATION: LSSslave->lssState = CO_LSS_STATE_CONFIGURATION; break;
                default:
                    /* none */
                    break;
 8005cfe:	e12c      	b.n	8005f5a <CO_LSSslave_receive+0x2b2>
                    if ((LSSslave->lssState == CO_LSS_STATE_CONFIGURATION)
 8005d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d02:	7c1b      	ldrb	r3, [r3, #16]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d110      	bne.n	8005d2a <CO_LSSslave_receive+0x82>
                        && (LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT)
 8005d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d0e:	2bff      	cmp	r3, #255	@ 0xff
 8005d10:	d10b      	bne.n	8005d2a <CO_LSSslave_receive+0x82>
                        && (*LSSslave->pendingNodeID != CO_LSS_NODE_ID_ASSIGNMENT)) {
 8005d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	2bff      	cmp	r3, #255	@ 0xff
 8005d1a:	d006      	beq.n	8005d2a <CO_LSSslave_receive+0x82>
                        LSSslave->service = cs;
 8005d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d1e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005d22:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                        request_LSSslave_process = true;
 8005d26:	2301      	movs	r3, #1
 8005d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    LSSslave->lssState = CO_LSS_STATE_WAITING;
 8005d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	741a      	strb	r2, [r3, #16]
                    (void)memset(&LSSslave->lssSelect, 0, sizeof(LSSslave->lssSelect));
 8005d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d32:	3314      	adds	r3, #20
 8005d34:	2210      	movs	r2, #16
 8005d36:	2100      	movs	r1, #0
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f011 f98f 	bl	801705c <memset>
                    break;
 8005d3e:	e10c      	b.n	8005f5a <CO_LSSslave_receive+0x2b2>
                case CO_LSS_STATE_CONFIGURATION: LSSslave->lssState = CO_LSS_STATE_CONFIGURATION; break;
 8005d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d42:	2201      	movs	r2, #1
 8005d44:	741a      	strb	r2, [r3, #16]
 8005d46:	e108      	b.n	8005f5a <CO_LSSslave_receive+0x2b2>
            }
        } else if (LSSslave->lssState == CO_LSS_STATE_WAITING) {
 8005d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d4a:	7c1b      	ldrb	r3, [r3, #16]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f040 80f0 	bne.w	8005f32 <CO_LSSslave_receive+0x28a>
            switch (cs) {
 8005d52:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005d56:	3b40      	subs	r3, #64	@ 0x40
 8005d58:	2b11      	cmp	r3, #17
 8005d5a:	f200 80f9 	bhi.w	8005f50 <CO_LSSslave_receive+0x2a8>
 8005d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d64 <CO_LSSslave_receive+0xbc>)
 8005d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d64:	08005dad 	.word	0x08005dad
 8005d68:	08005dbd 	.word	0x08005dbd
 8005d6c:	08005dcd 	.word	0x08005dcd
 8005d70:	08005ddd 	.word	0x08005ddd
 8005d74:	08005f51 	.word	0x08005f51
 8005d78:	08005f51 	.word	0x08005f51
 8005d7c:	08005f51 	.word	0x08005f51
 8005d80:	08005f51 	.word	0x08005f51
 8005d84:	08005f51 	.word	0x08005f51
 8005d88:	08005f51 	.word	0x08005f51
 8005d8c:	08005f51 	.word	0x08005f51
 8005d90:	08005f51 	.word	0x08005f51
 8005d94:	08005f51 	.word	0x08005f51
 8005d98:	08005f51 	.word	0x08005f51
 8005d9c:	08005f51 	.word	0x08005f51
 8005da0:	08005f51 	.word	0x08005f51
 8005da4:	08005f51 	.word	0x08005f51
 8005da8:	08005e39 	.word	0x08005e39
                case CO_LSS_SWITCH_STATE_SEL_VENDOR: {
                    uint32_t valSw;
                    (void)memcpy((void*)(&valSw), (const void*)(&data[1]), sizeof(valSw));
 8005dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dae:	3301      	adds	r3, #1
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	61bb      	str	r3, [r7, #24]
                    LSSslave->lssSelect.identity.vendorID = CO_SWAP_32(valSw);
 8005db4:	69ba      	ldr	r2, [r7, #24]
 8005db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005db8:	615a      	str	r2, [r3, #20]
                    break;
 8005dba:	e0ce      	b.n	8005f5a <CO_LSSslave_receive+0x2b2>
                }
                case CO_LSS_SWITCH_STATE_SEL_PRODUCT: {
                    uint32_t valSw;
                    (void)memcpy((void*)(&valSw), (const void*)(&data[1]), sizeof(valSw));
 8005dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	617b      	str	r3, [r7, #20]
                    LSSslave->lssSelect.identity.productCode = CO_SWAP_32(valSw);
 8005dc4:	697a      	ldr	r2, [r7, #20]
 8005dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dc8:	619a      	str	r2, [r3, #24]
                    break;
 8005dca:	e0c6      	b.n	8005f5a <CO_LSSslave_receive+0x2b2>
                }
                case CO_LSS_SWITCH_STATE_SEL_REV: {
                    uint32_t valSw;
                    (void)memcpy((void*)(&valSw), (const void*)(&data[1]), sizeof(valSw));
 8005dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dce:	3301      	adds	r3, #1
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	613b      	str	r3, [r7, #16]
                    LSSslave->lssSelect.identity.revisionNumber = CO_SWAP_32(valSw);
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dd8:	61da      	str	r2, [r3, #28]
                    break;
 8005dda:	e0be      	b.n	8005f5a <CO_LSSslave_receive+0x2b2>
                }
                case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
                    uint32_t valSw;
                    (void)memcpy((void*)(&valSw), (const void*)(&data[1]), sizeof(valSw));
 8005ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dde:	3301      	adds	r3, #1
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	60fb      	str	r3, [r7, #12]
                    LSSslave->lssSelect.identity.serialNumber = CO_SWAP_32(valSw);
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de8:	621a      	str	r2, [r3, #32]

                    if (CO_LSS_ADDRESS_EQUAL(LSSslave->lssAddress, LSSslave->lssSelect)) {
 8005dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	f040 80ae 	bne.w	8005f54 <CO_LSSslave_receive+0x2ac>
 8005df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dfa:	689a      	ldr	r2, [r3, #8]
 8005dfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dfe:	69db      	ldr	r3, [r3, #28]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	f040 80a7 	bne.w	8005f54 <CO_LSSslave_receive+0x2ac>
 8005e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e08:	68da      	ldr	r2, [r3, #12]
 8005e0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	f040 80a0 	bne.w	8005f54 <CO_LSSslave_receive+0x2ac>
 8005e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	f040 8099 	bne.w	8005f54 <CO_LSSslave_receive+0x2ac>
                        LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 8005e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e24:	2201      	movs	r2, #1
 8005e26:	741a      	strb	r2, [r3, #16]
                        LSSslave->service = cs;
 8005e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e2a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005e2e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                        request_LSSslave_process = true;
 8005e32:	2301      	movs	r3, #1
 8005e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    }
                    break;
 8005e36:	e08d      	b.n	8005f54 <CO_LSSslave_receive+0x2ac>
                }
                case CO_LSS_IDENT_FASTSCAN: {
                    /* fastscan is only active on unconfigured nodes */
                    if ((*LSSslave->pendingNodeID == CO_LSS_NODE_ID_ASSIGNMENT)
 8005e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e3c:	781b      	ldrb	r3, [r3, #0]
 8005e3e:	2bff      	cmp	r3, #255	@ 0xff
 8005e40:	f040 808a 	bne.w	8005f58 <CO_LSSslave_receive+0x2b0>
                        && (LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT)) {
 8005e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e4a:	2bff      	cmp	r3, #255	@ 0xff
 8005e4c:	f040 8084 	bne.w	8005f58 <CO_LSSslave_receive+0x2b0>
                        uint8_t bitCheck = data[5];
 8005e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e52:	3305      	adds	r3, #5
 8005e54:	781b      	ldrb	r3, [r3, #0]
 8005e56:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
                        uint8_t lssSub = data[6];
 8005e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e5c:	3306      	adds	r3, #6
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
                        uint8_t lssNext = data[7];
 8005e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e66:	3307      	adds	r3, #7
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
                        uint32_t valSw;
                        uint32_t idNumber;
                        bool_t ack;

                        if (!CO_LSS_FASTSCAN_BITCHECK_VALID(bitCheck) || !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssSub)
 8005e6e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005e72:	2b1f      	cmp	r3, #31
 8005e74:	d903      	bls.n	8005e7e <CO_LSSslave_receive+0x1d6>
 8005e76:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005e7a:	2b80      	cmp	r3, #128	@ 0x80
 8005e7c:	d16d      	bne.n	8005f5a <CO_LSSslave_receive+0x2b2>
 8005e7e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005e82:	2b03      	cmp	r3, #3
 8005e84:	d869      	bhi.n	8005f5a <CO_LSSslave_receive+0x2b2>
                            || !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssNext)) {
 8005e86:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005e8a:	2b03      	cmp	r3, #3
 8005e8c:	d865      	bhi.n	8005f5a <CO_LSSslave_receive+0x2b2>
                            /* Invalid request */
                            break;
                        }

                        (void)memcpy((void*)(&valSw), (const void*)(&data[1]), sizeof(valSw));
 8005e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e90:	3301      	adds	r3, #1
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	60bb      	str	r3, [r7, #8]
                        idNumber = CO_SWAP_32(valSw);
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	627b      	str	r3, [r7, #36]	@ 0x24
                        ack = false;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	63bb      	str	r3, [r7, #56]	@ 0x38

                        if (bitCheck == CO_LSS_FASTSCAN_CONFIRM) {
 8005e9e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005ea2:	2b80      	cmp	r3, #128	@ 0x80
 8005ea4:	d10d      	bne.n	8005ec2 <CO_LSSslave_receive+0x21a>
                            /* Confirm, Reset */
                            ack = true;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	63bb      	str	r3, [r7, #56]	@ 0x38
                            LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 8005eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eac:	2200      	movs	r2, #0
 8005eae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                            (void)memset(&LSSslave->lssFastscan, 0, sizeof(LSSslave->lssFastscan));
 8005eb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eb4:	3324      	adds	r3, #36	@ 0x24
 8005eb6:	2210      	movs	r2, #16
 8005eb8:	2100      	movs	r1, #0
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f011 f8ce 	bl	801705c <memset>
 8005ec0:	e02c      	b.n	8005f1c <CO_LSSslave_receive+0x274>
                        } else if (LSSslave->fastscanPos == lssSub) {
 8005ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ec4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005ec8:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d125      	bne.n	8005f1c <CO_LSSslave_receive+0x274>
                            uint32_t mask = 0xFFFFFFFFU << bitCheck;
 8005ed0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8005edc:	623b      	str	r3, [r7, #32]

                            if ((LSSslave->lssAddress.addr[lssSub] & mask) == (idNumber & mask)) {
 8005ede:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8005ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ee4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eea:	405a      	eors	r2, r3
 8005eec:	6a3b      	ldr	r3, [r7, #32]
 8005eee:	4013      	ands	r3, r2
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d113      	bne.n	8005f1c <CO_LSSslave_receive+0x274>
                                /* all requested bits match */
                                ack = true;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	63bb      	str	r3, [r7, #56]	@ 0x38
                                LSSslave->fastscanPos = lssNext;
 8005ef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005efa:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8005efe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

                                if ((bitCheck == 0U) && (lssNext < lssSub)) {
 8005f02:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d108      	bne.n	8005f1c <CO_LSSslave_receive+0x274>
 8005f0a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8005f0e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d202      	bcs.n	8005f1c <CO_LSSslave_receive+0x274>
                                    /* complete match, enter configuration state */
                                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 8005f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f18:	2201      	movs	r2, #1
 8005f1a:	741a      	strb	r2, [r3, #16]
                                }
                            }
                        } else { /* MISRA C 2004 14.10 */
                        }
                        if (ack) {
 8005f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d01a      	beq.n	8005f58 <CO_LSSslave_receive+0x2b0>
#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE_FASTSCAN_DIRECT_RESPOND) != 0
                            LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
                            (void)memset(&LSSslave->TXbuff->data[1], 0, sizeof(LSSslave->TXbuff->data) - 1U);
                            (void)CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
#else
                            LSSslave->service = cs;
 8005f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f24:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005f28:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                            request_LSSslave_process = true;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
                        }
                    }
                    break;
 8005f30:	e012      	b.n	8005f58 <CO_LSSslave_receive+0x2b0>
                    /* none */
                    break;
                }
            }
        } else { /* LSSslave->lssState == CO_LSS_STATE_CONFIGURATION */
            (void)memcpy((void*)(&LSSslave->CANdata[0]), (const void*)(&data[0]), sizeof(LSSslave->CANdata));
 8005f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f34:	3349      	adds	r3, #73	@ 0x49
 8005f36:	2208      	movs	r2, #8
 8005f38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f011 f931 	bl	80171a2 <memcpy>
            LSSslave->service = cs;
 8005f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f42:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005f46:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
            request_LSSslave_process = true;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f4e:	e004      	b.n	8005f5a <CO_LSSslave_receive+0x2b2>
                    break;
 8005f50:	bf00      	nop
 8005f52:	e002      	b.n	8005f5a <CO_LSSslave_receive+0x2b2>
                    break;
 8005f54:	bf00      	nop
 8005f56:	e000      	b.n	8005f5a <CO_LSSslave_receive+0x2b2>
                    break;
 8005f58:	bf00      	nop
        }

        if (request_LSSslave_process) {
 8005f5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d002      	beq.n	8005f66 <CO_LSSslave_receive+0x2be>
            CO_FLAG_SET(LSSslave->sendResponse);
 8005f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f62:	2201      	movs	r2, #1
 8005f64:	645a      	str	r2, [r3, #68]	@ 0x44
                LSSslave->pFunctSignalPre(LSSslave->functSignalObjectPre);
            }
#endif
        }
    }
}
 8005f66:	bf00      	nop
 8005f68:	3740      	adds	r7, #64	@ 0x40
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop

08005f70 <CO_LSSslave_init>:

CO_ReturnError_t
CO_LSSslave_init(CO_LSSslave_t* LSSslave, CO_LSS_address_t* lssAddress, uint16_t* pendingBitRate,
                 uint8_t* pendingNodeID, CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdx, uint16_t CANidLssMaster,
                 CO_CANmodule_t* CANdevTx, uint16_t CANdevTxIdx, uint16_t CANidLssSlave) {
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b08a      	sub	sp, #40	@ 0x28
 8005f74:	af04      	add	r7, sp, #16
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	607a      	str	r2, [r7, #4]
 8005f7c:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	75fb      	strb	r3, [r7, #23]

    /* verify arguments */
    if ((LSSslave == NULL) || (pendingBitRate == NULL) || (pendingNodeID == NULL) || (CANdevRx == NULL)
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d018      	beq.n	8005fba <CO_LSSslave_init+0x4a>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d015      	beq.n	8005fba <CO_LSSslave_init+0x4a>
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d012      	beq.n	8005fba <CO_LSSslave_init+0x4a>
 8005f94:	6a3b      	ldr	r3, [r7, #32]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d00f      	beq.n	8005fba <CO_LSSslave_init+0x4a>
        || (CANdevTx == NULL) || !CO_LSS_NODE_ID_VALID(*pendingNodeID)) {
 8005f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00c      	beq.n	8005fba <CO_LSSslave_init+0x4a>
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	781b      	ldrb	r3, [r3, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d004      	beq.n	8005fb2 <CO_LSSslave_init+0x42>
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	b25b      	sxtb	r3, r3
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	da06      	bge.n	8005fc0 <CO_LSSslave_init+0x50>
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	781b      	ldrb	r3, [r3, #0]
 8005fb6:	2bff      	cmp	r3, #255	@ 0xff
 8005fb8:	d002      	beq.n	8005fc0 <CO_LSSslave_init+0x50>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005fba:	f04f 33ff 	mov.w	r3, #4294967295
 8005fbe:	e046      	b.n	800604e <CO_LSSslave_init+0xde>
    }

    /* Application must make sure that lssAddress is filled with data. */

    /* clear the object */
    (void)memset(LSSslave, 0, sizeof(CO_LSSslave_t));
 8005fc0:	2274      	movs	r2, #116	@ 0x74
 8005fc2:	2100      	movs	r1, #0
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	f011 f849 	bl	801705c <memset>

    /* Configure object variables */
    (void)memcpy(&LSSslave->lssAddress, lssAddress, sizeof(LSSslave->lssAddress));
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2210      	movs	r2, #16
 8005fce:	68b9      	ldr	r1, [r7, #8]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f011 f8e6 	bl	80171a2 <memcpy>
    LSSslave->lssState = CO_LSS_STATE_WAITING;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	741a      	strb	r2, [r3, #16]
    LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    LSSslave->pendingBitRate = pendingBitRate;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	639a      	str	r2, [r3, #56]	@ 0x38
    LSSslave->pendingNodeID = pendingNodeID;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	683a      	ldr	r2, [r7, #0]
 8005fee:	63da      	str	r2, [r3, #60]	@ 0x3c
    LSSslave->activeNodeID = *pendingNodeID;
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	781a      	ldrb	r2, [r3, #0]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    CO_FLAG_CLEAR(LSSslave->sendResponse);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* configure LSS CAN Master message reception */
    ret = CO_CANrxBufferInit(CANdevRx, CANdevRxIdx, CANidLssMaster, 0x7FF, false, (void*)LSSslave, CO_LSSslave_receive);
 8006000:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006002:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8006004:	4b14      	ldr	r3, [pc, #80]	@ (8006058 <CO_LSSslave_init+0xe8>)
 8006006:	9302      	str	r3, [sp, #8]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	9301      	str	r3, [sp, #4]
 800600c:	2300      	movs	r3, #0
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8006014:	6a38      	ldr	r0, [r7, #32]
 8006016:	f001 fab1 	bl	800757c <CO_CANrxBufferInit>
 800601a:	4603      	mov	r3, r0
 800601c:	75fb      	strb	r3, [r7, #23]

    /* configure LSS CAN Slave response message transmission */
    LSSslave->CANdevTx = CANdevTx;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006022:	66da      	str	r2, [r3, #108]	@ 0x6c
    LSSslave->TXbuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, CANidLssSlave, false, 8, false);
 8006024:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006026:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8006028:	2300      	movs	r3, #0
 800602a:	9301      	str	r3, [sp, #4]
 800602c:	2308      	movs	r3, #8
 800602e:	9300      	str	r3, [sp, #0]
 8006030:	2300      	movs	r3, #0
 8006032:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006034:	f001 fb00 	bl	8007638 <CO_CANtxBufferInit>
 8006038:	4602      	mov	r2, r0
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	671a      	str	r2, [r3, #112]	@ 0x70

    if (LSSslave->TXbuff == NULL) {
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006042:	2b00      	cmp	r3, #0
 8006044:	d101      	bne.n	800604a <CO_LSSslave_init+0xda>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8006046:	23ff      	movs	r3, #255	@ 0xff
 8006048:	75fb      	strb	r3, [r7, #23]
    }

    return ret;
 800604a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800604e:	4618      	mov	r0, r3
 8006050:	3718      	adds	r7, #24
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
 8006056:	bf00      	nop
 8006058:	08005ca9 	.word	0x08005ca9

0800605c <CO_LSSslave_process>:
        LSSslave->pFunctLSScfgStore = pFunctLSScfgStore;
    }
}

bool_t
CO_LSSslave_process(CO_LSSslave_t* LSSslave) {
 800605c:	b580      	push	{r7, lr}
 800605e:	b08c      	sub	sp, #48	@ 0x30
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
    bool_t resetCommunication = false;
 8006064:	2300      	movs	r3, #0
 8006066:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (CO_FLAG_READ(LSSslave->sendResponse)) {
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800606c:	2b00      	cmp	r3, #0
 800606e:	f000 8202 	beq.w	8006476 <CO_LSSslave_process+0x41a>
        uint8_t nid;
        uint8_t errorCode;
        uint8_t errorCodeManuf;
        uint8_t tableSelector;
        uint8_t tableIndex;
        bool_t CANsend = false;
 8006072:	2300      	movs	r3, #0
 8006074:	627b      	str	r3, [r7, #36]	@ 0x24
        uint32_t valSw;

        (void)memset(&LSSslave->TXbuff->data[0], 0, sizeof(LSSslave->TXbuff->data));
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800607a:	3305      	adds	r3, #5
 800607c:	2208      	movs	r2, #8
 800607e:	2100      	movs	r1, #0
 8006080:	4618      	mov	r0, r3
 8006082:	f010 ffeb 	bl	801705c <memset>

        switch (LSSslave->service) {
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800608c:	3b04      	subs	r3, #4
 800608e:	2b5a      	cmp	r3, #90	@ 0x5a
 8006090:	f200 81dc 	bhi.w	800644c <CO_LSSslave_process+0x3f0>
 8006094:	a201      	add	r2, pc, #4	@ (adr r2, 800609c <CO_LSSslave_process+0x40>)
 8006096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800609a:	bf00      	nop
 800609c:	08006209 	.word	0x08006209
 80060a0:	0800644d 	.word	0x0800644d
 80060a4:	0800644d 	.word	0x0800644d
 80060a8:	0800644d 	.word	0x0800644d
 80060ac:	0800644d 	.word	0x0800644d
 80060b0:	0800644d 	.word	0x0800644d
 80060b4:	0800644d 	.word	0x0800644d
 80060b8:	0800644d 	.word	0x0800644d
 80060bc:	0800644d 	.word	0x0800644d
 80060c0:	0800644d 	.word	0x0800644d
 80060c4:	0800644d 	.word	0x0800644d
 80060c8:	0800644d 	.word	0x0800644d
 80060cc:	0800644d 	.word	0x0800644d
 80060d0:	0800621d 	.word	0x0800621d
 80060d4:	0800644d 	.word	0x0800644d
 80060d8:	0800626b 	.word	0x0800626b
 80060dc:	0800644d 	.word	0x0800644d
 80060e0:	08006307 	.word	0x08006307
 80060e4:	0800644d 	.word	0x0800644d
 80060e8:	08006343 	.word	0x08006343
 80060ec:	0800644d 	.word	0x0800644d
 80060f0:	0800644d 	.word	0x0800644d
 80060f4:	0800644d 	.word	0x0800644d
 80060f8:	0800644d 	.word	0x0800644d
 80060fc:	0800644d 	.word	0x0800644d
 8006100:	0800644d 	.word	0x0800644d
 8006104:	0800644d 	.word	0x0800644d
 8006108:	0800644d 	.word	0x0800644d
 800610c:	0800644d 	.word	0x0800644d
 8006110:	0800644d 	.word	0x0800644d
 8006114:	0800644d 	.word	0x0800644d
 8006118:	0800644d 	.word	0x0800644d
 800611c:	0800644d 	.word	0x0800644d
 8006120:	0800644d 	.word	0x0800644d
 8006124:	0800644d 	.word	0x0800644d
 8006128:	0800644d 	.word	0x0800644d
 800612c:	0800644d 	.word	0x0800644d
 8006130:	0800644d 	.word	0x0800644d
 8006134:	0800644d 	.word	0x0800644d
 8006138:	0800644d 	.word	0x0800644d
 800613c:	0800644d 	.word	0x0800644d
 8006140:	0800644d 	.word	0x0800644d
 8006144:	0800644d 	.word	0x0800644d
 8006148:	0800644d 	.word	0x0800644d
 800614c:	0800644d 	.word	0x0800644d
 8006150:	0800644d 	.word	0x0800644d
 8006154:	0800644d 	.word	0x0800644d
 8006158:	0800644d 	.word	0x0800644d
 800615c:	0800644d 	.word	0x0800644d
 8006160:	0800644d 	.word	0x0800644d
 8006164:	0800644d 	.word	0x0800644d
 8006168:	0800644d 	.word	0x0800644d
 800616c:	0800644d 	.word	0x0800644d
 8006170:	0800644d 	.word	0x0800644d
 8006174:	0800644d 	.word	0x0800644d
 8006178:	0800644d 	.word	0x0800644d
 800617c:	0800644d 	.word	0x0800644d
 8006180:	0800644d 	.word	0x0800644d
 8006184:	0800644d 	.word	0x0800644d
 8006188:	0800644d 	.word	0x0800644d
 800618c:	0800644d 	.word	0x0800644d
 8006190:	0800644d 	.word	0x0800644d
 8006194:	0800644d 	.word	0x0800644d
 8006198:	0800620f 	.word	0x0800620f
 800619c:	0800644d 	.word	0x0800644d
 80061a0:	0800644d 	.word	0x0800644d
 80061a4:	0800644d 	.word	0x0800644d
 80061a8:	0800644d 	.word	0x0800644d
 80061ac:	0800644d 	.word	0x0800644d
 80061b0:	0800644d 	.word	0x0800644d
 80061b4:	0800644d 	.word	0x0800644d
 80061b8:	0800644d 	.word	0x0800644d
 80061bc:	0800644d 	.word	0x0800644d
 80061c0:	0800644d 	.word	0x0800644d
 80061c4:	0800644d 	.word	0x0800644d
 80061c8:	0800644d 	.word	0x0800644d
 80061cc:	0800644d 	.word	0x0800644d
 80061d0:	0800643f 	.word	0x0800643f
 80061d4:	0800644d 	.word	0x0800644d
 80061d8:	0800644d 	.word	0x0800644d
 80061dc:	0800644d 	.word	0x0800644d
 80061e0:	0800644d 	.word	0x0800644d
 80061e4:	0800644d 	.word	0x0800644d
 80061e8:	0800644d 	.word	0x0800644d
 80061ec:	0800644d 	.word	0x0800644d
 80061f0:	0800644d 	.word	0x0800644d
 80061f4:	08006399 	.word	0x08006399
 80061f8:	080063bb 	.word	0x080063bb
 80061fc:	080063dd 	.word	0x080063dd
 8006200:	080063ff 	.word	0x080063ff
 8006204:	08006421 	.word	0x08006421
            case CO_LSS_SWITCH_STATE_GLOBAL: {
                /* Node-Id was unconfigured before, now it is configured,
                 * enter the NMT Reset communication autonomously. */
                resetCommunication = true;
 8006208:	2301      	movs	r3, #1
 800620a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                break;
 800620c:	e125      	b.n	800645a <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
                LSSslave->TXbuff->data[0] = CO_LSS_SWITCH_STATE_SEL;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006212:	2244      	movs	r2, #68	@ 0x44
 8006214:	715a      	strb	r2, [r3, #5]
                CANsend = true;
 8006216:	2301      	movs	r3, #1
 8006218:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 800621a:	e11e      	b.n	800645a <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_CFG_NODE_ID: {
                nid = LSSslave->CANdata[1];
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8006222:	74fb      	strb	r3, [r7, #19]
                errorCode = CO_LSS_CFG_NODE_ID_OK;
 8006224:	2300      	movs	r3, #0
 8006226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

                if (CO_LSS_NODE_ID_VALID(nid)) {
 800622a:	7cfb      	ldrb	r3, [r7, #19]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d003      	beq.n	8006238 <CO_LSSslave_process+0x1dc>
 8006230:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006234:	2b00      	cmp	r3, #0
 8006236:	da02      	bge.n	800623e <CO_LSSslave_process+0x1e2>
 8006238:	7cfb      	ldrb	r3, [r7, #19]
 800623a:	2bff      	cmp	r3, #255	@ 0xff
 800623c:	d104      	bne.n	8006248 <CO_LSSslave_process+0x1ec>
                    *LSSslave->pendingNodeID = nid;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006242:	7cfa      	ldrb	r2, [r7, #19]
 8006244:	701a      	strb	r2, [r3, #0]
 8006246:	e002      	b.n	800624e <CO_LSSslave_process+0x1f2>
                } else {
                    errorCode = CO_LSS_CFG_NODE_ID_OUT_OF_RANGE;
 8006248:	2301      	movs	r3, #1
 800624a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                }

                /* send confirmation */
                LSSslave->TXbuff->data[0] = LSSslave->service;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 8006258:	715a      	strb	r2, [r3, #5]
                LSSslave->TXbuff->data[1] = errorCode;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800625e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006262:	719a      	strb	r2, [r3, #6]
                /* we do not use spec-error, always 0 */
                CANsend = true;
 8006264:	2301      	movs	r3, #1
 8006266:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 8006268:	e0f7      	b.n	800645a <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_CFG_BIT_TIMING: {
                if (LSSslave->pFunctLSScheckBitRate == NULL) {
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 80ee 	beq.w	8006450 <CO_LSSslave_process+0x3f4>
                    /* setting bit timing is not supported. Drop request */
                    break;
                }

                tableSelector = LSSslave->CANdata[1];
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800627a:	777b      	strb	r3, [r7, #29]
                tableIndex = LSSslave->CANdata[2];
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8006282:	773b      	strb	r3, [r7, #28]
                errorCode = CO_LSS_CFG_BIT_TIMING_OK;
 8006284:	2300      	movs	r3, #0
 8006286:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OK;
 800628a:	2300      	movs	r3, #0
 800628c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

                if ((tableSelector == 0U) && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 8006290:	7f7b      	ldrb	r3, [r7, #29]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d121      	bne.n	80062da <CO_LSSslave_process+0x27e>
 8006296:	7f3b      	ldrb	r3, [r7, #28]
 8006298:	2b05      	cmp	r3, #5
 800629a:	d01e      	beq.n	80062da <CO_LSSslave_process+0x27e>
 800629c:	7f3b      	ldrb	r3, [r7, #28]
 800629e:	2b09      	cmp	r3, #9
 80062a0:	d81b      	bhi.n	80062da <CO_LSSslave_process+0x27e>
                    uint16_t bit = CO_LSS_bitTimingTableLookup[tableIndex];
 80062a2:	7f3b      	ldrb	r3, [r7, #28]
 80062a4:	4a76      	ldr	r2, [pc, #472]	@ (8006480 <CO_LSSslave_process+0x424>)
 80062a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062aa:	837b      	strh	r3, [r7, #26]
                    bool_t bit_rate_supported = LSSslave->pFunctLSScheckBitRate(LSSslave->functLSScheckBitRateObject,
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062b0:	687a      	ldr	r2, [r7, #4]
 80062b2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80062b4:	8b79      	ldrh	r1, [r7, #26]
 80062b6:	4610      	mov	r0, r2
 80062b8:	4798      	blx	r3
 80062ba:	6178      	str	r0, [r7, #20]
                                                                                bit);

                    if (bit_rate_supported) {
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d004      	beq.n	80062cc <CO_LSSslave_process+0x270>
                        *LSSslave->pendingBitRate = bit;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c6:	8b7a      	ldrh	r2, [r7, #26]
 80062c8:	801a      	strh	r2, [r3, #0]
                if ((tableSelector == 0U) && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 80062ca:	e009      	b.n	80062e0 <CO_LSSslave_process+0x284>
                    } else {
                        errorCode = CO_LSS_CFG_BIT_TIMING_MANUFACTURER;
 80062cc:	23ff      	movs	r3, #255	@ 0xff
 80062ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                        errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 80062d2:	2301      	movs	r3, #1
 80062d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
                if ((tableSelector == 0U) && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 80062d8:	e002      	b.n	80062e0 <CO_LSSslave_process+0x284>
                    }
                } else {
                    /* we currently only support CiA301 bit timing table */
                    errorCode = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 80062da:	2301      	movs	r3, #1
 80062dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                }

                /* send confirmation */
                LSSslave->TXbuff->data[0] = LSSslave->service;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062e4:	687a      	ldr	r2, [r7, #4]
 80062e6:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 80062ea:	715a      	strb	r2, [r3, #5]
                LSSslave->TXbuff->data[1] = errorCode;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062f0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80062f4:	719a      	strb	r2, [r3, #6]
                LSSslave->TXbuff->data[2] = errorCodeManuf;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062fa:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80062fe:	71da      	strb	r2, [r3, #7]
                CANsend = true;
 8006300:	2301      	movs	r3, #1
 8006302:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 8006304:	e0a9      	b.n	800645a <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_CFG_ACTIVATE_BIT_TIMING: {
                if (LSSslave->pFunctLSScheckBitRate == NULL) {
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800630a:	2b00      	cmp	r3, #0
 800630c:	f000 80a2 	beq.w	8006454 <CO_LSSslave_process+0x3f8>
                    /* setting bit timing is not supported. Drop request */
                    break;
                }

                /* notify application */
                if (LSSslave->pFunctLSSactivateBitRate != NULL) {
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006314:	2b00      	cmp	r3, #0
 8006316:	f000 809f 	beq.w	8006458 <CO_LSSslave_process+0x3fc>
                    uint16_t delay = ((uint16_t)LSSslave->CANdata[2]) << 8;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8006320:	021b      	lsls	r3, r3, #8
 8006322:	83fb      	strh	r3, [r7, #30]
                    delay |= LSSslave->CANdata[1];
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800632a:	461a      	mov	r2, r3
 800632c:	8bfb      	ldrh	r3, [r7, #30]
 800632e:	4313      	orrs	r3, r2
 8006330:	83fb      	strh	r3, [r7, #30]
                    LSSslave->pFunctLSSactivateBitRate(LSSslave->functLSSactivateBitRateObject, delay);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 800633a:	8bf9      	ldrh	r1, [r7, #30]
 800633c:	4610      	mov	r0, r2
 800633e:	4798      	blx	r3
                }
                break;
 8006340:	e08a      	b.n	8006458 <CO_LSSslave_process+0x3fc>
            }
            case CO_LSS_CFG_STORE: {
                errorCode = CO_LSS_CFG_STORE_OK;
 8006342:	2300      	movs	r3, #0
 8006344:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

                if (LSSslave->pFunctLSScfgStore == NULL) {
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800634c:	2b00      	cmp	r3, #0
 800634e:	d103      	bne.n	8006358 <CO_LSSslave_process+0x2fc>
                    /* storing is not supported. Reply error */
                    errorCode = CO_LSS_CFG_STORE_NOT_SUPPORTED;
 8006350:	2301      	movs	r3, #1
 8006352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006356:	e011      	b.n	800637c <CO_LSSslave_process+0x320>
                } else {
                    bool_t result;
                    /* Store "pending" to "persistent" */
                    result = LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject, *LSSslave->pendingNodeID,
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800635c:	687a      	ldr	r2, [r7, #4]
 800635e:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006364:	7811      	ldrb	r1, [r2, #0]
                                                         *LSSslave->pendingBitRate);
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                    result = LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject, *LSSslave->pendingNodeID,
 800636a:	8812      	ldrh	r2, [r2, #0]
 800636c:	4798      	blx	r3
 800636e:	6238      	str	r0, [r7, #32]
                    if (!result) {
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d102      	bne.n	800637c <CO_LSSslave_process+0x320>
                        errorCode = CO_LSS_CFG_STORE_FAILED;
 8006376:	2302      	movs	r3, #2
 8006378:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                    }
                }

                /* send confirmation */
                LSSslave->TXbuff->data[0] = LSSslave->service;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 8006386:	715a      	strb	r2, [r3, #5]
                LSSslave->TXbuff->data[1] = errorCode;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800638c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006390:	719a      	strb	r2, [r3, #6]
                /* we do not use spec-error, always 0 */
                CANsend = true;
 8006392:	2301      	movs	r3, #1
 8006394:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 8006396:	e060      	b.n	800645a <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_INQUIRE_VENDOR: {
                LSSslave->TXbuff->data[0] = LSSslave->service;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800639c:	687a      	ldr	r2, [r7, #4]
 800639e:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 80063a2:	715a      	strb	r2, [r3, #5]
                valSw = CO_SWAP_32(LSSslave->lssAddress.identity.vendorID);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	60fb      	str	r3, [r7, #12]
                (void)memcpy((void*)(&LSSslave->TXbuff->data[1]), (const void*)(&valSw), sizeof(valSw));
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ae:	3306      	adds	r3, #6
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	601a      	str	r2, [r3, #0]
                CANsend = true;
 80063b4:	2301      	movs	r3, #1
 80063b6:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 80063b8:	e04f      	b.n	800645a <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_INQUIRE_PRODUCT: {
                LSSslave->TXbuff->data[0] = LSSslave->service;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 80063c4:	715a      	strb	r2, [r3, #5]
                valSw = CO_SWAP_32(LSSslave->lssAddress.identity.productCode);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	60fb      	str	r3, [r7, #12]
                (void)memcpy((void*)(&LSSslave->TXbuff->data[1]), (const void*)(&valSw), sizeof(valSw));
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063d0:	3306      	adds	r3, #6
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	601a      	str	r2, [r3, #0]
                CANsend = true;
 80063d6:	2301      	movs	r3, #1
 80063d8:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 80063da:	e03e      	b.n	800645a <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_INQUIRE_REV: {
                LSSslave->TXbuff->data[0] = LSSslave->service;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 80063e6:	715a      	strb	r2, [r3, #5]
                valSw = CO_SWAP_32(LSSslave->lssAddress.identity.revisionNumber);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	60fb      	str	r3, [r7, #12]
                (void)memcpy((void*)(&LSSslave->TXbuff->data[1]), (const void*)(&valSw), sizeof(valSw));
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063f2:	3306      	adds	r3, #6
 80063f4:	68fa      	ldr	r2, [r7, #12]
 80063f6:	601a      	str	r2, [r3, #0]
                CANsend = true;
 80063f8:	2301      	movs	r3, #1
 80063fa:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 80063fc:	e02d      	b.n	800645a <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_INQUIRE_SERIAL: {
                LSSslave->TXbuff->data[0] = LSSslave->service;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 8006408:	715a      	strb	r2, [r3, #5]
                valSw = CO_SWAP_32(LSSslave->lssAddress.identity.serialNumber);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	60fb      	str	r3, [r7, #12]
                (void)memcpy((void*)(&LSSslave->TXbuff->data[1]), (const void*)(&valSw), sizeof(valSw));
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006414:	3306      	adds	r3, #6
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	601a      	str	r2, [r3, #0]
                CANsend = true;
 800641a:	2301      	movs	r3, #1
 800641c:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 800641e:	e01c      	b.n	800645a <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_INQUIRE_NODE_ID: {
                LSSslave->TXbuff->data[0] = LSSslave->service;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 800642a:	715a      	strb	r2, [r3, #5]
                LSSslave->TXbuff->data[1] = LSSslave->activeNodeID;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 8006436:	719a      	strb	r2, [r3, #6]
                CANsend = true;
 8006438:	2301      	movs	r3, #1
 800643a:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 800643c:	e00d      	b.n	800645a <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_IDENT_FASTSCAN: {
                LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006442:	224f      	movs	r2, #79	@ 0x4f
 8006444:	715a      	strb	r2, [r3, #5]
                CANsend = true;
 8006446:	2301      	movs	r3, #1
 8006448:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 800644a:	e006      	b.n	800645a <CO_LSSslave_process+0x3fe>
            }
            default: {
                /* none */
                break;
 800644c:	bf00      	nop
 800644e:	e004      	b.n	800645a <CO_LSSslave_process+0x3fe>
                    break;
 8006450:	bf00      	nop
 8006452:	e002      	b.n	800645a <CO_LSSslave_process+0x3fe>
                    break;
 8006454:	bf00      	nop
 8006456:	e000      	b.n	800645a <CO_LSSslave_process+0x3fe>
                break;
 8006458:	bf00      	nop
            }
        }

        if (CANsend) {
 800645a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800645c:	2b00      	cmp	r3, #0
 800645e:	d007      	beq.n	8006470 <CO_LSSslave_process+0x414>
            (void)CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006468:	4619      	mov	r1, r3
 800646a:	4610      	mov	r0, r2
 800646c:	f001 f95e 	bl	800772c <CO_CANsend>
        }

        CO_FLAG_CLEAR(LSSslave->sendResponse);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    return resetCommunication;
 8006476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006478:	4618      	mov	r0, r3
 800647a:	3730      	adds	r7, #48	@ 0x30
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	0801ae44 	.word	0x0801ae44

08006484 <CO_isError>:
CO_isError(CO_EM_t* em, const uint8_t errorBit) {
 8006484:	b480      	push	{r7}
 8006486:	b085      	sub	sp, #20
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	460b      	mov	r3, r1
 800648e:	70fb      	strb	r3, [r7, #3]
    uint8_t index = errorBit >> 3;
 8006490:	78fb      	ldrb	r3, [r7, #3]
 8006492:	08db      	lsrs	r3, r3, #3
 8006494:	73fb      	strb	r3, [r7, #15]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8006496:	78fb      	ldrb	r3, [r7, #3]
 8006498:	f003 0307 	and.w	r3, r3, #7
 800649c:	2201      	movs	r2, #1
 800649e:	fa02 f303 	lsl.w	r3, r2, r3
 80064a2:	73bb      	strb	r3, [r7, #14]
               : false;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00a      	beq.n	80064c0 <CO_isError+0x3c>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8U)
 80064aa:	7bfb      	ldrb	r3, [r7, #15]
 80064ac:	2b09      	cmp	r3, #9
 80064ae:	d807      	bhi.n	80064c0 <CO_isError+0x3c>
            || (em->errorStatusBits[index] & bitmask) != 0)
 80064b0:	7bfb      	ldrb	r3, [r7, #15]
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	5cd2      	ldrb	r2, [r2, r3]
 80064b6:	7bbb      	ldrb	r3, [r7, #14]
 80064b8:	4013      	ands	r3, r2
 80064ba:	b2db      	uxtb	r3, r3
               : false;
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d001      	beq.n	80064c4 <CO_isError+0x40>
 80064c0:	2301      	movs	r3, #1
 80064c2:	e000      	b.n	80064c6 <CO_isError+0x42>
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3714      	adds	r7, #20
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr

080064d2 <CO_getErrorRegister>:
CO_getErrorRegister(CO_EM_t* em) {
 80064d2:	b480      	push	{r7}
 80064d4:	b083      	sub	sp, #12
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d007      	beq.n	80064f0 <CO_getErrorRegister+0x1e>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d003      	beq.n	80064f0 <CO_getErrorRegister+0x1e>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	e000      	b.n	80064f2 <CO_getErrorRegister+0x20>
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	370c      	adds	r7, #12
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr

080064fe <CO_NMT_getInternalState>:
 * @param NMT This object.
 *
 * @return @ref CO_NMT_internalState_t
 */
static inline CO_NMT_internalState_t
CO_NMT_getInternalState(CO_NMT_t* NMT) {
 80064fe:	b480      	push	{r7}
 8006500:	b083      	sub	sp, #12
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
    return (NMT == NULL) ? CO_NMT_INITIALIZING : NMT->operatingState;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d003      	beq.n	8006514 <CO_NMT_getInternalState+0x16>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f993 3000 	ldrsb.w	r3, [r3]
 8006512:	e000      	b.n	8006516 <CO_NMT_getInternalState+0x18>
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	370c      	adds	r7, #12
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr

08006522 <CO_LSSslave_getState>:
 *
 * @param LSSslave This object.
 * @return @ref CO_LSS_STATE_state
 */
static inline uint8_t
CO_LSSslave_getState(CO_LSSslave_t* LSSslave) {
 8006522:	b480      	push	{r7}
 8006524:	b083      	sub	sp, #12
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
    return (LSSslave == NULL) ? CO_LSS_STATE_WAITING : LSSslave->lssState;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d002      	beq.n	8006536 <CO_LSSslave_getState+0x14>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	7c1b      	ldrb	r3, [r3, #16]
 8006534:	e000      	b.n	8006538 <CO_LSSslave_getState+0x16>
 8006536:	2300      	movs	r3, #0
}
 8006538:	4618      	mov	r0, r3
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <CO_new>:
#else
#define ON_MULTI_OD(sentence)
#endif

CO_t*
CO_new(CO_config_t* config, uint32_t* heapMemoryUsed) {
 8006544:	b580      	push	{r7, lr}
 8006546:	b086      	sub	sp, #24
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
    CO_t* co = NULL;
 800654e:	2300      	movs	r3, #0
 8006550:	60fb      	str	r3, [r7, #12]
    /* return values */
    CO_t* coFinal = NULL;
 8006552:	2300      	movs	r3, #0
 8006554:	617b      	str	r3, [r7, #20]
    uint32_t mem = 0;
 8006556:	2300      	movs	r3, #0
 8006558:	613b      	str	r3, [r7, #16]
#else
        (void)config;
#endif

        /* CANopen object */
        CO_alloc_break_on_fail(co, 1U, sizeof(*co));
 800655a:	2140      	movs	r1, #64	@ 0x40
 800655c:	2001      	movs	r0, #1
 800655e:	f00f fb03 	bl	8015b68 <calloc>
 8006562:	4603      	mov	r3, r0
 8006564:	60fb      	str	r3, [r7, #12]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2b00      	cmp	r3, #0
 800656a:	f000 80ef 	beq.w	800674c <CO_new+0x208>
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	3340      	adds	r3, #64	@ 0x40
 8006572:	613b      	str	r3, [r7, #16]
        /* NMT_Heartbeat */
        ON_MULTI_OD(uint8_t RX_CNT_NMT_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_NMT_MST = 0);
        ON_MULTI_OD(uint8_t TX_CNT_HB_PROD = 0);
        if (CO_GET_CNT(NMT) == 1U) {
            CO_alloc_break_on_fail(co->NMT, CO_GET_CNT(NMT), sizeof(*co->NMT));
 8006574:	212c      	movs	r1, #44	@ 0x2c
 8006576:	2001      	movs	r0, #1
 8006578:	f00f faf6 	bl	8015b68 <calloc>
 800657c:	4603      	mov	r3, r0
 800657e:	461a      	mov	r2, r3
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	611a      	str	r2, [r3, #16]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	691b      	ldr	r3, [r3, #16]
 8006588:	2b00      	cmp	r3, #0
 800658a:	f000 80df 	beq.w	800674c <CO_new+0x208>
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	332c      	adds	r3, #44	@ 0x2c
 8006592:	613b      	str	r3, [r7, #16]
        }

#if ((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_ENABLE) != 0
        ON_MULTI_OD(uint8_t RX_CNT_HB_CONS = 0);
        if (CO_GET_CNT(HB_CONS) == 1U) {
            uint8_t countOfMonitoredNodes = CO_GET_CNT(ARR_1016);
 8006594:	2308      	movs	r3, #8
 8006596:	72fb      	strb	r3, [r7, #11]
            CO_alloc_break_on_fail(co->HBcons, CO_GET_CNT(HB_CONS), sizeof(*co->HBcons));
 8006598:	2130      	movs	r1, #48	@ 0x30
 800659a:	2001      	movs	r0, #1
 800659c:	f00f fae4 	bl	8015b68 <calloc>
 80065a0:	4603      	mov	r3, r0
 80065a2:	461a      	mov	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	615a      	str	r2, [r3, #20]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	695b      	ldr	r3, [r3, #20]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	f000 80cd 	beq.w	800674c <CO_new+0x208>
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	3330      	adds	r3, #48	@ 0x30
 80065b6:	613b      	str	r3, [r7, #16]
            CO_alloc_break_on_fail(co->HBconsMonitoredNodes, countOfMonitoredNodes, sizeof(*co->HBconsMonitoredNodes));
 80065b8:	7afb      	ldrb	r3, [r7, #11]
 80065ba:	2110      	movs	r1, #16
 80065bc:	4618      	mov	r0, r3
 80065be:	f00f fad3 	bl	8015b68 <calloc>
 80065c2:	4603      	mov	r3, r0
 80065c4:	461a      	mov	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	619a      	str	r2, [r3, #24]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	699b      	ldr	r3, [r3, #24]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	f000 80bc 	beq.w	800674c <CO_new+0x208>
 80065d4:	7afb      	ldrb	r3, [r7, #11]
 80065d6:	011b      	lsls	r3, r3, #4
 80065d8:	693a      	ldr	r2, [r7, #16]
 80065da:	4413      	add	r3, r2
 80065dc:	613b      	str	r3, [r7, #16]

        /* Emergency */
        ON_MULTI_OD(uint8_t RX_CNT_EM_CONS = 0);
        ON_MULTI_OD(uint8_t TX_CNT_EM_PROD = 0);
        if (CO_GET_CNT(EM) == 1U) {
            CO_alloc_break_on_fail(co->em, CO_GET_CNT(EM), sizeof(*co->em));
 80065de:	2150      	movs	r1, #80	@ 0x50
 80065e0:	2001      	movs	r0, #1
 80065e2:	f00f fac1 	bl	8015b68 <calloc>
 80065e6:	4603      	mov	r3, r0
 80065e8:	461a      	mov	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	61da      	str	r2, [r3, #28]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f000 80aa 	beq.w	800674c <CO_new+0x208>
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	3350      	adds	r3, #80	@ 0x50
 80065fc:	613b      	str	r3, [r7, #16]
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
            ON_MULTI_OD(TX_CNT_EM_PROD = 1);
#endif
#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
            uint8_t fifoSize = CO_GET_CNT(ARR_1003) + 1U;
 80065fe:	2311      	movs	r3, #17
 8006600:	72bb      	strb	r3, [r7, #10]
            if (fifoSize >= 2U) {
 8006602:	7abb      	ldrb	r3, [r7, #10]
 8006604:	2b01      	cmp	r3, #1
 8006606:	d912      	bls.n	800662e <CO_new+0xea>
                CO_alloc_break_on_fail(co->em_fifo, fifoSize, sizeof(*co->em_fifo));
 8006608:	7abb      	ldrb	r3, [r7, #10]
 800660a:	2108      	movs	r1, #8
 800660c:	4618      	mov	r0, r3
 800660e:	f00f faab 	bl	8015b68 <calloc>
 8006612:	4603      	mov	r3, r0
 8006614:	461a      	mov	r2, r3
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	621a      	str	r2, [r3, #32]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	2b00      	cmp	r3, #0
 8006620:	f000 8094 	beq.w	800674c <CO_new+0x208>
 8006624:	7abb      	ldrb	r3, [r7, #10]
 8006626:	00db      	lsls	r3, r3, #3
 8006628:	693a      	ldr	r2, [r7, #16]
 800662a:	4413      	add	r3, r2
 800662c:	613b      	str	r3, [r7, #16]

        /* SDOserver */
        ON_MULTI_OD(uint8_t RX_CNT_SDO_SRV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SDO_SRV = 0);
        if (CO_GET_CNT(SDO_SRV) > 0U) {
            CO_alloc_break_on_fail(co->SDOserver, CO_GET_CNT(SDO_SRV), sizeof(*co->SDOserver));
 800662e:	21ac      	movs	r1, #172	@ 0xac
 8006630:	2001      	movs	r0, #1
 8006632:	f00f fa99 	bl	8015b68 <calloc>
 8006636:	4603      	mov	r3, r0
 8006638:	461a      	mov	r2, r3
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	625a      	str	r2, [r3, #36]	@ 0x24
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006642:	2b00      	cmp	r3, #0
 8006644:	f000 8082 	beq.w	800674c <CO_new+0x208>
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	33ac      	adds	r3, #172	@ 0xac
 800664c:	613b      	str	r3, [r7, #16]

#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_ENABLE) != 0
        ON_MULTI_OD(uint8_t RX_CNT_TIME = 0);
        ON_MULTI_OD(uint8_t TX_CNT_TIME = 0);
        if (CO_GET_CNT(TIME) == 1U) {
            CO_alloc_break_on_fail(co->TIME, CO_GET_CNT(TIME), sizeof(*co->TIME));
 800664e:	212c      	movs	r1, #44	@ 0x2c
 8006650:	2001      	movs	r0, #1
 8006652:	f00f fa89 	bl	8015b68 <calloc>
 8006656:	4603      	mov	r3, r0
 8006658:	461a      	mov	r2, r3
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	629a      	str	r2, [r3, #40]	@ 0x28
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006662:	2b00      	cmp	r3, #0
 8006664:	d072      	beq.n	800674c <CO_new+0x208>
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	332c      	adds	r3, #44	@ 0x2c
 800666a:	613b      	str	r3, [r7, #16]

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_ENABLE) != 0
        ON_MULTI_OD(uint8_t RX_CNT_SYNC = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SYNC = 0);
        if (CO_GET_CNT(SYNC) == 1U) {
            CO_alloc_break_on_fail(co->SYNC, CO_GET_CNT(SYNC), sizeof(*co->SYNC));
 800666c:	215c      	movs	r1, #92	@ 0x5c
 800666e:	2001      	movs	r0, #1
 8006670:	f00f fa7a 	bl	8015b68 <calloc>
 8006674:	4603      	mov	r3, r0
 8006676:	461a      	mov	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006680:	2b00      	cmp	r3, #0
 8006682:	d063      	beq.n	800674c <CO_new+0x208>
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	335c      	adds	r3, #92	@ 0x5c
 8006688:	613b      	str	r3, [r7, #16]
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_ENABLE) != 0
        ON_MULTI_OD(uint16_t TX_CNT_TPDO = 0);
        if (CO_GET_CNT(TPDO) > 0U) {
            CO_alloc_break_on_fail(co->TPDO, CO_GET_CNT(TPDO), sizeof(*co->TPDO));
 800668a:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 800668e:	2001      	movs	r0, #1
 8006690:	f00f fa6a 	bl	8015b68 <calloc>
 8006694:	4603      	mov	r3, r0
 8006696:	461a      	mov	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	635a      	str	r2, [r3, #52]	@ 0x34
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d053      	beq.n	800674c <CO_new+0x208>
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80066aa:	613b      	str	r3, [r7, #16]
        }
#endif

#if ((CO_CONFIG_LEDS)&CO_CONFIG_LEDS_ENABLE) != 0
        if (CO_GET_CNT(LEDS) == 1U) {
            CO_alloc_break_on_fail(co->LEDs, CO_GET_CNT(LEDS), sizeof(*co->LEDs));
 80066ac:	210c      	movs	r1, #12
 80066ae:	2001      	movs	r0, #1
 80066b0:	f00f fa5a 	bl	8015b68 <calloc>
 80066b4:	4603      	mov	r3, r0
 80066b6:	461a      	mov	r2, r3
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d043      	beq.n	800674c <CO_new+0x208>
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	330c      	adds	r3, #12
 80066c8:	613b      	str	r3, [r7, #16]

#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE) != 0
        ON_MULTI_OD(uint8_t RX_CNT_LSS_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_LSS_SLV = 0);
        if (CO_GET_CNT(LSS_SLV) == 1U) {
            CO_alloc_break_on_fail(co->LSSslave, CO_GET_CNT(LSS_SLV), sizeof(*co->LSSslave));
 80066ca:	2174      	movs	r1, #116	@ 0x74
 80066cc:	2001      	movs	r0, #1
 80066ce:	f00f fa4b 	bl	8015b68 <calloc>
 80066d2:	4603      	mov	r3, r0
 80066d4:	461a      	mov	r2, r3
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d034      	beq.n	800674c <CO_new+0x208>
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	3374      	adds	r3, #116	@ 0x74
 80066e6:	613b      	str	r3, [r7, #16]
#endif
        co->CNT_ALL_TX_MSGS = idxTx;
#endif /* #ifdef CO_MULTIPLE_OD */

        /* CANmodule */
        CO_alloc_break_on_fail(co->CANmodule, 1U, sizeof(*co->CANmodule));
 80066e8:	2138      	movs	r1, #56	@ 0x38
 80066ea:	2001      	movs	r0, #1
 80066ec:	f00f fa3c 	bl	8015b68 <calloc>
 80066f0:	4603      	mov	r3, r0
 80066f2:	461a      	mov	r2, r3
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	605a      	str	r2, [r3, #4]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d025      	beq.n	800674c <CO_new+0x208>
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	3338      	adds	r3, #56	@ 0x38
 8006704:	613b      	str	r3, [r7, #16]

        /* CAN RX blocks */
        CO_alloc_break_on_fail(co->CANrx, CO_GET_CO(CNT_ALL_RX_MSGS), sizeof(*co->CANrx));
 8006706:	210c      	movs	r1, #12
 8006708:	200d      	movs	r0, #13
 800670a:	f00f fa2d 	bl	8015b68 <calloc>
 800670e:	4603      	mov	r3, r0
 8006710:	461a      	mov	r2, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	609a      	str	r2, [r3, #8]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d016      	beq.n	800674c <CO_new+0x208>
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	339c      	adds	r3, #156	@ 0x9c
 8006722:	613b      	str	r3, [r7, #16]

        /* CAN TX blocks */
        CO_alloc_break_on_fail(co->CANtx, CO_GET_CO(CNT_ALL_TX_MSGS), sizeof(*co->CANtx));
 8006724:	2118      	movs	r1, #24
 8006726:	2006      	movs	r0, #6
 8006728:	f00f fa1e 	bl	8015b68 <calloc>
 800672c:	4603      	mov	r3, r0
 800672e:	461a      	mov	r2, r3
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	60da      	str	r2, [r3, #12]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d007      	beq.n	800674c <CO_new+0x208>
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	3390      	adds	r3, #144	@ 0x90
 8006740:	613b      	str	r3, [r7, #16]

        /* finish successfully, set other parameters */
        co->nodeIdUnconfigured = true;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2201      	movs	r2, #1
 8006746:	601a      	str	r2, [r3, #0]
        coFinal = co;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	617b      	str	r3, [r7, #20]
    } while (false);

    if (coFinal == NULL) {
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d102      	bne.n	8006758 <CO_new+0x214>
        CO_delete(co);
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f000 f80b 	bl	800676e <CO_delete>
    }
    if (heapMemoryUsed != NULL) {
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d002      	beq.n	8006764 <CO_new+0x220>
        *heapMemoryUsed = mem;
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	693a      	ldr	r2, [r7, #16]
 8006762:	601a      	str	r2, [r3, #0]
    }
    return coFinal;
 8006764:	697b      	ldr	r3, [r7, #20]
}
 8006766:	4618      	mov	r0, r3
 8006768:	3718      	adds	r7, #24
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <CO_delete>:

void
CO_delete(CO_t* co) {
 800676e:	b580      	push	{r7, lr}
 8006770:	b082      	sub	sp, #8
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
    if (co == NULL) {
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d053      	beq.n	8006824 <CO_delete+0xb6>
        return;
    }

    CO_CANmodule_disable(co->CANmodule);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	4618      	mov	r0, r3
 8006782:	f000 fee5 	bl	8007550 <CO_CANmodule_disable>

    /* CANmodule */
    CO_free(co->CANtx);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	4618      	mov	r0, r3
 800678c:	f00f fa10 	bl	8015bb0 <free>
    CO_free(co->CANrx);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	4618      	mov	r0, r3
 8006796:	f00f fa0b 	bl	8015bb0 <free>
    CO_free(co->CANmodule);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	4618      	mov	r0, r3
 80067a0:	f00f fa06 	bl	8015bb0 <free>
#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_MASTER) != 0
    CO_free(co->LSSmaster);
#endif

#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE) != 0
    CO_free(co->LSSslave);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067a8:	4618      	mov	r0, r3
 80067aa:	f00f fa01 	bl	8015bb0 <free>
#if ((CO_CONFIG_GFC)&CO_CONFIG_GFC_ENABLE) != 0
    CO_free(co->GFC);
#endif

#if ((CO_CONFIG_LEDS)&CO_CONFIG_LEDS_ENABLE) != 0
    CO_free(co->LEDs);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b2:	4618      	mov	r0, r3
 80067b4:	f00f f9fc 	bl	8015bb0 <free>
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_ENABLE) != 0
    CO_free(co->TPDO);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067bc:	4618      	mov	r0, r3
 80067be:	f00f f9f7 	bl	8015bb0 <free>
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_ENABLE) != 0
    CO_free(co->RPDO);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067c6:	4618      	mov	r0, r3
 80067c8:	f00f f9f2 	bl	8015bb0 <free>
#endif

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_ENABLE) != 0
    CO_free(co->SYNC);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d0:	4618      	mov	r0, r3
 80067d2:	f00f f9ed 	bl	8015bb0 <free>
#endif

#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_ENABLE) != 0
    CO_free(co->TIME);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067da:	4618      	mov	r0, r3
 80067dc:	f00f f9e8 	bl	8015bb0 <free>
#if ((CO_CONFIG_SDO_CLI)&CO_CONFIG_SDO_CLI_ENABLE) != 0
    free(co->SDOclient);
#endif

    /* SDOserver */
    CO_free(co->SDOserver);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e4:	4618      	mov	r0, r3
 80067e6:	f00f f9e3 	bl	8015bb0 <free>

    /* Emergency */
    CO_free(co->em);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	69db      	ldr	r3, [r3, #28]
 80067ee:	4618      	mov	r0, r3
 80067f0:	f00f f9de 	bl	8015bb0 <free>
#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
    CO_free(co->em_fifo);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a1b      	ldr	r3, [r3, #32]
 80067f8:	4618      	mov	r0, r3
 80067fa:	f00f f9d9 	bl	8015bb0 <free>
#if ((CO_CONFIG_NODE_GUARDING)&CO_CONFIG_NODE_GUARDING_MASTER_ENABLE) != 0
    CO_free(co->NGmaster);
#endif

#if ((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_ENABLE) != 0
    CO_free(co->HBconsMonitoredNodes);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	699b      	ldr	r3, [r3, #24]
 8006802:	4618      	mov	r0, r3
 8006804:	f00f f9d4 	bl	8015bb0 <free>
    CO_free(co->HBcons);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	695b      	ldr	r3, [r3, #20]
 800680c:	4618      	mov	r0, r3
 800680e:	f00f f9cf 	bl	8015bb0 <free>
#endif

    /* NMT_Heartbeat */
    CO_free(co->NMT);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	4618      	mov	r0, r3
 8006818:	f00f f9ca 	bl	8015bb0 <free>

    /* CANopen object */
    CO_free(co);
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f00f f9c7 	bl	8015bb0 <free>
 8006822:	e000      	b.n	8006826 <CO_delete+0xb8>
        return;
 8006824:	bf00      	nop
}
 8006826:	3708      	adds	r7, #8
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <CO_CANinit>:
#endif
    return en;
}

CO_ReturnError_t
CO_CANinit(CO_t* co, void* CANptr, uint16_t bitRate) {
 800682c:	b580      	push	{r7, lr}
 800682e:	b08a      	sub	sp, #40	@ 0x28
 8006830:	af04      	add	r7, sp, #16
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	4613      	mov	r3, r2
 8006838:	80fb      	strh	r3, [r7, #6]
    CO_ReturnError_t err;

    if (co == NULL) {
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d102      	bne.n	8006846 <CO_CANinit+0x1a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006840:	f04f 33ff 	mov.w	r3, #4294967295
 8006844:	e01a      	b.n	800687c <CO_CANinit+0x50>
    }

    co->CANmodule->CANnormal = false;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	615a      	str	r2, [r3, #20]
    CO_CANsetConfigurationMode(CANptr);
 800684e:	68b8      	ldr	r0, [r7, #8]
 8006850:	f000 fd8e 	bl	8007370 <CO_CANsetConfigurationMode>

    /* CANmodule */
    err = CO_CANmodule_init(co->CANmodule, CANptr, co->CANrx, CO_GET_CO(CNT_ALL_RX_MSGS), co->CANtx,
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6858      	ldr	r0, [r3, #4]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6899      	ldr	r1, [r3, #8]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	88fa      	ldrh	r2, [r7, #6]
 8006862:	9202      	str	r2, [sp, #8]
 8006864:	2206      	movs	r2, #6
 8006866:	9201      	str	r2, [sp, #4]
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	230d      	movs	r3, #13
 800686c:	460a      	mov	r2, r1
 800686e:	68b9      	ldr	r1, [r7, #8]
 8006870:	f000 fda6 	bl	80073c0 <CO_CANmodule_init>
 8006874:	4603      	mov	r3, r0
 8006876:	75fb      	strb	r3, [r7, #23]
                            CO_GET_CO(CNT_ALL_TX_MSGS), bitRate);

    return err;
 8006878:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800687c:	4618      	mov	r0, r3
 800687e:	3718      	adds	r7, #24
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}

08006884 <CO_LSSinit>:

#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE) != 0
CO_ReturnError_t
CO_LSSinit(CO_t* co, CO_LSS_address_t* lssAddress, uint8_t* pendingNodeID, uint16_t* pendingBitRate) {
 8006884:	b580      	push	{r7, lr}
 8006886:	b08c      	sub	sp, #48	@ 0x30
 8006888:	af06      	add	r7, sp, #24
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	607a      	str	r2, [r7, #4]
 8006890:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t err;

    if ((co == NULL) || (CO_GET_CNT(LSS_SLV) != 1U)) {
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d102      	bne.n	800689e <CO_LSSinit+0x1a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006898:	f04f 33ff 	mov.w	r3, #4294967295
 800689c:	e01a      	b.n	80068d4 <CO_LSSinit+0x50>
    }

    /* LSSslave */
    err = CO_LSSslave_init(co->LSSslave, lssAddress, pendingBitRate, pendingNodeID, co->CANmodule,
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	68fa      	ldr	r2, [r7, #12]
 80068a8:	6852      	ldr	r2, [r2, #4]
 80068aa:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 80068ae:	9105      	str	r1, [sp, #20]
 80068b0:	2105      	movs	r1, #5
 80068b2:	9104      	str	r1, [sp, #16]
 80068b4:	9203      	str	r2, [sp, #12]
 80068b6:	f240 72e5 	movw	r2, #2021	@ 0x7e5
 80068ba:	9202      	str	r2, [sp, #8]
 80068bc:	220c      	movs	r2, #12
 80068be:	9201      	str	r2, [sp, #4]
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	683a      	ldr	r2, [r7, #0]
 80068c6:	68b9      	ldr	r1, [r7, #8]
 80068c8:	f7ff fb52 	bl	8005f70 <CO_LSSslave_init>
 80068cc:	4603      	mov	r3, r0
 80068ce:	75fb      	strb	r3, [r7, #23]
                           CO_GET_CO(RX_IDX_LSS_SLV), CO_CAN_ID_LSS_MST, co->CANmodule, CO_GET_CO(TX_IDX_LSS_SLV),
                           CO_CAN_ID_LSS_SLV);

    return err;
 80068d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3718      	adds	r7, #24
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <CO_CANopenInit>:
#endif /* (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE */

CO_ReturnError_t
CO_CANopenInit(CO_t* co, CO_NMT_t* NMT, CO_EM_t* em, OD_t* od, OD_entry_t* OD_statusBits, uint16_t NMTcontrol,
               uint16_t firstHBTime_ms, uint16_t SDOserverTimeoutTime_ms, uint16_t SDOclientTimeoutTime_ms,
               bool_t SDOclientBlockTransfer, uint8_t nodeId, uint32_t* errInfo) {
 80068dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068de:	b091      	sub	sp, #68	@ 0x44
 80068e0:	af0a      	add	r7, sp, #40	@ 0x28
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
 80068e8:	603b      	str	r3, [r7, #0]

#if ((CO_CONFIG_EM)&CO_CONFIG_EM_STATUS_BITS) == 0
    (void)OD_statusBits; /* may be unused */
#endif

    if ((co == NULL) || ((CO_GET_CNT(NMT) == 0U) && (NMT == NULL)) || ((CO_GET_CNT(EM) == 0U) && (em == NULL))) {
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d102      	bne.n	80068f6 <CO_CANopenInit+0x1a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80068f0:	f04f 33ff 	mov.w	r3, #4294967295
 80068f4:	e12f      	b.n	8006b56 <CO_CANopenInit+0x27a>

    /* alternatives */
    if (CO_GET_CNT(NMT) == 0U) {
        co->NMT = NMT;
    }
    if (em == NULL) {
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d102      	bne.n	8006902 <CO_CANopenInit+0x26>
        em = co->em;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	69db      	ldr	r3, [r3, #28]
 8006900:	607b      	str	r3, [r7, #4]
    }

    /* Verify CANopen Node-ID */
    co->nodeIdUnconfigured = false;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2200      	movs	r2, #0
 8006906:	601a      	str	r2, [r3, #0]
#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE) != 0
    if ((CO_GET_CNT(LSS_SLV) == 1U) && (nodeId == CO_LSS_NODE_ID_ASSIGNMENT)) {
 8006908:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800690c:	2bff      	cmp	r3, #255	@ 0xff
 800690e:	d103      	bne.n	8006918 <CO_CANopenInit+0x3c>
        co->nodeIdUnconfigured = true;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2201      	movs	r2, #1
 8006914:	601a      	str	r2, [r3, #0]
 8006916:	e00a      	b.n	800692e <CO_CANopenInit+0x52>
    } else
#endif
        if ((nodeId < 1U) || (nodeId > 127U)) {
 8006918:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800691c:	2b00      	cmp	r3, #0
 800691e:	d003      	beq.n	8006928 <CO_CANopenInit+0x4c>
 8006920:	f997 3048 	ldrsb.w	r3, [r7, #72]	@ 0x48
 8006924:	2b00      	cmp	r3, #0
 8006926:	da02      	bge.n	800692e <CO_CANopenInit+0x52>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006928:	f04f 33ff 	mov.w	r3, #4294967295
 800692c:	e113      	b.n	8006b56 <CO_CANopenInit+0x27a>
    } else { /* MISRA C 2004 14.10 */
    }

#if ((CO_CONFIG_LEDS)&CO_CONFIG_LEDS_ENABLE) != 0
    if (CO_GET_CNT(LEDS) == 1U) {
        err = CO_LEDs_init(co->LEDs);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006932:	4618      	mov	r0, r3
 8006934:	f7fe fff0 	bl	8005918 <CO_LEDs_init>
 8006938:	4603      	mov	r3, r0
 800693a:	747b      	strb	r3, [r7, #17]
        if (err != CO_ERROR_NO) {
 800693c:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d002      	beq.n	800694a <CO_CANopenInit+0x6e>
            return err;
 8006944:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006948:	e105      	b.n	8006b56 <CO_CANopenInit+0x27a>
        }
    }
#endif

    /* CANopen Node ID is unconfigured, stop initialization here */
    if (co->nodeIdUnconfigured) {
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d002      	beq.n	8006958 <CO_CANopenInit+0x7c>
        return CO_ERROR_NODE_ID_UNCONFIGURED_LSS;
 8006952:	f06f 0312 	mvn.w	r3, #18
 8006956:	e0fe      	b.n	8006b56 <CO_CANopenInit+0x27a>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1U) {
        err = CO_EM_init(co->em, co->CANmodule, OD_GET(H1001, OD_H1001_ERR_REG),
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	69d8      	ldr	r0, [r3, #28]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	685c      	ldr	r4, [r3, #4]
 8006960:	4b7f      	ldr	r3, [pc, #508]	@ (8006b60 <CO_CANopenInit+0x284>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	f103 050c 	add.w	r5, r3, #12
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6a1e      	ldr	r6, [r3, #32]
#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
                         co->em_fifo, (CO_GET_CNT(ARR_1003) + 1U),
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
                         OD_GET(H1014, OD_H1014_COBID_EMERGENCY), CO_GET_CO(TX_IDX_EM_PROD),
 800696e:	4b7c      	ldr	r3, [pc, #496]	@ (8006b60 <CO_CANopenInit+0x284>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	685b      	ldr	r3, [r3, #4]
        err = CO_EM_init(co->em, co->CANmodule, OD_GET(H1001, OD_H1001_ERR_REG),
 8006974:	336c      	adds	r3, #108	@ 0x6c
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PROD_INHIBIT) != 0
                         OD_GET(H1015, OD_H1015_INHIBIT_TIME_EMCY),
#endif
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_HISTORY) != 0
                         OD_GET(H1003, OD_H1003_PREDEF_ERR_FIELD),
 8006976:	4a7a      	ldr	r2, [pc, #488]	@ (8006b60 <CO_CANopenInit+0x284>)
 8006978:	6812      	ldr	r2, [r2, #0]
 800697a:	6852      	ldr	r2, [r2, #4]
        err = CO_EM_init(co->em, co->CANmodule, OD_GET(H1001, OD_H1001_ERR_REG),
 800697c:	3218      	adds	r2, #24
 800697e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006980:	9105      	str	r1, [sp, #20]
 8006982:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 8006986:	9104      	str	r1, [sp, #16]
 8006988:	9203      	str	r2, [sp, #12]
 800698a:	2201      	movs	r2, #1
 800698c:	9202      	str	r2, [sp, #8]
 800698e:	9301      	str	r3, [sp, #4]
 8006990:	2311      	movs	r3, #17
 8006992:	9300      	str	r3, [sp, #0]
 8006994:	4633      	mov	r3, r6
 8006996:	462a      	mov	r2, r5
 8006998:	4621      	mov	r1, r4
 800699a:	f7fa fc9d 	bl	80012d8 <CO_EM_init>
 800699e:	4603      	mov	r3, r0
 80069a0:	747b      	strb	r3, [r7, #17]
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_CONSUMER) != 0
                         co->CANmodule, CO_GET_CO(RX_IDX_EM_CONS),
#endif
                         nodeId, errInfo);
        if (err != CO_ERROR_NO) {
 80069a2:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d002      	beq.n	80069b0 <CO_CANopenInit+0xd4>
            return err;
 80069aa:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80069ae:	e0d2      	b.n	8006b56 <CO_CANopenInit+0x27a>
        }
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1U) {
        err = CO_NMT_init(co->NMT, OD_GET(H1017, OD_H1017_PRODUCER_HB_TIME), em, nodeId, NMTcontrol, firstHBTime_ms,
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	691c      	ldr	r4, [r3, #16]
 80069b4:	4b6a      	ldr	r3, [pc, #424]	@ (8006b60 <CO_CANopenInit+0x284>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	f103 0590 	add.w	r5, r3, #144	@ 0x90
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	6852      	ldr	r2, [r2, #4]
 80069c6:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 80069ca:	b289      	uxth	r1, r1
 80069cc:	f501 61e0 	add.w	r1, r1, #1792	@ 0x700
 80069d0:	b289      	uxth	r1, r1
 80069d2:	f897 6048 	ldrb.w	r6, [r7, #72]	@ 0x48
 80069d6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80069d8:	9008      	str	r0, [sp, #32]
 80069da:	9107      	str	r1, [sp, #28]
 80069dc:	2104      	movs	r1, #4
 80069de:	9106      	str	r1, [sp, #24]
 80069e0:	9205      	str	r2, [sp, #20]
 80069e2:	2200      	movs	r2, #0
 80069e4:	9204      	str	r2, [sp, #16]
 80069e6:	2200      	movs	r2, #0
 80069e8:	9203      	str	r2, [sp, #12]
 80069ea:	9302      	str	r3, [sp, #8]
 80069ec:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80069ee:	9301      	str	r3, [sp, #4]
 80069f0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80069f2:	9300      	str	r3, [sp, #0]
 80069f4:	4633      	mov	r3, r6
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	4629      	mov	r1, r5
 80069fa:	4620      	mov	r0, r4
 80069fc:	f7fb fafa 	bl	8001ff4 <CO_NMT_init>
 8006a00:	4603      	mov	r3, r0
 8006a02:	747b      	strb	r3, [r7, #17]
                          co->CANmodule, CO_GET_CO(RX_IDX_NMT_SLV), CO_CAN_ID_NMT_SERVICE,
#if ((CO_CONFIG_NMT)&CO_CONFIG_NMT_MASTER) != 0
                          co->CANmodule, CO_GET_CO(TX_IDX_NMT_MST), CO_CAN_ID_NMT_SERVICE,
#endif
                          co->CANmodule, CO_GET_CO(TX_IDX_HB_PROD), CO_CAN_ID_HEARTBEAT + nodeId, errInfo);
        if (err != CO_ERROR_NO) {
 8006a04:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d002      	beq.n	8006a12 <CO_CANopenInit+0x136>
            return err;
 8006a0c:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006a10:	e0a1      	b.n	8006b56 <CO_CANopenInit+0x27a>
        }
    }

#if ((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_ENABLE) != 0
    if (CO_GET_CNT(HB_CONS) == 1U) {
        err = CO_HBconsumer_init(co->HBcons, em, co->HBconsMonitoredNodes, CO_GET_CNT(ARR_1016),
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6958      	ldr	r0, [r3, #20]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	699c      	ldr	r4, [r3, #24]
                                 OD_GET(H1016, OD_H1016_CONSUMER_HB_TIME), co->CANmodule, CO_GET_CO(RX_IDX_HB_CONS),
 8006a1a:	4b51      	ldr	r3, [pc, #324]	@ (8006b60 <CO_CANopenInit+0x284>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	685b      	ldr	r3, [r3, #4]
        err = CO_HBconsumer_init(co->HBcons, em, co->HBconsMonitoredNodes, CO_GET_CNT(ARR_1016),
 8006a20:	3384      	adds	r3, #132	@ 0x84
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	6852      	ldr	r2, [r2, #4]
 8006a26:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006a28:	9103      	str	r1, [sp, #12]
 8006a2a:	2104      	movs	r1, #4
 8006a2c:	9102      	str	r1, [sp, #8]
 8006a2e:	9201      	str	r2, [sp, #4]
 8006a30:	9300      	str	r3, [sp, #0]
 8006a32:	2308      	movs	r3, #8
 8006a34:	4622      	mov	r2, r4
 8006a36:	6879      	ldr	r1, [r7, #4]
 8006a38:	f7fa ffe4 	bl	8001a04 <CO_HBconsumer_init>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	747b      	strb	r3, [r7, #17]
                                 errInfo);
        if (err != CO_ERROR_NO) {
 8006a40:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d002      	beq.n	8006a4e <CO_CANopenInit+0x172>
            return err;
 8006a48:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006a4c:	e083      	b.n	8006b56 <CO_CANopenInit+0x27a>
    }
#endif

    /* SDOserver */
    if (CO_GET_CNT(SDO_SRV) > 0U) {
        OD_entry_t* SDOsrvPar = OD_GET(H1200, OD_H1200_SDO_SERVER_1_PARAM);
 8006a4e:	4b44      	ldr	r3, [pc, #272]	@ (8006b60 <CO_CANopenInit+0x284>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	33b4      	adds	r3, #180	@ 0xb4
 8006a56:	617b      	str	r3, [r7, #20]
        for (uint16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006a58:	2300      	movs	r3, #0
 8006a5a:	827b      	strh	r3, [r7, #18]
 8006a5c:	e02f      	b.n	8006abe <CO_CANopenInit+0x1e2>
            err = CO_SDOserver_init(&co->SDOserver[i], od, SDOsrvPar, nodeId, SDOserverTimeoutTime_ms, co->CANmodule,
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a62:	8a7b      	ldrh	r3, [r7, #18]
 8006a64:	21ac      	movs	r1, #172	@ 0xac
 8006a66:	fb01 f303 	mul.w	r3, r1, r3
 8006a6a:	18d5      	adds	r5, r2, r3
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	8a7a      	ldrh	r2, [r7, #18]
 8006a72:	3203      	adds	r2, #3
 8006a74:	b292      	uxth	r2, r2
 8006a76:	68f9      	ldr	r1, [r7, #12]
 8006a78:	6849      	ldr	r1, [r1, #4]
 8006a7a:	8a78      	ldrh	r0, [r7, #18]
 8006a7c:	3003      	adds	r0, #3
 8006a7e:	b280      	uxth	r0, r0
 8006a80:	f897 6048 	ldrb.w	r6, [r7, #72]	@ 0x48
 8006a84:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 8006a86:	9405      	str	r4, [sp, #20]
 8006a88:	9004      	str	r0, [sp, #16]
 8006a8a:	9103      	str	r1, [sp, #12]
 8006a8c:	9202      	str	r2, [sp, #8]
 8006a8e:	9301      	str	r3, [sp, #4]
 8006a90:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006a92:	9300      	str	r3, [sp, #0]
 8006a94:	4633      	mov	r3, r6
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	6839      	ldr	r1, [r7, #0]
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	f7fd f976 	bl	8003d8c <CO_SDOserver_init>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	747b      	strb	r3, [r7, #17]
                                    CO_GET_CO(RX_IDX_SDO_SRV) + i, co->CANmodule, CO_GET_CO(TX_IDX_SDO_SRV) + i,
                                    errInfo);
            if (err != CO_ERROR_NO) {
 8006aa4:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d002      	beq.n	8006ab2 <CO_CANopenInit+0x1d6>
                return err;
 8006aac:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006ab0:	e051      	b.n	8006b56 <CO_CANopenInit+0x27a>
            }
            SDOsrvPar++;
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	330c      	adds	r3, #12
 8006ab6:	617b      	str	r3, [r7, #20]
        for (uint16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006ab8:	8a7b      	ldrh	r3, [r7, #18]
 8006aba:	3301      	adds	r3, #1
 8006abc:	827b      	strh	r3, [r7, #18]
 8006abe:	8a7b      	ldrh	r3, [r7, #18]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d0cc      	beq.n	8006a5e <CO_CANopenInit+0x182>
    }
#endif

#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_ENABLE) != 0
    if (CO_GET_CNT(TIME) == 1U) {
        err = CO_TIME_init(co->TIME, OD_GET(H1012, OD_H1012_COBID_TIME), co->CANmodule, CO_GET_CO(RX_IDX_TIME),
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8006ac8:	4b25      	ldr	r3, [pc, #148]	@ (8006b60 <CO_CANopenInit+0x284>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	685a      	ldr	r2, [r3, #4]
 8006ad6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ad8:	9300      	str	r3, [sp, #0]
 8006ada:	2302      	movs	r3, #2
 8006adc:	f7fe fe26 	bl	800572c <CO_TIME_init>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	747b      	strb	r3, [r7, #17]
#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_PRODUCER) != 0
                           co->CANmodule, CO_GET_CO(TX_IDX_TIME),
#endif
                           errInfo);
        if (err != CO_ERROR_NO) {
 8006ae4:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d002      	beq.n	8006af2 <CO_CANopenInit+0x216>
            return err;
 8006aec:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006af0:	e031      	b.n	8006b56 <CO_CANopenInit+0x27a>
    }
#endif

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_ENABLE) != 0
    if (CO_GET_CNT(SYNC) == 1U) {
        err = CO_SYNC_init(co->SYNC, em, OD_GET(H1005, OD_H1005_COBID_SYNC), OD_GET(H1006, OD_H1006_COMM_CYCL_PERIOD),
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 8006af6:	4b1a      	ldr	r3, [pc, #104]	@ (8006b60 <CO_CANopenInit+0x284>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	f103 0624 	add.w	r6, r3, #36	@ 0x24
 8006b00:	4b17      	ldr	r3, [pc, #92]	@ (8006b60 <CO_CANopenInit+0x284>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	f103 0c30 	add.w	ip, r3, #48	@ 0x30
                           OD_GET(H1007, OD_H1007_SYNC_WINDOW_LEN), OD_GET(H1019, OD_H1019_SYNC_CNT_OVERFLOW),
 8006b0a:	4b15      	ldr	r3, [pc, #84]	@ (8006b60 <CO_CANopenInit+0x284>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC, em, OD_GET(H1005, OD_H1005_COBID_SYNC), OD_GET(H1006, OD_H1006_COMM_CYCL_PERIOD),
 8006b10:	333c      	adds	r3, #60	@ 0x3c
                           OD_GET(H1007, OD_H1007_SYNC_WINDOW_LEN), OD_GET(H1019, OD_H1019_SYNC_CNT_OVERFLOW),
 8006b12:	4a13      	ldr	r2, [pc, #76]	@ (8006b60 <CO_CANopenInit+0x284>)
 8006b14:	6812      	ldr	r2, [r2, #0]
 8006b16:	6852      	ldr	r2, [r2, #4]
        err = CO_SYNC_init(co->SYNC, em, OD_GET(H1005, OD_H1005_COBID_SYNC), OD_GET(H1006, OD_H1006_COMM_CYCL_PERIOD),
 8006b18:	32a8      	adds	r2, #168	@ 0xa8
 8006b1a:	68f9      	ldr	r1, [r7, #12]
 8006b1c:	6849      	ldr	r1, [r1, #4]
 8006b1e:	68f8      	ldr	r0, [r7, #12]
 8006b20:	6840      	ldr	r0, [r0, #4]
 8006b22:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 8006b24:	9406      	str	r4, [sp, #24]
 8006b26:	2400      	movs	r4, #0
 8006b28:	9405      	str	r4, [sp, #20]
 8006b2a:	9004      	str	r0, [sp, #16]
 8006b2c:	2001      	movs	r0, #1
 8006b2e:	9003      	str	r0, [sp, #12]
 8006b30:	9102      	str	r1, [sp, #8]
 8006b32:	9201      	str	r2, [sp, #4]
 8006b34:	9300      	str	r3, [sp, #0]
 8006b36:	4663      	mov	r3, ip
 8006b38:	4632      	mov	r2, r6
 8006b3a:	6879      	ldr	r1, [r7, #4]
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	f7fe fb2f 	bl	80051a0 <CO_SYNC_init>
 8006b42:	4603      	mov	r3, r0
 8006b44:	747b      	strb	r3, [r7, #17]
                           co->CANmodule, CO_GET_CO(RX_IDX_SYNC),
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
                           co->CANmodule, CO_GET_CO(TX_IDX_SYNC),
#endif
                           errInfo);
        if (err != CO_ERROR_NO) {
 8006b46:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d002      	beq.n	8006b54 <CO_CANopenInit+0x278>
            return err;
 8006b4e:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006b52:	e000      	b.n	8006b56 <CO_CANopenInit+0x27a>
            }
        }
    }
#endif

    return CO_ERROR_NO;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	371c      	adds	r7, #28
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b5e:	bf00      	nop
 8006b60:	200001e0 	.word	0x200001e0

08006b64 <CO_CANopenInitPDO>:

CO_ReturnError_t
CO_CANopenInitPDO(CO_t* co, CO_EM_t* em, OD_t* od, uint8_t nodeId, uint32_t* errInfo) {
 8006b64:	b590      	push	{r4, r7, lr}
 8006b66:	b08f      	sub	sp, #60	@ 0x3c
 8006b68:	af06      	add	r7, sp, #24
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	607a      	str	r2, [r7, #4]
 8006b70:	70fb      	strb	r3, [r7, #3]
    if (co == NULL) {
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d102      	bne.n	8006b7e <CO_CANopenInitPDO+0x1a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006b78:	f04f 33ff 	mov.w	r3, #4294967295
 8006b7c:	e064      	b.n	8006c48 <CO_CANopenInitPDO+0xe4>
    }
    if ((nodeId < 1U) || (nodeId > 127U) || co->nodeIdUnconfigured) {
 8006b7e:	78fb      	ldrb	r3, [r7, #3]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d007      	beq.n	8006b94 <CO_CANopenInitPDO+0x30>
 8006b84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	db03      	blt.n	8006b94 <CO_CANopenInitPDO+0x30>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d009      	beq.n	8006ba8 <CO_CANopenInitPDO+0x44>
        return (co->nodeIdUnconfigured) ? CO_ERROR_NODE_ID_UNCONFIGURED_LSS : CO_ERROR_ILLEGAL_ARGUMENT;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d002      	beq.n	8006ba2 <CO_CANopenInitPDO+0x3e>
 8006b9c:	f06f 0312 	mvn.w	r3, #18
 8006ba0:	e052      	b.n	8006c48 <CO_CANopenInitPDO+0xe4>
 8006ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ba6:	e04f      	b.n	8006c48 <CO_CANopenInitPDO+0xe4>
    }
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_ENABLE) != 0
    if (CO_GET_CNT(TPDO) > 0U) {
        OD_entry_t* TPDOcomm = OD_GET(H1800, OD_H1800_TXPDO_1_PARAM);
 8006ba8:	4b29      	ldr	r3, [pc, #164]	@ (8006c50 <CO_CANopenInitPDO+0xec>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	33cc      	adds	r3, #204	@ 0xcc
 8006bb0:	617b      	str	r3, [r7, #20]
        OD_entry_t* TPDOmap = OD_GET(H1A00, OD_H1A00_TXPDO_1_MAPPING);
 8006bb2:	4b27      	ldr	r3, [pc, #156]	@ (8006c50 <CO_CANopenInitPDO+0xec>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	33d8      	adds	r3, #216	@ 0xd8
 8006bba:	61fb      	str	r3, [r7, #28]
        for (uint16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	837b      	strh	r3, [r7, #26]
 8006bc0:	e03e      	b.n	8006c40 <CO_CANopenInitPDO+0xdc>
            CO_ReturnError_t err;
            uint16_t preDefinedCanId = 0;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	833b      	strh	r3, [r7, #24]
            if (i < CO_TPDO_DEFAULT_CANID_COUNT) {
 8006bc6:	8b7b      	ldrh	r3, [r7, #26]
 8006bc8:	2b03      	cmp	r3, #3
 8006bca:	d809      	bhi.n	8006be0 <CO_CANopenInitPDO+0x7c>
#if CO_TPDO_DEFAULT_CANID_COUNT <= 4
                preDefinedCanId = (uint16_t)((CO_CAN_ID_TPDO_1 + (i * 0x100U)) + nodeId);
 8006bcc:	8b7b      	ldrh	r3, [r7, #26]
 8006bce:	021b      	lsls	r3, r3, #8
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	78fb      	ldrb	r3, [r7, #3]
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	4413      	add	r3, r2
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8006bde:	833b      	strh	r3, [r7, #24]
                uint16_t pdoOffset = i % 4;
                uint16_t nodeIdOffset = i / 4;
                preDefinedCanId = (CO_CAN_ID_TPDO_1 + pdoOffset * 0x100) + nodeId + nodeIdOffset;
#endif
            }
            err = CO_TPDO_init(&co->TPDO[i], od, em,
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006be4:	8b7b      	ldrh	r3, [r7, #26]
 8006be6:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 8006bea:	fb01 f303 	mul.w	r3, r1, r3
 8006bee:	18d0      	adds	r0, r2, r3
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	8b7a      	ldrh	r2, [r7, #26]
 8006bfa:	3202      	adds	r2, #2
 8006bfc:	b292      	uxth	r2, r2
 8006bfe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006c00:	9105      	str	r1, [sp, #20]
 8006c02:	9204      	str	r2, [sp, #16]
 8006c04:	9303      	str	r3, [sp, #12]
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	9302      	str	r3, [sp, #8]
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	9301      	str	r3, [sp, #4]
 8006c0e:	8b3b      	ldrh	r3, [r7, #24]
 8006c10:	9300      	str	r3, [sp, #0]
 8006c12:	4623      	mov	r3, r4
 8006c14:	68ba      	ldr	r2, [r7, #8]
 8006c16:	6879      	ldr	r1, [r7, #4]
 8006c18:	f7fc fb5c 	bl	80032d4 <CO_TPDO_init>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	74fb      	strb	r3, [r7, #19]
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
                               co->SYNC,
#endif
                               preDefinedCanId, TPDOcomm, TPDOmap, co->CANmodule, CO_GET_CO(TX_IDX_TPDO) + i, errInfo);
            if (err != CO_ERROR_NO) {
 8006c20:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d002      	beq.n	8006c2e <CO_CANopenInitPDO+0xca>
                return err;
 8006c28:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006c2c:	e00c      	b.n	8006c48 <CO_CANopenInitPDO+0xe4>
            }
            TPDOcomm++;
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	330c      	adds	r3, #12
 8006c32:	617b      	str	r3, [r7, #20]
            TPDOmap++;
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	330c      	adds	r3, #12
 8006c38:	61fb      	str	r3, [r7, #28]
        for (uint16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006c3a:	8b7b      	ldrh	r3, [r7, #26]
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	837b      	strh	r3, [r7, #26]
 8006c40:	8b7b      	ldrh	r3, [r7, #26]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d0bd      	beq.n	8006bc2 <CO_CANopenInitPDO+0x5e>
        }
    }
#endif

    return CO_ERROR_NO;
 8006c46:	2300      	movs	r3, #0
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3724      	adds	r7, #36	@ 0x24
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd90      	pop	{r4, r7, pc}
 8006c50:	200001e0 	.word	0x200001e0

08006c54 <CO_process>:
    return CO_ERROR_NO;
}
#endif

CO_NMT_reset_cmd_t
CO_process(CO_t* co, bool_t enableGateway, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 8006c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c56:	b09b      	sub	sp, #108	@ 0x6c
 8006c58:	af08      	add	r7, sp, #32
 8006c5a:	61f8      	str	r0, [r7, #28]
 8006c5c:	61b9      	str	r1, [r7, #24]
 8006c5e:	617a      	str	r2, [r7, #20]
 8006c60:	613b      	str	r3, [r7, #16]
    (void)enableGateway; /* may be unused */
    CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 8006c62:	2300      	movs	r3, #0
 8006c64:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f7ff fc46 	bl	80064fe <CO_NMT_getInternalState>
 8006c72:	4603      	mov	r3, r0
 8006c74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    bool_t NMTisPreOrOperational = ((NMTstate == CO_NMT_PRE_OPERATIONAL) || (NMTstate == CO_NMT_OPERATIONAL));
 8006c78:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006c7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c7e:	d003      	beq.n	8006c88 <CO_process+0x34>
 8006c80:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006c84:	2b05      	cmp	r3, #5
 8006c86:	d101      	bne.n	8006c8c <CO_process+0x38>
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e000      	b.n	8006c8e <CO_process+0x3a>
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* CAN module */
    CO_CANmodule_process(co->CANmodule);
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	4618      	mov	r0, r3
 8006c96:	f000 fdf2 	bl	800787e <CO_CANmodule_process>

#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE)
    if (CO_GET_CNT(LSS_SLV) == 1U) {
        if (CO_LSSslave_process(co->LSSslave)) {
 8006c9a:	69fb      	ldr	r3, [r7, #28]
 8006c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7ff f9dc 	bl	800605c <CO_LSSslave_process>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d002      	beq.n	8006cb0 <CO_process+0x5c>
            reset = CO_RESET_COMM;
 8006caa:	2301      	movs	r3, #1
 8006cac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }
#endif

#if ((CO_CONFIG_LEDS)&CO_CONFIG_LEDS_ENABLE) != 0
    bool_t unc = co->nodeIdUnconfigured;
 8006cb0:	69fb      	ldr	r3, [r7, #28]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	637b      	str	r3, [r7, #52]	@ 0x34
    uint16_t CANerrorStatus = co->CANmodule->CANerrorStatus;
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	8a5b      	ldrh	r3, [r3, #18]
 8006cbc:	867b      	strh	r3, [r7, #50]	@ 0x32
    bool_t LSSslave_configuration = false;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	643b      	str	r3, [r7, #64]	@ 0x40
#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE) != 0
    if (CO_GET_CNT(LSS_SLV) == 1U) {
        if (CO_LSSslave_getState(co->LSSslave) == CO_LSS_STATE_CONFIGURATION) {
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f7ff fc2b 	bl	8006522 <CO_LSSslave_getState>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d101      	bne.n	8006cd6 <CO_process+0x82>
            LSSslave_configuration = true;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS
#define CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS false
#endif

    if (CO_GET_CNT(LEDS) == 1U) {
        bool_t ErrSync = CO_isError(co->em, CO_EM_SYNC_TIME_OUT);
 8006cd6:	69fb      	ldr	r3, [r7, #28]
 8006cd8:	69db      	ldr	r3, [r3, #28]
 8006cda:	2118      	movs	r1, #24
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f7ff fbd1 	bl	8006484 <CO_isError>
 8006ce2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        bool_t ErrHbCons = CO_isError(co->em, CO_EM_HEARTBEAT_CONSUMER);
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	69db      	ldr	r3, [r3, #28]
 8006ce8:	211b      	movs	r1, #27
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7ff fbca 	bl	8006484 <CO_isError>
 8006cf0:	62b8      	str	r0, [r7, #40]	@ 0x28
        bool_t ErrHbConsRemote = CO_isError(co->em, CO_EM_HB_CONSUMER_REMOTE_RESET);
 8006cf2:	69fb      	ldr	r3, [r7, #28]
 8006cf4:	69db      	ldr	r3, [r3, #28]
 8006cf6:	211c      	movs	r1, #28
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f7ff fbc3 	bl	8006484 <CO_isError>
 8006cfe:	6278      	str	r0, [r7, #36]	@ 0x24
        CO_LEDs_process(co->LEDs, timeDifference_us, unc ? CO_NMT_INITIALIZING : NMTstate, LSSslave_configuration,
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
 8006d04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d102      	bne.n	8006d10 <CO_process+0xbc>
 8006d0a:	f997 5023 	ldrsb.w	r5, [r7, #35]	@ 0x23
 8006d0e:	e000      	b.n	8006d12 <CO_process+0xbe>
 8006d10:	2500      	movs	r5, #0
                        (CANerrorStatus & CO_CAN_ERRTX_BUS_OFF) != 0U, (CANerrorStatus & CO_CAN_ERR_WARN_PASSIVE) != 0U,
 8006d12:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006d14:	f003 0304 	and.w	r3, r3, #4
        CO_LEDs_process(co->LEDs, timeDifference_us, unc ? CO_NMT_INITIALIZING : NMTstate, LSSslave_configuration,
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	bf14      	ite	ne
 8006d1c:	2301      	movne	r3, #1
 8006d1e:	2300      	moveq	r3, #0
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	60fb      	str	r3, [r7, #12]
                        (CANerrorStatus & CO_CAN_ERRTX_BUS_OFF) != 0U, (CANerrorStatus & CO_CAN_ERR_WARN_PASSIVE) != 0U,
 8006d24:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8006d26:	f240 3303 	movw	r3, #771	@ 0x303
 8006d2a:	4013      	ands	r3, r2
        CO_LEDs_process(co->LEDs, timeDifference_us, unc ? CO_NMT_INITIALIZING : NMTstate, LSSslave_configuration,
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	bf14      	ite	ne
 8006d30:	2301      	movne	r3, #1
 8006d32:	2300      	moveq	r3, #0
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	60bb      	str	r3, [r7, #8]
 8006d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d101      	bne.n	8006d42 <CO_process+0xee>
 8006d3e:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 8006d40:	e000      	b.n	8006d44 <CO_process+0xf0>
 8006d42:	2400      	movs	r4, #0
                        false, /* RPDO event timer timeout */
                        unc ? false : ErrSync, unc ? false : (ErrHbCons || ErrHbConsRemote),
 8006d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d107      	bne.n	8006d5a <CO_process+0x106>
 8006d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d102      	bne.n	8006d56 <CO_process+0x102>
 8006d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d001      	beq.n	8006d5a <CO_process+0x106>
 8006d56:	2301      	movs	r3, #1
 8006d58:	e000      	b.n	8006d5c <CO_process+0x108>
 8006d5a:	2300      	movs	r3, #0
        CO_LEDs_process(co->LEDs, timeDifference_us, unc ? CO_NMT_INITIALIZING : NMTstate, LSSslave_configuration,
 8006d5c:	607b      	str	r3, [r7, #4]
                        CO_getErrorRegister(co->em) != 0U, CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS, timerNext_us);
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	69db      	ldr	r3, [r3, #28]
 8006d62:	4618      	mov	r0, r3
 8006d64:	f7ff fbb5 	bl	80064d2 <CO_getErrorRegister>
 8006d68:	4603      	mov	r3, r0
        CO_LEDs_process(co->LEDs, timeDifference_us, unc ? CO_NMT_INITIALIZING : NMTstate, LSSslave_configuration,
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	bf14      	ite	ne
 8006d6e:	2301      	movne	r3, #1
 8006d70:	2300      	moveq	r3, #0
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	461a      	mov	r2, r3
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	9307      	str	r3, [sp, #28]
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	9306      	str	r3, [sp, #24]
 8006d7e:	9205      	str	r2, [sp, #20]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	9304      	str	r3, [sp, #16]
 8006d84:	9403      	str	r4, [sp, #12]
 8006d86:	2300      	movs	r3, #0
 8006d88:	9302      	str	r3, [sp, #8]
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	9301      	str	r3, [sp, #4]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d94:	462a      	mov	r2, r5
 8006d96:	6979      	ldr	r1, [r7, #20]
 8006d98:	4630      	mov	r0, r6
 8006d9a:	f7fe fdd5 	bl	8005948 <CO_LEDs_process>
    }
#endif

    /* CANopen Node ID is unconfigured (LSS slave), stop processing here */
    if (co->nodeIdUnconfigured) {
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d002      	beq.n	8006dac <CO_process+0x158>
        return reset;
 8006da6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006daa:	e047      	b.n	8006e3c <CO_process+0x1e8>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1U) {
        CO_EM_process(co->em, NMTisPreOrOperational, timeDifference_us, timerNext_us);
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	69d8      	ldr	r0, [r3, #28]
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	697a      	ldr	r2, [r7, #20]
 8006db4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006db6:	f7fa fb6f 	bl	8001498 <CO_EM_process>
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1U) {
        reset = CO_NMT_process(co->NMT, &NMTstate, timeDifference_us, timerNext_us);
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	6918      	ldr	r0, [r3, #16]
 8006dbe:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	697a      	ldr	r2, [r7, #20]
 8006dc6:	f7fb f9d3 	bl	8002170 <CO_NMT_process>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    NMTisPreOrOperational = ((NMTstate == CO_NMT_PRE_OPERATIONAL) || (NMTstate == CO_NMT_OPERATIONAL));
 8006dd0:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006dd4:	2b7f      	cmp	r3, #127	@ 0x7f
 8006dd6:	d003      	beq.n	8006de0 <CO_process+0x18c>
 8006dd8:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006ddc:	2b05      	cmp	r3, #5
 8006dde:	d101      	bne.n	8006de4 <CO_process+0x190>
 8006de0:	2301      	movs	r3, #1
 8006de2:	e000      	b.n	8006de6 <CO_process+0x192>
 8006de4:	2300      	movs	r3, #0
 8006de6:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* SDOserver */
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006de8:	2300      	movs	r3, #0
 8006dea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006dee:	e011      	b.n	8006e14 <CO_process+0x1c0>
        (void)CO_SDOserver_process(&co->SDOserver[i], NMTisPreOrOperational, timeDifference_us, timerNext_us);
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006df4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006df8:	21ac      	movs	r1, #172	@ 0xac
 8006dfa:	fb01 f303 	mul.w	r3, r1, r3
 8006dfe:	18d0      	adds	r0, r2, r3
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	697a      	ldr	r2, [r7, #20]
 8006e04:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006e06:	f7fd faab 	bl	8004360 <CO_SDOserver_process>
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006e0a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006e0e:	3301      	adds	r3, #1
 8006e10:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006e14:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d0e9      	beq.n	8006df0 <CO_process+0x19c>
    }

#if ((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_ENABLE) != 0
    if (CO_GET_CNT(HB_CONS) == 1U) {
        CO_HBconsumer_process(co->HBcons, NMTisPreOrOperational, timeDifference_us, timerNext_us);
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	6958      	ldr	r0, [r3, #20]
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	697a      	ldr	r2, [r7, #20]
 8006e24:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006e26:	f7fa ff2d 	bl	8001c84 <CO_HBconsumer_process>
    CO_nodeGuardingMaster_process(co->NGmaster, timeDifference_us, timerNext_us);
#endif

#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_ENABLE) != 0
    if (CO_GET_CNT(TIME) == 1U) {
        (void)CO_TIME_process(co->TIME, NMTisPreOrOperational, timeDifference_us);
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006e32:	4618      	mov	r0, r3
 8006e34:	f7fe fcfa 	bl	800582c <CO_TIME_process>
    if (CO_GET_CNT(GTWA) == 1U) {
        CO_GTWA_process(co->gtwa, enableGateway, timeDifference_us, timerNext_us);
    }
#endif

    return reset;
 8006e38:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	374c      	adds	r7, #76	@ 0x4c
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006e44 <CO_process_SYNC>:

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_ENABLE) != 0
bool_t
CO_process_SYNC(CO_t* co, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b088      	sub	sp, #32
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	60f8      	str	r0, [r7, #12]
 8006e4c:	60b9      	str	r1, [r7, #8]
 8006e4e:	607a      	str	r2, [r7, #4]
    bool_t syncWas = false;
 8006e50:	2300      	movs	r3, #0
 8006e52:	61fb      	str	r3, [r7, #28]

    if ((!co->nodeIdUnconfigured) && (CO_GET_CNT(SYNC) == 1U)) {
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d131      	bne.n	8006ec0 <CO_process_SYNC+0x7c>
        CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	691b      	ldr	r3, [r3, #16]
 8006e60:	4618      	mov	r0, r3
 8006e62:	f7ff fb4c 	bl	80064fe <CO_NMT_getInternalState>
 8006e66:	4603      	mov	r3, r0
 8006e68:	76fb      	strb	r3, [r7, #27]
        bool_t NMTisPreOrOperational = ((NMTstate == CO_NMT_PRE_OPERATIONAL) || (NMTstate == CO_NMT_OPERATIONAL));
 8006e6a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8006e6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e70:	d003      	beq.n	8006e7a <CO_process_SYNC+0x36>
 8006e72:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8006e76:	2b05      	cmp	r3, #5
 8006e78:	d101      	bne.n	8006e7e <CO_process_SYNC+0x3a>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e000      	b.n	8006e80 <CO_process_SYNC+0x3c>
 8006e7e:	2300      	movs	r3, #0
 8006e80:	617b      	str	r3, [r7, #20]

        CO_SYNC_status_t sync_process = CO_SYNC_process(co->SYNC, NMTisPreOrOperational, timeDifference_us,
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	68ba      	ldr	r2, [r7, #8]
 8006e8a:	6979      	ldr	r1, [r7, #20]
 8006e8c:	f7fe faae 	bl	80053ec <CO_SYNC_process>
 8006e90:	4603      	mov	r3, r0
 8006e92:	74fb      	strb	r3, [r7, #19]
                                                        timerNext_us);

        switch (sync_process) {
 8006e94:	7cfb      	ldrb	r3, [r7, #19]
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	d009      	beq.n	8006eae <CO_process_SYNC+0x6a>
 8006e9a:	2b02      	cmp	r3, #2
 8006e9c:	dc0d      	bgt.n	8006eba <CO_process_SYNC+0x76>
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00d      	beq.n	8006ebe <CO_process_SYNC+0x7a>
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d000      	beq.n	8006ea8 <CO_process_SYNC+0x64>
            case CO_SYNC_NONE: break;
            case CO_SYNC_RX_TX: syncWas = true; break;
            case CO_SYNC_PASSED_WINDOW: CO_CANclearPendingSyncPDOs(co->CANmodule); break;
            default:
                /* MISRA C 2004 15.3 */
                break;
 8006ea6:	e008      	b.n	8006eba <CO_process_SYNC+0x76>
            case CO_SYNC_RX_TX: syncWas = true; break;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	61fb      	str	r3, [r7, #28]
 8006eac:	e008      	b.n	8006ec0 <CO_process_SYNC+0x7c>
            case CO_SYNC_PASSED_WINDOW: CO_CANclearPendingSyncPDOs(co->CANmodule); break;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f000 fc7d 	bl	80077b2 <CO_CANclearPendingSyncPDOs>
 8006eb8:	e002      	b.n	8006ec0 <CO_process_SYNC+0x7c>
                break;
 8006eba:	bf00      	nop
 8006ebc:	e000      	b.n	8006ec0 <CO_process_SYNC+0x7c>
            case CO_SYNC_NONE: break;
 8006ebe:	bf00      	nop
        }
    }

    return syncWas;
 8006ec0:	69fb      	ldr	r3, [r7, #28]
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3720      	adds	r7, #32
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <CO_process_RPDO>:
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_ENABLE) != 0
void
CO_process_RPDO(CO_t* co, bool_t syncWas, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b086      	sub	sp, #24
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	60f8      	str	r0, [r7, #12]
 8006ed2:	60b9      	str	r1, [r7, #8]
 8006ed4:	607a      	str	r2, [r7, #4]
 8006ed6:	603b      	str	r3, [r7, #0]
    (void)timeDifference_us;
    (void)timerNext_us;
    if (co->nodeIdUnconfigured) {
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d10e      	bne.n	8006efe <CO_process_RPDO+0x34>
        return;
    }

    bool_t NMTisOperational = CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	691b      	ldr	r3, [r3, #16]
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7ff fb0a 	bl	80064fe <CO_NMT_getInternalState>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b05      	cmp	r3, #5
 8006eee:	bf0c      	ite	eq
 8006ef0:	2301      	moveq	r3, #1
 8006ef2:	2300      	movne	r3, #0
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	617b      	str	r3, [r7, #20]

    for (uint16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8006ef8:	2300      	movs	r3, #0
 8006efa:	827b      	strh	r3, [r7, #18]
 8006efc:	e000      	b.n	8006f00 <CO_process_RPDO+0x36>
        return;
 8006efe:	bf00      	nop
#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_TIMERS_ENABLE) != 0
                        timeDifference_us, timerNext_us,
#endif
                        NMTisOperational, syncWas);
    }
}
 8006f00:	3718      	adds	r7, #24
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <CO_process_TPDO>:
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_ENABLE) != 0
void
CO_process_TPDO(CO_t* co, bool_t syncWas, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 8006f06:	b580      	push	{r7, lr}
 8006f08:	b088      	sub	sp, #32
 8006f0a:	af02      	add	r7, sp, #8
 8006f0c:	60f8      	str	r0, [r7, #12]
 8006f0e:	60b9      	str	r1, [r7, #8]
 8006f10:	607a      	str	r2, [r7, #4]
 8006f12:	603b      	str	r3, [r7, #0]
    (void)timeDifference_us;
    (void)timerNext_us;
    if (co->nodeIdUnconfigured) {
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d124      	bne.n	8006f66 <CO_process_TPDO+0x60>
        return;
    }

    bool_t NMTisOperational = CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	4618      	mov	r0, r3
 8006f22:	f7ff faec 	bl	80064fe <CO_NMT_getInternalState>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b05      	cmp	r3, #5
 8006f2a:	bf0c      	ite	eq
 8006f2c:	2301      	moveq	r3, #1
 8006f2e:	2300      	movne	r3, #0
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	613b      	str	r3, [r7, #16]

    for (uint16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006f34:	2300      	movs	r3, #0
 8006f36:	82fb      	strh	r3, [r7, #22]
 8006f38:	e011      	b.n	8006f5e <CO_process_TPDO+0x58>
        CO_TPDO_process(&co->TPDO[i],
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f3e:	8afb      	ldrh	r3, [r7, #22]
 8006f40:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 8006f44:	fb01 f303 	mul.w	r3, r1, r3
 8006f48:	18d0      	adds	r0, r2, r3
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	9300      	str	r3, [sp, #0]
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	683a      	ldr	r2, [r7, #0]
 8006f52:	6879      	ldr	r1, [r7, #4]
 8006f54:	f7fc fbf2 	bl	800373c <CO_TPDO_process>
    for (uint16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006f58:	8afb      	ldrh	r3, [r7, #22]
 8006f5a:	3301      	adds	r3, #1
 8006f5c:	82fb      	strh	r3, [r7, #22]
 8006f5e:	8afb      	ldrh	r3, [r7, #22]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d0ea      	beq.n	8006f3a <CO_process_TPDO+0x34>
 8006f64:	e000      	b.n	8006f68 <CO_process_TPDO+0x62>
        return;
 8006f66:	bf00      	nop
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
                        timeDifference_us, timerNext_us,
#endif
                        NMTisOperational, syncWas);
    }
}
 8006f68:	3718      	adds	r7, #24
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
	...

08006f70 <canopen_app_init>:
uint32_t time_old, time_current;
CO_ReturnError_t err;

/* This function will basically setup the CANopen node */
int
canopen_app_init(CANopenNodeSTM32* _canopenNodeSTM32) {
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]

    // Keep a copy global reference of canOpenSTM32 Object
    canopenNodeSTM32 = _canopenNodeSTM32;
 8006f78:	4a13      	ldr	r2, [pc, #76]	@ (8006fc8 <canopen_app_init+0x58>)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6013      	str	r3, [r2, #0]
    uint8_t storageEntriesCount = sizeof(storageEntries) / sizeof(storageEntries[0]);
    uint32_t storageInitError = 0;
#endif

    /* Allocate memory */
    CO_config_t* config_ptr = NULL;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	60fb      	str	r3, [r7, #12]
    co_config.CNT_LSS_SLV = 1;
    config_ptr = &co_config;
#endif /* CO_MULTIPLE_OD */

    uint32_t heapMemoryUsed;
    CO = CO_new(config_ptr, &heapMemoryUsed);
 8006f82:	f107 0308 	add.w	r3, r7, #8
 8006f86:	4619      	mov	r1, r3
 8006f88:	68f8      	ldr	r0, [r7, #12]
 8006f8a:	f7ff fadb 	bl	8006544 <CO_new>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	4a0e      	ldr	r2, [pc, #56]	@ (8006fcc <canopen_app_init+0x5c>)
 8006f92:	6013      	str	r3, [r2, #0]
    if (CO == NULL) {
 8006f94:	4b0d      	ldr	r3, [pc, #52]	@ (8006fcc <canopen_app_init+0x5c>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d104      	bne.n	8006fa6 <canopen_app_init+0x36>
        log_printf("Error: Can't allocate memory\n");
 8006f9c:	480c      	ldr	r0, [pc, #48]	@ (8006fd0 <canopen_app_init+0x60>)
 8006f9e:	f00f ff0b 	bl	8016db8 <puts>
        return 1;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e00c      	b.n	8006fc0 <canopen_app_init+0x50>
    } else {
        log_printf("Allocated %u bytes for CANopen objects\n", heapMemoryUsed);
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	4619      	mov	r1, r3
 8006faa:	480a      	ldr	r0, [pc, #40]	@ (8006fd4 <canopen_app_init+0x64>)
 8006fac:	f00f fe9c 	bl	8016ce8 <iprintf>
    }

    canopenNodeSTM32->canOpenStack = CO;
 8006fb0:	4b05      	ldr	r3, [pc, #20]	@ (8006fc8 <canopen_app_init+0x58>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a05      	ldr	r2, [pc, #20]	@ (8006fcc <canopen_app_init+0x5c>)
 8006fb6:	6812      	ldr	r2, [r2, #0]
 8006fb8:	615a      	str	r2, [r3, #20]
        log_printf("Error: Storage %d\n", storageInitError);
        return 2;
    }
#endif

    canopen_app_resetCommunication();
 8006fba:	f000 f80d 	bl	8006fd8 <canopen_app_resetCommunication>
    return 0;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	200003f0 	.word	0x200003f0
 8006fcc:	200003f4 	.word	0x200003f4
 8006fd0:	0801a418 	.word	0x0801a418
 8006fd4:	0801a438 	.word	0x0801a438

08006fd8 <canopen_app_resetCommunication>:

int
canopen_app_resetCommunication() {
 8006fd8:	b590      	push	{r4, r7, lr}
 8006fda:	b08f      	sub	sp, #60	@ 0x3c
 8006fdc:	af08      	add	r7, sp, #32
    /* CANopen communication reset - initialize CANopen objects *******************/
    log_printf("CANopenNode - Reset communication...\n");
 8006fde:	487d      	ldr	r0, [pc, #500]	@ (80071d4 <canopen_app_resetCommunication+0x1fc>)
 8006fe0:	f00f feea 	bl	8016db8 <puts>

    /* Wait rt_thread. */
    CO->CANmodule->CANnormal = false;
 8006fe4:	4b7c      	ldr	r3, [pc, #496]	@ (80071d8 <canopen_app_resetCommunication+0x200>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	2200      	movs	r2, #0
 8006fec:	615a      	str	r2, [r3, #20]

    /* Enter CAN configuration. */
    CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 8006fee:	4b7b      	ldr	r3, [pc, #492]	@ (80071dc <canopen_app_resetCommunication+0x204>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f000 f9bc 	bl	8007370 <CO_CANsetConfigurationMode>
    CO_CANmodule_disable(CO->CANmodule);
 8006ff8:	4b77      	ldr	r3, [pc, #476]	@ (80071d8 <canopen_app_resetCommunication+0x200>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	4618      	mov	r0, r3
 8007000:	f000 faa6 	bl	8007550 <CO_CANmodule_disable>

    /* initialize CANopen */
    err = CO_CANinit(CO, canopenNodeSTM32, 0); // Bitrate for STM32 microcontroller is being set in MXCube Settings
 8007004:	4b74      	ldr	r3, [pc, #464]	@ (80071d8 <canopen_app_resetCommunication+0x200>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a74      	ldr	r2, [pc, #464]	@ (80071dc <canopen_app_resetCommunication+0x204>)
 800700a:	6811      	ldr	r1, [r2, #0]
 800700c:	2200      	movs	r2, #0
 800700e:	4618      	mov	r0, r3
 8007010:	f7ff fc0c 	bl	800682c <CO_CANinit>
 8007014:	4603      	mov	r3, r0
 8007016:	461a      	mov	r2, r3
 8007018:	4b71      	ldr	r3, [pc, #452]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 800701a:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 800701c:	4b70      	ldr	r3, [pc, #448]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 800701e:	f993 3000 	ldrsb.w	r3, [r3]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d008      	beq.n	8007038 <canopen_app_resetCommunication+0x60>
        log_printf("Error: CAN initialization failed: %d\n", err);
 8007026:	4b6e      	ldr	r3, [pc, #440]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 8007028:	f993 3000 	ldrsb.w	r3, [r3]
 800702c:	4619      	mov	r1, r3
 800702e:	486d      	ldr	r0, [pc, #436]	@ (80071e4 <canopen_app_resetCommunication+0x20c>)
 8007030:	f00f fe5a 	bl	8016ce8 <iprintf>
        return 1;
 8007034:	2301      	movs	r3, #1
 8007036:	e0c8      	b.n	80071ca <canopen_app_resetCommunication+0x1f2>
    }

    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8007038:	4b6b      	ldr	r3, [pc, #428]	@ (80071e8 <canopen_app_resetCommunication+0x210>)
 800703a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800703c:	60bb      	str	r3, [r7, #8]
                                                .productCode = OD_PERSIST_COMM.x1018_identity.productCode,
 800703e:	4b6a      	ldr	r3, [pc, #424]	@ (80071e8 <canopen_app_resetCommunication+0x210>)
 8007040:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8007042:	60fb      	str	r3, [r7, #12]
                                                .revisionNumber = OD_PERSIST_COMM.x1018_identity.revisionNumber,
 8007044:	4b68      	ldr	r3, [pc, #416]	@ (80071e8 <canopen_app_resetCommunication+0x210>)
 8007046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8007048:	613b      	str	r3, [r7, #16]
                                                .serialNumber = OD_PERSIST_COMM.x1018_identity.serialNumber}};
 800704a:	4b67      	ldr	r3, [pc, #412]	@ (80071e8 <canopen_app_resetCommunication+0x210>)
 800704c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 800704e:	617b      	str	r3, [r7, #20]
    err = CO_LSSinit(CO, &lssAddress, &canopenNodeSTM32->desiredNodeID, &canopenNodeSTM32->baudrate);
 8007050:	4b61      	ldr	r3, [pc, #388]	@ (80071d8 <canopen_app_resetCommunication+0x200>)
 8007052:	6818      	ldr	r0, [r3, #0]
 8007054:	4b61      	ldr	r3, [pc, #388]	@ (80071dc <canopen_app_resetCommunication+0x204>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	461a      	mov	r2, r3
 800705a:	4b60      	ldr	r3, [pc, #384]	@ (80071dc <canopen_app_resetCommunication+0x204>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	3302      	adds	r3, #2
 8007060:	f107 0108 	add.w	r1, r7, #8
 8007064:	f7ff fc0e 	bl	8006884 <CO_LSSinit>
 8007068:	4603      	mov	r3, r0
 800706a:	461a      	mov	r2, r3
 800706c:	4b5c      	ldr	r3, [pc, #368]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 800706e:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 8007070:	4b5b      	ldr	r3, [pc, #364]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 8007072:	f993 3000 	ldrsb.w	r3, [r3]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d008      	beq.n	800708c <canopen_app_resetCommunication+0xb4>
        log_printf("Error: LSS slave initialization failed: %d\n", err);
 800707a:	4b59      	ldr	r3, [pc, #356]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 800707c:	f993 3000 	ldrsb.w	r3, [r3]
 8007080:	4619      	mov	r1, r3
 8007082:	485a      	ldr	r0, [pc, #360]	@ (80071ec <canopen_app_resetCommunication+0x214>)
 8007084:	f00f fe30 	bl	8016ce8 <iprintf>
        return 2;
 8007088:	2302      	movs	r3, #2
 800708a:	e09e      	b.n	80071ca <canopen_app_resetCommunication+0x1f2>
    }

    canopenNodeSTM32->activeNodeID = canopenNodeSTM32->desiredNodeID;
 800708c:	4b53      	ldr	r3, [pc, #332]	@ (80071dc <canopen_app_resetCommunication+0x204>)
 800708e:	681a      	ldr	r2, [r3, #0]
 8007090:	4b52      	ldr	r3, [pc, #328]	@ (80071dc <canopen_app_resetCommunication+0x204>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	7812      	ldrb	r2, [r2, #0]
 8007096:	705a      	strb	r2, [r3, #1]
    uint32_t errInfo = 0;
 8007098:	2300      	movs	r3, #0
 800709a:	607b      	str	r3, [r7, #4]

    err = CO_CANopenInit(CO,                   /* CANopen object */
 800709c:	4b4e      	ldr	r3, [pc, #312]	@ (80071d8 <canopen_app_resetCommunication+0x200>)
 800709e:	6818      	ldr	r0, [r3, #0]
 80070a0:	4b53      	ldr	r3, [pc, #332]	@ (80071f0 <canopen_app_resetCommunication+0x218>)
 80070a2:	6819      	ldr	r1, [r3, #0]
                         NMT_CONTROL,          /* CO_NMT_control_t */
                         FIRST_HB_TIME,        /* firstHBTime_ms */
                         SDO_SRV_TIMEOUT_TIME, /* SDOserverTimeoutTime_ms */
                         SDO_CLI_TIMEOUT_TIME, /* SDOclientTimeoutTime_ms */
                         SDO_CLI_BLOCK,        /* SDOclientBlockTransfer */
                         canopenNodeSTM32->activeNodeID, &errInfo);
 80070a4:	4b4d      	ldr	r3, [pc, #308]	@ (80071dc <canopen_app_resetCommunication+0x204>)
 80070a6:	681b      	ldr	r3, [r3, #0]
    err = CO_CANopenInit(CO,                   /* CANopen object */
 80070a8:	785b      	ldrb	r3, [r3, #1]
 80070aa:	1d3a      	adds	r2, r7, #4
 80070ac:	9207      	str	r2, [sp, #28]
 80070ae:	9306      	str	r3, [sp, #24]
 80070b0:	2300      	movs	r3, #0
 80070b2:	9305      	str	r3, [sp, #20]
 80070b4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80070b8:	9304      	str	r3, [sp, #16]
 80070ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80070be:	9303      	str	r3, [sp, #12]
 80070c0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80070c4:	9302      	str	r3, [sp, #8]
 80070c6:	f242 1311 	movw	r3, #8465	@ 0x2111
 80070ca:	9301      	str	r3, [sp, #4]
 80070cc:	2300      	movs	r3, #0
 80070ce:	9300      	str	r3, [sp, #0]
 80070d0:	460b      	mov	r3, r1
 80070d2:	2200      	movs	r2, #0
 80070d4:	2100      	movs	r1, #0
 80070d6:	f7ff fc01 	bl	80068dc <CO_CANopenInit>
 80070da:	4603      	mov	r3, r0
 80070dc:	461a      	mov	r2, r3
 80070de:	4b40      	ldr	r3, [pc, #256]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 80070e0:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO && err != CO_ERROR_NODE_ID_UNCONFIGURED_LSS) {
 80070e2:	4b3f      	ldr	r3, [pc, #252]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 80070e4:	f993 3000 	ldrsb.w	r3, [r3]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d01a      	beq.n	8007122 <canopen_app_resetCommunication+0x14a>
 80070ec:	4b3c      	ldr	r3, [pc, #240]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 80070ee:	f993 3000 	ldrsb.w	r3, [r3]
 80070f2:	f113 0f13 	cmn.w	r3, #19
 80070f6:	d014      	beq.n	8007122 <canopen_app_resetCommunication+0x14a>
        if (err == CO_ERROR_OD_PARAMETERS) {
 80070f8:	4b39      	ldr	r3, [pc, #228]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 80070fa:	f993 3000 	ldrsb.w	r3, [r3]
 80070fe:	f113 0f0c 	cmn.w	r3, #12
 8007102:	d105      	bne.n	8007110 <canopen_app_resetCommunication+0x138>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	4619      	mov	r1, r3
 8007108:	483a      	ldr	r0, [pc, #232]	@ (80071f4 <canopen_app_resetCommunication+0x21c>)
 800710a:	f00f fded 	bl	8016ce8 <iprintf>
 800710e:	e006      	b.n	800711e <canopen_app_resetCommunication+0x146>
        } else {
            log_printf("Error: CANopen initialization failed: %d\n", err);
 8007110:	4b33      	ldr	r3, [pc, #204]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 8007112:	f993 3000 	ldrsb.w	r3, [r3]
 8007116:	4619      	mov	r1, r3
 8007118:	4837      	ldr	r0, [pc, #220]	@ (80071f8 <canopen_app_resetCommunication+0x220>)
 800711a:	f00f fde5 	bl	8016ce8 <iprintf>
        }
        return 3;
 800711e:	2303      	movs	r3, #3
 8007120:	e053      	b.n	80071ca <canopen_app_resetCommunication+0x1f2>
    }

    err = CO_CANopenInitPDO(CO, CO->em, OD, canopenNodeSTM32->activeNodeID, &errInfo);
 8007122:	4b2d      	ldr	r3, [pc, #180]	@ (80071d8 <canopen_app_resetCommunication+0x200>)
 8007124:	6818      	ldr	r0, [r3, #0]
 8007126:	4b2c      	ldr	r3, [pc, #176]	@ (80071d8 <canopen_app_resetCommunication+0x200>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	69d9      	ldr	r1, [r3, #28]
 800712c:	4b30      	ldr	r3, [pc, #192]	@ (80071f0 <canopen_app_resetCommunication+0x218>)
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	4b2a      	ldr	r3, [pc, #168]	@ (80071dc <canopen_app_resetCommunication+0x204>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	785c      	ldrb	r4, [r3, #1]
 8007136:	1d3b      	adds	r3, r7, #4
 8007138:	9300      	str	r3, [sp, #0]
 800713a:	4623      	mov	r3, r4
 800713c:	f7ff fd12 	bl	8006b64 <CO_CANopenInitPDO>
 8007140:	4603      	mov	r3, r0
 8007142:	461a      	mov	r2, r3
 8007144:	4b26      	ldr	r3, [pc, #152]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 8007146:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 8007148:	4b25      	ldr	r3, [pc, #148]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 800714a:	f993 3000 	ldrsb.w	r3, [r3]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d014      	beq.n	800717c <canopen_app_resetCommunication+0x1a4>
        if (err == CO_ERROR_OD_PARAMETERS) {
 8007152:	4b23      	ldr	r3, [pc, #140]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 8007154:	f993 3000 	ldrsb.w	r3, [r3]
 8007158:	f113 0f0c 	cmn.w	r3, #12
 800715c:	d105      	bne.n	800716a <canopen_app_resetCommunication+0x192>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4619      	mov	r1, r3
 8007162:	4824      	ldr	r0, [pc, #144]	@ (80071f4 <canopen_app_resetCommunication+0x21c>)
 8007164:	f00f fdc0 	bl	8016ce8 <iprintf>
 8007168:	e006      	b.n	8007178 <canopen_app_resetCommunication+0x1a0>
        } else {
            log_printf("Error: PDO initialization failed: %d\n", err);
 800716a:	4b1d      	ldr	r3, [pc, #116]	@ (80071e0 <canopen_app_resetCommunication+0x208>)
 800716c:	f993 3000 	ldrsb.w	r3, [r3]
 8007170:	4619      	mov	r1, r3
 8007172:	4822      	ldr	r0, [pc, #136]	@ (80071fc <canopen_app_resetCommunication+0x224>)
 8007174:	f00f fdb8 	bl	8016ce8 <iprintf>
        }
        return 4;
 8007178:	2304      	movs	r3, #4
 800717a:	e026      	b.n	80071ca <canopen_app_resetCommunication+0x1f2>
    }

    /* Configure Timer interrupt function for execution every 1 millisecond */
    HAL_TIM_Base_Start_IT(canopenNodeSTM32->timerHandle); //1ms interrupt
 800717c:	4b17      	ldr	r3, [pc, #92]	@ (80071dc <canopen_app_resetCommunication+0x204>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	4618      	mov	r0, r3
 8007184:	f00b fc30 	bl	80129e8 <HAL_TIM_Base_Start_IT>

    /* Configure CAN transmit and receive interrupt */

    /* Configure CANopen callbacks, etc */
    if (!CO->nodeIdUnconfigured) {
 8007188:	4b13      	ldr	r3, [pc, #76]	@ (80071d8 <canopen_app_resetCommunication+0x200>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d002      	beq.n	8007198 <canopen_app_resetCommunication+0x1c0>
        if (storageInitError != 0) {
            CO_errorReport(CO->em, CO_EM_NON_VOLATILE_MEMORY, CO_EMC_HARDWARE, storageInitError);
        }
#endif
    } else {
        log_printf("CANopenNode - Node-id not initialized\n");
 8007192:	481b      	ldr	r0, [pc, #108]	@ (8007200 <canopen_app_resetCommunication+0x228>)
 8007194:	f00f fe10 	bl	8016db8 <puts>
    }

    /* start CAN */
    CO_CANsetNormalMode(CO->CANmodule);
 8007198:	4b0f      	ldr	r3, [pc, #60]	@ (80071d8 <canopen_app_resetCommunication+0x200>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	4618      	mov	r0, r3
 80071a0:	f000 f8f6 	bl	8007390 <CO_CANsetNormalMode>

    log_printf("CANopenNode - Running...\n");
 80071a4:	4817      	ldr	r0, [pc, #92]	@ (8007204 <canopen_app_resetCommunication+0x22c>)
 80071a6:	f00f fe07 	bl	8016db8 <puts>
    fflush(stdout);
 80071aa:	4b17      	ldr	r3, [pc, #92]	@ (8007208 <canopen_app_resetCommunication+0x230>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	4618      	mov	r0, r3
 80071b2:	f00f fcc3 	bl	8016b3c <fflush>
    time_old = time_current = HAL_GetTick();
 80071b6:	f005 f8bd 	bl	800c334 <HAL_GetTick>
 80071ba:	4603      	mov	r3, r0
 80071bc:	4a13      	ldr	r2, [pc, #76]	@ (800720c <canopen_app_resetCommunication+0x234>)
 80071be:	6013      	str	r3, [r2, #0]
 80071c0:	4b12      	ldr	r3, [pc, #72]	@ (800720c <canopen_app_resetCommunication+0x234>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a12      	ldr	r2, [pc, #72]	@ (8007210 <canopen_app_resetCommunication+0x238>)
 80071c6:	6013      	str	r3, [r2, #0]
    return 0;
 80071c8:	2300      	movs	r3, #0
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	371c      	adds	r7, #28
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd90      	pop	{r4, r7, pc}
 80071d2:	bf00      	nop
 80071d4:	0801a460 	.word	0x0801a460
 80071d8:	200003f4 	.word	0x200003f4
 80071dc:	200003f0 	.word	0x200003f0
 80071e0:	20000400 	.word	0x20000400
 80071e4:	0801a488 	.word	0x0801a488
 80071e8:	20000000 	.word	0x20000000
 80071ec:	0801a4b0 	.word	0x0801a4b0
 80071f0:	200001e0 	.word	0x200001e0
 80071f4:	0801a4dc 	.word	0x0801a4dc
 80071f8:	0801a504 	.word	0x0801a504
 80071fc:	0801a530 	.word	0x0801a530
 8007200:	0801a558 	.word	0x0801a558
 8007204:	0801a580 	.word	0x0801a580
 8007208:	20000218 	.word	0x20000218
 800720c:	200003fc 	.word	0x200003fc
 8007210:	200003f8 	.word	0x200003f8

08007214 <canopen_app_process>:

void
canopen_app_process() {
 8007214:	b580      	push	{r7, lr}
 8007216:	b082      	sub	sp, #8
 8007218:	af00      	add	r7, sp, #0
    /* loop for normal program execution ******************************************/
    /* get time difference since last function call */
    time_current = HAL_GetTick();
 800721a:	f005 f88b 	bl	800c334 <HAL_GetTick>
 800721e:	4603      	mov	r3, r0
 8007220:	4a2c      	ldr	r2, [pc, #176]	@ (80072d4 <canopen_app_process+0xc0>)
 8007222:	6013      	str	r3, [r2, #0]

    if ((time_current - time_old) > 0) { // Make sure more than 1ms elapsed
 8007224:	4b2b      	ldr	r3, [pc, #172]	@ (80072d4 <canopen_app_process+0xc0>)
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	4b2b      	ldr	r3, [pc, #172]	@ (80072d8 <canopen_app_process+0xc4>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	429a      	cmp	r2, r3
 800722e:	d04c      	beq.n	80072ca <canopen_app_process+0xb6>
        /* CANopen process */
        CO_NMT_reset_cmd_t reset_status;
        uint32_t timeDifference_us = (time_current - time_old) * 1000;
 8007230:	4b28      	ldr	r3, [pc, #160]	@ (80072d4 <canopen_app_process+0xc0>)
 8007232:	681a      	ldr	r2, [r3, #0]
 8007234:	4b28      	ldr	r3, [pc, #160]	@ (80072d8 <canopen_app_process+0xc4>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	1ad3      	subs	r3, r2, r3
 800723a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800723e:	fb02 f303 	mul.w	r3, r2, r3
 8007242:	607b      	str	r3, [r7, #4]
        time_old = time_current;
 8007244:	4b23      	ldr	r3, [pc, #140]	@ (80072d4 <canopen_app_process+0xc0>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a23      	ldr	r2, [pc, #140]	@ (80072d8 <canopen_app_process+0xc4>)
 800724a:	6013      	str	r3, [r2, #0]
        reset_status = CO_process(CO, false, timeDifference_us, NULL);
 800724c:	4b23      	ldr	r3, [pc, #140]	@ (80072dc <canopen_app_process+0xc8>)
 800724e:	6818      	ldr	r0, [r3, #0]
 8007250:	2300      	movs	r3, #0
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	2100      	movs	r1, #0
 8007256:	f7ff fcfd 	bl	8006c54 <CO_process>
 800725a:	4603      	mov	r3, r0
 800725c:	70fb      	strb	r3, [r7, #3]
        canopenNodeSTM32->outStatusLEDRed = CO_LED_RED(CO->LEDs, CO_LED_CANopen);
 800725e:	4b1f      	ldr	r3, [pc, #124]	@ (80072dc <canopen_app_process+0xc8>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007264:	7a5a      	ldrb	r2, [r3, #9]
 8007266:	4b1e      	ldr	r3, [pc, #120]	@ (80072e0 <canopen_app_process+0xcc>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	09d2      	lsrs	r2, r2, #7
 800726c:	b2d2      	uxtb	r2, r2
 800726e:	745a      	strb	r2, [r3, #17]
        canopenNodeSTM32->outStatusLEDGreen = CO_LED_GREEN(CO->LEDs, CO_LED_CANopen);
 8007270:	4b1a      	ldr	r3, [pc, #104]	@ (80072dc <canopen_app_process+0xc8>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007276:	7a9a      	ldrb	r2, [r3, #10]
 8007278:	4b19      	ldr	r3, [pc, #100]	@ (80072e0 <canopen_app_process+0xcc>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	09d2      	lsrs	r2, r2, #7
 800727e:	b2d2      	uxtb	r2, r2
 8007280:	741a      	strb	r2, [r3, #16]

        if (reset_status == CO_RESET_COMM) {
 8007282:	78fb      	ldrb	r3, [r7, #3]
 8007284:	2b01      	cmp	r3, #1
 8007286:	d118      	bne.n	80072ba <canopen_app_process+0xa6>
            /* delete objects from memory */
        	HAL_TIM_Base_Stop_IT(canopenNodeSTM32->timerHandle);
 8007288:	4b15      	ldr	r3, [pc, #84]	@ (80072e0 <canopen_app_process+0xcc>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	4618      	mov	r0, r3
 8007290:	f00b fc1a 	bl	8012ac8 <HAL_TIM_Base_Stop_IT>
            CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 8007294:	4b12      	ldr	r3, [pc, #72]	@ (80072e0 <canopen_app_process+0xcc>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4618      	mov	r0, r3
 800729a:	f000 f869 	bl	8007370 <CO_CANsetConfigurationMode>
            CO_delete(CO);
 800729e:	4b0f      	ldr	r3, [pc, #60]	@ (80072dc <canopen_app_process+0xc8>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4618      	mov	r0, r3
 80072a4:	f7ff fa63 	bl	800676e <CO_delete>
            log_printf("CANopenNode Reset Communication request\n");
 80072a8:	480e      	ldr	r0, [pc, #56]	@ (80072e4 <canopen_app_process+0xd0>)
 80072aa:	f00f fd85 	bl	8016db8 <puts>
            canopen_app_init(canopenNodeSTM32); // Reset Communication routine
 80072ae:	4b0c      	ldr	r3, [pc, #48]	@ (80072e0 <canopen_app_process+0xcc>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f7ff fe5c 	bl	8006f70 <canopen_app_init>
        } else if (reset_status == CO_RESET_APP) {
            log_printf("CANopenNode Device Reset\n");
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
        }
    }
}
 80072b8:	e007      	b.n	80072ca <canopen_app_process+0xb6>
        } else if (reset_status == CO_RESET_APP) {
 80072ba:	78fb      	ldrb	r3, [r7, #3]
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d104      	bne.n	80072ca <canopen_app_process+0xb6>
            log_printf("CANopenNode Device Reset\n");
 80072c0:	4809      	ldr	r0, [pc, #36]	@ (80072e8 <canopen_app_process+0xd4>)
 80072c2:	f00f fd79 	bl	8016db8 <puts>
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
 80072c6:	f006 fcfa 	bl	800dcbe <HAL_NVIC_SystemReset>
}
 80072ca:	bf00      	nop
 80072cc:	3708      	adds	r7, #8
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	bf00      	nop
 80072d4:	200003fc 	.word	0x200003fc
 80072d8:	200003f8 	.word	0x200003f8
 80072dc:	200003f4 	.word	0x200003f4
 80072e0:	200003f0 	.word	0x200003f0
 80072e4:	0801a59c 	.word	0x0801a59c
 80072e8:	0801a5c4 	.word	0x0801a5c4

080072ec <canopen_app_interrupt>:

/* Thread function executes in constant intervals, this function can be called from FreeRTOS tasks or Timers ********/
void
canopen_app_interrupt(void) {
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
    CO_LOCK_OD(CO->CANmodule);
 80072f2:	4b1e      	ldr	r3, [pc, #120]	@ (800736c <canopen_app_interrupt+0x80>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80072f8:	f3ef 8210 	mrs	r2, PRIMASK
 80072fc:	607a      	str	r2, [r7, #4]
  return(result);
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8007302:	b672      	cpsid	i
}
 8007304:	bf00      	nop
    if (!CO->nodeIdUnconfigured && CO->CANmodule->CANnormal) {
 8007306:	4b19      	ldr	r3, [pc, #100]	@ (800736c <canopen_app_interrupt+0x80>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d120      	bne.n	8007352 <canopen_app_interrupt+0x66>
 8007310:	4b16      	ldr	r3, [pc, #88]	@ (800736c <canopen_app_interrupt+0x80>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	695b      	ldr	r3, [r3, #20]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d01a      	beq.n	8007352 <canopen_app_interrupt+0x66>
        bool_t syncWas = false;
 800731c:	2300      	movs	r3, #0
 800731e:	60fb      	str	r3, [r7, #12]
        /* get time difference since last function call */
        uint32_t timeDifference_us = 1000; // 1ms second
 8007320:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007324:	60bb      	str	r3, [r7, #8]

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
        syncWas = CO_process_SYNC(CO, timeDifference_us, NULL);
 8007326:	4b11      	ldr	r3, [pc, #68]	@ (800736c <canopen_app_interrupt+0x80>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	2200      	movs	r2, #0
 800732c:	68b9      	ldr	r1, [r7, #8]
 800732e:	4618      	mov	r0, r3
 8007330:	f7ff fd88 	bl	8006e44 <CO_process_SYNC>
 8007334:	60f8      	str	r0, [r7, #12]
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
        CO_process_RPDO(CO, syncWas, timeDifference_us, NULL);
 8007336:	4b0d      	ldr	r3, [pc, #52]	@ (800736c <canopen_app_interrupt+0x80>)
 8007338:	6818      	ldr	r0, [r3, #0]
 800733a:	2300      	movs	r3, #0
 800733c:	68ba      	ldr	r2, [r7, #8]
 800733e:	68f9      	ldr	r1, [r7, #12]
 8007340:	f7ff fdc3 	bl	8006eca <CO_process_RPDO>
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
        CO_process_TPDO(CO, syncWas, timeDifference_us, NULL);
 8007344:	4b09      	ldr	r3, [pc, #36]	@ (800736c <canopen_app_interrupt+0x80>)
 8007346:	6818      	ldr	r0, [r3, #0]
 8007348:	2300      	movs	r3, #0
 800734a:	68ba      	ldr	r2, [r7, #8]
 800734c:	68f9      	ldr	r1, [r7, #12]
 800734e:	f7ff fdda 	bl	8006f06 <CO_process_TPDO>
#endif

        /* Further I/O or nonblocking application code may go here. */
    }
    CO_UNLOCK_OD(CO->CANmodule);
 8007352:	4b06      	ldr	r3, [pc, #24]	@ (800736c <canopen_app_interrupt+0x80>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800735a:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	f383 8810 	msr	PRIMASK, r3
}
 8007362:	bf00      	nop
}
 8007364:	bf00      	nop
 8007366:	3710      	adds	r7, #16
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}
 800736c:	200003f4 	.word	0x200003f4

08007370 <CO_CANsetConfigurationMode>:
#define CANID_MASK 0x07FF /*!< CAN standard ID mask */
#define FLAG_RTR   0x8000 /*!< RTR flag, part of identifier */

/******************************************************************************/
void
CO_CANsetConfigurationMode(void* CANptr) {
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
    /* Put CAN module in configuration mode */
    if (CANptr != NULL) {
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d004      	beq.n	8007388 <CO_CANsetConfigurationMode+0x18>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	4618      	mov	r0, r3
 8007384:	f005 feb0 	bl	800d0e8 <HAL_CAN_Stop>
#endif
    }
}
 8007388:	bf00      	nop
 800738a:	3708      	adds	r7, #8
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <CO_CANsetNormalMode>:

/******************************************************************************/
void
CO_CANsetNormalMode(CO_CANmodule_t* CANmodule) {
 8007390:	b580      	push	{r7, lr}
 8007392:	b082      	sub	sp, #8
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
    /* Put CAN module in normal mode */
    if (CANmodule->CANptr != NULL) {
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d00b      	beq.n	80073b8 <CO_CANsetNormalMode+0x28>
#ifdef CO_STM32_FDCAN_Driver
        if (HAL_FDCAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
#else
        if (HAL_CAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	4618      	mov	r0, r3
 80073a8:	f005 fe5a 	bl	800d060 <HAL_CAN_Start>
 80073ac:	4603      	mov	r3, r0
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d102      	bne.n	80073b8 <CO_CANsetNormalMode+0x28>
#endif
        {
            CANmodule->CANnormal = true;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2201      	movs	r2, #1
 80073b6:	615a      	str	r2, [r3, #20]
        }
    }
}
 80073b8:	bf00      	nop
 80073ba:	3708      	adds	r7, #8
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <CO_CANmodule_init>:

/******************************************************************************/
CO_ReturnError_t
CO_CANmodule_init(CO_CANmodule_t* CANmodule, void* CANptr, CO_CANrx_t rxArray[], uint16_t rxSize, CO_CANtx_t txArray[],
                  uint16_t txSize, uint16_t CANbitRate) {
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b090      	sub	sp, #64	@ 0x40
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	607a      	str	r2, [r7, #4]
 80073cc:	807b      	strh	r3, [r7, #2]

    /* verify arguments */
    if (CANmodule == NULL || rxArray == NULL || txArray == NULL) {
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d005      	beq.n	80073e0 <CO_CANmodule_init+0x20>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d002      	beq.n	80073e0 <CO_CANmodule_init+0x20>
 80073da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d102      	bne.n	80073e6 <CO_CANmodule_init+0x26>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80073e0:	f04f 33ff 	mov.w	r3, #4294967295
 80073e4:	e0ab      	b.n	800753e <CO_CANmodule_init+0x17e>
    }

    /* Hold CANModule variable */
    CANmodule->CANptr = CANptr;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	601a      	str	r2, [r3, #0]

    /* Keep a local copy of CANModule */
    CANModule_local = CANmodule;
 80073ec:	4a56      	ldr	r2, [pc, #344]	@ (8007548 <CO_CANmodule_init+0x188>)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6013      	str	r3, [r2, #0]

    /* Configure object variables */
    CANmodule->rxArray = rxArray;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	605a      	str	r2, [r3, #4]
    CANmodule->rxSize = rxSize;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	887a      	ldrh	r2, [r7, #2]
 80073fc:	811a      	strh	r2, [r3, #8]
    CANmodule->txArray = txArray;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007402:	60da      	str	r2, [r3, #12]
    CANmodule->txSize = txSize;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800740a:	821a      	strh	r2, [r3, #16]
    CANmodule->CANerrorStatus = 0;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2200      	movs	r2, #0
 8007410:	825a      	strh	r2, [r3, #18]
    CANmodule->CANnormal = false;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	2200      	movs	r2, #0
 8007416:	615a      	str	r2, [r3, #20]
    CANmodule->useCANrxFilters = false; /* Do not use HW filters */
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	619a      	str	r2, [r3, #24]
    CANmodule->bufferInhibitFlag = false;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	61da      	str	r2, [r3, #28]
    CANmodule->firstCANtxMessage = true;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2201      	movs	r2, #1
 8007428:	621a      	str	r2, [r3, #32]
    CANmodule->CANtxCount = 0U;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2200      	movs	r2, #0
 800742e:	849a      	strh	r2, [r3, #36]	@ 0x24
    CANmodule->errOld = 0U;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset all variables */
    for (uint16_t i = 0U; i < rxSize; i++) {
 8007436:	2300      	movs	r3, #0
 8007438:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800743a:	e02b      	b.n	8007494 <CO_CANmodule_init+0xd4>
        rxArray[i].ident = 0U;
 800743c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800743e:	4613      	mov	r3, r2
 8007440:	005b      	lsls	r3, r3, #1
 8007442:	4413      	add	r3, r2
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	461a      	mov	r2, r3
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	4413      	add	r3, r2
 800744c:	2200      	movs	r2, #0
 800744e:	801a      	strh	r2, [r3, #0]
        rxArray[i].mask = 0xFFFFU;
 8007450:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007452:	4613      	mov	r3, r2
 8007454:	005b      	lsls	r3, r3, #1
 8007456:	4413      	add	r3, r2
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	461a      	mov	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4413      	add	r3, r2
 8007460:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007464:	805a      	strh	r2, [r3, #2]
        rxArray[i].object = NULL;
 8007466:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007468:	4613      	mov	r3, r2
 800746a:	005b      	lsls	r3, r3, #1
 800746c:	4413      	add	r3, r2
 800746e:	009b      	lsls	r3, r3, #2
 8007470:	461a      	mov	r2, r3
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	4413      	add	r3, r2
 8007476:	2200      	movs	r2, #0
 8007478:	605a      	str	r2, [r3, #4]
        rxArray[i].CANrx_callback = NULL;
 800747a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800747c:	4613      	mov	r3, r2
 800747e:	005b      	lsls	r3, r3, #1
 8007480:	4413      	add	r3, r2
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	461a      	mov	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	4413      	add	r3, r2
 800748a:	2200      	movs	r2, #0
 800748c:	609a      	str	r2, [r3, #8]
    for (uint16_t i = 0U; i < rxSize; i++) {
 800748e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007490:	3301      	adds	r3, #1
 8007492:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007494:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007496:	887b      	ldrh	r3, [r7, #2]
 8007498:	429a      	cmp	r2, r3
 800749a:	d3cf      	bcc.n	800743c <CO_CANmodule_init+0x7c>
    }
    for (uint16_t i = 0U; i < txSize; i++) {
 800749c:	2300      	movs	r3, #0
 800749e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80074a0:	e00c      	b.n	80074bc <CO_CANmodule_init+0xfc>
        txArray[i].bufferFull = false;
 80074a2:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80074a4:	4613      	mov	r3, r2
 80074a6:	005b      	lsls	r3, r3, #1
 80074a8:	4413      	add	r3, r2
 80074aa:	00db      	lsls	r3, r3, #3
 80074ac:	461a      	mov	r2, r3
 80074ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074b0:	4413      	add	r3, r2
 80074b2:	2200      	movs	r2, #0
 80074b4:	611a      	str	r2, [r3, #16]
    for (uint16_t i = 0U; i < txSize; i++) {
 80074b6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80074b8:	3301      	adds	r3, #1
 80074ba:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80074bc:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80074be:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d3ed      	bcc.n	80074a2 <CO_CANmodule_init+0xe2>
    }

    /***************************************/
    /* STM32 related configuration */
    /***************************************/
    ((CANopenNodeSTM32*)CANptr)->HWInitFunction();
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	4798      	blx	r3
#else
    CAN_FilterTypeDef FilterConfig;
#if defined(CAN)
    FilterConfig.FilterBank = 0;
#else
    if (((CAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance == CAN1) {
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a1d      	ldr	r2, [pc, #116]	@ (800754c <CO_CANmodule_init+0x18c>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d102      	bne.n	80074e0 <CO_CANmodule_init+0x120>
        FilterConfig.FilterBank = 0;
 80074da:	2300      	movs	r3, #0
 80074dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80074de:	e001      	b.n	80074e4 <CO_CANmodule_init+0x124>
    } else {
        FilterConfig.FilterBank = 14;
 80074e0:	230e      	movs	r3, #14
 80074e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
#endif
    FilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80074e4:	2300      	movs	r3, #0
 80074e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    FilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80074e8:	2301      	movs	r3, #1
 80074ea:	633b      	str	r3, [r7, #48]	@ 0x30
    FilterConfig.FilterIdHigh = 0x0;
 80074ec:	2300      	movs	r3, #0
 80074ee:	617b      	str	r3, [r7, #20]
    FilterConfig.FilterIdLow = 0x0;
 80074f0:	2300      	movs	r3, #0
 80074f2:	61bb      	str	r3, [r7, #24]
    FilterConfig.FilterMaskIdHigh = 0x0;
 80074f4:	2300      	movs	r3, #0
 80074f6:	61fb      	str	r3, [r7, #28]
    FilterConfig.FilterMaskIdLow = 0x0;
 80074f8:	2300      	movs	r3, #0
 80074fa:	623b      	str	r3, [r7, #32]
    FilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80074fc:	2300      	movs	r3, #0
 80074fe:	627b      	str	r3, [r7, #36]	@ 0x24

    FilterConfig.FilterActivation = ENABLE;
 8007500:	2301      	movs	r3, #1
 8007502:	637b      	str	r3, [r7, #52]	@ 0x34
    FilterConfig.SlaveStartFilterBank = 14;
 8007504:	230e      	movs	r3, #14
 8007506:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_CAN_ConfigFilter(((CANopenNodeSTM32*)CANptr)->CANHandle, &FilterConfig) != HAL_OK) {
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	f107 0214 	add.w	r2, r7, #20
 8007510:	4611      	mov	r1, r2
 8007512:	4618      	mov	r0, r3
 8007514:	f005 fcc6 	bl	800cea4 <HAL_CAN_ConfigFilter>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d002      	beq.n	8007524 <CO_CANmodule_init+0x164>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800751e:	f04f 33ff 	mov.w	r3, #4294967295
 8007522:	e00c      	b.n	800753e <CO_CANmodule_init+0x17e>
                                       0xFFFFFFFF)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#else
    if (HAL_CAN_ActivateNotification(((CANopenNodeSTM32*)CANptr)->CANHandle, CAN_IT_RX_FIFO0_MSG_PENDING
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	2113      	movs	r1, #19
 800752a:	4618      	mov	r0, r3
 800752c:	f006 f84c 	bl	800d5c8 <HAL_CAN_ActivateNotification>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d002      	beq.n	800753c <CO_CANmodule_init+0x17c>
                                                                                 | CAN_IT_RX_FIFO1_MSG_PENDING
                                                                                 | CAN_IT_TX_MAILBOX_EMPTY)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007536:	f04f 33ff 	mov.w	r3, #4294967295
 800753a:	e000      	b.n	800753e <CO_CANmodule_init+0x17e>
    }
#endif

    return CO_ERROR_NO;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3740      	adds	r7, #64	@ 0x40
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
 8007546:	bf00      	nop
 8007548:	20000404 	.word	0x20000404
 800754c:	40006400 	.word	0x40006400

08007550 <CO_CANmodule_disable>:

/******************************************************************************/
void
CO_CANmodule_disable(CO_CANmodule_t* CANmodule) {
 8007550:	b580      	push	{r7, lr}
 8007552:	b082      	sub	sp, #8
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
    if (CANmodule != NULL && CANmodule->CANptr != NULL) {
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d009      	beq.n	8007572 <CO_CANmodule_disable+0x22>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d005      	beq.n	8007572 <CO_CANmodule_disable+0x22>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);

#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	4618      	mov	r0, r3
 800756e:	f005 fdbb 	bl	800d0e8 <HAL_CAN_Stop>
#endif
    }
}
 8007572:	bf00      	nop
 8007574:	3708      	adds	r7, #8
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
	...

0800757c <CO_CANrxBufferInit>:

/******************************************************************************/
CO_ReturnError_t
CO_CANrxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, uint16_t mask, bool_t rtr, void* object,
                   void (*CANrx_callback)(void* object, void* message)) {
 800757c:	b480      	push	{r7}
 800757e:	b087      	sub	sp, #28
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	4608      	mov	r0, r1
 8007586:	4611      	mov	r1, r2
 8007588:	461a      	mov	r2, r3
 800758a:	4603      	mov	r3, r0
 800758c:	817b      	strh	r3, [r7, #10]
 800758e:	460b      	mov	r3, r1
 8007590:	813b      	strh	r3, [r7, #8]
 8007592:	4613      	mov	r3, r2
 8007594:	80fb      	strh	r3, [r7, #6]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8007596:	2300      	movs	r3, #0
 8007598:	75fb      	strb	r3, [r7, #23]

    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d03c      	beq.n	800761a <CO_CANrxBufferInit+0x9e>
 80075a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d039      	beq.n	800761a <CO_CANrxBufferInit+0x9e>
 80075a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d036      	beq.n	800761a <CO_CANrxBufferInit+0x9e>
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	891b      	ldrh	r3, [r3, #8]
 80075b0:	897a      	ldrh	r2, [r7, #10]
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d231      	bcs.n	800761a <CO_CANrxBufferInit+0x9e>
        CO_CANrx_t* buffer = &CANmodule->rxArray[index];
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6859      	ldr	r1, [r3, #4]
 80075ba:	897a      	ldrh	r2, [r7, #10]
 80075bc:	4613      	mov	r3, r2
 80075be:	005b      	lsls	r3, r3, #1
 80075c0:	4413      	add	r3, r2
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	440b      	add	r3, r1
 80075c6:	613b      	str	r3, [r7, #16]

        /* Configure object variables */
        buffer->object = object;
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075cc:	605a      	str	r2, [r3, #4]
        buffer->CANrx_callback = CANrx_callback;
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80075d2:	609a      	str	r2, [r3, #8]
        /*
         * Configure global identifier, including RTR bit
         *
         * This is later used for RX operation match case
         */
        buffer->ident = (ident & CANID_MASK) | (rtr ? FLAG_RTR : 0x00);
 80075d4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80075d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80075dc:	b21b      	sxth	r3, r3
 80075de:	6a3a      	ldr	r2, [r7, #32]
 80075e0:	2a00      	cmp	r2, #0
 80075e2:	d001      	beq.n	80075e8 <CO_CANrxBufferInit+0x6c>
 80075e4:	4a13      	ldr	r2, [pc, #76]	@ (8007634 <CO_CANrxBufferInit+0xb8>)
 80075e6:	e000      	b.n	80075ea <CO_CANrxBufferInit+0x6e>
 80075e8:	2200      	movs	r2, #0
 80075ea:	4313      	orrs	r3, r2
 80075ec:	b21b      	sxth	r3, r3
 80075ee:	b29a      	uxth	r2, r3
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	801a      	strh	r2, [r3, #0]
        buffer->mask = (mask & CANID_MASK) | FLAG_RTR;
 80075f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80075f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80075fc:	b21b      	sxth	r3, r3
 80075fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007602:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007606:	b21b      	sxth	r3, r3
 8007608:	b29a      	uxth	r2, r3
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	805a      	strh	r2, [r3, #2]

        /* Set CAN hardware module filter and mask. */
        if (CANmodule->useCANrxFilters) {
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	699b      	ldr	r3, [r3, #24]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d004      	beq.n	8007620 <CO_CANrxBufferInit+0xa4>
            __NOP();
 8007616:	bf00      	nop
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 8007618:	e002      	b.n	8007620 <CO_CANrxBufferInit+0xa4>
        }
    } else {
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 800761a:	23ff      	movs	r3, #255	@ 0xff
 800761c:	75fb      	strb	r3, [r7, #23]
 800761e:	e000      	b.n	8007622 <CO_CANrxBufferInit+0xa6>
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 8007620:	bf00      	nop
    }

    return ret;
 8007622:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007626:	4618      	mov	r0, r3
 8007628:	371c      	adds	r7, #28
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop
 8007634:	ffff8000 	.word	0xffff8000

08007638 <CO_CANtxBufferInit>:

/******************************************************************************/
CO_CANtx_t*
CO_CANtxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, bool_t rtr, uint8_t noOfBytes,
                   bool_t syncFlag) {
 8007638:	b480      	push	{r7}
 800763a:	b087      	sub	sp, #28
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	607b      	str	r3, [r7, #4]
 8007642:	460b      	mov	r3, r1
 8007644:	817b      	strh	r3, [r7, #10]
 8007646:	4613      	mov	r3, r2
 8007648:	813b      	strh	r3, [r7, #8]
    CO_CANtx_t* buffer = NULL;
 800764a:	2300      	movs	r3, #0
 800764c:	617b      	str	r3, [r7, #20]

    if (CANmodule != NULL && index < CANmodule->txSize) {
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d024      	beq.n	800769e <CO_CANtxBufferInit+0x66>
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	8a1b      	ldrh	r3, [r3, #16]
 8007658:	897a      	ldrh	r2, [r7, #10]
 800765a:	429a      	cmp	r2, r3
 800765c:	d21f      	bcs.n	800769e <CO_CANtxBufferInit+0x66>
        buffer = &CANmodule->txArray[index];
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	68d9      	ldr	r1, [r3, #12]
 8007662:	897a      	ldrh	r2, [r7, #10]
 8007664:	4613      	mov	r3, r2
 8007666:	005b      	lsls	r3, r3, #1
 8007668:	4413      	add	r3, r2
 800766a:	00db      	lsls	r3, r3, #3
 800766c:	440b      	add	r3, r1
 800766e:	617b      	str	r3, [r7, #20]

        /* CAN identifier, DLC and rtr, bit aligned with CAN module transmit buffer */
        buffer->ident = ((uint32_t)ident & CANID_MASK) | ((uint32_t)(rtr ? FLAG_RTR : 0x00));
 8007670:	893b      	ldrh	r3, [r7, #8]
 8007672:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007676:	687a      	ldr	r2, [r7, #4]
 8007678:	2a00      	cmp	r2, #0
 800767a:	d002      	beq.n	8007682 <CO_CANtxBufferInit+0x4a>
 800767c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8007680:	e000      	b.n	8007684 <CO_CANtxBufferInit+0x4c>
 8007682:	2200      	movs	r2, #0
 8007684:	431a      	orrs	r2, r3
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	601a      	str	r2, [r3, #0]
        buffer->DLC = noOfBytes;
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007690:	711a      	strb	r2, [r3, #4]
        buffer->bufferFull = false;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	2200      	movs	r2, #0
 8007696:	611a      	str	r2, [r3, #16]
        buffer->syncFlag = syncFlag;
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800769c:	615a      	str	r2, [r3, #20]
    }
    return buffer;
 800769e:	697b      	ldr	r3, [r7, #20]
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	371c      	adds	r7, #28
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <prv_send_can_message>:
 *
 * \param[in]       CANmodule: CAN module instance
 * \param[in]       buffer: Pointer to buffer to transmit
 */
static uint8_t
prv_send_can_message(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]

    uint8_t success = 0;
 80076b6:	2300      	movs	r3, #0
 80076b8:	73fb      	strb	r3, [r7, #15]
            == HAL_OK;
    }
#else
    static CAN_TxHeaderTypeDef tx_hdr;
    /* Check if TX FIFO is ready to accept more messages */
    if (HAL_CAN_GetTxMailboxesFreeLevel(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) > 0) {
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	4618      	mov	r0, r3
 80076c2:	f005 fe2a 	bl	800d31a <HAL_CAN_GetTxMailboxesFreeLevel>
 80076c6:	4603      	mov	r3, r0
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d028      	beq.n	800771e <prv_send_can_message+0x72>
        /*
    		 * RTR flag is part of identifier value
    		 * hence it needs to be properly decoded
    		 */
        tx_hdr.ExtId = 0u;
 80076cc:	4b16      	ldr	r3, [pc, #88]	@ (8007728 <prv_send_can_message+0x7c>)
 80076ce:	2200      	movs	r2, #0
 80076d0:	605a      	str	r2, [r3, #4]
        tx_hdr.IDE = CAN_ID_STD;
 80076d2:	4b15      	ldr	r3, [pc, #84]	@ (8007728 <prv_send_can_message+0x7c>)
 80076d4:	2200      	movs	r2, #0
 80076d6:	609a      	str	r2, [r3, #8]
        tx_hdr.DLC = buffer->DLC;
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	791b      	ldrb	r3, [r3, #4]
 80076dc:	461a      	mov	r2, r3
 80076de:	4b12      	ldr	r3, [pc, #72]	@ (8007728 <prv_send_can_message+0x7c>)
 80076e0:	611a      	str	r2, [r3, #16]
        tx_hdr.StdId = buffer->ident & CANID_MASK;
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80076ea:	4a0f      	ldr	r2, [pc, #60]	@ (8007728 <prv_send_can_message+0x7c>)
 80076ec:	6013      	str	r3, [r2, #0]
        tx_hdr.RTR = (buffer->ident & FLAG_RTR) ? CAN_RTR_REMOTE : CAN_RTR_DATA;
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	0b9b      	lsrs	r3, r3, #14
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	4a0b      	ldr	r2, [pc, #44]	@ (8007728 <prv_send_can_message+0x7c>)
 80076fa:	60d3      	str	r3, [r2, #12]

        uint32_t TxMailboxNum; // Transmission MailBox number

        /* Now add message to FIFO. Should not fail */
        success = HAL_CAN_AddTxMessage(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data,
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	6898      	ldr	r0, [r3, #8]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	1d5a      	adds	r2, r3, #5
 8007706:	f107 0308 	add.w	r3, r7, #8
 800770a:	4907      	ldr	r1, [pc, #28]	@ (8007728 <prv_send_can_message+0x7c>)
 800770c:	f005 fd35 	bl	800d17a <HAL_CAN_AddTxMessage>
 8007710:	4603      	mov	r3, r0
                                       &TxMailboxNum)
                  == HAL_OK;
 8007712:	2b00      	cmp	r3, #0
 8007714:	bf0c      	ite	eq
 8007716:	2301      	moveq	r3, #1
 8007718:	2300      	movne	r3, #0
 800771a:	b2db      	uxtb	r3, r3
        success = HAL_CAN_AddTxMessage(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data,
 800771c:	73fb      	strb	r3, [r7, #15]
    }
#endif
    return success;
 800771e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007720:	4618      	mov	r0, r3
 8007722:	3710      	adds	r7, #16
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}
 8007728:	20000408 	.word	0x20000408

0800772c <CO_CANsend>:

/******************************************************************************/
CO_ReturnError_t
CO_CANsend(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 800772c:	b580      	push	{r7, lr}
 800772e:	b086      	sub	sp, #24
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
    CO_ReturnError_t err = CO_ERROR_NO;
 8007736:	2300      	movs	r3, #0
 8007738:	75fb      	strb	r3, [r7, #23]

    /* Verify overflow */
    if (buffer->bufferFull) {
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	691b      	ldr	r3, [r3, #16]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d00c      	beq.n	800775c <CO_CANsend+0x30>
        if (!CANmodule->firstCANtxMessage) {
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6a1b      	ldr	r3, [r3, #32]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d106      	bne.n	8007758 <CO_CANsend+0x2c>
            /* don't set error, if bootup message is still on buffers */
            CANmodule->CANerrorStatus |= CO_CAN_ERRTX_OVERFLOW;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	8a5b      	ldrh	r3, [r3, #18]
 800774e:	f043 0308 	orr.w	r3, r3, #8
 8007752:	b29a      	uxth	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	825a      	strh	r2, [r3, #18]
        }
        err = CO_ERROR_TX_OVERFLOW;
 8007758:	23f7      	movs	r3, #247	@ 0xf7
 800775a:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800775c:	f3ef 8310 	mrs	r3, PRIMASK
 8007760:	613b      	str	r3, [r7, #16]
  return(result);
 8007762:	693a      	ldr	r2, [r7, #16]
    /*
     * Send message to CAN network
     *
     * Lock interrupts for atomic operation
     */
    CO_LOCK_CAN_SEND(CANmodule);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	62da      	str	r2, [r3, #44]	@ 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8007768:	b672      	cpsid	i
}
 800776a:	bf00      	nop
    if (prv_send_can_message(CANmodule, buffer)) {
 800776c:	6839      	ldr	r1, [r7, #0]
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f7ff ff9c 	bl	80076ac <prv_send_can_message>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	d004      	beq.n	8007784 <CO_CANsend+0x58>
        CANmodule->bufferInhibitFlag = buffer->syncFlag;
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	695a      	ldr	r2, [r3, #20]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	61da      	str	r2, [r3, #28]
 8007782:	e009      	b.n	8007798 <CO_CANsend+0x6c>
    } else {
        buffer->bufferFull = true;
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	2201      	movs	r2, #1
 8007788:	611a      	str	r2, [r3, #16]
        CANmodule->CANtxCount++;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800778e:	b29b      	uxth	r3, r3
 8007790:	3301      	adds	r3, #1
 8007792:	b29a      	uxth	r2, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	849a      	strh	r2, [r3, #36]	@ 0x24
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800779c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f383 8810 	msr	PRIMASK, r3
}
 80077a4:	bf00      	nop

    return err;
 80077a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3718      	adds	r7, #24
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}

080077b2 <CO_CANclearPendingSyncPDOs>:

/******************************************************************************/
void
CO_CANclearPendingSyncPDOs(CO_CANmodule_t* CANmodule) {
 80077b2:	b480      	push	{r7}
 80077b4:	b087      	sub	sp, #28
 80077b6:	af00      	add	r7, sp, #0
 80077b8:	6078      	str	r0, [r7, #4]
    uint32_t tpdoDeleted = 0U;
 80077ba:	2300      	movs	r3, #0
 80077bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80077be:	f3ef 8310 	mrs	r3, PRIMASK
 80077c2:	60fb      	str	r3, [r7, #12]
  return(result);
 80077c4:	68fa      	ldr	r2, [r7, #12]

    CO_LOCK_CAN_SEND(CANmodule);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 80077ca:	b672      	cpsid	i
}
 80077cc:	bf00      	nop
    /* Abort message from CAN module, if there is synchronous TPDO.
     * Take special care with this functionality. */
    if (/*messageIsOnCanBuffer && */ CANmodule->bufferInhibitFlag) {
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	69db      	ldr	r3, [r3, #28]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d004      	beq.n	80077e0 <CO_CANclearPendingSyncPDOs+0x2e>
        /* clear TXREQ */
        CANmodule->bufferInhibitFlag = false;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	61da      	str	r2, [r3, #28]
        tpdoDeleted = 1U;
 80077dc:	2301      	movs	r3, #1
 80077de:	617b      	str	r3, [r7, #20]
    }
    /* delete also pending synchronous TPDOs in TX buffers */
    if (CANmodule->CANtxCount > 0) {
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d032      	beq.n	8007850 <CO_CANclearPendingSyncPDOs+0x9e>
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	8a1b      	ldrh	r3, [r3, #16]
 80077ee:	827b      	strh	r3, [r7, #18]
 80077f0:	e02b      	b.n	800784a <CO_CANclearPendingSyncPDOs+0x98>
            if (CANmodule->txArray[i].bufferFull) {
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	68d9      	ldr	r1, [r3, #12]
 80077f6:	8a7a      	ldrh	r2, [r7, #18]
 80077f8:	4613      	mov	r3, r2
 80077fa:	005b      	lsls	r3, r3, #1
 80077fc:	4413      	add	r3, r2
 80077fe:	00db      	lsls	r3, r3, #3
 8007800:	440b      	add	r3, r1
 8007802:	691b      	ldr	r3, [r3, #16]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d01d      	beq.n	8007844 <CO_CANclearPendingSyncPDOs+0x92>
                if (CANmodule->txArray[i].syncFlag) {
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	68d9      	ldr	r1, [r3, #12]
 800780c:	8a7a      	ldrh	r2, [r7, #18]
 800780e:	4613      	mov	r3, r2
 8007810:	005b      	lsls	r3, r3, #1
 8007812:	4413      	add	r3, r2
 8007814:	00db      	lsls	r3, r3, #3
 8007816:	440b      	add	r3, r1
 8007818:	695b      	ldr	r3, [r3, #20]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d012      	beq.n	8007844 <CO_CANclearPendingSyncPDOs+0x92>
                    CANmodule->txArray[i].bufferFull = false;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	68d9      	ldr	r1, [r3, #12]
 8007822:	8a7a      	ldrh	r2, [r7, #18]
 8007824:	4613      	mov	r3, r2
 8007826:	005b      	lsls	r3, r3, #1
 8007828:	4413      	add	r3, r2
 800782a:	00db      	lsls	r3, r3, #3
 800782c:	440b      	add	r3, r1
 800782e:	2200      	movs	r2, #0
 8007830:	611a      	str	r2, [r3, #16]
                    CANmodule->CANtxCount--;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007836:	b29b      	uxth	r3, r3
 8007838:	3b01      	subs	r3, #1
 800783a:	b29a      	uxth	r2, r3
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	849a      	strh	r2, [r3, #36]	@ 0x24
                    tpdoDeleted = 2U;
 8007840:	2302      	movs	r3, #2
 8007842:	617b      	str	r3, [r7, #20]
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 8007844:	8a7b      	ldrh	r3, [r7, #18]
 8007846:	3b01      	subs	r3, #1
 8007848:	827b      	strh	r3, [r7, #18]
 800784a:	8a7b      	ldrh	r3, [r7, #18]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1d0      	bne.n	80077f2 <CO_CANclearPendingSyncPDOs+0x40>
                }
            }
        }
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007854:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	f383 8810 	msr	PRIMASK, r3
}
 800785c:	bf00      	nop
    if (tpdoDeleted) {
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d006      	beq.n	8007872 <CO_CANclearPendingSyncPDOs+0xc0>
        CANmodule->CANerrorStatus |= CO_CAN_ERRTX_PDO_LATE;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	8a5b      	ldrh	r3, [r3, #18]
 8007868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800786c:	b29a      	uxth	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	825a      	strh	r2, [r3, #18]
    }
}
 8007872:	bf00      	nop
 8007874:	371c      	adds	r7, #28
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr

0800787e <CO_CANmodule_process>:
/* Get error counters from the module. If necessary, function may use
    * different way to determine errors. */
static uint16_t rxErrors = 0, txErrors = 0, overflow = 0;

void
CO_CANmodule_process(CO_CANmodule_t* CANmodule) {
 800787e:	b480      	push	{r7}
 8007880:	b085      	sub	sp, #20
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
    uint32_t err = 0;
 8007886:	2300      	movs	r3, #0
 8007888:	60bb      	str	r3, [r7, #8]

        CANmodule->CANerrorStatus = status;
    }
#else

    err = ((CAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance->ESR
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	699b      	ldr	r3, [r3, #24]
 8007894:	f003 0307 	and.w	r3, r3, #7
 8007898:	60bb      	str	r3, [r7, #8]
          & (CAN_ESR_BOFF | CAN_ESR_EPVF | CAN_ESR_EWGF);

    //    uint32_t esrVal = ((CAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance->ESR; Debug purpose
    if (CANmodule->errOld != err) {
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800789e:	68ba      	ldr	r2, [r7, #8]
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d02e      	beq.n	8007902 <CO_CANmodule_process+0x84>

        uint16_t status = CANmodule->CANerrorStatus;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	8a5b      	ldrh	r3, [r3, #18]
 80078a8:	81fb      	strh	r3, [r7, #14]

        CANmodule->errOld = err;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	68ba      	ldr	r2, [r7, #8]
 80078ae:	629a      	str	r2, [r3, #40]	@ 0x28

        if (err & CAN_ESR_BOFF) {
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	f003 0304 	and.w	r3, r3, #4
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d004      	beq.n	80078c4 <CO_CANmodule_process+0x46>
            status |= CO_CAN_ERRTX_BUS_OFF;
 80078ba:	89fb      	ldrh	r3, [r7, #14]
 80078bc:	f043 0304 	orr.w	r3, r3, #4
 80078c0:	81fb      	strh	r3, [r7, #14]
 80078c2:	e01b      	b.n	80078fc <CO_CANmodule_process+0x7e>
            // In this driver, we assume that auto bus recovery is activated ! so this error will eventually handled automatically.

        } else {
            /* recalculate CANerrorStatus, first clear some flags */
            status &= 0xFFFF
 80078c4:	89fb      	ldrh	r3, [r7, #14]
 80078c6:	f423 7341 	bic.w	r3, r3, #772	@ 0x304
 80078ca:	f023 0303 	bic.w	r3, r3, #3
 80078ce:	81fb      	strh	r3, [r7, #14]
                      ^ (CO_CAN_ERRTX_BUS_OFF | CO_CAN_ERRRX_WARNING | CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_WARNING
                         | CO_CAN_ERRTX_PASSIVE);

            if (err & CAN_ESR_EWGF) {
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	f003 0301 	and.w	r3, r3, #1
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d005      	beq.n	80078e6 <CO_CANmodule_process+0x68>
                status |= CO_CAN_ERRRX_WARNING | CO_CAN_ERRTX_WARNING;
 80078da:	89fb      	ldrh	r3, [r7, #14]
 80078dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078e0:	f043 0301 	orr.w	r3, r3, #1
 80078e4:	81fb      	strh	r3, [r7, #14]
            }

            if (err & CAN_ESR_EPVF) {
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	f003 0302 	and.w	r3, r3, #2
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d005      	beq.n	80078fc <CO_CANmodule_process+0x7e>
                status |= CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_PASSIVE;
 80078f0:	89fb      	ldrh	r3, [r7, #14]
 80078f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80078f6:	f043 0302 	orr.w	r3, r3, #2
 80078fa:	81fb      	strh	r3, [r7, #14]
            }
        }

        CANmodule->CANerrorStatus = status;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	89fa      	ldrh	r2, [r7, #14]
 8007900:	825a      	strh	r2, [r3, #18]
    }

#endif
}
 8007902:	bf00      	nop
 8007904:	3714      	adds	r7, #20
 8007906:	46bd      	mov	sp, r7
 8007908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790c:	4770      	bx	lr

0800790e <save_CAN_data_to_sensor>:
}
#else

extern Sensor CAN;

void save_CAN_data_to_sensor(Sensor *sensor, uint8_t data){
 800790e:	b480      	push	{r7}
 8007910:	b083      	sub	sp, #12
 8007912:	af00      	add	r7, sp, #0
 8007914:	6078      	str	r0, [r7, #4]
 8007916:	460b      	mov	r3, r1
 8007918:	70fb      	strb	r3, [r7, #3]
	if (sensor->index == 0){
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8007920:	2b00      	cmp	r3, #0
 8007922:	d113      	bne.n	800794c <save_CAN_data_to_sensor+0x3e>
		sensor->data[0]=sensor->sensorType;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f893 240c 	ldrb.w	r2, [r3, #1036]	@ 0x40c
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	701a      	strb	r2, [r3, #0]
		//update_sensor_timestamp(sensor);
		memcpy(&sensor->data[1], &(sensor->timestamp), sizeof(sensor->timestamp));  // guarda timestamp em binrio
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	3301      	adds	r3, #1
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	f202 4204 	addw	r2, r2, #1028	@ 0x404
 8007938:	6812      	ldr	r2, [r2, #0]
 800793a:	601a      	str	r2, [r3, #0]
		sensor->index = 5;  // avana o ndice aps 1 byte de tipo + 4 bytes de timestamp
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2205      	movs	r2, #5
 8007940:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
		sensor->sent_low=0;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
	}
	if (sensor->index == (sensor_length/2)){
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8007952:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007956:	d112      	bne.n	800797e <save_CAN_data_to_sensor+0x70>
		sensor->data[sensor_length/2]=sensor->sensorType;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 240c 	ldrb.w	r2, [r3, #1036]	@ 0x40c
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
		//update_sensor_timestamp(sensor);
		memcpy(&sensor->data[(sensor_length/2)+1], &(sensor->timestamp), sizeof(sensor->timestamp));  // guarda timestamp em binrio
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f203 2301 	addw	r3, r3, #513	@ 0x201
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	f202 4204 	addw	r2, r2, #1028	@ 0x404
 8007970:	6812      	ldr	r2, [r2, #0]
 8007972:	601a      	str	r2, [r3, #0]
		sensor->index = (sensor_length/2) + 5;  // avana o ndice aps 1 byte de tipo + 4 bytes de timestamp
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f240 2205 	movw	r2, #517	@ 0x205
 800797a:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
	}
	sensor->data[sensor->index]=data;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8007984:	4619      	mov	r1, r3
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	78fa      	ldrb	r2, [r7, #3]
 800798a:	545a      	strb	r2, [r3, r1]
	if (sensor->index == (sensor_length-1))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8007992:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8007996:	4293      	cmp	r3, r2
 8007998:	d103      	bne.n	80079a2 <save_CAN_data_to_sensor+0x94>
		sensor->send_high=1;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2201      	movs	r2, #1
 800799e:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
	sensor->index = (sensor->index + 1) % sensor_length;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80079a8:	3301      	adds	r3, #1
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079b0:	b29a      	uxth	r2, r3
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
}
 80079b8:	bf00      	nop
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr

080079c4 <HAL_CAN_RxFifo0MsgPendingCallback>:
 * \brief           Rx FIFO 0 callback.
 * \param[in]       hcan: pointer to an CAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified CAN.
 */
void
HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef* hcan) {
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b08c      	sub	sp, #48	@ 0x30
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
    //prv_read_can_received_msg(hcan, CAN_RX_FIFO0, 0);
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxData[8];

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK) {
 80079cc:	f107 0308 	add.w	r3, r7, #8
 80079d0:	f107 0210 	add.w	r2, r7, #16
 80079d4:	2100      	movs	r1, #0
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f005 fcd4 	bl	800d384 <HAL_CAN_GetRxMessage>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d111      	bne.n	8007a06 <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
		for(int i=0;i<sizeof(rxData);i++){
 80079e2:	2300      	movs	r3, #0
 80079e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079e6:	e00b      	b.n	8007a00 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>
			save_CAN_data_to_sensor(&CAN,rxData[i]);
 80079e8:	f107 0208 	add.w	r2, r7, #8
 80079ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ee:	4413      	add	r3, r2
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	4619      	mov	r1, r3
 80079f4:	4806      	ldr	r0, [pc, #24]	@ (8007a10 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80079f6:	f7ff ff8a 	bl	800790e <save_CAN_data_to_sensor>
		for(int i=0;i<sizeof(rxData);i++){
 80079fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079fc:	3301      	adds	r3, #1
 80079fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a02:	2b07      	cmp	r3, #7
 8007a04:	d9f0      	bls.n	80079e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>
		}
	}
}
 8007a06:	bf00      	nop
 8007a08:	3730      	adds	r7, #48	@ 0x30
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}
 8007a0e:	bf00      	nop
 8007a10:	20003aa8 	.word	0x20003aa8

08007a14 <HAL_CAN_RxFifo1MsgPendingCallback>:
 * \brief           Rx FIFO 1 callback.
 * \param[in]       hcan: pointer to an CAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified CAN.
 */
void
HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef* hcan) {
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b08c      	sub	sp, #48	@ 0x30
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
    //prv_read_can_received_msg(hcan, CAN_RX_FIFO1, 0);
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxData[8];
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &rxHeader, rxData) == HAL_OK) {
 8007a1c:	f107 0308 	add.w	r3, r7, #8
 8007a20:	f107 0210 	add.w	r2, r7, #16
 8007a24:	2101      	movs	r1, #1
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f005 fcac 	bl	800d384 <HAL_CAN_GetRxMessage>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d111      	bne.n	8007a56 <HAL_CAN_RxFifo1MsgPendingCallback+0x42>
		for(int i=0;i<sizeof(rxData);i++){
 8007a32:	2300      	movs	r3, #0
 8007a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a36:	e00b      	b.n	8007a50 <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>
			save_CAN_data_to_sensor(&CAN,rxData[i]);
 8007a38:	f107 0208 	add.w	r2, r7, #8
 8007a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a3e:	4413      	add	r3, r2
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	4619      	mov	r1, r3
 8007a44:	4806      	ldr	r0, [pc, #24]	@ (8007a60 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 8007a46:	f7ff ff62 	bl	800790e <save_CAN_data_to_sensor>
		for(int i=0;i<sizeof(rxData);i++){
 8007a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a52:	2b07      	cmp	r3, #7
 8007a54:	d9f0      	bls.n	8007a38 <HAL_CAN_RxFifo1MsgPendingCallback+0x24>
		}
	}
}
 8007a56:	bf00      	nop
 8007a58:	3730      	adds	r7, #48	@ 0x30
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}
 8007a5e:	bf00      	nop
 8007a60:	20003aa8 	.word	0x20003aa8

08007a64 <CO_CANinterrupt_TX>:
 * \param[in]       hcan: pointer to an CAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified CAN.
 * \param[in]       MailboxNumber: the mailbox number that has been transmitted
 */
void
CO_CANinterrupt_TX(CO_CANmodule_t* CANmodule, uint32_t MailboxNumber) {
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b088      	sub	sp, #32
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	6039      	str	r1, [r7, #0]

    CANmodule->firstCANtxMessage = false;            /* First CAN message (bootup) was sent successfully */
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2200      	movs	r2, #0
 8007a72:	621a      	str	r2, [r3, #32]
    CANmodule->bufferInhibitFlag = false;            /* Clear flag from previous message */
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2200      	movs	r2, #0
 8007a78:	61da      	str	r2, [r3, #28]
    if (CANmodule->CANtxCount > 0U) {                /* Are there any new messages waiting to be send */
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d05d      	beq.n	8007b40 <CO_CANinterrupt_TX+0xdc>
        CO_CANtx_t* buffer = &CANmodule->txArray[0]; /* Start with first buffer handle */
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	68db      	ldr	r3, [r3, #12]
 8007a88:	61fb      	str	r3, [r7, #28]
        uint16_t i;
        bool anyFailed = false;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	767b      	strb	r3, [r7, #25]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007a8e:	f3ef 8310 	mrs	r3, PRIMASK
 8007a92:	613b      	str	r3, [r7, #16]
  return(result);
 8007a94:	693a      	ldr	r2, [r7, #16]
		 * This function is always called from interrupt,
		 * however to make sure no preemption can happen, interrupts are anyway locked
		 * (unless you can guarantee no higher priority interrupt will try to access to CAN instance and send data,
		 *  then no need to lock interrupts..)
		 */
        CO_LOCK_CAN_SEND(CANmodule);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	62da      	str	r2, [r3, #44]	@ 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8007a9a:	b672      	cpsid	i
}
 8007a9c:	bf00      	nop

        for (i = CANmodule->txSize; i > 0U; --i, ++buffer) {
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	8a1b      	ldrh	r3, [r3, #16]
 8007aa2:	837b      	strh	r3, [r7, #26]
 8007aa4:	e021      	b.n	8007aea <CO_CANinterrupt_TX+0x86>
            /* Try to send message */
            if (buffer->bufferFull) {
 8007aa6:	69fb      	ldr	r3, [r7, #28]
 8007aa8:	691b      	ldr	r3, [r3, #16]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d017      	beq.n	8007ade <CO_CANinterrupt_TX+0x7a>
                if (prv_send_can_message(CANmodule, buffer)) {
 8007aae:	69f9      	ldr	r1, [r7, #28]
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f7ff fdfb 	bl	80076ac <prv_send_can_message>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d00e      	beq.n	8007ada <CO_CANinterrupt_TX+0x76>
                    buffer->bufferFull = false;
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	611a      	str	r2, [r3, #16]
                    CANmodule->CANtxCount--;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	3b01      	subs	r3, #1
 8007aca:	b29a      	uxth	r2, r3
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	849a      	strh	r2, [r3, #36]	@ 0x24
                    CANmodule->bufferInhibitFlag = buffer->syncFlag;
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	695a      	ldr	r2, [r3, #20]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	61da      	str	r2, [r3, #28]
 8007ad8:	e001      	b.n	8007ade <CO_CANinterrupt_TX+0x7a>
                }else{
                	anyFailed = true;
 8007ada:	2301      	movs	r3, #1
 8007adc:	767b      	strb	r3, [r7, #25]
        for (i = CANmodule->txSize; i > 0U; --i, ++buffer) {
 8007ade:	8b7b      	ldrh	r3, [r7, #26]
 8007ae0:	3b01      	subs	r3, #1
 8007ae2:	837b      	strh	r3, [r7, #26]
 8007ae4:	69fb      	ldr	r3, [r7, #28]
 8007ae6:	3318      	adds	r3, #24
 8007ae8:	61fb      	str	r3, [r7, #28]
 8007aea:	8b7b      	ldrh	r3, [r7, #26]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1da      	bne.n	8007aa6 <CO_CANinterrupt_TX+0x42>
                }
            }
        }

        /* Apenas recalcula CANtxCount se houve falhas no envio */
		if (anyFailed) {
 8007af0:	7e7b      	ldrb	r3, [r7, #25]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d01d      	beq.n	8007b32 <CO_CANinterrupt_TX+0xce>
			uint16_t remaining = 0;
 8007af6:	2300      	movs	r3, #0
 8007af8:	82fb      	strh	r3, [r7, #22]
			for (uint16_t j = 0; j < CANmodule->txSize; ++j) {
 8007afa:	2300      	movs	r3, #0
 8007afc:	82bb      	strh	r3, [r7, #20]
 8007afe:	e010      	b.n	8007b22 <CO_CANinterrupt_TX+0xbe>
				if (CANmodule->txArray[j].bufferFull) {
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	68d9      	ldr	r1, [r3, #12]
 8007b04:	8aba      	ldrh	r2, [r7, #20]
 8007b06:	4613      	mov	r3, r2
 8007b08:	005b      	lsls	r3, r3, #1
 8007b0a:	4413      	add	r3, r2
 8007b0c:	00db      	lsls	r3, r3, #3
 8007b0e:	440b      	add	r3, r1
 8007b10:	691b      	ldr	r3, [r3, #16]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d002      	beq.n	8007b1c <CO_CANinterrupt_TX+0xb8>
					remaining++;
 8007b16:	8afb      	ldrh	r3, [r7, #22]
 8007b18:	3301      	adds	r3, #1
 8007b1a:	82fb      	strh	r3, [r7, #22]
			for (uint16_t j = 0; j < CANmodule->txSize; ++j) {
 8007b1c:	8abb      	ldrh	r3, [r7, #20]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	82bb      	strh	r3, [r7, #20]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	8a1b      	ldrh	r3, [r3, #16]
 8007b26:	8aba      	ldrh	r2, [r7, #20]
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d3e9      	bcc.n	8007b00 <CO_CANinterrupt_TX+0x9c>
				}
			}
			CANmodule->CANtxCount = remaining;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	8afa      	ldrh	r2, [r7, #22]
 8007b30:	849a      	strh	r2, [r3, #36]	@ 0x24
		}

        CO_UNLOCK_CAN_SEND(CANmodule);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b36:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f383 8810 	msr	PRIMASK, r3
}
 8007b3e:	bf00      	nop
    }
}
 8007b40:	bf00      	nop
 8007b42:	3720      	adds	r7, #32
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <HAL_CAN_TxMailbox0CompleteCallback>:

void
HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef* hcan) {
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b082      	sub	sp, #8
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
    CO_CANinterrupt_TX(CANModule_local, CAN_TX_MAILBOX0);
 8007b50:	4b04      	ldr	r3, [pc, #16]	@ (8007b64 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	2101      	movs	r1, #1
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7ff ff84 	bl	8007a64 <CO_CANinterrupt_TX>
}
 8007b5c:	bf00      	nop
 8007b5e:	3708      	adds	r7, #8
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}
 8007b64:	20000404 	.word	0x20000404

08007b68 <HAL_CAN_TxMailbox1CompleteCallback>:

void
HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef* hcan) {
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
    CO_CANinterrupt_TX(CANModule_local, CAN_TX_MAILBOX0);
 8007b70:	4b04      	ldr	r3, [pc, #16]	@ (8007b84 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	2101      	movs	r1, #1
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7ff ff74 	bl	8007a64 <CO_CANinterrupt_TX>
}
 8007b7c:	bf00      	nop
 8007b7e:	3708      	adds	r7, #8
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	20000404 	.word	0x20000404

08007b88 <HAL_CAN_TxMailbox2CompleteCallback>:

void
HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef* hcan) {
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
    CO_CANinterrupt_TX(CANModule_local, CAN_TX_MAILBOX0);
 8007b90:	4b04      	ldr	r3, [pc, #16]	@ (8007ba4 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	2101      	movs	r1, #1
 8007b96:	4618      	mov	r0, r3
 8007b98:	f7ff ff64 	bl	8007a64 <CO_CANinterrupt_TX>
}
 8007b9c:	bf00      	nop
 8007b9e:	3708      	adds	r7, #8
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}
 8007ba4:	20000404 	.word	0x20000404

08007ba8 <gps_RxEventCallback>:
		flagGPS=0;
	}
};


void gps_RxEventCallback(uint16_t Size){
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	4603      	mov	r3, r0
 8007bb0:	80fb      	strh	r3, [r7, #6]
	uint16_t size_data=0;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	81fb      	strh	r3, [r7, #14]
	// Garantir terminao da string
	if (Size < NMEA_BUF_SIZE) {
 8007bb6:	88fb      	ldrh	r3, [r7, #6]
 8007bb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bbc:	d207      	bcs.n	8007bce <gps_RxEventCallback+0x26>
		rx_dma_buffer[Size] = '\0';
 8007bbe:	88fb      	ldrh	r3, [r7, #6]
 8007bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8007c30 <gps_RxEventCallback+0x88>)
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	54d1      	strb	r1, [r2, r3]
		size_data=Size+1;
 8007bc6:	88fb      	ldrh	r3, [r7, #6]
 8007bc8:	3301      	adds	r3, #1
 8007bca:	81fb      	strh	r3, [r7, #14]
 8007bcc:	e006      	b.n	8007bdc <gps_RxEventCallback+0x34>
	} else {
		rx_dma_buffer[NMEA_BUF_SIZE-1] = '\0';
 8007bce:	4b18      	ldr	r3, [pc, #96]	@ (8007c30 <gps_RxEventCallback+0x88>)
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
		size_data=NMEA_BUF_SIZE;
 8007bd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007bda:	81fb      	strh	r3, [r7, #14]
	}
	flagGPS=1;
 8007bdc:	4b15      	ldr	r3, [pc, #84]	@ (8007c34 <gps_RxEventCallback+0x8c>)
 8007bde:	2201      	movs	r2, #1
 8007be0:	601a      	str	r2, [r3, #0]

	//salvar dados no sensor
	for (uint16_t i = 0; i < size_data; ++i) {
 8007be2:	2300      	movs	r3, #0
 8007be4:	81bb      	strh	r3, [r7, #12]
 8007be6:	e00b      	b.n	8007c00 <gps_RxEventCallback+0x58>
		uint8_t byte = rx_dma_buffer[i];
 8007be8:	89bb      	ldrh	r3, [r7, #12]
 8007bea:	4a11      	ldr	r2, [pc, #68]	@ (8007c30 <gps_RxEventCallback+0x88>)
 8007bec:	5cd3      	ldrb	r3, [r2, r3]
 8007bee:	72fb      	strb	r3, [r7, #11]
		save_data_to_sensor(&gps, byte);
 8007bf0:	7afb      	ldrb	r3, [r7, #11]
 8007bf2:	4619      	mov	r1, r3
 8007bf4:	4810      	ldr	r0, [pc, #64]	@ (8007c38 <gps_RxEventCallback+0x90>)
 8007bf6:	f003 fa9d 	bl	800b134 <save_data_to_sensor>
	for (uint16_t i = 0; i < size_data; ++i) {
 8007bfa:	89bb      	ldrh	r3, [r7, #12]
 8007bfc:	3301      	adds	r3, #1
 8007bfe:	81bb      	strh	r3, [r7, #12]
 8007c00:	89ba      	ldrh	r2, [r7, #12]
 8007c02:	89fb      	ldrh	r3, [r7, #14]
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d3ef      	bcc.n	8007be8 <gps_RxEventCallback+0x40>
    //processReceivedData((char *)rx_dma_buffer);
    // Reiniciar recepo DMA para prxima sentena


	//para teste de LoRa em pista reitrar dps
	memcpy(loraGpsMsg.sentence, rx_dma_buffer, size_data);
 8007c08:	89fb      	ldrh	r3, [r7, #14]
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	4908      	ldr	r1, [pc, #32]	@ (8007c30 <gps_RxEventCallback+0x88>)
 8007c0e:	480b      	ldr	r0, [pc, #44]	@ (8007c3c <gps_RxEventCallback+0x94>)
 8007c10:	f00f fac7 	bl	80171a2 <memcpy>
	loraGpsMsg.len = size_data;
 8007c14:	4a09      	ldr	r2, [pc, #36]	@ (8007c3c <gps_RxEventCallback+0x94>)
 8007c16:	89fb      	ldrh	r3, [r7, #14]
 8007c18:	f8a2 3200 	strh.w	r3, [r2, #512]	@ 0x200


    HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_dma_buffer, NMEA_BUF_SIZE);
 8007c1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c20:	4903      	ldr	r1, [pc, #12]	@ (8007c30 <gps_RxEventCallback+0x88>)
 8007c22:	4807      	ldr	r0, [pc, #28]	@ (8007c40 <gps_RxEventCallback+0x98>)
 8007c24:	f00c f9c3 	bl	8013fae <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8007c28:	bf00      	nop
 8007c2a:	3710      	adds	r7, #16
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	200037d4 	.word	0x200037d4
 8007c34:	200037d0 	.word	0x200037d0
 8007c38:	200033c0 	.word	0x200033c0
 8007c3c:	20002da0 	.word	0x20002da0
 8007c40:	20000fe0 	.word	0x20000fe0

08007c44 <SPI1_DMA_Reset>:
static int flagSetMag = 1;
static int flagReadMag = 1;
static int flagMagDone = 1;


void SPI1_DMA_Reset(void) {
 8007c44:	b580      	push	{r7, lr}
 8007c46:	af00      	add	r7, sp, #0
    // Aborta transferncias DMA em curso (s as do SPI1)
    if (hspi1.hdmarx) {
 8007c48:	4b79      	ldr	r3, [pc, #484]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	f000 820e 	beq.w	800806e <SPI1_DMA_Reset+0x42a>
        HAL_DMA_Abort(hspi1.hdmarx);
 8007c52:	4b77      	ldr	r3, [pc, #476]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c56:	4618      	mov	r0, r3
 8007c58:	f006 f9a6 	bl	800dfa8 <HAL_DMA_Abort>
        __HAL_DMA_CLEAR_FLAG(hspi1.hdmarx, __HAL_DMA_GET_TC_FLAG_INDEX(hspi1.hdmarx));
 8007c5c:	4b74      	ldr	r3, [pc, #464]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	461a      	mov	r2, r3
 8007c64:	4b73      	ldr	r3, [pc, #460]	@ (8007e34 <SPI1_DMA_Reset+0x1f0>)
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d96c      	bls.n	8007d44 <SPI1_DMA_Reset+0x100>
 8007c6a:	4b71      	ldr	r3, [pc, #452]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a71      	ldr	r2, [pc, #452]	@ (8007e38 <SPI1_DMA_Reset+0x1f4>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d062      	beq.n	8007d3c <SPI1_DMA_Reset+0xf8>
 8007c76:	4b6e      	ldr	r3, [pc, #440]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a6f      	ldr	r2, [pc, #444]	@ (8007e3c <SPI1_DMA_Reset+0x1f8>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d05a      	beq.n	8007d38 <SPI1_DMA_Reset+0xf4>
 8007c82:	4b6b      	ldr	r3, [pc, #428]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a6d      	ldr	r2, [pc, #436]	@ (8007e40 <SPI1_DMA_Reset+0x1fc>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d052      	beq.n	8007d34 <SPI1_DMA_Reset+0xf0>
 8007c8e:	4b68      	ldr	r3, [pc, #416]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a6b      	ldr	r2, [pc, #428]	@ (8007e44 <SPI1_DMA_Reset+0x200>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d04a      	beq.n	8007d30 <SPI1_DMA_Reset+0xec>
 8007c9a:	4b65      	ldr	r3, [pc, #404]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a69      	ldr	r2, [pc, #420]	@ (8007e48 <SPI1_DMA_Reset+0x204>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d041      	beq.n	8007d2a <SPI1_DMA_Reset+0xe6>
 8007ca6:	4b62      	ldr	r3, [pc, #392]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a67      	ldr	r2, [pc, #412]	@ (8007e4c <SPI1_DMA_Reset+0x208>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d038      	beq.n	8007d24 <SPI1_DMA_Reset+0xe0>
 8007cb2:	4b5f      	ldr	r3, [pc, #380]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a65      	ldr	r2, [pc, #404]	@ (8007e50 <SPI1_DMA_Reset+0x20c>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d02f      	beq.n	8007d1e <SPI1_DMA_Reset+0xda>
 8007cbe:	4b5c      	ldr	r3, [pc, #368]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a63      	ldr	r2, [pc, #396]	@ (8007e54 <SPI1_DMA_Reset+0x210>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d026      	beq.n	8007d18 <SPI1_DMA_Reset+0xd4>
 8007cca:	4b59      	ldr	r3, [pc, #356]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a61      	ldr	r2, [pc, #388]	@ (8007e58 <SPI1_DMA_Reset+0x214>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d01d      	beq.n	8007d12 <SPI1_DMA_Reset+0xce>
 8007cd6:	4b56      	ldr	r3, [pc, #344]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a5f      	ldr	r2, [pc, #380]	@ (8007e5c <SPI1_DMA_Reset+0x218>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d014      	beq.n	8007d0c <SPI1_DMA_Reset+0xc8>
 8007ce2:	4b53      	ldr	r3, [pc, #332]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a5d      	ldr	r2, [pc, #372]	@ (8007e60 <SPI1_DMA_Reset+0x21c>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d00b      	beq.n	8007d06 <SPI1_DMA_Reset+0xc2>
 8007cee:	4b50      	ldr	r3, [pc, #320]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a5b      	ldr	r2, [pc, #364]	@ (8007e64 <SPI1_DMA_Reset+0x220>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d102      	bne.n	8007d00 <SPI1_DMA_Reset+0xbc>
 8007cfa:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007cfe:	e01e      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007d04:	e01b      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d06:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007d0a:	e018      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d0c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007d10:	e015      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d12:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007d16:	e012      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d18:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007d1c:	e00f      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d1e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007d22:	e00c      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d24:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007d28:	e009      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007d2e:	e006      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d30:	2320      	movs	r3, #32
 8007d32:	e004      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d34:	2320      	movs	r3, #32
 8007d36:	e002      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d38:	2320      	movs	r3, #32
 8007d3a:	e000      	b.n	8007d3e <SPI1_DMA_Reset+0xfa>
 8007d3c:	2320      	movs	r3, #32
 8007d3e:	4a4a      	ldr	r2, [pc, #296]	@ (8007e68 <SPI1_DMA_Reset+0x224>)
 8007d40:	60d3      	str	r3, [r2, #12]
 8007d42:	e194      	b.n	800806e <SPI1_DMA_Reset+0x42a>
 8007d44:	4b3a      	ldr	r3, [pc, #232]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007d46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	4b47      	ldr	r3, [pc, #284]	@ (8007e6c <SPI1_DMA_Reset+0x228>)
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	f240 808e 	bls.w	8007e70 <SPI1_DMA_Reset+0x22c>
 8007d54:	4b36      	ldr	r3, [pc, #216]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a37      	ldr	r2, [pc, #220]	@ (8007e38 <SPI1_DMA_Reset+0x1f4>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d062      	beq.n	8007e26 <SPI1_DMA_Reset+0x1e2>
 8007d60:	4b33      	ldr	r3, [pc, #204]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a35      	ldr	r2, [pc, #212]	@ (8007e3c <SPI1_DMA_Reset+0x1f8>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d05a      	beq.n	8007e22 <SPI1_DMA_Reset+0x1de>
 8007d6c:	4b30      	ldr	r3, [pc, #192]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a33      	ldr	r2, [pc, #204]	@ (8007e40 <SPI1_DMA_Reset+0x1fc>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d052      	beq.n	8007e1e <SPI1_DMA_Reset+0x1da>
 8007d78:	4b2d      	ldr	r3, [pc, #180]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007d7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a31      	ldr	r2, [pc, #196]	@ (8007e44 <SPI1_DMA_Reset+0x200>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d04a      	beq.n	8007e1a <SPI1_DMA_Reset+0x1d6>
 8007d84:	4b2a      	ldr	r3, [pc, #168]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007d86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a2f      	ldr	r2, [pc, #188]	@ (8007e48 <SPI1_DMA_Reset+0x204>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d041      	beq.n	8007e14 <SPI1_DMA_Reset+0x1d0>
 8007d90:	4b27      	ldr	r3, [pc, #156]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007d92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a2d      	ldr	r2, [pc, #180]	@ (8007e4c <SPI1_DMA_Reset+0x208>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d038      	beq.n	8007e0e <SPI1_DMA_Reset+0x1ca>
 8007d9c:	4b24      	ldr	r3, [pc, #144]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a2b      	ldr	r2, [pc, #172]	@ (8007e50 <SPI1_DMA_Reset+0x20c>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d02f      	beq.n	8007e08 <SPI1_DMA_Reset+0x1c4>
 8007da8:	4b21      	ldr	r3, [pc, #132]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a29      	ldr	r2, [pc, #164]	@ (8007e54 <SPI1_DMA_Reset+0x210>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d026      	beq.n	8007e02 <SPI1_DMA_Reset+0x1be>
 8007db4:	4b1e      	ldr	r3, [pc, #120]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a27      	ldr	r2, [pc, #156]	@ (8007e58 <SPI1_DMA_Reset+0x214>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d01d      	beq.n	8007dfc <SPI1_DMA_Reset+0x1b8>
 8007dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a25      	ldr	r2, [pc, #148]	@ (8007e5c <SPI1_DMA_Reset+0x218>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d014      	beq.n	8007df6 <SPI1_DMA_Reset+0x1b2>
 8007dcc:	4b18      	ldr	r3, [pc, #96]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4a23      	ldr	r2, [pc, #140]	@ (8007e60 <SPI1_DMA_Reset+0x21c>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d00b      	beq.n	8007df0 <SPI1_DMA_Reset+0x1ac>
 8007dd8:	4b15      	ldr	r3, [pc, #84]	@ (8007e30 <SPI1_DMA_Reset+0x1ec>)
 8007dda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a21      	ldr	r2, [pc, #132]	@ (8007e64 <SPI1_DMA_Reset+0x220>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d102      	bne.n	8007dea <SPI1_DMA_Reset+0x1a6>
 8007de4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007de8:	e01e      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007dea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007dee:	e01b      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007df0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007df4:	e018      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007df6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007dfa:	e015      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007dfc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007e00:	e012      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007e02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e06:	e00f      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007e08:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e0c:	e00c      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007e0e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e12:	e009      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007e14:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e18:	e006      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007e1a:	2320      	movs	r3, #32
 8007e1c:	e004      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007e1e:	2320      	movs	r3, #32
 8007e20:	e002      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007e22:	2320      	movs	r3, #32
 8007e24:	e000      	b.n	8007e28 <SPI1_DMA_Reset+0x1e4>
 8007e26:	2320      	movs	r3, #32
 8007e28:	4a0f      	ldr	r2, [pc, #60]	@ (8007e68 <SPI1_DMA_Reset+0x224>)
 8007e2a:	6093      	str	r3, [r2, #8]
 8007e2c:	e11f      	b.n	800806e <SPI1_DMA_Reset+0x42a>
 8007e2e:	bf00      	nop
 8007e30:	20000c00 	.word	0x20000c00
 8007e34:	40026458 	.word	0x40026458
 8007e38:	40026010 	.word	0x40026010
 8007e3c:	40026410 	.word	0x40026410
 8007e40:	40026070 	.word	0x40026070
 8007e44:	40026470 	.word	0x40026470
 8007e48:	40026028 	.word	0x40026028
 8007e4c:	40026428 	.word	0x40026428
 8007e50:	40026088 	.word	0x40026088
 8007e54:	40026488 	.word	0x40026488
 8007e58:	40026040 	.word	0x40026040
 8007e5c:	40026440 	.word	0x40026440
 8007e60:	400260a0 	.word	0x400260a0
 8007e64:	400264a0 	.word	0x400264a0
 8007e68:	40026400 	.word	0x40026400
 8007e6c:	400260b8 	.word	0x400260b8
 8007e70:	4b6e      	ldr	r3, [pc, #440]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	461a      	mov	r2, r3
 8007e78:	4b6d      	ldr	r3, [pc, #436]	@ (8008030 <SPI1_DMA_Reset+0x3ec>)
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d96c      	bls.n	8007f58 <SPI1_DMA_Reset+0x314>
 8007e7e:	4b6b      	ldr	r3, [pc, #428]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a6b      	ldr	r2, [pc, #428]	@ (8008034 <SPI1_DMA_Reset+0x3f0>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d062      	beq.n	8007f50 <SPI1_DMA_Reset+0x30c>
 8007e8a:	4b68      	ldr	r3, [pc, #416]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a69      	ldr	r2, [pc, #420]	@ (8008038 <SPI1_DMA_Reset+0x3f4>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d05a      	beq.n	8007f4c <SPI1_DMA_Reset+0x308>
 8007e96:	4b65      	ldr	r3, [pc, #404]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a67      	ldr	r2, [pc, #412]	@ (800803c <SPI1_DMA_Reset+0x3f8>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d052      	beq.n	8007f48 <SPI1_DMA_Reset+0x304>
 8007ea2:	4b62      	ldr	r3, [pc, #392]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a65      	ldr	r2, [pc, #404]	@ (8008040 <SPI1_DMA_Reset+0x3fc>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d04a      	beq.n	8007f44 <SPI1_DMA_Reset+0x300>
 8007eae:	4b5f      	ldr	r3, [pc, #380]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a63      	ldr	r2, [pc, #396]	@ (8008044 <SPI1_DMA_Reset+0x400>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d041      	beq.n	8007f3e <SPI1_DMA_Reset+0x2fa>
 8007eba:	4b5c      	ldr	r3, [pc, #368]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a61      	ldr	r2, [pc, #388]	@ (8008048 <SPI1_DMA_Reset+0x404>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d038      	beq.n	8007f38 <SPI1_DMA_Reset+0x2f4>
 8007ec6:	4b59      	ldr	r3, [pc, #356]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a5f      	ldr	r2, [pc, #380]	@ (800804c <SPI1_DMA_Reset+0x408>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d02f      	beq.n	8007f32 <SPI1_DMA_Reset+0x2ee>
 8007ed2:	4b56      	ldr	r3, [pc, #344]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a5d      	ldr	r2, [pc, #372]	@ (8008050 <SPI1_DMA_Reset+0x40c>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d026      	beq.n	8007f2c <SPI1_DMA_Reset+0x2e8>
 8007ede:	4b53      	ldr	r3, [pc, #332]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a5b      	ldr	r2, [pc, #364]	@ (8008054 <SPI1_DMA_Reset+0x410>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d01d      	beq.n	8007f26 <SPI1_DMA_Reset+0x2e2>
 8007eea:	4b50      	ldr	r3, [pc, #320]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a59      	ldr	r2, [pc, #356]	@ (8008058 <SPI1_DMA_Reset+0x414>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d014      	beq.n	8007f20 <SPI1_DMA_Reset+0x2dc>
 8007ef6:	4b4d      	ldr	r3, [pc, #308]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a57      	ldr	r2, [pc, #348]	@ (800805c <SPI1_DMA_Reset+0x418>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d00b      	beq.n	8007f1a <SPI1_DMA_Reset+0x2d6>
 8007f02:	4b4a      	ldr	r3, [pc, #296]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a55      	ldr	r2, [pc, #340]	@ (8008060 <SPI1_DMA_Reset+0x41c>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d102      	bne.n	8007f14 <SPI1_DMA_Reset+0x2d0>
 8007f0e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007f12:	e01e      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f14:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007f18:	e01b      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f1a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007f1e:	e018      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f20:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007f24:	e015      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f26:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007f2a:	e012      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f2c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007f30:	e00f      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f32:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007f36:	e00c      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f38:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007f3c:	e009      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f3e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007f42:	e006      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f44:	2320      	movs	r3, #32
 8007f46:	e004      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f48:	2320      	movs	r3, #32
 8007f4a:	e002      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f4c:	2320      	movs	r3, #32
 8007f4e:	e000      	b.n	8007f52 <SPI1_DMA_Reset+0x30e>
 8007f50:	2320      	movs	r3, #32
 8007f52:	4a44      	ldr	r2, [pc, #272]	@ (8008064 <SPI1_DMA_Reset+0x420>)
 8007f54:	60d3      	str	r3, [r2, #12]
 8007f56:	e08a      	b.n	800806e <SPI1_DMA_Reset+0x42a>
 8007f58:	4b34      	ldr	r3, [pc, #208]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007f5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a35      	ldr	r2, [pc, #212]	@ (8008034 <SPI1_DMA_Reset+0x3f0>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	f000 8081 	beq.w	8008068 <SPI1_DMA_Reset+0x424>
 8007f66:	4b31      	ldr	r3, [pc, #196]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a32      	ldr	r2, [pc, #200]	@ (8008038 <SPI1_DMA_Reset+0x3f4>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d05a      	beq.n	8008028 <SPI1_DMA_Reset+0x3e4>
 8007f72:	4b2e      	ldr	r3, [pc, #184]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a30      	ldr	r2, [pc, #192]	@ (800803c <SPI1_DMA_Reset+0x3f8>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d052      	beq.n	8008024 <SPI1_DMA_Reset+0x3e0>
 8007f7e:	4b2b      	ldr	r3, [pc, #172]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a2e      	ldr	r2, [pc, #184]	@ (8008040 <SPI1_DMA_Reset+0x3fc>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d04a      	beq.n	8008020 <SPI1_DMA_Reset+0x3dc>
 8007f8a:	4b28      	ldr	r3, [pc, #160]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a2c      	ldr	r2, [pc, #176]	@ (8008044 <SPI1_DMA_Reset+0x400>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d041      	beq.n	800801a <SPI1_DMA_Reset+0x3d6>
 8007f96:	4b25      	ldr	r3, [pc, #148]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a2a      	ldr	r2, [pc, #168]	@ (8008048 <SPI1_DMA_Reset+0x404>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d038      	beq.n	8008014 <SPI1_DMA_Reset+0x3d0>
 8007fa2:	4b22      	ldr	r3, [pc, #136]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a28      	ldr	r2, [pc, #160]	@ (800804c <SPI1_DMA_Reset+0x408>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d02f      	beq.n	800800e <SPI1_DMA_Reset+0x3ca>
 8007fae:	4b1f      	ldr	r3, [pc, #124]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a26      	ldr	r2, [pc, #152]	@ (8008050 <SPI1_DMA_Reset+0x40c>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d026      	beq.n	8008008 <SPI1_DMA_Reset+0x3c4>
 8007fba:	4b1c      	ldr	r3, [pc, #112]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a24      	ldr	r2, [pc, #144]	@ (8008054 <SPI1_DMA_Reset+0x410>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d01d      	beq.n	8008002 <SPI1_DMA_Reset+0x3be>
 8007fc6:	4b19      	ldr	r3, [pc, #100]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a22      	ldr	r2, [pc, #136]	@ (8008058 <SPI1_DMA_Reset+0x414>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d014      	beq.n	8007ffc <SPI1_DMA_Reset+0x3b8>
 8007fd2:	4b16      	ldr	r3, [pc, #88]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a20      	ldr	r2, [pc, #128]	@ (800805c <SPI1_DMA_Reset+0x418>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d00b      	beq.n	8007ff6 <SPI1_DMA_Reset+0x3b2>
 8007fde:	4b13      	ldr	r3, [pc, #76]	@ (800802c <SPI1_DMA_Reset+0x3e8>)
 8007fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8008060 <SPI1_DMA_Reset+0x41c>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d102      	bne.n	8007ff0 <SPI1_DMA_Reset+0x3ac>
 8007fea:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007fee:	e03c      	b.n	800806a <SPI1_DMA_Reset+0x426>
 8007ff0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007ff4:	e039      	b.n	800806a <SPI1_DMA_Reset+0x426>
 8007ff6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007ffa:	e036      	b.n	800806a <SPI1_DMA_Reset+0x426>
 8007ffc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008000:	e033      	b.n	800806a <SPI1_DMA_Reset+0x426>
 8008002:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008006:	e030      	b.n	800806a <SPI1_DMA_Reset+0x426>
 8008008:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800800c:	e02d      	b.n	800806a <SPI1_DMA_Reset+0x426>
 800800e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008012:	e02a      	b.n	800806a <SPI1_DMA_Reset+0x426>
 8008014:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008018:	e027      	b.n	800806a <SPI1_DMA_Reset+0x426>
 800801a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800801e:	e024      	b.n	800806a <SPI1_DMA_Reset+0x426>
 8008020:	2320      	movs	r3, #32
 8008022:	e022      	b.n	800806a <SPI1_DMA_Reset+0x426>
 8008024:	2320      	movs	r3, #32
 8008026:	e020      	b.n	800806a <SPI1_DMA_Reset+0x426>
 8008028:	2320      	movs	r3, #32
 800802a:	e01e      	b.n	800806a <SPI1_DMA_Reset+0x426>
 800802c:	20000c00 	.word	0x20000c00
 8008030:	40026058 	.word	0x40026058
 8008034:	40026010 	.word	0x40026010
 8008038:	40026410 	.word	0x40026410
 800803c:	40026070 	.word	0x40026070
 8008040:	40026470 	.word	0x40026470
 8008044:	40026028 	.word	0x40026028
 8008048:	40026428 	.word	0x40026428
 800804c:	40026088 	.word	0x40026088
 8008050:	40026488 	.word	0x40026488
 8008054:	40026040 	.word	0x40026040
 8008058:	40026440 	.word	0x40026440
 800805c:	400260a0 	.word	0x400260a0
 8008060:	400264a0 	.word	0x400264a0
 8008064:	40026000 	.word	0x40026000
 8008068:	2320      	movs	r3, #32
 800806a:	4a7a      	ldr	r2, [pc, #488]	@ (8008254 <SPI1_DMA_Reset+0x610>)
 800806c:	6093      	str	r3, [r2, #8]
    }
    if (hspi1.hdmatx) {
 800806e:	4b7a      	ldr	r3, [pc, #488]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 8008070:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008072:	2b00      	cmp	r3, #0
 8008074:	f000 81f0 	beq.w	8008458 <SPI1_DMA_Reset+0x814>
        HAL_DMA_Abort(hspi1.hdmatx);
 8008078:	4b77      	ldr	r3, [pc, #476]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 800807a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800807c:	4618      	mov	r0, r3
 800807e:	f005 ff93 	bl	800dfa8 <HAL_DMA_Abort>
        __HAL_DMA_CLEAR_FLAG(hspi1.hdmatx, __HAL_DMA_GET_TC_FLAG_INDEX(hspi1.hdmatx));
 8008082:	4b75      	ldr	r3, [pc, #468]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 8008084:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	461a      	mov	r2, r3
 800808a:	4b74      	ldr	r3, [pc, #464]	@ (800825c <SPI1_DMA_Reset+0x618>)
 800808c:	429a      	cmp	r2, r3
 800808e:	d96c      	bls.n	800816a <SPI1_DMA_Reset+0x526>
 8008090:	4b71      	ldr	r3, [pc, #452]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 8008092:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a72      	ldr	r2, [pc, #456]	@ (8008260 <SPI1_DMA_Reset+0x61c>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d062      	beq.n	8008162 <SPI1_DMA_Reset+0x51e>
 800809c:	4b6e      	ldr	r3, [pc, #440]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 800809e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a70      	ldr	r2, [pc, #448]	@ (8008264 <SPI1_DMA_Reset+0x620>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d05a      	beq.n	800815e <SPI1_DMA_Reset+0x51a>
 80080a8:	4b6b      	ldr	r3, [pc, #428]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80080aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a6e      	ldr	r2, [pc, #440]	@ (8008268 <SPI1_DMA_Reset+0x624>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d052      	beq.n	800815a <SPI1_DMA_Reset+0x516>
 80080b4:	4b68      	ldr	r3, [pc, #416]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80080b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a6c      	ldr	r2, [pc, #432]	@ (800826c <SPI1_DMA_Reset+0x628>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d04a      	beq.n	8008156 <SPI1_DMA_Reset+0x512>
 80080c0:	4b65      	ldr	r3, [pc, #404]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80080c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a6a      	ldr	r2, [pc, #424]	@ (8008270 <SPI1_DMA_Reset+0x62c>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d041      	beq.n	8008150 <SPI1_DMA_Reset+0x50c>
 80080cc:	4b62      	ldr	r3, [pc, #392]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80080ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4a68      	ldr	r2, [pc, #416]	@ (8008274 <SPI1_DMA_Reset+0x630>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d038      	beq.n	800814a <SPI1_DMA_Reset+0x506>
 80080d8:	4b5f      	ldr	r3, [pc, #380]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80080da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a66      	ldr	r2, [pc, #408]	@ (8008278 <SPI1_DMA_Reset+0x634>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d02f      	beq.n	8008144 <SPI1_DMA_Reset+0x500>
 80080e4:	4b5c      	ldr	r3, [pc, #368]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80080e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a64      	ldr	r2, [pc, #400]	@ (800827c <SPI1_DMA_Reset+0x638>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d026      	beq.n	800813e <SPI1_DMA_Reset+0x4fa>
 80080f0:	4b59      	ldr	r3, [pc, #356]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80080f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a62      	ldr	r2, [pc, #392]	@ (8008280 <SPI1_DMA_Reset+0x63c>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d01d      	beq.n	8008138 <SPI1_DMA_Reset+0x4f4>
 80080fc:	4b56      	ldr	r3, [pc, #344]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80080fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a60      	ldr	r2, [pc, #384]	@ (8008284 <SPI1_DMA_Reset+0x640>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d014      	beq.n	8008132 <SPI1_DMA_Reset+0x4ee>
 8008108:	4b53      	ldr	r3, [pc, #332]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 800810a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a5e      	ldr	r2, [pc, #376]	@ (8008288 <SPI1_DMA_Reset+0x644>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d00b      	beq.n	800812c <SPI1_DMA_Reset+0x4e8>
 8008114:	4b50      	ldr	r3, [pc, #320]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 8008116:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a5c      	ldr	r2, [pc, #368]	@ (800828c <SPI1_DMA_Reset+0x648>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d102      	bne.n	8008126 <SPI1_DMA_Reset+0x4e2>
 8008120:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008124:	e01e      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 8008126:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800812a:	e01b      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 800812c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008130:	e018      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 8008132:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008136:	e015      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 8008138:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800813c:	e012      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 800813e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008142:	e00f      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 8008144:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008148:	e00c      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 800814a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800814e:	e009      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 8008150:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008154:	e006      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 8008156:	2320      	movs	r3, #32
 8008158:	e004      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 800815a:	2320      	movs	r3, #32
 800815c:	e002      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 800815e:	2320      	movs	r3, #32
 8008160:	e000      	b.n	8008164 <SPI1_DMA_Reset+0x520>
 8008162:	2320      	movs	r3, #32
 8008164:	4a4a      	ldr	r2, [pc, #296]	@ (8008290 <SPI1_DMA_Reset+0x64c>)
 8008166:	60d3      	str	r3, [r2, #12]
 8008168:	e176      	b.n	8008458 <SPI1_DMA_Reset+0x814>
 800816a:	4b3b      	ldr	r3, [pc, #236]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 800816c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	461a      	mov	r2, r3
 8008172:	4b48      	ldr	r3, [pc, #288]	@ (8008294 <SPI1_DMA_Reset+0x650>)
 8008174:	429a      	cmp	r2, r3
 8008176:	f240 808f 	bls.w	8008298 <SPI1_DMA_Reset+0x654>
 800817a:	4b37      	ldr	r3, [pc, #220]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 800817c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a37      	ldr	r2, [pc, #220]	@ (8008260 <SPI1_DMA_Reset+0x61c>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d062      	beq.n	800824c <SPI1_DMA_Reset+0x608>
 8008186:	4b34      	ldr	r3, [pc, #208]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 8008188:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a35      	ldr	r2, [pc, #212]	@ (8008264 <SPI1_DMA_Reset+0x620>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d05a      	beq.n	8008248 <SPI1_DMA_Reset+0x604>
 8008192:	4b31      	ldr	r3, [pc, #196]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 8008194:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a33      	ldr	r2, [pc, #204]	@ (8008268 <SPI1_DMA_Reset+0x624>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d052      	beq.n	8008244 <SPI1_DMA_Reset+0x600>
 800819e:	4b2e      	ldr	r3, [pc, #184]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80081a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a31      	ldr	r2, [pc, #196]	@ (800826c <SPI1_DMA_Reset+0x628>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d04a      	beq.n	8008240 <SPI1_DMA_Reset+0x5fc>
 80081aa:	4b2b      	ldr	r3, [pc, #172]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80081ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a2f      	ldr	r2, [pc, #188]	@ (8008270 <SPI1_DMA_Reset+0x62c>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d041      	beq.n	800823a <SPI1_DMA_Reset+0x5f6>
 80081b6:	4b28      	ldr	r3, [pc, #160]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80081b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a2d      	ldr	r2, [pc, #180]	@ (8008274 <SPI1_DMA_Reset+0x630>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d038      	beq.n	8008234 <SPI1_DMA_Reset+0x5f0>
 80081c2:	4b25      	ldr	r3, [pc, #148]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80081c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a2b      	ldr	r2, [pc, #172]	@ (8008278 <SPI1_DMA_Reset+0x634>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d02f      	beq.n	800822e <SPI1_DMA_Reset+0x5ea>
 80081ce:	4b22      	ldr	r3, [pc, #136]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80081d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a29      	ldr	r2, [pc, #164]	@ (800827c <SPI1_DMA_Reset+0x638>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d026      	beq.n	8008228 <SPI1_DMA_Reset+0x5e4>
 80081da:	4b1f      	ldr	r3, [pc, #124]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80081dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a27      	ldr	r2, [pc, #156]	@ (8008280 <SPI1_DMA_Reset+0x63c>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d01d      	beq.n	8008222 <SPI1_DMA_Reset+0x5de>
 80081e6:	4b1c      	ldr	r3, [pc, #112]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80081e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a25      	ldr	r2, [pc, #148]	@ (8008284 <SPI1_DMA_Reset+0x640>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d014      	beq.n	800821c <SPI1_DMA_Reset+0x5d8>
 80081f2:	4b19      	ldr	r3, [pc, #100]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 80081f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a23      	ldr	r2, [pc, #140]	@ (8008288 <SPI1_DMA_Reset+0x644>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d00b      	beq.n	8008216 <SPI1_DMA_Reset+0x5d2>
 80081fe:	4b16      	ldr	r3, [pc, #88]	@ (8008258 <SPI1_DMA_Reset+0x614>)
 8008200:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a21      	ldr	r2, [pc, #132]	@ (800828c <SPI1_DMA_Reset+0x648>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d102      	bne.n	8008210 <SPI1_DMA_Reset+0x5cc>
 800820a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800820e:	e01e      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 8008210:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008214:	e01b      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 8008216:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800821a:	e018      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 800821c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008220:	e015      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 8008222:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008226:	e012      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 8008228:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800822c:	e00f      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 800822e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008232:	e00c      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 8008234:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008238:	e009      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 800823a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800823e:	e006      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 8008240:	2320      	movs	r3, #32
 8008242:	e004      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 8008244:	2320      	movs	r3, #32
 8008246:	e002      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 8008248:	2320      	movs	r3, #32
 800824a:	e000      	b.n	800824e <SPI1_DMA_Reset+0x60a>
 800824c:	2320      	movs	r3, #32
 800824e:	4a10      	ldr	r2, [pc, #64]	@ (8008290 <SPI1_DMA_Reset+0x64c>)
 8008250:	6093      	str	r3, [r2, #8]
 8008252:	e101      	b.n	8008458 <SPI1_DMA_Reset+0x814>
 8008254:	40026000 	.word	0x40026000
 8008258:	20000c00 	.word	0x20000c00
 800825c:	40026458 	.word	0x40026458
 8008260:	40026010 	.word	0x40026010
 8008264:	40026410 	.word	0x40026410
 8008268:	40026070 	.word	0x40026070
 800826c:	40026470 	.word	0x40026470
 8008270:	40026028 	.word	0x40026028
 8008274:	40026428 	.word	0x40026428
 8008278:	40026088 	.word	0x40026088
 800827c:	40026488 	.word	0x40026488
 8008280:	40026040 	.word	0x40026040
 8008284:	40026440 	.word	0x40026440
 8008288:	400260a0 	.word	0x400260a0
 800828c:	400264a0 	.word	0x400264a0
 8008290:	40026400 	.word	0x40026400
 8008294:	400260b8 	.word	0x400260b8
 8008298:	4b85      	ldr	r3, [pc, #532]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 800829a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	461a      	mov	r2, r3
 80082a0:	4b84      	ldr	r3, [pc, #528]	@ (80084b4 <SPI1_DMA_Reset+0x870>)
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d96c      	bls.n	8008380 <SPI1_DMA_Reset+0x73c>
 80082a6:	4b82      	ldr	r3, [pc, #520]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80082a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a82      	ldr	r2, [pc, #520]	@ (80084b8 <SPI1_DMA_Reset+0x874>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d062      	beq.n	8008378 <SPI1_DMA_Reset+0x734>
 80082b2:	4b7f      	ldr	r3, [pc, #508]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80082b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a80      	ldr	r2, [pc, #512]	@ (80084bc <SPI1_DMA_Reset+0x878>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d05a      	beq.n	8008374 <SPI1_DMA_Reset+0x730>
 80082be:	4b7c      	ldr	r3, [pc, #496]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80082c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4a7e      	ldr	r2, [pc, #504]	@ (80084c0 <SPI1_DMA_Reset+0x87c>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d052      	beq.n	8008370 <SPI1_DMA_Reset+0x72c>
 80082ca:	4b79      	ldr	r3, [pc, #484]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80082cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a7c      	ldr	r2, [pc, #496]	@ (80084c4 <SPI1_DMA_Reset+0x880>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d04a      	beq.n	800836c <SPI1_DMA_Reset+0x728>
 80082d6:	4b76      	ldr	r3, [pc, #472]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80082d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a7a      	ldr	r2, [pc, #488]	@ (80084c8 <SPI1_DMA_Reset+0x884>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d041      	beq.n	8008366 <SPI1_DMA_Reset+0x722>
 80082e2:	4b73      	ldr	r3, [pc, #460]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80082e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a78      	ldr	r2, [pc, #480]	@ (80084cc <SPI1_DMA_Reset+0x888>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d038      	beq.n	8008360 <SPI1_DMA_Reset+0x71c>
 80082ee:	4b70      	ldr	r3, [pc, #448]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80082f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a76      	ldr	r2, [pc, #472]	@ (80084d0 <SPI1_DMA_Reset+0x88c>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d02f      	beq.n	800835a <SPI1_DMA_Reset+0x716>
 80082fa:	4b6d      	ldr	r3, [pc, #436]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80082fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a74      	ldr	r2, [pc, #464]	@ (80084d4 <SPI1_DMA_Reset+0x890>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d026      	beq.n	8008354 <SPI1_DMA_Reset+0x710>
 8008306:	4b6a      	ldr	r3, [pc, #424]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 8008308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a72      	ldr	r2, [pc, #456]	@ (80084d8 <SPI1_DMA_Reset+0x894>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d01d      	beq.n	800834e <SPI1_DMA_Reset+0x70a>
 8008312:	4b67      	ldr	r3, [pc, #412]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 8008314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a70      	ldr	r2, [pc, #448]	@ (80084dc <SPI1_DMA_Reset+0x898>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d014      	beq.n	8008348 <SPI1_DMA_Reset+0x704>
 800831e:	4b64      	ldr	r3, [pc, #400]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 8008320:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a6e      	ldr	r2, [pc, #440]	@ (80084e0 <SPI1_DMA_Reset+0x89c>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d00b      	beq.n	8008342 <SPI1_DMA_Reset+0x6fe>
 800832a:	4b61      	ldr	r3, [pc, #388]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 800832c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a6c      	ldr	r2, [pc, #432]	@ (80084e4 <SPI1_DMA_Reset+0x8a0>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d102      	bne.n	800833c <SPI1_DMA_Reset+0x6f8>
 8008336:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800833a:	e01e      	b.n	800837a <SPI1_DMA_Reset+0x736>
 800833c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008340:	e01b      	b.n	800837a <SPI1_DMA_Reset+0x736>
 8008342:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008346:	e018      	b.n	800837a <SPI1_DMA_Reset+0x736>
 8008348:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800834c:	e015      	b.n	800837a <SPI1_DMA_Reset+0x736>
 800834e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008352:	e012      	b.n	800837a <SPI1_DMA_Reset+0x736>
 8008354:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008358:	e00f      	b.n	800837a <SPI1_DMA_Reset+0x736>
 800835a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800835e:	e00c      	b.n	800837a <SPI1_DMA_Reset+0x736>
 8008360:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008364:	e009      	b.n	800837a <SPI1_DMA_Reset+0x736>
 8008366:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800836a:	e006      	b.n	800837a <SPI1_DMA_Reset+0x736>
 800836c:	2320      	movs	r3, #32
 800836e:	e004      	b.n	800837a <SPI1_DMA_Reset+0x736>
 8008370:	2320      	movs	r3, #32
 8008372:	e002      	b.n	800837a <SPI1_DMA_Reset+0x736>
 8008374:	2320      	movs	r3, #32
 8008376:	e000      	b.n	800837a <SPI1_DMA_Reset+0x736>
 8008378:	2320      	movs	r3, #32
 800837a:	4a5b      	ldr	r2, [pc, #364]	@ (80084e8 <SPI1_DMA_Reset+0x8a4>)
 800837c:	60d3      	str	r3, [r2, #12]
 800837e:	e06b      	b.n	8008458 <SPI1_DMA_Reset+0x814>
 8008380:	4b4b      	ldr	r3, [pc, #300]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 8008382:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a4c      	ldr	r2, [pc, #304]	@ (80084b8 <SPI1_DMA_Reset+0x874>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d062      	beq.n	8008452 <SPI1_DMA_Reset+0x80e>
 800838c:	4b48      	ldr	r3, [pc, #288]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 800838e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4a4a      	ldr	r2, [pc, #296]	@ (80084bc <SPI1_DMA_Reset+0x878>)
 8008394:	4293      	cmp	r3, r2
 8008396:	d05a      	beq.n	800844e <SPI1_DMA_Reset+0x80a>
 8008398:	4b45      	ldr	r3, [pc, #276]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 800839a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a48      	ldr	r2, [pc, #288]	@ (80084c0 <SPI1_DMA_Reset+0x87c>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d052      	beq.n	800844a <SPI1_DMA_Reset+0x806>
 80083a4:	4b42      	ldr	r3, [pc, #264]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80083a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a46      	ldr	r2, [pc, #280]	@ (80084c4 <SPI1_DMA_Reset+0x880>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d04a      	beq.n	8008446 <SPI1_DMA_Reset+0x802>
 80083b0:	4b3f      	ldr	r3, [pc, #252]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80083b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a44      	ldr	r2, [pc, #272]	@ (80084c8 <SPI1_DMA_Reset+0x884>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d041      	beq.n	8008440 <SPI1_DMA_Reset+0x7fc>
 80083bc:	4b3c      	ldr	r3, [pc, #240]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80083be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a42      	ldr	r2, [pc, #264]	@ (80084cc <SPI1_DMA_Reset+0x888>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d038      	beq.n	800843a <SPI1_DMA_Reset+0x7f6>
 80083c8:	4b39      	ldr	r3, [pc, #228]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80083ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a40      	ldr	r2, [pc, #256]	@ (80084d0 <SPI1_DMA_Reset+0x88c>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d02f      	beq.n	8008434 <SPI1_DMA_Reset+0x7f0>
 80083d4:	4b36      	ldr	r3, [pc, #216]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80083d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a3e      	ldr	r2, [pc, #248]	@ (80084d4 <SPI1_DMA_Reset+0x890>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d026      	beq.n	800842e <SPI1_DMA_Reset+0x7ea>
 80083e0:	4b33      	ldr	r3, [pc, #204]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80083e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a3c      	ldr	r2, [pc, #240]	@ (80084d8 <SPI1_DMA_Reset+0x894>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d01d      	beq.n	8008428 <SPI1_DMA_Reset+0x7e4>
 80083ec:	4b30      	ldr	r3, [pc, #192]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80083ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a3a      	ldr	r2, [pc, #232]	@ (80084dc <SPI1_DMA_Reset+0x898>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d014      	beq.n	8008422 <SPI1_DMA_Reset+0x7de>
 80083f8:	4b2d      	ldr	r3, [pc, #180]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80083fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a38      	ldr	r2, [pc, #224]	@ (80084e0 <SPI1_DMA_Reset+0x89c>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d00b      	beq.n	800841c <SPI1_DMA_Reset+0x7d8>
 8008404:	4b2a      	ldr	r3, [pc, #168]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 8008406:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a36      	ldr	r2, [pc, #216]	@ (80084e4 <SPI1_DMA_Reset+0x8a0>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d102      	bne.n	8008416 <SPI1_DMA_Reset+0x7d2>
 8008410:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008414:	e01e      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 8008416:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800841a:	e01b      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 800841c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008420:	e018      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 8008422:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008426:	e015      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 8008428:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800842c:	e012      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 800842e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008432:	e00f      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 8008434:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008438:	e00c      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 800843a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800843e:	e009      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 8008440:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008444:	e006      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 8008446:	2320      	movs	r3, #32
 8008448:	e004      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 800844a:	2320      	movs	r3, #32
 800844c:	e002      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 800844e:	2320      	movs	r3, #32
 8008450:	e000      	b.n	8008454 <SPI1_DMA_Reset+0x810>
 8008452:	2320      	movs	r3, #32
 8008454:	4a24      	ldr	r2, [pc, #144]	@ (80084e8 <SPI1_DMA_Reset+0x8a4>)
 8008456:	6093      	str	r3, [r2, #8]
    }

    // Reset ao perifrico SPI1
    __HAL_RCC_SPI1_FORCE_RESET();
 8008458:	4b24      	ldr	r3, [pc, #144]	@ (80084ec <SPI1_DMA_Reset+0x8a8>)
 800845a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800845c:	4a23      	ldr	r2, [pc, #140]	@ (80084ec <SPI1_DMA_Reset+0x8a8>)
 800845e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008462:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_RCC_SPI1_RELEASE_RESET();
 8008464:	4b21      	ldr	r3, [pc, #132]	@ (80084ec <SPI1_DMA_Reset+0x8a8>)
 8008466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008468:	4a20      	ldr	r2, [pc, #128]	@ (80084ec <SPI1_DMA_Reset+0x8a8>)
 800846a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800846e:	6253      	str	r3, [r2, #36]	@ 0x24

    // Re-inicializa SPI1
    HAL_SPI_DeInit(&hspi1);
 8008470:	480f      	ldr	r0, [pc, #60]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 8008472:	f009 fb6e 	bl	8011b52 <HAL_SPI_DeInit>
    if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8008476:	480e      	ldr	r0, [pc, #56]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 8008478:	f009 fae2 	bl	8011a40 <HAL_SPI_Init>
        // aqui podes sinalizar erro (ex: LED ou debug UART)
    }

    // Religar SPI ao DMA (caso tenha sido perdido)
    if (hspi1.hdmarx) __HAL_LINKDMA(&hspi1, hdmarx, *hspi1.hdmarx);
 800847c:	4b0c      	ldr	r3, [pc, #48]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 800847e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008480:	2b00      	cmp	r3, #0
 8008482:	d007      	beq.n	8008494 <SPI1_DMA_Reset+0x850>
 8008484:	4b0a      	ldr	r3, [pc, #40]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 8008486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008488:	4a09      	ldr	r2, [pc, #36]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 800848a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800848c:	4b08      	ldr	r3, [pc, #32]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 800848e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008490:	4a07      	ldr	r2, [pc, #28]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 8008492:	639a      	str	r2, [r3, #56]	@ 0x38
    if (hspi1.hdmatx) __HAL_LINKDMA(&hspi1, hdmatx, *hspi1.hdmatx);
 8008494:	4b06      	ldr	r3, [pc, #24]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 8008496:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008498:	2b00      	cmp	r3, #0
 800849a:	d007      	beq.n	80084ac <SPI1_DMA_Reset+0x868>
 800849c:	4b04      	ldr	r3, [pc, #16]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 800849e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084a0:	4a03      	ldr	r2, [pc, #12]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80084a2:	6493      	str	r3, [r2, #72]	@ 0x48
 80084a4:	4b02      	ldr	r3, [pc, #8]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80084a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084a8:	4a01      	ldr	r2, [pc, #4]	@ (80084b0 <SPI1_DMA_Reset+0x86c>)
 80084aa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80084ac:	bf00      	nop
 80084ae:	bd80      	pop	{r7, pc}
 80084b0:	20000c00 	.word	0x20000c00
 80084b4:	40026058 	.word	0x40026058
 80084b8:	40026010 	.word	0x40026010
 80084bc:	40026410 	.word	0x40026410
 80084c0:	40026070 	.word	0x40026070
 80084c4:	40026470 	.word	0x40026470
 80084c8:	40026028 	.word	0x40026028
 80084cc:	40026428 	.word	0x40026428
 80084d0:	40026088 	.word	0x40026088
 80084d4:	40026488 	.word	0x40026488
 80084d8:	40026040 	.word	0x40026040
 80084dc:	40026440 	.word	0x40026440
 80084e0:	400260a0 	.word	0x400260a0
 80084e4:	400264a0 	.word	0x400264a0
 80084e8:	40026000 	.word	0x40026000
 80084ec:	40023800 	.word	0x40023800

080084f0 <IMU_TxRxCpltCallback>:

void IMU_TxRxCpltCallback(void){
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b08e      	sub	sp, #56	@ 0x38
 80084f4:	af00      	add	r7, sp, #0

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);  // CS high (end of SPI transaction)
 80084f6:	2201      	movs	r2, #1
 80084f8:	2120      	movs	r1, #32
 80084fa:	487a      	ldr	r0, [pc, #488]	@ (80086e4 <IMU_TxRxCpltCallback+0x1f4>)
 80084fc:	f006 fae4 	bl	800eac8 <HAL_GPIO_WritePin>

    // If a magnetometer read was in progress:
    if (flagSetMag == 1) {
 8008500:	4b79      	ldr	r3, [pc, #484]	@ (80086e8 <IMU_TxRxCpltCallback+0x1f8>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	2b01      	cmp	r3, #1
 8008506:	d148      	bne.n	800859a <IMU_TxRxCpltCallback+0xaa>
        // Bank 0 selected, now initiate magnetometer data read (9 bytes)
        flagSetMag = 0;
 8008508:	4b77      	ldr	r3, [pc, #476]	@ (80086e8 <IMU_TxRxCpltCallback+0x1f8>)
 800850a:	2200      	movs	r2, #0
 800850c:	601a      	str	r2, [r3, #0]
        uint8_t addrMag[10];
        addrMag[0] = 0x3B | 0x80;      // starting at EXT_SLV_SENS_DATA_00 (0x3B) with read bit
 800850e:	23bb      	movs	r3, #187	@ 0xbb
 8008510:	753b      	strb	r3, [r7, #20]
        for(int i = 1; i < 10; ++i) addrMag[i] = 0x00;
 8008512:	2301      	movs	r3, #1
 8008514:	637b      	str	r3, [r7, #52]	@ 0x34
 8008516:	e008      	b.n	800852a <IMU_TxRxCpltCallback+0x3a>
 8008518:	f107 0214 	add.w	r2, r7, #20
 800851c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800851e:	4413      	add	r3, r2
 8008520:	2200      	movs	r2, #0
 8008522:	701a      	strb	r2, [r3, #0]
 8008524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008526:	3301      	adds	r3, #1
 8008528:	637b      	str	r3, [r7, #52]	@ 0x34
 800852a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800852c:	2b09      	cmp	r3, #9
 800852e:	ddf3      	ble.n	8008518 <IMU_TxRxCpltCallback+0x28>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); // CS low
 8008530:	2200      	movs	r2, #0
 8008532:	2120      	movs	r1, #32
 8008534:	486b      	ldr	r0, [pc, #428]	@ (80086e4 <IMU_TxRxCpltCallback+0x1f4>)
 8008536:	f006 fac7 	bl	800eac8 <HAL_GPIO_WritePin>
        flagReadMag = 1;
 800853a:	4b6c      	ldr	r3, [pc, #432]	@ (80086ec <IMU_TxRxCpltCallback+0x1fc>)
 800853c:	2201      	movs	r2, #1
 800853e:	601a      	str	r2, [r3, #0]
        int error = HAL_SPI_TransmitReceive_DMA(&hspi1, addrMag, magSPI, 10);  // read 9 bytes + dummy
 8008540:	f107 0114 	add.w	r1, r7, #20
 8008544:	230a      	movs	r3, #10
 8008546:	4a6a      	ldr	r2, [pc, #424]	@ (80086f0 <IMU_TxRxCpltCallback+0x200>)
 8008548:	486a      	ldr	r0, [pc, #424]	@ (80086f4 <IMU_TxRxCpltCallback+0x204>)
 800854a:	f009 fe49 	bl	80121e0 <HAL_SPI_TransmitReceive_DMA>
 800854e:	4603      	mov	r3, r0
 8008550:	623b      	str	r3, [r7, #32]
    	if (error != HAL_OK){
 8008552:	6a3b      	ldr	r3, [r7, #32]
 8008554:	2b00      	cmp	r3, #0
 8008556:	f000 80c1 	beq.w	80086dc <IMU_TxRxCpltCallback+0x1ec>
    		SPI1_DMA_Reset();
 800855a:	f7ff fb73 	bl	8007c44 <SPI1_DMA_Reset>
    		error =HAL_SPI_TransmitReceive_DMA(&hspi1, addrMag, magSPI, 10);
 800855e:	f107 0114 	add.w	r1, r7, #20
 8008562:	230a      	movs	r3, #10
 8008564:	4a62      	ldr	r2, [pc, #392]	@ (80086f0 <IMU_TxRxCpltCallback+0x200>)
 8008566:	4863      	ldr	r0, [pc, #396]	@ (80086f4 <IMU_TxRxCpltCallback+0x204>)
 8008568:	f009 fe3a 	bl	80121e0 <HAL_SPI_TransmitReceive_DMA>
 800856c:	4603      	mov	r3, r0
 800856e:	623b      	str	r3, [r7, #32]
    		if (error != HAL_OK){
 8008570:	6a3b      	ldr	r3, [r7, #32]
 8008572:	2b00      	cmp	r3, #0
 8008574:	f000 80b2 	beq.w	80086dc <IMU_TxRxCpltCallback+0x1ec>
    			snprintf((char *)tx_buffer, sizeof(tx_buffer),"ERRO NO SPI DO IMU!!!\r\n");
 8008578:	4a5f      	ldr	r2, [pc, #380]	@ (80086f8 <IMU_TxRxCpltCallback+0x208>)
 800857a:	2180      	movs	r1, #128	@ 0x80
 800857c:	485f      	ldr	r0, [pc, #380]	@ (80086fc <IMU_TxRxCpltCallback+0x20c>)
 800857e:	f00e fc23 	bl	8016dc8 <sniprintf>
				HAL_UART_Transmit(&huart2, tx_buffer, strlen((char *)tx_buffer), HAL_MAX_DELAY);
 8008582:	485e      	ldr	r0, [pc, #376]	@ (80086fc <IMU_TxRxCpltCallback+0x20c>)
 8008584:	f7f7 fe94 	bl	80002b0 <strlen>
 8008588:	4603      	mov	r3, r0
 800858a:	b29a      	uxth	r2, r3
 800858c:	f04f 33ff 	mov.w	r3, #4294967295
 8008590:	495a      	ldr	r1, [pc, #360]	@ (80086fc <IMU_TxRxCpltCallback+0x20c>)
 8008592:	485b      	ldr	r0, [pc, #364]	@ (8008700 <IMU_TxRxCpltCallback+0x210>)
 8008594:	f00b fc80 	bl	8013e98 <HAL_UART_Transmit>
 8008598:	e0a0      	b.n	80086dc <IMU_TxRxCpltCallback+0x1ec>
    		}
    	}
        //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,0);
        return;  // wait for magnetometer data DMA to complete
    }
    if (flagReadMag == 1) {
 800859a:	4b54      	ldr	r3, [pc, #336]	@ (80086ec <IMU_TxRxCpltCallback+0x1fc>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	2b01      	cmp	r3, #1
 80085a0:	d11f      	bne.n	80085e2 <IMU_TxRxCpltCallback+0xf2>
        // Magnetometer data received
        flagReadMag = 0;
 80085a2:	4b52      	ldr	r3, [pc, #328]	@ (80086ec <IMU_TxRxCpltCallback+0x1fc>)
 80085a4:	2200      	movs	r2, #0
 80085a6:	601a      	str	r2, [r3, #0]
        // Copy raw magnetometer bytes (skip magSPI[0] dummy and [1] ST1, take [2..7] = HXL..HZH)
        for(int i = 0; i < 6; ++i) {
 80085a8:	2300      	movs	r3, #0
 80085aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80085ac:	e013      	b.n	80085d6 <IMU_TxRxCpltCallback+0xe6>
            magData[i] = magSPI[2 + i];
 80085ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b0:	3302      	adds	r3, #2
 80085b2:	4a4f      	ldr	r2, [pc, #316]	@ (80086f0 <IMU_TxRxCpltCallback+0x200>)
 80085b4:	5cd1      	ldrb	r1, [r2, r3]
 80085b6:	4a53      	ldr	r2, [pc, #332]	@ (8008704 <IMU_TxRxCpltCallback+0x214>)
 80085b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ba:	4413      	add	r3, r2
 80085bc:	460a      	mov	r2, r1
 80085be:	701a      	strb	r2, [r3, #0]
            save_data_to_sensor(&mag,magData[i]);//guardar dados em memria
 80085c0:	4a50      	ldr	r2, [pc, #320]	@ (8008704 <IMU_TxRxCpltCallback+0x214>)
 80085c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c4:	4413      	add	r3, r2
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	4619      	mov	r1, r3
 80085ca:	484f      	ldr	r0, [pc, #316]	@ (8008708 <IMU_TxRxCpltCallback+0x218>)
 80085cc:	f002 fdb2 	bl	800b134 <save_data_to_sensor>
        for(int i = 0; i < 6; ++i) {
 80085d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d2:	3301      	adds	r3, #1
 80085d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80085d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d8:	2b05      	cmp	r3, #5
 80085da:	dde8      	ble.n	80085ae <IMU_TxRxCpltCallback+0xbe>
        }
        flagMagDone = 1;   // mark new magnetometer data ready
 80085dc:	4b4b      	ldr	r3, [pc, #300]	@ (800870c <IMU_TxRxCpltCallback+0x21c>)
 80085de:	2201      	movs	r2, #1
 80085e0:	601a      	str	r2, [r3, #0]
        // Note: ST2 is magSPI[9] if needed to check overflow (HOFL) or clear DRDY:contentReference[oaicite:11]{index=11}
    }

    // Existing accel/gyro handling:
    if (flagsetbank == 1) {
 80085e2:	4b4b      	ldr	r3, [pc, #300]	@ (8008710 <IMU_TxRxCpltCallback+0x220>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d143      	bne.n	8008672 <IMU_TxRxCpltCallback+0x182>
        // Bank selected for accel/gyro, now start reading 12 bytes (accel+gyro)
        flagsetbank = 0;
 80085ea:	4b49      	ldr	r3, [pc, #292]	@ (8008710 <IMU_TxRxCpltCallback+0x220>)
 80085ec:	2200      	movs	r2, #0
 80085ee:	601a      	str	r2, [r3, #0]
        uint8_t addr[13];
        addr[0] = 0x2D | 0x80;        // ACCEL_XOUT_H | 0x80
 80085f0:	23ad      	movs	r3, #173	@ 0xad
 80085f2:	713b      	strb	r3, [r7, #4]
        for(int i = 1; i < 13; ++i) addr[i] = 0x00;
 80085f4:	2301      	movs	r3, #1
 80085f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085f8:	e007      	b.n	800860a <IMU_TxRxCpltCallback+0x11a>
 80085fa:	1d3a      	adds	r2, r7, #4
 80085fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085fe:	4413      	add	r3, r2
 8008600:	2200      	movs	r2, #0
 8008602:	701a      	strb	r2, [r3, #0]
 8008604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008606:	3301      	adds	r3, #1
 8008608:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800860a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800860c:	2b0c      	cmp	r3, #12
 800860e:	ddf4      	ble.n	80085fa <IMU_TxRxCpltCallback+0x10a>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8008610:	2200      	movs	r2, #0
 8008612:	2120      	movs	r1, #32
 8008614:	4833      	ldr	r0, [pc, #204]	@ (80086e4 <IMU_TxRxCpltCallback+0x1f4>)
 8008616:	f006 fa57 	bl	800eac8 <HAL_GPIO_WritePin>
        flagreadregs = 1;
 800861a:	4b3e      	ldr	r3, [pc, #248]	@ (8008714 <IMU_TxRxCpltCallback+0x224>)
 800861c:	2201      	movs	r2, #1
 800861e:	601a      	str	r2, [r3, #0]
        int error = HAL_SPI_TransmitReceive_DMA(&hspi1, addr, accelSPI, 13);
 8008620:	1d39      	adds	r1, r7, #4
 8008622:	230d      	movs	r3, #13
 8008624:	4a3c      	ldr	r2, [pc, #240]	@ (8008718 <IMU_TxRxCpltCallback+0x228>)
 8008626:	4833      	ldr	r0, [pc, #204]	@ (80086f4 <IMU_TxRxCpltCallback+0x204>)
 8008628:	f009 fdda 	bl	80121e0 <HAL_SPI_TransmitReceive_DMA>
 800862c:	4603      	mov	r3, r0
 800862e:	627b      	str	r3, [r7, #36]	@ 0x24
    	if (error != HAL_OK){
 8008630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008632:	2b00      	cmp	r3, #0
 8008634:	d052      	beq.n	80086dc <IMU_TxRxCpltCallback+0x1ec>
    		SPI1_DMA_Reset();
 8008636:	f7ff fb05 	bl	8007c44 <SPI1_DMA_Reset>
    		error = HAL_SPI_TransmitReceive_DMA(&hspi1, addr, accelSPI, 13);
 800863a:	1d39      	adds	r1, r7, #4
 800863c:	230d      	movs	r3, #13
 800863e:	4a36      	ldr	r2, [pc, #216]	@ (8008718 <IMU_TxRxCpltCallback+0x228>)
 8008640:	482c      	ldr	r0, [pc, #176]	@ (80086f4 <IMU_TxRxCpltCallback+0x204>)
 8008642:	f009 fdcd 	bl	80121e0 <HAL_SPI_TransmitReceive_DMA>
 8008646:	4603      	mov	r3, r0
 8008648:	627b      	str	r3, [r7, #36]	@ 0x24
    		if (error != HAL_OK){
 800864a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800864c:	2b00      	cmp	r3, #0
 800864e:	d045      	beq.n	80086dc <IMU_TxRxCpltCallback+0x1ec>
    			snprintf((char *)tx_buffer, sizeof(tx_buffer),"ERRO NO SPI DO IMU!!!\r\n");
 8008650:	4a29      	ldr	r2, [pc, #164]	@ (80086f8 <IMU_TxRxCpltCallback+0x208>)
 8008652:	2180      	movs	r1, #128	@ 0x80
 8008654:	4829      	ldr	r0, [pc, #164]	@ (80086fc <IMU_TxRxCpltCallback+0x20c>)
 8008656:	f00e fbb7 	bl	8016dc8 <sniprintf>
				HAL_UART_Transmit(&huart2, tx_buffer, strlen((char *)tx_buffer), HAL_MAX_DELAY);
 800865a:	4828      	ldr	r0, [pc, #160]	@ (80086fc <IMU_TxRxCpltCallback+0x20c>)
 800865c:	f7f7 fe28 	bl	80002b0 <strlen>
 8008660:	4603      	mov	r3, r0
 8008662:	b29a      	uxth	r2, r3
 8008664:	f04f 33ff 	mov.w	r3, #4294967295
 8008668:	4924      	ldr	r1, [pc, #144]	@ (80086fc <IMU_TxRxCpltCallback+0x20c>)
 800866a:	4825      	ldr	r0, [pc, #148]	@ (8008700 <IMU_TxRxCpltCallback+0x210>)
 800866c:	f00b fc14 	bl	8013e98 <HAL_UART_Transmit>
 8008670:	e034      	b.n	80086dc <IMU_TxRxCpltCallback+0x1ec>
    		}
    	}
        //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,0);
        return;
    }
    if (flagreadregs == 1) {
 8008672:	4b28      	ldr	r3, [pc, #160]	@ (8008714 <IMU_TxRxCpltCallback+0x224>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	2b01      	cmp	r3, #1
 8008678:	d130      	bne.n	80086dc <IMU_TxRxCpltCallback+0x1ec>
        // Accel/Gyro data received
        flagreadregs = 0;
 800867a:	4b26      	ldr	r3, [pc, #152]	@ (8008714 <IMU_TxRxCpltCallback+0x224>)
 800867c:	2200      	movs	r2, #0
 800867e:	601a      	str	r2, [r3, #0]
        // Demultiplex 12 bytes into accelData and gyroData
        for (int i = 0; i < 6; ++i) {
 8008680:	2300      	movs	r3, #0
 8008682:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008684:	e024      	b.n	80086d0 <IMU_TxRxCpltCallback+0x1e0>
            accelData[i] = accelSPI[1 + i];      // bytes 1-6: accel X,Y,Z
 8008686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008688:	3301      	adds	r3, #1
 800868a:	4a23      	ldr	r2, [pc, #140]	@ (8008718 <IMU_TxRxCpltCallback+0x228>)
 800868c:	5cd1      	ldrb	r1, [r2, r3]
 800868e:	4a23      	ldr	r2, [pc, #140]	@ (800871c <IMU_TxRxCpltCallback+0x22c>)
 8008690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008692:	4413      	add	r3, r2
 8008694:	460a      	mov	r2, r1
 8008696:	701a      	strb	r2, [r3, #0]
            save_data_to_sensor(&accel,accelData[i]);//guardar dados em memria
 8008698:	4a20      	ldr	r2, [pc, #128]	@ (800871c <IMU_TxRxCpltCallback+0x22c>)
 800869a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800869c:	4413      	add	r3, r2
 800869e:	781b      	ldrb	r3, [r3, #0]
 80086a0:	4619      	mov	r1, r3
 80086a2:	481f      	ldr	r0, [pc, #124]	@ (8008720 <IMU_TxRxCpltCallback+0x230>)
 80086a4:	f002 fd46 	bl	800b134 <save_data_to_sensor>
            gyroData[i]  = accelSPI[7 + i];      // bytes 7-12: gyro X,Y,Z
 80086a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086aa:	3307      	adds	r3, #7
 80086ac:	4a1a      	ldr	r2, [pc, #104]	@ (8008718 <IMU_TxRxCpltCallback+0x228>)
 80086ae:	5cd1      	ldrb	r1, [r2, r3]
 80086b0:	4a1c      	ldr	r2, [pc, #112]	@ (8008724 <IMU_TxRxCpltCallback+0x234>)
 80086b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086b4:	4413      	add	r3, r2
 80086b6:	460a      	mov	r2, r1
 80086b8:	701a      	strb	r2, [r3, #0]
            save_data_to_sensor(&gyro,gyroData[i]);//guardar dados em memria
 80086ba:	4a1a      	ldr	r2, [pc, #104]	@ (8008724 <IMU_TxRxCpltCallback+0x234>)
 80086bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086be:	4413      	add	r3, r2
 80086c0:	781b      	ldrb	r3, [r3, #0]
 80086c2:	4619      	mov	r1, r3
 80086c4:	4818      	ldr	r0, [pc, #96]	@ (8008728 <IMU_TxRxCpltCallback+0x238>)
 80086c6:	f002 fd35 	bl	800b134 <save_data_to_sensor>
        for (int i = 0; i < 6; ++i) {
 80086ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086cc:	3301      	adds	r3, #1
 80086ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d2:	2b05      	cmp	r3, #5
 80086d4:	ddd7      	ble.n	8008686 <IMU_TxRxCpltCallback+0x196>
        }
        flagreceive = 1;  // mark new accel/gyro data ready
 80086d6:	4b15      	ldr	r3, [pc, #84]	@ (800872c <IMU_TxRxCpltCallback+0x23c>)
 80086d8:	2201      	movs	r2, #1
 80086da:	601a      	str	r2, [r3, #0]
    }
}
 80086dc:	3738      	adds	r7, #56	@ 0x38
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	40020800 	.word	0x40020800
 80086e8:	200001f0 	.word	0x200001f0
 80086ec:	200001f4 	.word	0x200001f4
 80086f0:	20003a80 	.word	0x20003a80
 80086f4:	20000c00 	.word	0x20000c00
 80086f8:	0801a5e0 	.word	0x0801a5e0
 80086fc:	200039d8 	.word	0x200039d8
 8008700:	20001028 	.word	0x20001028
 8008704:	20003a78 	.word	0x20003a78
 8008708:	200018f0 	.word	0x200018f0
 800870c:	200001f8 	.word	0x200001f8
 8008710:	200001ec 	.word	0x200001ec
 8008714:	200001e8 	.word	0x200001e8
 8008718:	20003a68 	.word	0x20003a68
 800871c:	20003a58 	.word	0x20003a58
 8008720:	200010d0 	.word	0x200010d0
 8008724:	20003a60 	.word	0x20003a60
 8008728:	200014e0 	.word	0x200014e0
 800872c:	200001e4 	.word	0x200001e4

08008730 <ICM20948_SetBank>:
        HAL_UART_Transmit(&huart2, tx_buffer, strlen((char*)tx_buffer), HAL_MAX_DELAY);
        flagMagDone = 0;
    }
};

void ICM20948_SetBank(uint8_t bank) {
 8008730:	b580      	push	{r7, lr}
 8008732:	b086      	sub	sp, #24
 8008734:	af00      	add	r7, sp, #0
 8008736:	4603      	mov	r3, r0
 8008738:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];
    uint8_t rxData[2];
    data[0] = 0x7F;           // Endereo REG_BANK_SEL (0x7F), MSB=0 (escrita)
 800873a:	237f      	movs	r3, #127	@ 0x7f
 800873c:	743b      	strb	r3, [r7, #16]
    data[1] = (bank << 4);    // Valor com banco (bits 5:4)
 800873e:	79fb      	ldrb	r3, [r7, #7]
 8008740:	011b      	lsls	r3, r3, #4
 8008742:	b2db      	uxtb	r3, r3
 8008744:	747b      	strb	r3, [r7, #17]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); // CS baixo
 8008746:	2200      	movs	r2, #0
 8008748:	2120      	movs	r1, #32
 800874a:	4819      	ldr	r0, [pc, #100]	@ (80087b0 <ICM20948_SetBank+0x80>)
 800874c:	f006 f9bc 	bl	800eac8 <HAL_GPIO_WritePin>
    int error = HAL_SPI_TransmitReceive_DMA(&hspi1, data, rxData, 2);
 8008750:	f107 020c 	add.w	r2, r7, #12
 8008754:	f107 0110 	add.w	r1, r7, #16
 8008758:	2302      	movs	r3, #2
 800875a:	4816      	ldr	r0, [pc, #88]	@ (80087b4 <ICM20948_SetBank+0x84>)
 800875c:	f009 fd40 	bl	80121e0 <HAL_SPI_TransmitReceive_DMA>
 8008760:	4603      	mov	r3, r0
 8008762:	617b      	str	r3, [r7, #20]
	if (error != HAL_OK){
 8008764:	697b      	ldr	r3, [r7, #20]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d01e      	beq.n	80087a8 <ICM20948_SetBank+0x78>
		SPI1_DMA_Reset();
 800876a:	f7ff fa6b 	bl	8007c44 <SPI1_DMA_Reset>
		error = HAL_SPI_TransmitReceive_DMA(&hspi1, data, rxData, 2);
 800876e:	f107 020c 	add.w	r2, r7, #12
 8008772:	f107 0110 	add.w	r1, r7, #16
 8008776:	2302      	movs	r3, #2
 8008778:	480e      	ldr	r0, [pc, #56]	@ (80087b4 <ICM20948_SetBank+0x84>)
 800877a:	f009 fd31 	bl	80121e0 <HAL_SPI_TransmitReceive_DMA>
 800877e:	4603      	mov	r3, r0
 8008780:	617b      	str	r3, [r7, #20]
		if (error != HAL_OK){
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00f      	beq.n	80087a8 <ICM20948_SetBank+0x78>
			snprintf((char *)tx_buffer, sizeof(tx_buffer),"ERRO NO SPI DO IMU!!!\r\n");
 8008788:	4a0b      	ldr	r2, [pc, #44]	@ (80087b8 <ICM20948_SetBank+0x88>)
 800878a:	2180      	movs	r1, #128	@ 0x80
 800878c:	480b      	ldr	r0, [pc, #44]	@ (80087bc <ICM20948_SetBank+0x8c>)
 800878e:	f00e fb1b 	bl	8016dc8 <sniprintf>
			HAL_UART_Transmit(&huart2, tx_buffer, strlen((char *)tx_buffer), HAL_MAX_DELAY);
 8008792:	480a      	ldr	r0, [pc, #40]	@ (80087bc <ICM20948_SetBank+0x8c>)
 8008794:	f7f7 fd8c 	bl	80002b0 <strlen>
 8008798:	4603      	mov	r3, r0
 800879a:	b29a      	uxth	r2, r3
 800879c:	f04f 33ff 	mov.w	r3, #4294967295
 80087a0:	4906      	ldr	r1, [pc, #24]	@ (80087bc <ICM20948_SetBank+0x8c>)
 80087a2:	4807      	ldr	r0, [pc, #28]	@ (80087c0 <ICM20948_SetBank+0x90>)
 80087a4:	f00b fb78 	bl	8013e98 <HAL_UART_Transmit>
		}
	}
};
 80087a8:	bf00      	nop
 80087aa:	3718      	adds	r7, #24
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}
 80087b0:	40020800 	.word	0x40020800
 80087b4:	20000c00 	.word	0x20000c00
 80087b8:	0801a5e0 	.word	0x0801a5e0
 80087bc:	200039d8 	.word	0x200039d8
 80087c0:	20001028 	.word	0x20001028

080087c4 <ICM20948_WriteReg>:



void ICM20948_WriteReg(uint8_t bank, uint8_t reg, uint8_t value) {
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b088      	sub	sp, #32
 80087c8:	af02      	add	r7, sp, #8
 80087ca:	4603      	mov	r3, r0
 80087cc:	71fb      	strb	r3, [r7, #7]
 80087ce:	460b      	mov	r3, r1
 80087d0:	71bb      	strb	r3, [r7, #6]
 80087d2:	4613      	mov	r3, r2
 80087d4:	717b      	strb	r3, [r7, #5]

    uint8_t data[2];
    uint8_t rxData[2];
    uint8_t txData[2];

    data[0] = 0x7F;           // Endereo REG_BANK_SEL (0x7F), MSB=0 (escrita)
 80087d6:	237f      	movs	r3, #127	@ 0x7f
 80087d8:	743b      	strb	r3, [r7, #16]
    data[1] = (bank << 4);    // Valor com banco (bits 5:4)
 80087da:	79fb      	ldrb	r3, [r7, #7]
 80087dc:	011b      	lsls	r3, r3, #4
 80087de:	b2db      	uxtb	r3, r3
 80087e0:	747b      	strb	r3, [r7, #17]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); // CS baixo
 80087e2:	2200      	movs	r2, #0
 80087e4:	2120      	movs	r1, #32
 80087e6:	481c      	ldr	r0, [pc, #112]	@ (8008858 <ICM20948_WriteReg+0x94>)
 80087e8:	f006 f96e 	bl	800eac8 <HAL_GPIO_WritePin>
    int error = HAL_SPI_TransmitReceive(&hspi1, data, rxData, 2, HAL_MAX_DELAY);
 80087ec:	f107 020c 	add.w	r2, r7, #12
 80087f0:	f107 0110 	add.w	r1, r7, #16
 80087f4:	f04f 33ff 	mov.w	r3, #4294967295
 80087f8:	9300      	str	r3, [sp, #0]
 80087fa:	2302      	movs	r3, #2
 80087fc:	4817      	ldr	r0, [pc, #92]	@ (800885c <ICM20948_WriteReg+0x98>)
 80087fe:	f009 f9d0 	bl	8011ba2 <HAL_SPI_TransmitReceive>
 8008802:	4603      	mov	r3, r0
 8008804:	617b      	str	r3, [r7, #20]
    if (error != HAL_OK){
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d121      	bne.n	8008850 <ICM20948_WriteReg+0x8c>
    	return;
    }
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);   // CS alto
 800880c:	2201      	movs	r2, #1
 800880e:	2120      	movs	r1, #32
 8008810:	4811      	ldr	r0, [pc, #68]	@ (8008858 <ICM20948_WriteReg+0x94>)
 8008812:	f006 f959 	bl	800eac8 <HAL_GPIO_WritePin>
    txData[0] = reg & 0x7F;  // Endereo do registo (MSB=0 para escrita)
 8008816:	79bb      	ldrb	r3, [r7, #6]
 8008818:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800881c:	b2db      	uxtb	r3, r3
 800881e:	723b      	strb	r3, [r7, #8]
    txData[1] = value;
 8008820:	797b      	ldrb	r3, [r7, #5]
 8008822:	727b      	strb	r3, [r7, #9]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); // CS baixo
 8008824:	2200      	movs	r2, #0
 8008826:	2120      	movs	r1, #32
 8008828:	480b      	ldr	r0, [pc, #44]	@ (8008858 <ICM20948_WriteReg+0x94>)
 800882a:	f006 f94d 	bl	800eac8 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, txData,rxData, 2, HAL_MAX_DELAY);
 800882e:	f107 020c 	add.w	r2, r7, #12
 8008832:	f107 0108 	add.w	r1, r7, #8
 8008836:	f04f 33ff 	mov.w	r3, #4294967295
 800883a:	9300      	str	r3, [sp, #0]
 800883c:	2302      	movs	r3, #2
 800883e:	4807      	ldr	r0, [pc, #28]	@ (800885c <ICM20948_WriteReg+0x98>)
 8008840:	f009 f9af 	bl	8011ba2 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);   // CS alto
 8008844:	2201      	movs	r2, #1
 8008846:	2120      	movs	r1, #32
 8008848:	4803      	ldr	r0, [pc, #12]	@ (8008858 <ICM20948_WriteReg+0x94>)
 800884a:	f006 f93d 	bl	800eac8 <HAL_GPIO_WritePin>
 800884e:	e000      	b.n	8008852 <ICM20948_WriteReg+0x8e>
    	return;
 8008850:	bf00      	nop
};
 8008852:	3718      	adds	r7, #24
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}
 8008858:	40020800 	.word	0x40020800
 800885c:	20000c00 	.word	0x20000c00

08008860 <ICM20948_Setup>:


void ICM20948_Setup(){
 8008860:	b580      	push	{r7, lr}
 8008862:	af00      	add	r7, sp, #0
	// Desabilita interface I2C (USER_CTRL I2C_IF_DIS)
	ICM20948_WriteReg(0, 0x03, 0x10);  // USER_CTRL (0x03) = 0x10 (I2C_IF_DIS = 1)
 8008864:	2210      	movs	r2, #16
 8008866:	2103      	movs	r1, #3
 8008868:	2000      	movs	r0, #0
 800886a:	f7ff ffab 	bl	80087c4 <ICM20948_WriteReg>
	HAL_Delay(10);
 800886e:	200a      	movs	r0, #10
 8008870:	f003 fd6c 	bl	800c34c <HAL_Delay>

	// Sair de modo sleep, configurar clock interno (PWR_MGMT_1)
	ICM20948_WriteReg(0, 0x06, 0x01);  // PWR_MGMT_1 (0x06) = 0x01 (auto select CLK)
 8008874:	2201      	movs	r2, #1
 8008876:	2106      	movs	r1, #6
 8008878:	2000      	movs	r0, #0
 800887a:	f7ff ffa3 	bl	80087c4 <ICM20948_WriteReg>
	HAL_Delay(10);
 800887e:	200a      	movs	r0, #10
 8008880:	f003 fd64 	bl	800c34c <HAL_Delay>
	// Habilita acelermetro e giroscpio (PWR_MGMT_2)
	ICM20948_WriteReg(0, 0x07, 0x00);  // PWR_MGMT_2 (0x07) = 0x00 (todos eixos ativados)
 8008884:	2200      	movs	r2, #0
 8008886:	2107      	movs	r1, #7
 8008888:	2000      	movs	r0, #0
 800888a:	f7ff ff9b 	bl	80087c4 <ICM20948_WriteReg>
	HAL_Delay(10);
 800888e:	200a      	movs	r0, #10
 8008890:	f003 fd5c 	bl	800c34c <HAL_Delay>

	// Configura faixa de acelerao e giroscpio (banco 2)
	ICM20948_WriteReg(2, 0x14, 0x00);  // ACCEL_CONFIG: 2g, DLPF off
 8008894:	2200      	movs	r2, #0
 8008896:	2114      	movs	r1, #20
 8008898:	2002      	movs	r0, #2
 800889a:	f7ff ff93 	bl	80087c4 <ICM20948_WriteReg>
	ICM20948_WriteReg(2, 0x01, 0x00);  // GYRO_CONFIG1: 250/s, DLPF off
 800889e:	2200      	movs	r2, #0
 80088a0:	2101      	movs	r1, #1
 80088a2:	2002      	movs	r0, #2
 80088a4:	f7ff ff8e 	bl	80087c4 <ICM20948_WriteReg>
	HAL_Delay(10);
 80088a8:	200a      	movs	r0, #10
 80088aa:	f003 fd4f 	bl	800c34c <HAL_Delay>

	//---------------------Magnetmetro--------------------------//
	// Enable I2C master and disable I2C slave interface on ICM-20948
	ICM20948_WriteReg(0, 0x03, 0x30);  // USER_CTRL = 0x30 (I2C_MST_EN=1, I2C_IF_DIS=1)
 80088ae:	2230      	movs	r2, #48	@ 0x30
 80088b0:	2103      	movs	r1, #3
 80088b2:	2000      	movs	r0, #0
 80088b4:	f7ff ff86 	bl	80087c4 <ICM20948_WriteReg>
	HAL_Delay(10);
 80088b8:	200a      	movs	r0, #10
 80088ba:	f003 fd47 	bl	800c34c <HAL_Delay>

	// Configure AK09916 magnetometer (onboard ICM-20948) for continuous 100Hz mode
	ICM20948_WriteReg(3, 0x13, 0x0C);  // I2C_SLV4_ADDR = 0x0C (mag address, write mode)
 80088be:	220c      	movs	r2, #12
 80088c0:	2113      	movs	r1, #19
 80088c2:	2003      	movs	r0, #3
 80088c4:	f7ff ff7e 	bl	80087c4 <ICM20948_WriteReg>
	ICM20948_WriteReg(3, 0x14, 0x31);  // I2C_SLV4_REG  = 0x31 (mag CNTL2 register)
 80088c8:	2231      	movs	r2, #49	@ 0x31
 80088ca:	2114      	movs	r1, #20
 80088cc:	2003      	movs	r0, #3
 80088ce:	f7ff ff79 	bl	80087c4 <ICM20948_WriteReg>
	ICM20948_WriteReg(3, 0x16, 0x08);  // I2C_SLV4_DO   = 0x08 (value to write: continuous 100Hz mode)
 80088d2:	2208      	movs	r2, #8
 80088d4:	2116      	movs	r1, #22
 80088d6:	2003      	movs	r0, #3
 80088d8:	f7ff ff74 	bl	80087c4 <ICM20948_WriteReg>
	ICM20948_WriteReg(3, 0x15, 0x80);  // I2C_SLV4_CTRL = 0x80 (trigger Slave4 one-byte write)
 80088dc:	2280      	movs	r2, #128	@ 0x80
 80088de:	2115      	movs	r1, #21
 80088e0:	2003      	movs	r0, #3
 80088e2:	f7ff ff6f 	bl	80087c4 <ICM20948_WriteReg>
	HAL_Delay(10);  // wait for write to complete :contentReference[oaicite:1]{index=1}
 80088e6:	200a      	movs	r0, #10
 80088e8:	f003 fd30 	bl	800c34c <HAL_Delay>

	// Set up I2C Slave0 to read 9 bytes from magnetometer (ST1 through ST2)
	ICM20948_WriteReg(3, 0x03, 0x8C);  // I2C_SLV0_ADDR = 0x8C (mag address 0x0C, read mode MSB=1)
 80088ec:	228c      	movs	r2, #140	@ 0x8c
 80088ee:	2103      	movs	r1, #3
 80088f0:	2003      	movs	r0, #3
 80088f2:	f7ff ff67 	bl	80087c4 <ICM20948_WriteReg>
	ICM20948_WriteReg(3, 0x04, 0x10);  // I2C_SLV0_REG  = 0x10 (start at mag ST1 register)
 80088f6:	2210      	movs	r2, #16
 80088f8:	2104      	movs	r1, #4
 80088fa:	2003      	movs	r0, #3
 80088fc:	f7ff ff62 	bl	80087c4 <ICM20948_WriteReg>
	ICM20948_WriteReg(3, 0x05, 0x88);  // I2C_SLV0_CTRL = 0x88 (enable, read 9 bytes: ST1->ST2)
 8008900:	2288      	movs	r2, #136	@ 0x88
 8008902:	2105      	movs	r1, #5
 8008904:	2003      	movs	r0, #3
 8008906:	f7ff ff5d 	bl	80087c4 <ICM20948_WriteReg>
	HAL_Delay(10);
 800890a:	200a      	movs	r0, #10
 800890c:	f003 fd1e 	bl	800c34c <HAL_Delay>
};
 8008910:	bf00      	nop
 8008912:	bd80      	pop	{r7, pc}

08008914 <ICM20948_ISR>:


void ICM20948_ISR(int flagSetMag_input){
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
	flagSetMag=flagSetMag_input;
 800891c:	4a06      	ldr	r2, [pc, #24]	@ (8008938 <ICM20948_ISR+0x24>)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6013      	str	r3, [r2, #0]
    flagsetbank=1;
 8008922:	4b06      	ldr	r3, [pc, #24]	@ (800893c <ICM20948_ISR+0x28>)
 8008924:	2201      	movs	r2, #1
 8008926:	601a      	str	r2, [r3, #0]
    ICM20948_SetBank(0);
 8008928:	2000      	movs	r0, #0
 800892a:	f7ff ff01 	bl	8008730 <ICM20948_SetBank>
};
 800892e:	bf00      	nop
 8008930:	3708      	adds	r7, #8
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
 8008936:	bf00      	nop
 8008938:	200001f0 	.word	0x200001f0
 800893c:	200001ec 	.word	0x200001ec

08008940 <HAL_TIM_IC_CaptureCallback>:
int counter_pwm_front_susp_timer=0;
int counter_pwm_rear_susp_timer=0;
int counter_pwm_steering_angle_timer=0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008940:	b5b0      	push	{r4, r5, r7, lr}
 8008942:	b08c      	sub	sp, #48	@ 0x30
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,1);
	if(htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1 && htim->Instance == speed_pwm_timer)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	7f1b      	ldrb	r3, [r3, #28]
 800894c:	2b01      	cmp	r3, #1
 800894e:	d131      	bne.n	80089b4 <HAL_TIM_IC_CaptureCallback+0x74>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a8b      	ldr	r2, [pc, #556]	@ (8008b84 <HAL_TIM_IC_CaptureCallback+0x244>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d12c      	bne.n	80089b4 <HAL_TIM_IC_CaptureCallback+0x74>
    {
		capture_value_speed = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800895a:	2100      	movs	r1, #0
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f00a fe37 	bl	80135d0 <HAL_TIM_ReadCapturedValue>
 8008962:	4603      	mov	r3, r0
 8008964:	4a88      	ldr	r2, [pc, #544]	@ (8008b88 <HAL_TIM_IC_CaptureCallback+0x248>)
 8008966:	6013      	str	r3, [r2, #0]
		capture_value2_speed = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8008968:	2104      	movs	r1, #4
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f00a fe30 	bl	80135d0 <HAL_TIM_ReadCapturedValue>
 8008970:	4603      	mov	r3, r0
 8008972:	4a86      	ldr	r2, [pc, #536]	@ (8008b8c <HAL_TIM_IC_CaptureCallback+0x24c>)
 8008974:	6013      	str	r3, [r2, #0]
		if(capture_value_speed)
 8008976:	4b84      	ldr	r3, [pc, #528]	@ (8008b88 <HAL_TIM_IC_CaptureCallback+0x248>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d01a      	beq.n	80089b4 <HAL_TIM_IC_CaptureCallback+0x74>
		{
			HAL_TIM_IC_Stop(htim,TIM_CHANNEL_1);
 800897e:	2100      	movs	r1, #0
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f00a fa05 	bl	8012d90 <HAL_TIM_IC_Stop>
			frequency_speed = timer_peripheral_freq / capture_value_speed;
 8008986:	4b80      	ldr	r3, [pc, #512]	@ (8008b88 <HAL_TIM_IC_CaptureCallback+0x248>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	ee07 3a90 	vmov	s15, r3
 800898e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008992:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8008b90 <HAL_TIM_IC_CaptureCallback+0x250>
 8008996:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800899a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800899e:	ee17 2a90 	vmov	r2, s15
 80089a2:	4b7c      	ldr	r3, [pc, #496]	@ (8008b94 <HAL_TIM_IC_CaptureCallback+0x254>)
 80089a4:	601a      	str	r2, [r3, #0]
			save_data_to_sensor(&speed_sensor,frequency_speed);
 80089a6:	4b7b      	ldr	r3, [pc, #492]	@ (8008b94 <HAL_TIM_IC_CaptureCallback+0x254>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	4619      	mov	r1, r3
 80089ae:	487a      	ldr	r0, [pc, #488]	@ (8008b98 <HAL_TIM_IC_CaptureCallback+0x258>)
 80089b0:	f002 fbc0 	bl	800b134 <save_data_to_sensor>
			//snprintf((char*)tx_buffer, sizeof(tx_buffer),"PWM in speed entered freq=%d\r\n", frequency_speed);
			//HAL_UART_Transmit(&huart2, tx_buffer, strlen((char*)tx_buffer), HAL_MAX_DELAY);
		}
	}
    if(htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1 && htim->Instance == front_susp_timer)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	7f1b      	ldrb	r3, [r3, #28]
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d145      	bne.n	8008a48 <HAL_TIM_IC_CaptureCallback+0x108>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a76      	ldr	r2, [pc, #472]	@ (8008b9c <HAL_TIM_IC_CaptureCallback+0x25c>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d140      	bne.n	8008a48 <HAL_TIM_IC_CaptureCallback+0x108>
    {

    	uint32_t capture_value_f_susp = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80089c6:	2100      	movs	r1, #0
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f00a fe01 	bl	80135d0 <HAL_TIM_ReadCapturedValue>
 80089ce:	62f8      	str	r0, [r7, #44]	@ 0x2c
    	uint32_t capture_value2_f_susp = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80089d0:	2104      	movs	r1, #4
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f00a fdfc 	bl	80135d0 <HAL_TIM_ReadCapturedValue>
 80089d8:	62b8      	str	r0, [r7, #40]	@ 0x28

		if(capture_value_f_susp)
 80089da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d02e      	beq.n	8008a3e <HAL_TIM_IC_CaptureCallback+0xfe>
		{
			//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
			HAL_TIM_IC_Stop(htim,TIM_CHANNEL_1);
 80089e0:	2100      	movs	r1, #0
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f00a f9d4 	bl	8012d90 <HAL_TIM_IC_Stop>
			HAL_TIM_IC_Stop(htim,TIM_CHANNEL_2);
 80089e8:	2104      	movs	r1, #4
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f00a f9d0 	bl	8012d90 <HAL_TIM_IC_Stop>
			//__HAL_TIM_SET_COUNTER(htim, 0); // reset para prxima medio
			if (counter_pwm_front_susp_timer==1){
 80089f0:	4b6b      	ldr	r3, [pc, #428]	@ (8008ba0 <HAL_TIM_IC_CaptureCallback+0x260>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d122      	bne.n	8008a3e <HAL_TIM_IC_CaptureCallback+0xfe>
				uint32_t duty_cycle_f_susp = 100.0 * capture_value2_f_susp / capture_value_f_susp;
 80089f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089fa:	f7f7 fda3 	bl	8000544 <__aeabi_ui2d>
 80089fe:	f04f 0200 	mov.w	r2, #0
 8008a02:	4b68      	ldr	r3, [pc, #416]	@ (8008ba4 <HAL_TIM_IC_CaptureCallback+0x264>)
 8008a04:	f7f7 fe18 	bl	8000638 <__aeabi_dmul>
 8008a08:	4602      	mov	r2, r0
 8008a0a:	460b      	mov	r3, r1
 8008a0c:	4614      	mov	r4, r2
 8008a0e:	461d      	mov	r5, r3
 8008a10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a12:	f7f7 fd97 	bl	8000544 <__aeabi_ui2d>
 8008a16:	4602      	mov	r2, r0
 8008a18:	460b      	mov	r3, r1
 8008a1a:	4620      	mov	r0, r4
 8008a1c:	4629      	mov	r1, r5
 8008a1e:	f7f7 ff35 	bl	800088c <__aeabi_ddiv>
 8008a22:	4602      	mov	r2, r0
 8008a24:	460b      	mov	r3, r1
 8008a26:	4610      	mov	r0, r2
 8008a28:	4619      	mov	r1, r3
 8008a2a:	f7f8 f8dd 	bl	8000be8 <__aeabi_d2uiz>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	627b      	str	r3, [r7, #36]	@ 0x24
				save_data_to_sensor(&front_susp_sensor,duty_cycle_f_susp);
 8008a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	4619      	mov	r1, r3
 8008a38:	485b      	ldr	r0, [pc, #364]	@ (8008ba8 <HAL_TIM_IC_CaptureCallback+0x268>)
 8008a3a:	f002 fb7b 	bl	800b134 <save_data_to_sensor>
				//snprintf((char*)tx_buffer, sizeof(tx_buffer),"PWM in f susp entered %d\r\n", duty_cycle_f_susp);
				//HAL_UART_Transmit(&huart2, tx_buffer, strlen((char*)tx_buffer), HAL_MAX_DELAY);
			}
		}
		counter_pwm_front_susp_timer+=1;
 8008a3e:	4b58      	ldr	r3, [pc, #352]	@ (8008ba0 <HAL_TIM_IC_CaptureCallback+0x260>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	3301      	adds	r3, #1
 8008a44:	4a56      	ldr	r2, [pc, #344]	@ (8008ba0 <HAL_TIM_IC_CaptureCallback+0x260>)
 8008a46:	6013      	str	r3, [r2, #0]
	}
    if(htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1 && htim->Instance == rear_susp_timer)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	7f1b      	ldrb	r3, [r3, #28]
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	d148      	bne.n	8008ae2 <HAL_TIM_IC_CaptureCallback+0x1a2>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a55      	ldr	r2, [pc, #340]	@ (8008bac <HAL_TIM_IC_CaptureCallback+0x26c>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d143      	bne.n	8008ae2 <HAL_TIM_IC_CaptureCallback+0x1a2>
    {

    	uint32_t capture_value_r_susp = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8008a5a:	2104      	movs	r1, #4
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f00a fdb7 	bl	80135d0 <HAL_TIM_ReadCapturedValue>
 8008a62:	6238      	str	r0, [r7, #32]
    	uint32_t capture_value2_r_susp = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8008a64:	2100      	movs	r1, #0
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f00a fdb2 	bl	80135d0 <HAL_TIM_ReadCapturedValue>
 8008a6c:	61f8      	str	r0, [r7, #28]

		if(capture_value_r_susp)
 8008a6e:	6a3b      	ldr	r3, [r7, #32]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d031      	beq.n	8008ad8 <HAL_TIM_IC_CaptureCallback+0x198>
		{
			//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
			HAL_TIM_IC_Stop(htim,TIM_CHANNEL_1);
 8008a74:	2100      	movs	r1, #0
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f00a f98a 	bl	8012d90 <HAL_TIM_IC_Stop>
			HAL_TIM_IC_Stop(htim,TIM_CHANNEL_2);
 8008a7c:	2104      	movs	r1, #4
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f00a f986 	bl	8012d90 <HAL_TIM_IC_Stop>
			//__HAL_TIM_SET_COUNTER(htim, 0); // reset para prxima medio
			//if (counter_pwm_rear_susp_timer==1){
				uint32_t duty_cycle_r_susp = 100 - (100.0 * capture_value2_r_susp / capture_value_r_susp);
 8008a84:	69f8      	ldr	r0, [r7, #28]
 8008a86:	f7f7 fd5d 	bl	8000544 <__aeabi_ui2d>
 8008a8a:	f04f 0200 	mov.w	r2, #0
 8008a8e:	4b45      	ldr	r3, [pc, #276]	@ (8008ba4 <HAL_TIM_IC_CaptureCallback+0x264>)
 8008a90:	f7f7 fdd2 	bl	8000638 <__aeabi_dmul>
 8008a94:	4602      	mov	r2, r0
 8008a96:	460b      	mov	r3, r1
 8008a98:	4614      	mov	r4, r2
 8008a9a:	461d      	mov	r5, r3
 8008a9c:	6a38      	ldr	r0, [r7, #32]
 8008a9e:	f7f7 fd51 	bl	8000544 <__aeabi_ui2d>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	4629      	mov	r1, r5
 8008aaa:	f7f7 feef 	bl	800088c <__aeabi_ddiv>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	460b      	mov	r3, r1
 8008ab2:	f04f 0000 	mov.w	r0, #0
 8008ab6:	493b      	ldr	r1, [pc, #236]	@ (8008ba4 <HAL_TIM_IC_CaptureCallback+0x264>)
 8008ab8:	f7f7 fc06 	bl	80002c8 <__aeabi_dsub>
 8008abc:	4602      	mov	r2, r0
 8008abe:	460b      	mov	r3, r1
 8008ac0:	4610      	mov	r0, r2
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	f7f8 f890 	bl	8000be8 <__aeabi_d2uiz>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	61bb      	str	r3, [r7, #24]
				save_data_to_sensor(&rear_susp_sensor,duty_cycle_r_susp);
 8008acc:	69bb      	ldr	r3, [r7, #24]
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	4837      	ldr	r0, [pc, #220]	@ (8008bb0 <HAL_TIM_IC_CaptureCallback+0x270>)
 8008ad4:	f002 fb2e 	bl	800b134 <save_data_to_sensor>
				//snprintf((char*)tx_buffer, sizeof(tx_buffer),"PWM in r susp entered %d\r\n", duty_cycle_r_susp);
				//HAL_UART_Transmit(&huart2, tx_buffer, strlen((char*)tx_buffer), HAL_MAX_DELAY);
			//}
		}
		counter_pwm_rear_susp_timer+=1;
 8008ad8:	4b36      	ldr	r3, [pc, #216]	@ (8008bb4 <HAL_TIM_IC_CaptureCallback+0x274>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	3301      	adds	r3, #1
 8008ade:	4a35      	ldr	r2, [pc, #212]	@ (8008bb4 <HAL_TIM_IC_CaptureCallback+0x274>)
 8008ae0:	6013      	str	r3, [r2, #0]
	}
    if(htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1 && htim->Instance == steering_angle_timer)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	7f1b      	ldrb	r3, [r3, #28]
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d145      	bne.n	8008b76 <HAL_TIM_IC_CaptureCallback+0x236>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008af2:	d140      	bne.n	8008b76 <HAL_TIM_IC_CaptureCallback+0x236>
    {

    	uint32_t capture_value_steer = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8008af4:	2100      	movs	r1, #0
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f00a fd6a 	bl	80135d0 <HAL_TIM_ReadCapturedValue>
 8008afc:	6178      	str	r0, [r7, #20]
    	uint32_t capture_value2_steer = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8008afe:	2104      	movs	r1, #4
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f00a fd65 	bl	80135d0 <HAL_TIM_ReadCapturedValue>
 8008b06:	6138      	str	r0, [r7, #16]

		if(capture_value_steer)
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d02e      	beq.n	8008b6c <HAL_TIM_IC_CaptureCallback+0x22c>
		{
			//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
			HAL_TIM_IC_Stop(htim,TIM_CHANNEL_1);
 8008b0e:	2100      	movs	r1, #0
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f00a f93d 	bl	8012d90 <HAL_TIM_IC_Stop>
			HAL_TIM_IC_Stop(htim,TIM_CHANNEL_2);
 8008b16:	2104      	movs	r1, #4
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f00a f939 	bl	8012d90 <HAL_TIM_IC_Stop>
			//__HAL_TIM_SET_COUNTER(htim, 0); // reset para prxima medio
			if (counter_pwm_steering_angle_timer==1){
 8008b1e:	4b26      	ldr	r3, [pc, #152]	@ (8008bb8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d122      	bne.n	8008b6c <HAL_TIM_IC_CaptureCallback+0x22c>
				uint32_t duty_cycle_steer = 100.0 * capture_value2_steer / capture_value_steer;
 8008b26:	6938      	ldr	r0, [r7, #16]
 8008b28:	f7f7 fd0c 	bl	8000544 <__aeabi_ui2d>
 8008b2c:	f04f 0200 	mov.w	r2, #0
 8008b30:	4b1c      	ldr	r3, [pc, #112]	@ (8008ba4 <HAL_TIM_IC_CaptureCallback+0x264>)
 8008b32:	f7f7 fd81 	bl	8000638 <__aeabi_dmul>
 8008b36:	4602      	mov	r2, r0
 8008b38:	460b      	mov	r3, r1
 8008b3a:	4614      	mov	r4, r2
 8008b3c:	461d      	mov	r5, r3
 8008b3e:	6978      	ldr	r0, [r7, #20]
 8008b40:	f7f7 fd00 	bl	8000544 <__aeabi_ui2d>
 8008b44:	4602      	mov	r2, r0
 8008b46:	460b      	mov	r3, r1
 8008b48:	4620      	mov	r0, r4
 8008b4a:	4629      	mov	r1, r5
 8008b4c:	f7f7 fe9e 	bl	800088c <__aeabi_ddiv>
 8008b50:	4602      	mov	r2, r0
 8008b52:	460b      	mov	r3, r1
 8008b54:	4610      	mov	r0, r2
 8008b56:	4619      	mov	r1, r3
 8008b58:	f7f8 f846 	bl	8000be8 <__aeabi_d2uiz>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	60fb      	str	r3, [r7, #12]
				save_data_to_sensor(&steering_angle_sensor,duty_cycle_steer);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	4619      	mov	r1, r3
 8008b66:	4815      	ldr	r0, [pc, #84]	@ (8008bbc <HAL_TIM_IC_CaptureCallback+0x27c>)
 8008b68:	f002 fae4 	bl	800b134 <save_data_to_sensor>
				//snprintf((char*)tx_buffer, sizeof(tx_buffer),"PWM in steering entered %d\r\n", duty_cycle_steer);
				//HAL_UART_Transmit(&huart2, tx_buffer, strlen((char*)tx_buffer), HAL_MAX_DELAY);
			}
		}
		counter_pwm_steering_angle_timer+=1;
 8008b6c:	4b12      	ldr	r3, [pc, #72]	@ (8008bb8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	3301      	adds	r3, #1
 8008b72:	4a11      	ldr	r2, [pc, #68]	@ (8008bb8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8008b74:	6013      	str	r3, [r2, #0]
	}
    flagPWM=1;
 8008b76:	4b12      	ldr	r3, [pc, #72]	@ (8008bc0 <HAL_TIM_IC_CaptureCallback+0x280>)
 8008b78:	2201      	movs	r2, #1
 8008b7a:	601a      	str	r2, [r3, #0]
    //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,0);
}
 8008b7c:	bf00      	nop
 8008b7e:	3730      	adds	r7, #48	@ 0x30
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bdb0      	pop	{r4, r5, r7, pc}
 8008b84:	40000800 	.word	0x40000800
 8008b88:	20002d94 	.word	0x20002d94
 8008b8c:	20002d98 	.word	0x20002d98
 8008b90:	4b742400 	.word	0x4b742400
 8008b94:	20002d9c 	.word	0x20002d9c
 8008b98:	20001d54 	.word	0x20001d54
 8008b9c:	40010400 	.word	0x40010400
 8008ba0:	20000424 	.word	0x20000424
 8008ba4:	40590000 	.word	0x40590000
 8008ba8:	20002164 	.word	0x20002164
 8008bac:	40000400 	.word	0x40000400
 8008bb0:	20002574 	.word	0x20002574
 8008bb4:	20000428 	.word	0x20000428
 8008bb8:	2000042c 	.word	0x2000042c
 8008bbc:	20002984 	.word	0x20002984
 8008bc0:	20000420 	.word	0x20000420

08008bc4 <Speed_ISR>:
		flagPWM=0;
	}

}

void Speed_ISR(){
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(speed_pwm_TIM, TIM_CHANNEL_1);
 8008bc8:	2100      	movs	r1, #0
 8008bca:	4804      	ldr	r0, [pc, #16]	@ (8008bdc <Speed_ISR+0x18>)
 8008bcc:	f00a f942 	bl	8012e54 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(speed_pwm_TIM, TIM_CHANNEL_2);
 8008bd0:	2104      	movs	r1, #4
 8008bd2:	4802      	ldr	r0, [pc, #8]	@ (8008bdc <Speed_ISR+0x18>)
 8008bd4:	f00a f800 	bl	8012bd8 <HAL_TIM_IC_Start>
}
 8008bd8:	bf00      	nop
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	20000f08 	.word	0x20000f08

08008be0 <Front_suspension_magnet_ISR>:

void Front_suspension_magnet_ISR(){
 8008be0:	b580      	push	{r7, lr}
 8008be2:	af00      	add	r7, sp, #0
	counter_pwm_front_susp_timer=0;
 8008be4:	4b06      	ldr	r3, [pc, #24]	@ (8008c00 <Front_suspension_magnet_ISR+0x20>)
 8008be6:	2200      	movs	r2, #0
 8008be8:	601a      	str	r2, [r3, #0]
	HAL_TIM_IC_Start_IT(front_susp_TIM,TIM_CHANNEL_1);
 8008bea:	2100      	movs	r1, #0
 8008bec:	4805      	ldr	r0, [pc, #20]	@ (8008c04 <Front_suspension_magnet_ISR+0x24>)
 8008bee:	f00a f931 	bl	8012e54 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(front_susp_TIM,TIM_CHANNEL_2);
 8008bf2:	2104      	movs	r1, #4
 8008bf4:	4803      	ldr	r0, [pc, #12]	@ (8008c04 <Front_suspension_magnet_ISR+0x24>)
 8008bf6:	f009 ffef 	bl	8012bd8 <HAL_TIM_IC_Start>
}
 8008bfa:	bf00      	nop
 8008bfc:	bd80      	pop	{r7, pc}
 8008bfe:	bf00      	nop
 8008c00:	20000424 	.word	0x20000424
 8008c04:	20000f50 	.word	0x20000f50

08008c08 <Rear_suspension_ISR>:

void Rear_suspension_ISR(){
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	af00      	add	r7, sp, #0
	counter_pwm_rear_susp_timer=0;
 8008c0c:	4b06      	ldr	r3, [pc, #24]	@ (8008c28 <Rear_suspension_ISR+0x20>)
 8008c0e:	2200      	movs	r2, #0
 8008c10:	601a      	str	r2, [r3, #0]
	HAL_TIM_IC_Start_IT(rear_susp_TIM,TIM_CHANNEL_1);
 8008c12:	2100      	movs	r1, #0
 8008c14:	4805      	ldr	r0, [pc, #20]	@ (8008c2c <Rear_suspension_ISR+0x24>)
 8008c16:	f00a f91d 	bl	8012e54 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(rear_susp_TIM,TIM_CHANNEL_2);
 8008c1a:	2104      	movs	r1, #4
 8008c1c:	4803      	ldr	r0, [pc, #12]	@ (8008c2c <Rear_suspension_ISR+0x24>)
 8008c1e:	f009 ffdb 	bl	8012bd8 <HAL_TIM_IC_Start>
}
 8008c22:	bf00      	nop
 8008c24:	bd80      	pop	{r7, pc}
 8008c26:	bf00      	nop
 8008c28:	20000428 	.word	0x20000428
 8008c2c:	20000ec0 	.word	0x20000ec0

08008c30 <Steering_angle_ISR>:

void Steering_angle_ISR(){
 8008c30:	b580      	push	{r7, lr}
 8008c32:	af00      	add	r7, sp, #0
	counter_pwm_steering_angle_timer=0;
 8008c34:	4b06      	ldr	r3, [pc, #24]	@ (8008c50 <Steering_angle_ISR+0x20>)
 8008c36:	2200      	movs	r2, #0
 8008c38:	601a      	str	r2, [r3, #0]
	HAL_TIM_IC_Start_IT(steering_angle_TIM,TIM_CHANNEL_1);
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	4805      	ldr	r0, [pc, #20]	@ (8008c54 <Steering_angle_ISR+0x24>)
 8008c3e:	f00a f909 	bl	8012e54 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(steering_angle_TIM,TIM_CHANNEL_2);
 8008c42:	2104      	movs	r1, #4
 8008c44:	4803      	ldr	r0, [pc, #12]	@ (8008c54 <Steering_angle_ISR+0x24>)
 8008c46:	f009 ffc7 	bl	8012bd8 <HAL_TIM_IC_Start>
};
 8008c4a:	bf00      	nop
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	bf00      	nop
 8008c50:	2000042c 	.word	0x2000042c
 8008c54:	20000e78 	.word	0x20000e78

08008c58 <update_memBlock_nr>:
#include "eMMC.h"


// --- escreve memBlock no bloco 0 ---
void update_memBlock_nr(void) {
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	af00      	add	r7, sp, #0
    memset(sector0, 0x00, sizeof(sector0));          // opcional
 8008c5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c60:	2100      	movs	r1, #0
 8008c62:	480b      	ldr	r0, [pc, #44]	@ (8008c90 <update_memBlock_nr+0x38>)
 8008c64:	f00e f9fa 	bl	801705c <memset>
    memcpy(sector0, &memBlock, sizeof(memBlock));    // guarda nos 4 primeiros bytes
 8008c68:	4b0a      	ldr	r3, [pc, #40]	@ (8008c94 <update_memBlock_nr+0x3c>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a08      	ldr	r2, [pc, #32]	@ (8008c90 <update_memBlock_nr+0x38>)
 8008c6e:	6013      	str	r3, [r2, #0]

    if (MMC_WriteBlocks(0, 1, sector0) == MMC_OK) {
 8008c70:	4a07      	ldr	r2, [pc, #28]	@ (8008c90 <update_memBlock_nr+0x38>)
 8008c72:	2101      	movs	r1, #1
 8008c74:	2000      	movs	r0, #0
 8008c76:	f000 fd33 	bl	80096e0 <MMC_WriteBlocks>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d005      	beq.n	8008c8c <update_memBlock_nr+0x34>
        //snprintf(uart_msg, sizeof(uart_msg), "Bloco mem atualizado OK (%lu)\r\n", (unsigned long)memBlock);
    } else {
        snprintf(uart_msg, sizeof(uart_msg), "Erro bloco mem no atualizado\r\n");
 8008c80:	4a05      	ldr	r2, [pc, #20]	@ (8008c98 <update_memBlock_nr+0x40>)
 8008c82:	f240 411a 	movw	r1, #1050	@ 0x41a
 8008c86:	4805      	ldr	r0, [pc, #20]	@ (8008c9c <update_memBlock_nr+0x44>)
 8008c88:	f00e f89e 	bl	8016dc8 <sniprintf>
    }
    //HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
}
 8008c8c:	bf00      	nop
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	20000430 	.word	0x20000430
 8008c94:	200001fc 	.word	0x200001fc
 8008c98:	0801a668 	.word	0x0801a668
 8008c9c:	20002fa4 	.word	0x20002fa4

08008ca0 <get_memBlock_nr>:

// --- l memBlock do bloco 0 ---
void get_memBlock_nr(void) {
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b082      	sub	sp, #8
 8008ca4:	af00      	add	r7, sp, #0
    if (MMC_ReadBlocks(0, 1, sector0read) != MMC_OK) {
 8008ca6:	4a2c      	ldr	r2, [pc, #176]	@ (8008d58 <get_memBlock_nr+0xb8>)
 8008ca8:	2101      	movs	r1, #1
 8008caa:	2000      	movs	r0, #0
 8008cac:	f000 fd7c 	bl	80097a8 <MMC_ReadBlocks>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d011      	beq.n	8008cda <get_memBlock_nr+0x3a>
        snprintf(uart_msg, sizeof(uart_msg), "Erro na leitura do ultimo bloco escrito\r\n");
 8008cb6:	4a29      	ldr	r2, [pc, #164]	@ (8008d5c <get_memBlock_nr+0xbc>)
 8008cb8:	f240 411a 	movw	r1, #1050	@ 0x41a
 8008cbc:	4828      	ldr	r0, [pc, #160]	@ (8008d60 <get_memBlock_nr+0xc0>)
 8008cbe:	f00e f883 	bl	8016dc8 <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 8008cc2:	4827      	ldr	r0, [pc, #156]	@ (8008d60 <get_memBlock_nr+0xc0>)
 8008cc4:	f7f7 faf4 	bl	80002b0 <strlen>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	b29a      	uxth	r2, r3
 8008ccc:	f04f 33ff 	mov.w	r3, #4294967295
 8008cd0:	4923      	ldr	r1, [pc, #140]	@ (8008d60 <get_memBlock_nr+0xc0>)
 8008cd2:	4824      	ldr	r0, [pc, #144]	@ (8008d64 <get_memBlock_nr+0xc4>)
 8008cd4:	f00b f8e0 	bl	8013e98 <HAL_UART_Transmit>
        return;
 8008cd8:	e03b      	b.n	8008d52 <get_memBlock_nr+0xb2>
    }

    // Espera a transferncia finalizar
    uint32_t t0 = HAL_GetTick();
 8008cda:	f003 fb2b 	bl	800c334 <HAL_GetTick>
 8008cde:	6078      	str	r0, [r7, #4]
    while (HAL_MMC_GetCardState(&hmmc) != HAL_MMC_CARD_TRANSFER) {
 8008ce0:	e01a      	b.n	8008d18 <get_memBlock_nr+0x78>
        if ((HAL_GetTick() - t0) > MMC_TIMEOUT) {     // usa o mesmo MMC_TIMEOUT=10000U
 8008ce2:	f003 fb27 	bl	800c334 <HAL_GetTick>
 8008ce6:	4602      	mov	r2, r0
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	1ad3      	subs	r3, r2, r3
 8008cec:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d911      	bls.n	8008d18 <get_memBlock_nr+0x78>
            snprintf(uart_msg, sizeof(uart_msg), "Timeout na leitura do ultimo bloco escrito\r\n");
 8008cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8008d68 <get_memBlock_nr+0xc8>)
 8008cf6:	f240 411a 	movw	r1, #1050	@ 0x41a
 8008cfa:	4819      	ldr	r0, [pc, #100]	@ (8008d60 <get_memBlock_nr+0xc0>)
 8008cfc:	f00e f864 	bl	8016dc8 <sniprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 8008d00:	4817      	ldr	r0, [pc, #92]	@ (8008d60 <get_memBlock_nr+0xc0>)
 8008d02:	f7f7 fad5 	bl	80002b0 <strlen>
 8008d06:	4603      	mov	r3, r0
 8008d08:	b29a      	uxth	r2, r3
 8008d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8008d0e:	4914      	ldr	r1, [pc, #80]	@ (8008d60 <get_memBlock_nr+0xc0>)
 8008d10:	4814      	ldr	r0, [pc, #80]	@ (8008d64 <get_memBlock_nr+0xc4>)
 8008d12:	f00b f8c1 	bl	8013e98 <HAL_UART_Transmit>
            return;
 8008d16:	e01c      	b.n	8008d52 <get_memBlock_nr+0xb2>
    while (HAL_MMC_GetCardState(&hmmc) != HAL_MMC_CARD_TRANSFER) {
 8008d18:	4814      	ldr	r0, [pc, #80]	@ (8008d6c <get_memBlock_nr+0xcc>)
 8008d1a:	f006 fe5d 	bl	800f9d8 <HAL_MMC_GetCardState>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	2b04      	cmp	r3, #4
 8008d22:	d1de      	bne.n	8008ce2 <get_memBlock_nr+0x42>
        }
    }

    // Recupera o valor
    memcpy(&memBlock, sector0read, sizeof(memBlock));
 8008d24:	4b0c      	ldr	r3, [pc, #48]	@ (8008d58 <get_memBlock_nr+0xb8>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	4a11      	ldr	r2, [pc, #68]	@ (8008d70 <get_memBlock_nr+0xd0>)
 8008d2a:	6013      	str	r3, [r2, #0]
    snprintf(uart_msg, sizeof(uart_msg), "Leitura OK. memBlock=%lu\r\n", (unsigned long)memBlock);
 8008d2c:	4b10      	ldr	r3, [pc, #64]	@ (8008d70 <get_memBlock_nr+0xd0>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a10      	ldr	r2, [pc, #64]	@ (8008d74 <get_memBlock_nr+0xd4>)
 8008d32:	f240 411a 	movw	r1, #1050	@ 0x41a
 8008d36:	480a      	ldr	r0, [pc, #40]	@ (8008d60 <get_memBlock_nr+0xc0>)
 8008d38:	f00e f846 	bl	8016dc8 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 8008d3c:	4808      	ldr	r0, [pc, #32]	@ (8008d60 <get_memBlock_nr+0xc0>)
 8008d3e:	f7f7 fab7 	bl	80002b0 <strlen>
 8008d42:	4603      	mov	r3, r0
 8008d44:	b29a      	uxth	r2, r3
 8008d46:	f04f 33ff 	mov.w	r3, #4294967295
 8008d4a:	4905      	ldr	r1, [pc, #20]	@ (8008d60 <get_memBlock_nr+0xc0>)
 8008d4c:	4805      	ldr	r0, [pc, #20]	@ (8008d64 <get_memBlock_nr+0xc4>)
 8008d4e:	f00b f8a3 	bl	8013e98 <HAL_UART_Transmit>
}
 8008d52:	3708      	adds	r7, #8
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}
 8008d58:	20000630 	.word	0x20000630
 8008d5c:	0801a68c 	.word	0x0801a68c
 8008d60:	20002fa4 	.word	0x20002fa4
 8008d64:	20001028 	.word	0x20001028
 8008d68:	0801a6b8 	.word	0x0801a6b8
 8008d6c:	200008c0 	.word	0x200008c0
 8008d70:	200001fc 	.word	0x200001fc
 8008d74:	0801a6e8 	.word	0x0801a6e8

08008d78 <HAL_MMC_TxCpltCallback>:


void HAL_MMC_TxCpltCallback(MMC_HandleTypeDef *hmmc) {
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
    //HAL_UART_Transmit(&huart2, (uint8_t*)"Transferncia de escrita completa (DMA).\r\n", 42, HAL_MAX_DELAY);
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <HAL_MMC_RxCpltCallback>:

void HAL_MMC_RxCpltCallback(MMC_HandleTypeDef *hmmc) {
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
    //HAL_UART_Transmit(&huart2, (uint8_t*)"Transferncia de leitura completa (DMA).\r\n", 42, HAL_MAX_DELAY);
}
 8008d94:	bf00      	nop
 8008d96:	370c      	adds	r7, #12
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <HAL_MMC_ErrorCallback>:

void HAL_MMC_ErrorCallback(MMC_HandleTypeDef *hmmc) {
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b096      	sub	sp, #88	@ 0x58
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
    char err_msg[80];
    snprintf(err_msg, sizeof(err_msg), "Erro na transferncia MMC: 0x%08lX\r\n", hmmc->ErrorCode);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dac:	f107 0008 	add.w	r0, r7, #8
 8008db0:	4a0a      	ldr	r2, [pc, #40]	@ (8008ddc <HAL_MMC_ErrorCallback+0x3c>)
 8008db2:	2150      	movs	r1, #80	@ 0x50
 8008db4:	f00e f808 	bl	8016dc8 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8008db8:	f107 0308 	add.w	r3, r7, #8
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f7f7 fa77 	bl	80002b0 <strlen>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	b29a      	uxth	r2, r3
 8008dc6:	f107 0108 	add.w	r1, r7, #8
 8008dca:	f04f 33ff 	mov.w	r3, #4294967295
 8008dce:	4804      	ldr	r0, [pc, #16]	@ (8008de0 <HAL_MMC_ErrorCallback+0x40>)
 8008dd0:	f00b f862 	bl	8013e98 <HAL_UART_Transmit>
}
 8008dd4:	bf00      	nop
 8008dd6:	3758      	adds	r7, #88	@ 0x58
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}
 8008ddc:	0801a704 	.word	0x0801a704
 8008de0:	20001028 	.word	0x20001028

08008de4 <SDIO_DMA_Reset>:
        HAL_UART_Transmit(&huart2, (uint8_t*)"[OK] Configurao DMA TX vlida.\r\n", 35, HAL_MAX_DELAY);
    }
}


void SDIO_DMA_Reset(void) {
 8008de4:	b5b0      	push	{r4, r5, r7, lr}
 8008de6:	b08a      	sub	sp, #40	@ 0x28
 8008de8:	af00      	add	r7, sp, #0
    // Aborta transferncias DMA em curso (s as do SDIO/MMC)
    if (hmmc.hdmarx) {
 8008dea:	4b79      	ldr	r3, [pc, #484]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	f000 820d 	beq.w	800920e <SDIO_DMA_Reset+0x42a>
        HAL_DMA_Abort(hmmc.hdmarx);
 8008df4:	4b76      	ldr	r3, [pc, #472]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f005 f8d5 	bl	800dfa8 <HAL_DMA_Abort>
        __HAL_DMA_CLEAR_FLAG(hmmc.hdmarx, __HAL_DMA_GET_TC_FLAG_INDEX(hmmc.hdmarx));
 8008dfe:	4b74      	ldr	r3, [pc, #464]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	461a      	mov	r2, r3
 8008e06:	4b73      	ldr	r3, [pc, #460]	@ (8008fd4 <SDIO_DMA_Reset+0x1f0>)
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d96c      	bls.n	8008ee6 <SDIO_DMA_Reset+0x102>
 8008e0c:	4b70      	ldr	r3, [pc, #448]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a71      	ldr	r2, [pc, #452]	@ (8008fd8 <SDIO_DMA_Reset+0x1f4>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d062      	beq.n	8008ede <SDIO_DMA_Reset+0xfa>
 8008e18:	4b6d      	ldr	r3, [pc, #436]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	4a6f      	ldr	r2, [pc, #444]	@ (8008fdc <SDIO_DMA_Reset+0x1f8>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d05a      	beq.n	8008eda <SDIO_DMA_Reset+0xf6>
 8008e24:	4b6a      	ldr	r3, [pc, #424]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4a6d      	ldr	r2, [pc, #436]	@ (8008fe0 <SDIO_DMA_Reset+0x1fc>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d052      	beq.n	8008ed6 <SDIO_DMA_Reset+0xf2>
 8008e30:	4b67      	ldr	r3, [pc, #412]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a6b      	ldr	r2, [pc, #428]	@ (8008fe4 <SDIO_DMA_Reset+0x200>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d04a      	beq.n	8008ed2 <SDIO_DMA_Reset+0xee>
 8008e3c:	4b64      	ldr	r3, [pc, #400]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a69      	ldr	r2, [pc, #420]	@ (8008fe8 <SDIO_DMA_Reset+0x204>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d041      	beq.n	8008ecc <SDIO_DMA_Reset+0xe8>
 8008e48:	4b61      	ldr	r3, [pc, #388]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a67      	ldr	r2, [pc, #412]	@ (8008fec <SDIO_DMA_Reset+0x208>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d038      	beq.n	8008ec6 <SDIO_DMA_Reset+0xe2>
 8008e54:	4b5e      	ldr	r3, [pc, #376]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a65      	ldr	r2, [pc, #404]	@ (8008ff0 <SDIO_DMA_Reset+0x20c>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d02f      	beq.n	8008ec0 <SDIO_DMA_Reset+0xdc>
 8008e60:	4b5b      	ldr	r3, [pc, #364]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a63      	ldr	r2, [pc, #396]	@ (8008ff4 <SDIO_DMA_Reset+0x210>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d026      	beq.n	8008eba <SDIO_DMA_Reset+0xd6>
 8008e6c:	4b58      	ldr	r3, [pc, #352]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a61      	ldr	r2, [pc, #388]	@ (8008ff8 <SDIO_DMA_Reset+0x214>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d01d      	beq.n	8008eb4 <SDIO_DMA_Reset+0xd0>
 8008e78:	4b55      	ldr	r3, [pc, #340]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a5f      	ldr	r2, [pc, #380]	@ (8008ffc <SDIO_DMA_Reset+0x218>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d014      	beq.n	8008eae <SDIO_DMA_Reset+0xca>
 8008e84:	4b52      	ldr	r3, [pc, #328]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a5d      	ldr	r2, [pc, #372]	@ (8009000 <SDIO_DMA_Reset+0x21c>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d00b      	beq.n	8008ea8 <SDIO_DMA_Reset+0xc4>
 8008e90:	4b4f      	ldr	r3, [pc, #316]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a5b      	ldr	r2, [pc, #364]	@ (8009004 <SDIO_DMA_Reset+0x220>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d102      	bne.n	8008ea2 <SDIO_DMA_Reset+0xbe>
 8008e9c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008ea0:	e01e      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008ea2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008ea6:	e01b      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008ea8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008eac:	e018      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008eae:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008eb2:	e015      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008eb4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008eb8:	e012      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008eba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008ebe:	e00f      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008ec0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008ec4:	e00c      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008ec6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008eca:	e009      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008ecc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008ed0:	e006      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008ed2:	2320      	movs	r3, #32
 8008ed4:	e004      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008ed6:	2320      	movs	r3, #32
 8008ed8:	e002      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008eda:	2320      	movs	r3, #32
 8008edc:	e000      	b.n	8008ee0 <SDIO_DMA_Reset+0xfc>
 8008ede:	2320      	movs	r3, #32
 8008ee0:	4a49      	ldr	r2, [pc, #292]	@ (8009008 <SDIO_DMA_Reset+0x224>)
 8008ee2:	60d3      	str	r3, [r2, #12]
 8008ee4:	e193      	b.n	800920e <SDIO_DMA_Reset+0x42a>
 8008ee6:	4b3a      	ldr	r3, [pc, #232]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008ee8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	461a      	mov	r2, r3
 8008eee:	4b47      	ldr	r3, [pc, #284]	@ (800900c <SDIO_DMA_Reset+0x228>)
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	f240 808d 	bls.w	8009010 <SDIO_DMA_Reset+0x22c>
 8008ef6:	4b36      	ldr	r3, [pc, #216]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008ef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a36      	ldr	r2, [pc, #216]	@ (8008fd8 <SDIO_DMA_Reset+0x1f4>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d062      	beq.n	8008fc8 <SDIO_DMA_Reset+0x1e4>
 8008f02:	4b33      	ldr	r3, [pc, #204]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4a34      	ldr	r2, [pc, #208]	@ (8008fdc <SDIO_DMA_Reset+0x1f8>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d05a      	beq.n	8008fc4 <SDIO_DMA_Reset+0x1e0>
 8008f0e:	4b30      	ldr	r3, [pc, #192]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008f10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4a32      	ldr	r2, [pc, #200]	@ (8008fe0 <SDIO_DMA_Reset+0x1fc>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d052      	beq.n	8008fc0 <SDIO_DMA_Reset+0x1dc>
 8008f1a:	4b2d      	ldr	r3, [pc, #180]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a30      	ldr	r2, [pc, #192]	@ (8008fe4 <SDIO_DMA_Reset+0x200>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d04a      	beq.n	8008fbc <SDIO_DMA_Reset+0x1d8>
 8008f26:	4b2a      	ldr	r3, [pc, #168]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a2e      	ldr	r2, [pc, #184]	@ (8008fe8 <SDIO_DMA_Reset+0x204>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d041      	beq.n	8008fb6 <SDIO_DMA_Reset+0x1d2>
 8008f32:	4b27      	ldr	r3, [pc, #156]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a2c      	ldr	r2, [pc, #176]	@ (8008fec <SDIO_DMA_Reset+0x208>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d038      	beq.n	8008fb0 <SDIO_DMA_Reset+0x1cc>
 8008f3e:	4b24      	ldr	r3, [pc, #144]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	4a2a      	ldr	r2, [pc, #168]	@ (8008ff0 <SDIO_DMA_Reset+0x20c>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d02f      	beq.n	8008faa <SDIO_DMA_Reset+0x1c6>
 8008f4a:	4b21      	ldr	r3, [pc, #132]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a28      	ldr	r2, [pc, #160]	@ (8008ff4 <SDIO_DMA_Reset+0x210>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d026      	beq.n	8008fa4 <SDIO_DMA_Reset+0x1c0>
 8008f56:	4b1e      	ldr	r3, [pc, #120]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4a26      	ldr	r2, [pc, #152]	@ (8008ff8 <SDIO_DMA_Reset+0x214>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d01d      	beq.n	8008f9e <SDIO_DMA_Reset+0x1ba>
 8008f62:	4b1b      	ldr	r3, [pc, #108]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a24      	ldr	r2, [pc, #144]	@ (8008ffc <SDIO_DMA_Reset+0x218>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d014      	beq.n	8008f98 <SDIO_DMA_Reset+0x1b4>
 8008f6e:	4b18      	ldr	r3, [pc, #96]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a22      	ldr	r2, [pc, #136]	@ (8009000 <SDIO_DMA_Reset+0x21c>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d00b      	beq.n	8008f92 <SDIO_DMA_Reset+0x1ae>
 8008f7a:	4b15      	ldr	r3, [pc, #84]	@ (8008fd0 <SDIO_DMA_Reset+0x1ec>)
 8008f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	4a20      	ldr	r2, [pc, #128]	@ (8009004 <SDIO_DMA_Reset+0x220>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d102      	bne.n	8008f8c <SDIO_DMA_Reset+0x1a8>
 8008f86:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008f8a:	e01e      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008f8c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008f90:	e01b      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008f92:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008f96:	e018      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008f98:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008f9c:	e015      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008f9e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008fa2:	e012      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008fa4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008fa8:	e00f      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008faa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008fae:	e00c      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008fb0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008fb4:	e009      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008fb6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008fba:	e006      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008fbc:	2320      	movs	r3, #32
 8008fbe:	e004      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008fc0:	2320      	movs	r3, #32
 8008fc2:	e002      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008fc4:	2320      	movs	r3, #32
 8008fc6:	e000      	b.n	8008fca <SDIO_DMA_Reset+0x1e6>
 8008fc8:	2320      	movs	r3, #32
 8008fca:	4a0f      	ldr	r2, [pc, #60]	@ (8009008 <SDIO_DMA_Reset+0x224>)
 8008fcc:	6093      	str	r3, [r2, #8]
 8008fce:	e11e      	b.n	800920e <SDIO_DMA_Reset+0x42a>
 8008fd0:	200008c0 	.word	0x200008c0
 8008fd4:	40026458 	.word	0x40026458
 8008fd8:	40026010 	.word	0x40026010
 8008fdc:	40026410 	.word	0x40026410
 8008fe0:	40026070 	.word	0x40026070
 8008fe4:	40026470 	.word	0x40026470
 8008fe8:	40026028 	.word	0x40026028
 8008fec:	40026428 	.word	0x40026428
 8008ff0:	40026088 	.word	0x40026088
 8008ff4:	40026488 	.word	0x40026488
 8008ff8:	40026040 	.word	0x40026040
 8008ffc:	40026440 	.word	0x40026440
 8009000:	400260a0 	.word	0x400260a0
 8009004:	400264a0 	.word	0x400264a0
 8009008:	40026400 	.word	0x40026400
 800900c:	400260b8 	.word	0x400260b8
 8009010:	4b6e      	ldr	r3, [pc, #440]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	461a      	mov	r2, r3
 8009018:	4b6d      	ldr	r3, [pc, #436]	@ (80091d0 <SDIO_DMA_Reset+0x3ec>)
 800901a:	429a      	cmp	r2, r3
 800901c:	d96c      	bls.n	80090f8 <SDIO_DMA_Reset+0x314>
 800901e:	4b6b      	ldr	r3, [pc, #428]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a6b      	ldr	r2, [pc, #428]	@ (80091d4 <SDIO_DMA_Reset+0x3f0>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d062      	beq.n	80090f0 <SDIO_DMA_Reset+0x30c>
 800902a:	4b68      	ldr	r3, [pc, #416]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 800902c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a69      	ldr	r2, [pc, #420]	@ (80091d8 <SDIO_DMA_Reset+0x3f4>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d05a      	beq.n	80090ec <SDIO_DMA_Reset+0x308>
 8009036:	4b65      	ldr	r3, [pc, #404]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a67      	ldr	r2, [pc, #412]	@ (80091dc <SDIO_DMA_Reset+0x3f8>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d052      	beq.n	80090e8 <SDIO_DMA_Reset+0x304>
 8009042:	4b62      	ldr	r3, [pc, #392]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	4a65      	ldr	r2, [pc, #404]	@ (80091e0 <SDIO_DMA_Reset+0x3fc>)
 800904a:	4293      	cmp	r3, r2
 800904c:	d04a      	beq.n	80090e4 <SDIO_DMA_Reset+0x300>
 800904e:	4b5f      	ldr	r3, [pc, #380]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009050:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a63      	ldr	r2, [pc, #396]	@ (80091e4 <SDIO_DMA_Reset+0x400>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d041      	beq.n	80090de <SDIO_DMA_Reset+0x2fa>
 800905a:	4b5c      	ldr	r3, [pc, #368]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 800905c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4a61      	ldr	r2, [pc, #388]	@ (80091e8 <SDIO_DMA_Reset+0x404>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d038      	beq.n	80090d8 <SDIO_DMA_Reset+0x2f4>
 8009066:	4b59      	ldr	r3, [pc, #356]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a5f      	ldr	r2, [pc, #380]	@ (80091ec <SDIO_DMA_Reset+0x408>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d02f      	beq.n	80090d2 <SDIO_DMA_Reset+0x2ee>
 8009072:	4b56      	ldr	r3, [pc, #344]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4a5d      	ldr	r2, [pc, #372]	@ (80091f0 <SDIO_DMA_Reset+0x40c>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d026      	beq.n	80090cc <SDIO_DMA_Reset+0x2e8>
 800907e:	4b53      	ldr	r3, [pc, #332]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a5b      	ldr	r2, [pc, #364]	@ (80091f4 <SDIO_DMA_Reset+0x410>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d01d      	beq.n	80090c6 <SDIO_DMA_Reset+0x2e2>
 800908a:	4b50      	ldr	r3, [pc, #320]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 800908c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4a59      	ldr	r2, [pc, #356]	@ (80091f8 <SDIO_DMA_Reset+0x414>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d014      	beq.n	80090c0 <SDIO_DMA_Reset+0x2dc>
 8009096:	4b4d      	ldr	r3, [pc, #308]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a57      	ldr	r2, [pc, #348]	@ (80091fc <SDIO_DMA_Reset+0x418>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d00b      	beq.n	80090ba <SDIO_DMA_Reset+0x2d6>
 80090a2:	4b4a      	ldr	r3, [pc, #296]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 80090a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a55      	ldr	r2, [pc, #340]	@ (8009200 <SDIO_DMA_Reset+0x41c>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d102      	bne.n	80090b4 <SDIO_DMA_Reset+0x2d0>
 80090ae:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80090b2:	e01e      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80090b8:	e01b      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090ba:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80090be:	e018      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090c0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80090c4:	e015      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090c6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80090ca:	e012      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80090d0:	e00f      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80090d6:	e00c      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80090dc:	e009      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80090e2:	e006      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090e4:	2320      	movs	r3, #32
 80090e6:	e004      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090e8:	2320      	movs	r3, #32
 80090ea:	e002      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090ec:	2320      	movs	r3, #32
 80090ee:	e000      	b.n	80090f2 <SDIO_DMA_Reset+0x30e>
 80090f0:	2320      	movs	r3, #32
 80090f2:	4a44      	ldr	r2, [pc, #272]	@ (8009204 <SDIO_DMA_Reset+0x420>)
 80090f4:	60d3      	str	r3, [r2, #12]
 80090f6:	e08a      	b.n	800920e <SDIO_DMA_Reset+0x42a>
 80090f8:	4b34      	ldr	r3, [pc, #208]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 80090fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	4a35      	ldr	r2, [pc, #212]	@ (80091d4 <SDIO_DMA_Reset+0x3f0>)
 8009100:	4293      	cmp	r3, r2
 8009102:	f000 8081 	beq.w	8009208 <SDIO_DMA_Reset+0x424>
 8009106:	4b31      	ldr	r3, [pc, #196]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a32      	ldr	r2, [pc, #200]	@ (80091d8 <SDIO_DMA_Reset+0x3f4>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d05a      	beq.n	80091c8 <SDIO_DMA_Reset+0x3e4>
 8009112:	4b2e      	ldr	r3, [pc, #184]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a30      	ldr	r2, [pc, #192]	@ (80091dc <SDIO_DMA_Reset+0x3f8>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d052      	beq.n	80091c4 <SDIO_DMA_Reset+0x3e0>
 800911e:	4b2b      	ldr	r3, [pc, #172]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a2e      	ldr	r2, [pc, #184]	@ (80091e0 <SDIO_DMA_Reset+0x3fc>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d04a      	beq.n	80091c0 <SDIO_DMA_Reset+0x3dc>
 800912a:	4b28      	ldr	r3, [pc, #160]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 800912c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4a2c      	ldr	r2, [pc, #176]	@ (80091e4 <SDIO_DMA_Reset+0x400>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d041      	beq.n	80091ba <SDIO_DMA_Reset+0x3d6>
 8009136:	4b25      	ldr	r3, [pc, #148]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4a2a      	ldr	r2, [pc, #168]	@ (80091e8 <SDIO_DMA_Reset+0x404>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d038      	beq.n	80091b4 <SDIO_DMA_Reset+0x3d0>
 8009142:	4b22      	ldr	r3, [pc, #136]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a28      	ldr	r2, [pc, #160]	@ (80091ec <SDIO_DMA_Reset+0x408>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d02f      	beq.n	80091ae <SDIO_DMA_Reset+0x3ca>
 800914e:	4b1f      	ldr	r3, [pc, #124]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4a26      	ldr	r2, [pc, #152]	@ (80091f0 <SDIO_DMA_Reset+0x40c>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d026      	beq.n	80091a8 <SDIO_DMA_Reset+0x3c4>
 800915a:	4b1c      	ldr	r3, [pc, #112]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 800915c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a24      	ldr	r2, [pc, #144]	@ (80091f4 <SDIO_DMA_Reset+0x410>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d01d      	beq.n	80091a2 <SDIO_DMA_Reset+0x3be>
 8009166:	4b19      	ldr	r3, [pc, #100]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a22      	ldr	r2, [pc, #136]	@ (80091f8 <SDIO_DMA_Reset+0x414>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d014      	beq.n	800919c <SDIO_DMA_Reset+0x3b8>
 8009172:	4b16      	ldr	r3, [pc, #88]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	4a20      	ldr	r2, [pc, #128]	@ (80091fc <SDIO_DMA_Reset+0x418>)
 800917a:	4293      	cmp	r3, r2
 800917c:	d00b      	beq.n	8009196 <SDIO_DMA_Reset+0x3b2>
 800917e:	4b13      	ldr	r3, [pc, #76]	@ (80091cc <SDIO_DMA_Reset+0x3e8>)
 8009180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4a1e      	ldr	r2, [pc, #120]	@ (8009200 <SDIO_DMA_Reset+0x41c>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d102      	bne.n	8009190 <SDIO_DMA_Reset+0x3ac>
 800918a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800918e:	e03c      	b.n	800920a <SDIO_DMA_Reset+0x426>
 8009190:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009194:	e039      	b.n	800920a <SDIO_DMA_Reset+0x426>
 8009196:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800919a:	e036      	b.n	800920a <SDIO_DMA_Reset+0x426>
 800919c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80091a0:	e033      	b.n	800920a <SDIO_DMA_Reset+0x426>
 80091a2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80091a6:	e030      	b.n	800920a <SDIO_DMA_Reset+0x426>
 80091a8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80091ac:	e02d      	b.n	800920a <SDIO_DMA_Reset+0x426>
 80091ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80091b2:	e02a      	b.n	800920a <SDIO_DMA_Reset+0x426>
 80091b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80091b8:	e027      	b.n	800920a <SDIO_DMA_Reset+0x426>
 80091ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80091be:	e024      	b.n	800920a <SDIO_DMA_Reset+0x426>
 80091c0:	2320      	movs	r3, #32
 80091c2:	e022      	b.n	800920a <SDIO_DMA_Reset+0x426>
 80091c4:	2320      	movs	r3, #32
 80091c6:	e020      	b.n	800920a <SDIO_DMA_Reset+0x426>
 80091c8:	2320      	movs	r3, #32
 80091ca:	e01e      	b.n	800920a <SDIO_DMA_Reset+0x426>
 80091cc:	200008c0 	.word	0x200008c0
 80091d0:	40026058 	.word	0x40026058
 80091d4:	40026010 	.word	0x40026010
 80091d8:	40026410 	.word	0x40026410
 80091dc:	40026070 	.word	0x40026070
 80091e0:	40026470 	.word	0x40026470
 80091e4:	40026028 	.word	0x40026028
 80091e8:	40026428 	.word	0x40026428
 80091ec:	40026088 	.word	0x40026088
 80091f0:	40026488 	.word	0x40026488
 80091f4:	40026040 	.word	0x40026040
 80091f8:	40026440 	.word	0x40026440
 80091fc:	400260a0 	.word	0x400260a0
 8009200:	400264a0 	.word	0x400264a0
 8009204:	40026000 	.word	0x40026000
 8009208:	2320      	movs	r3, #32
 800920a:	4a7a      	ldr	r2, [pc, #488]	@ (80093f4 <SDIO_DMA_Reset+0x610>)
 800920c:	6093      	str	r3, [r2, #8]
    }
    if (hmmc.hdmatx) {
 800920e:	4b7a      	ldr	r3, [pc, #488]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009212:	2b00      	cmp	r3, #0
 8009214:	f000 820f 	beq.w	8009636 <SDIO_DMA_Reset+0x852>
        HAL_DMA_Abort(hmmc.hdmatx);
 8009218:	4b77      	ldr	r3, [pc, #476]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 800921a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800921c:	4618      	mov	r0, r3
 800921e:	f004 fec3 	bl	800dfa8 <HAL_DMA_Abort>
        __HAL_DMA_CLEAR_FLAG(hmmc.hdmatx, __HAL_DMA_GET_TC_FLAG_INDEX(hmmc.hdmatx));
 8009222:	4b75      	ldr	r3, [pc, #468]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	461a      	mov	r2, r3
 800922a:	4b74      	ldr	r3, [pc, #464]	@ (80093fc <SDIO_DMA_Reset+0x618>)
 800922c:	429a      	cmp	r2, r3
 800922e:	d96c      	bls.n	800930a <SDIO_DMA_Reset+0x526>
 8009230:	4b71      	ldr	r3, [pc, #452]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a72      	ldr	r2, [pc, #456]	@ (8009400 <SDIO_DMA_Reset+0x61c>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d062      	beq.n	8009302 <SDIO_DMA_Reset+0x51e>
 800923c:	4b6e      	ldr	r3, [pc, #440]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 800923e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4a70      	ldr	r2, [pc, #448]	@ (8009404 <SDIO_DMA_Reset+0x620>)
 8009244:	4293      	cmp	r3, r2
 8009246:	d05a      	beq.n	80092fe <SDIO_DMA_Reset+0x51a>
 8009248:	4b6b      	ldr	r3, [pc, #428]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 800924a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a6e      	ldr	r2, [pc, #440]	@ (8009408 <SDIO_DMA_Reset+0x624>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d052      	beq.n	80092fa <SDIO_DMA_Reset+0x516>
 8009254:	4b68      	ldr	r3, [pc, #416]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4a6c      	ldr	r2, [pc, #432]	@ (800940c <SDIO_DMA_Reset+0x628>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d04a      	beq.n	80092f6 <SDIO_DMA_Reset+0x512>
 8009260:	4b65      	ldr	r3, [pc, #404]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a6a      	ldr	r2, [pc, #424]	@ (8009410 <SDIO_DMA_Reset+0x62c>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d041      	beq.n	80092f0 <SDIO_DMA_Reset+0x50c>
 800926c:	4b62      	ldr	r3, [pc, #392]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 800926e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	4a68      	ldr	r2, [pc, #416]	@ (8009414 <SDIO_DMA_Reset+0x630>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d038      	beq.n	80092ea <SDIO_DMA_Reset+0x506>
 8009278:	4b5f      	ldr	r3, [pc, #380]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 800927a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a66      	ldr	r2, [pc, #408]	@ (8009418 <SDIO_DMA_Reset+0x634>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d02f      	beq.n	80092e4 <SDIO_DMA_Reset+0x500>
 8009284:	4b5c      	ldr	r3, [pc, #368]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a64      	ldr	r2, [pc, #400]	@ (800941c <SDIO_DMA_Reset+0x638>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d026      	beq.n	80092de <SDIO_DMA_Reset+0x4fa>
 8009290:	4b59      	ldr	r3, [pc, #356]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a62      	ldr	r2, [pc, #392]	@ (8009420 <SDIO_DMA_Reset+0x63c>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d01d      	beq.n	80092d8 <SDIO_DMA_Reset+0x4f4>
 800929c:	4b56      	ldr	r3, [pc, #344]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 800929e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4a60      	ldr	r2, [pc, #384]	@ (8009424 <SDIO_DMA_Reset+0x640>)
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d014      	beq.n	80092d2 <SDIO_DMA_Reset+0x4ee>
 80092a8:	4b53      	ldr	r3, [pc, #332]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 80092aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a5e      	ldr	r2, [pc, #376]	@ (8009428 <SDIO_DMA_Reset+0x644>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d00b      	beq.n	80092cc <SDIO_DMA_Reset+0x4e8>
 80092b4:	4b50      	ldr	r3, [pc, #320]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 80092b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4a5c      	ldr	r2, [pc, #368]	@ (800942c <SDIO_DMA_Reset+0x648>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d102      	bne.n	80092c6 <SDIO_DMA_Reset+0x4e2>
 80092c0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80092c4:	e01e      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 80092c6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80092ca:	e01b      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 80092cc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80092d0:	e018      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 80092d2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80092d6:	e015      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 80092d8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80092dc:	e012      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 80092de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80092e2:	e00f      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 80092e4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80092e8:	e00c      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 80092ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80092ee:	e009      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 80092f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80092f4:	e006      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 80092f6:	2320      	movs	r3, #32
 80092f8:	e004      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 80092fa:	2320      	movs	r3, #32
 80092fc:	e002      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 80092fe:	2320      	movs	r3, #32
 8009300:	e000      	b.n	8009304 <SDIO_DMA_Reset+0x520>
 8009302:	2320      	movs	r3, #32
 8009304:	4a4a      	ldr	r2, [pc, #296]	@ (8009430 <SDIO_DMA_Reset+0x64c>)
 8009306:	60d3      	str	r3, [r2, #12]
 8009308:	e195      	b.n	8009636 <SDIO_DMA_Reset+0x852>
 800930a:	4b3b      	ldr	r3, [pc, #236]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 800930c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	461a      	mov	r2, r3
 8009312:	4b48      	ldr	r3, [pc, #288]	@ (8009434 <SDIO_DMA_Reset+0x650>)
 8009314:	429a      	cmp	r2, r3
 8009316:	f240 808f 	bls.w	8009438 <SDIO_DMA_Reset+0x654>
 800931a:	4b37      	ldr	r3, [pc, #220]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 800931c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a37      	ldr	r2, [pc, #220]	@ (8009400 <SDIO_DMA_Reset+0x61c>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d062      	beq.n	80093ec <SDIO_DMA_Reset+0x608>
 8009326:	4b34      	ldr	r3, [pc, #208]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a35      	ldr	r2, [pc, #212]	@ (8009404 <SDIO_DMA_Reset+0x620>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d05a      	beq.n	80093e8 <SDIO_DMA_Reset+0x604>
 8009332:	4b31      	ldr	r3, [pc, #196]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4a33      	ldr	r2, [pc, #204]	@ (8009408 <SDIO_DMA_Reset+0x624>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d052      	beq.n	80093e4 <SDIO_DMA_Reset+0x600>
 800933e:	4b2e      	ldr	r3, [pc, #184]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a31      	ldr	r2, [pc, #196]	@ (800940c <SDIO_DMA_Reset+0x628>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d04a      	beq.n	80093e0 <SDIO_DMA_Reset+0x5fc>
 800934a:	4b2b      	ldr	r3, [pc, #172]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 800934c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a2f      	ldr	r2, [pc, #188]	@ (8009410 <SDIO_DMA_Reset+0x62c>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d041      	beq.n	80093da <SDIO_DMA_Reset+0x5f6>
 8009356:	4b28      	ldr	r3, [pc, #160]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a2d      	ldr	r2, [pc, #180]	@ (8009414 <SDIO_DMA_Reset+0x630>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d038      	beq.n	80093d4 <SDIO_DMA_Reset+0x5f0>
 8009362:	4b25      	ldr	r3, [pc, #148]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	4a2b      	ldr	r2, [pc, #172]	@ (8009418 <SDIO_DMA_Reset+0x634>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d02f      	beq.n	80093ce <SDIO_DMA_Reset+0x5ea>
 800936e:	4b22      	ldr	r3, [pc, #136]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4a29      	ldr	r2, [pc, #164]	@ (800941c <SDIO_DMA_Reset+0x638>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d026      	beq.n	80093c8 <SDIO_DMA_Reset+0x5e4>
 800937a:	4b1f      	ldr	r3, [pc, #124]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 800937c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a27      	ldr	r2, [pc, #156]	@ (8009420 <SDIO_DMA_Reset+0x63c>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d01d      	beq.n	80093c2 <SDIO_DMA_Reset+0x5de>
 8009386:	4b1c      	ldr	r3, [pc, #112]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a25      	ldr	r2, [pc, #148]	@ (8009424 <SDIO_DMA_Reset+0x640>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d014      	beq.n	80093bc <SDIO_DMA_Reset+0x5d8>
 8009392:	4b19      	ldr	r3, [pc, #100]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 8009394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a23      	ldr	r2, [pc, #140]	@ (8009428 <SDIO_DMA_Reset+0x644>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d00b      	beq.n	80093b6 <SDIO_DMA_Reset+0x5d2>
 800939e:	4b16      	ldr	r3, [pc, #88]	@ (80093f8 <SDIO_DMA_Reset+0x614>)
 80093a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	4a21      	ldr	r2, [pc, #132]	@ (800942c <SDIO_DMA_Reset+0x648>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d102      	bne.n	80093b0 <SDIO_DMA_Reset+0x5cc>
 80093aa:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80093ae:	e01e      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093b0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80093b4:	e01b      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093b6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80093ba:	e018      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093bc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80093c0:	e015      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093c2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80093c6:	e012      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80093cc:	e00f      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80093d2:	e00c      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80093d8:	e009      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093da:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80093de:	e006      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093e0:	2320      	movs	r3, #32
 80093e2:	e004      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093e4:	2320      	movs	r3, #32
 80093e6:	e002      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093e8:	2320      	movs	r3, #32
 80093ea:	e000      	b.n	80093ee <SDIO_DMA_Reset+0x60a>
 80093ec:	2320      	movs	r3, #32
 80093ee:	4a10      	ldr	r2, [pc, #64]	@ (8009430 <SDIO_DMA_Reset+0x64c>)
 80093f0:	6093      	str	r3, [r2, #8]
 80093f2:	e120      	b.n	8009636 <SDIO_DMA_Reset+0x852>
 80093f4:	40026000 	.word	0x40026000
 80093f8:	200008c0 	.word	0x200008c0
 80093fc:	40026458 	.word	0x40026458
 8009400:	40026010 	.word	0x40026010
 8009404:	40026410 	.word	0x40026410
 8009408:	40026070 	.word	0x40026070
 800940c:	40026470 	.word	0x40026470
 8009410:	40026028 	.word	0x40026028
 8009414:	40026428 	.word	0x40026428
 8009418:	40026088 	.word	0x40026088
 800941c:	40026488 	.word	0x40026488
 8009420:	40026040 	.word	0x40026040
 8009424:	40026440 	.word	0x40026440
 8009428:	400260a0 	.word	0x400260a0
 800942c:	400264a0 	.word	0x400264a0
 8009430:	40026400 	.word	0x40026400
 8009434:	400260b8 	.word	0x400260b8
 8009438:	4b6e      	ldr	r3, [pc, #440]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 800943a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	461a      	mov	r2, r3
 8009440:	4b6d      	ldr	r3, [pc, #436]	@ (80095f8 <SDIO_DMA_Reset+0x814>)
 8009442:	429a      	cmp	r2, r3
 8009444:	d96c      	bls.n	8009520 <SDIO_DMA_Reset+0x73c>
 8009446:	4b6b      	ldr	r3, [pc, #428]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4a6b      	ldr	r2, [pc, #428]	@ (80095fc <SDIO_DMA_Reset+0x818>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d062      	beq.n	8009518 <SDIO_DMA_Reset+0x734>
 8009452:	4b68      	ldr	r3, [pc, #416]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a69      	ldr	r2, [pc, #420]	@ (8009600 <SDIO_DMA_Reset+0x81c>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d05a      	beq.n	8009514 <SDIO_DMA_Reset+0x730>
 800945e:	4b65      	ldr	r3, [pc, #404]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	4a67      	ldr	r2, [pc, #412]	@ (8009604 <SDIO_DMA_Reset+0x820>)
 8009466:	4293      	cmp	r3, r2
 8009468:	d052      	beq.n	8009510 <SDIO_DMA_Reset+0x72c>
 800946a:	4b62      	ldr	r3, [pc, #392]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 800946c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4a65      	ldr	r2, [pc, #404]	@ (8009608 <SDIO_DMA_Reset+0x824>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d04a      	beq.n	800950c <SDIO_DMA_Reset+0x728>
 8009476:	4b5f      	ldr	r3, [pc, #380]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a63      	ldr	r2, [pc, #396]	@ (800960c <SDIO_DMA_Reset+0x828>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d041      	beq.n	8009506 <SDIO_DMA_Reset+0x722>
 8009482:	4b5c      	ldr	r3, [pc, #368]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4a61      	ldr	r2, [pc, #388]	@ (8009610 <SDIO_DMA_Reset+0x82c>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d038      	beq.n	8009500 <SDIO_DMA_Reset+0x71c>
 800948e:	4b59      	ldr	r3, [pc, #356]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a5f      	ldr	r2, [pc, #380]	@ (8009614 <SDIO_DMA_Reset+0x830>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d02f      	beq.n	80094fa <SDIO_DMA_Reset+0x716>
 800949a:	4b56      	ldr	r3, [pc, #344]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 800949c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a5d      	ldr	r2, [pc, #372]	@ (8009618 <SDIO_DMA_Reset+0x834>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d026      	beq.n	80094f4 <SDIO_DMA_Reset+0x710>
 80094a6:	4b53      	ldr	r3, [pc, #332]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 80094a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a5b      	ldr	r2, [pc, #364]	@ (800961c <SDIO_DMA_Reset+0x838>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d01d      	beq.n	80094ee <SDIO_DMA_Reset+0x70a>
 80094b2:	4b50      	ldr	r3, [pc, #320]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 80094b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4a59      	ldr	r2, [pc, #356]	@ (8009620 <SDIO_DMA_Reset+0x83c>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d014      	beq.n	80094e8 <SDIO_DMA_Reset+0x704>
 80094be:	4b4d      	ldr	r3, [pc, #308]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 80094c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a57      	ldr	r2, [pc, #348]	@ (8009624 <SDIO_DMA_Reset+0x840>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d00b      	beq.n	80094e2 <SDIO_DMA_Reset+0x6fe>
 80094ca:	4b4a      	ldr	r3, [pc, #296]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 80094cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4a55      	ldr	r2, [pc, #340]	@ (8009628 <SDIO_DMA_Reset+0x844>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d102      	bne.n	80094dc <SDIO_DMA_Reset+0x6f8>
 80094d6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80094da:	e01e      	b.n	800951a <SDIO_DMA_Reset+0x736>
 80094dc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80094e0:	e01b      	b.n	800951a <SDIO_DMA_Reset+0x736>
 80094e2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80094e6:	e018      	b.n	800951a <SDIO_DMA_Reset+0x736>
 80094e8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80094ec:	e015      	b.n	800951a <SDIO_DMA_Reset+0x736>
 80094ee:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80094f2:	e012      	b.n	800951a <SDIO_DMA_Reset+0x736>
 80094f4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80094f8:	e00f      	b.n	800951a <SDIO_DMA_Reset+0x736>
 80094fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80094fe:	e00c      	b.n	800951a <SDIO_DMA_Reset+0x736>
 8009500:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009504:	e009      	b.n	800951a <SDIO_DMA_Reset+0x736>
 8009506:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800950a:	e006      	b.n	800951a <SDIO_DMA_Reset+0x736>
 800950c:	2320      	movs	r3, #32
 800950e:	e004      	b.n	800951a <SDIO_DMA_Reset+0x736>
 8009510:	2320      	movs	r3, #32
 8009512:	e002      	b.n	800951a <SDIO_DMA_Reset+0x736>
 8009514:	2320      	movs	r3, #32
 8009516:	e000      	b.n	800951a <SDIO_DMA_Reset+0x736>
 8009518:	2320      	movs	r3, #32
 800951a:	4a44      	ldr	r2, [pc, #272]	@ (800962c <SDIO_DMA_Reset+0x848>)
 800951c:	60d3      	str	r3, [r2, #12]
 800951e:	e08a      	b.n	8009636 <SDIO_DMA_Reset+0x852>
 8009520:	4b34      	ldr	r3, [pc, #208]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a35      	ldr	r2, [pc, #212]	@ (80095fc <SDIO_DMA_Reset+0x818>)
 8009528:	4293      	cmp	r3, r2
 800952a:	f000 8081 	beq.w	8009630 <SDIO_DMA_Reset+0x84c>
 800952e:	4b31      	ldr	r3, [pc, #196]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a32      	ldr	r2, [pc, #200]	@ (8009600 <SDIO_DMA_Reset+0x81c>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d05a      	beq.n	80095f0 <SDIO_DMA_Reset+0x80c>
 800953a:	4b2e      	ldr	r3, [pc, #184]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 800953c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a30      	ldr	r2, [pc, #192]	@ (8009604 <SDIO_DMA_Reset+0x820>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d052      	beq.n	80095ec <SDIO_DMA_Reset+0x808>
 8009546:	4b2b      	ldr	r3, [pc, #172]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a2e      	ldr	r2, [pc, #184]	@ (8009608 <SDIO_DMA_Reset+0x824>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d04a      	beq.n	80095e8 <SDIO_DMA_Reset+0x804>
 8009552:	4b28      	ldr	r3, [pc, #160]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a2c      	ldr	r2, [pc, #176]	@ (800960c <SDIO_DMA_Reset+0x828>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d041      	beq.n	80095e2 <SDIO_DMA_Reset+0x7fe>
 800955e:	4b25      	ldr	r3, [pc, #148]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a2a      	ldr	r2, [pc, #168]	@ (8009610 <SDIO_DMA_Reset+0x82c>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d038      	beq.n	80095dc <SDIO_DMA_Reset+0x7f8>
 800956a:	4b22      	ldr	r3, [pc, #136]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 800956c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a28      	ldr	r2, [pc, #160]	@ (8009614 <SDIO_DMA_Reset+0x830>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d02f      	beq.n	80095d6 <SDIO_DMA_Reset+0x7f2>
 8009576:	4b1f      	ldr	r3, [pc, #124]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4a26      	ldr	r2, [pc, #152]	@ (8009618 <SDIO_DMA_Reset+0x834>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d026      	beq.n	80095d0 <SDIO_DMA_Reset+0x7ec>
 8009582:	4b1c      	ldr	r3, [pc, #112]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a24      	ldr	r2, [pc, #144]	@ (800961c <SDIO_DMA_Reset+0x838>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d01d      	beq.n	80095ca <SDIO_DMA_Reset+0x7e6>
 800958e:	4b19      	ldr	r3, [pc, #100]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 8009590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a22      	ldr	r2, [pc, #136]	@ (8009620 <SDIO_DMA_Reset+0x83c>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d014      	beq.n	80095c4 <SDIO_DMA_Reset+0x7e0>
 800959a:	4b16      	ldr	r3, [pc, #88]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 800959c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a20      	ldr	r2, [pc, #128]	@ (8009624 <SDIO_DMA_Reset+0x840>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d00b      	beq.n	80095be <SDIO_DMA_Reset+0x7da>
 80095a6:	4b13      	ldr	r3, [pc, #76]	@ (80095f4 <SDIO_DMA_Reset+0x810>)
 80095a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a1e      	ldr	r2, [pc, #120]	@ (8009628 <SDIO_DMA_Reset+0x844>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d102      	bne.n	80095b8 <SDIO_DMA_Reset+0x7d4>
 80095b2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80095b6:	e03c      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095b8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80095bc:	e039      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095be:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80095c2:	e036      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095c4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80095c8:	e033      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095ca:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80095ce:	e030      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095d0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80095d4:	e02d      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80095da:	e02a      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095dc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80095e0:	e027      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80095e6:	e024      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095e8:	2320      	movs	r3, #32
 80095ea:	e022      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095ec:	2320      	movs	r3, #32
 80095ee:	e020      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095f0:	2320      	movs	r3, #32
 80095f2:	e01e      	b.n	8009632 <SDIO_DMA_Reset+0x84e>
 80095f4:	200008c0 	.word	0x200008c0
 80095f8:	40026058 	.word	0x40026058
 80095fc:	40026010 	.word	0x40026010
 8009600:	40026410 	.word	0x40026410
 8009604:	40026070 	.word	0x40026070
 8009608:	40026470 	.word	0x40026470
 800960c:	40026028 	.word	0x40026028
 8009610:	40026428 	.word	0x40026428
 8009614:	40026088 	.word	0x40026088
 8009618:	40026488 	.word	0x40026488
 800961c:	40026040 	.word	0x40026040
 8009620:	40026440 	.word	0x40026440
 8009624:	400260a0 	.word	0x400260a0
 8009628:	400264a0 	.word	0x400264a0
 800962c:	40026000 	.word	0x40026000
 8009630:	2320      	movs	r3, #32
 8009632:	4a26      	ldr	r2, [pc, #152]	@ (80096cc <SDIO_DMA_Reset+0x8e8>)
 8009634:	6093      	str	r3, [r2, #8]
    }

    // Reset ao perifrico SDIO
    __HAL_RCC_SDIO_FORCE_RESET();
 8009636:	4b26      	ldr	r3, [pc, #152]	@ (80096d0 <SDIO_DMA_Reset+0x8ec>)
 8009638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800963a:	4a25      	ldr	r2, [pc, #148]	@ (80096d0 <SDIO_DMA_Reset+0x8ec>)
 800963c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009640:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_RCC_SDIO_RELEASE_RESET();
 8009642:	4b23      	ldr	r3, [pc, #140]	@ (80096d0 <SDIO_DMA_Reset+0x8ec>)
 8009644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009646:	4a22      	ldr	r2, [pc, #136]	@ (80096d0 <SDIO_DMA_Reset+0x8ec>)
 8009648:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800964c:	6253      	str	r3, [r2, #36]	@ 0x24

    // Re-inicializa SDIO/MMC
    HAL_MMC_DeInit(&hmmc);
 800964e:	4821      	ldr	r0, [pc, #132]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 8009650:	f005 fb1c 	bl	800ec8c <HAL_MMC_DeInit>
    if (HAL_MMC_Init(&hmmc) != HAL_OK) {
 8009654:	481f      	ldr	r0, [pc, #124]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 8009656:	f005 fa50 	bl	800eafa <HAL_MMC_Init>
 800965a:	4603      	mov	r3, r0
 800965c:	2b00      	cmp	r3, #0
 800965e:	d018      	beq.n	8009692 <SDIO_DMA_Reset+0x8ae>
        char msg[] = "Falha ao reinicializar SDIO/MMC!\r\n";
 8009660:	4b1d      	ldr	r3, [pc, #116]	@ (80096d8 <SDIO_DMA_Reset+0x8f4>)
 8009662:	1d3c      	adds	r4, r7, #4
 8009664:	461d      	mov	r5, r3
 8009666:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009668:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800966a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800966c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800966e:	682b      	ldr	r3, [r5, #0]
 8009670:	461a      	mov	r2, r3
 8009672:	8022      	strh	r2, [r4, #0]
 8009674:	3402      	adds	r4, #2
 8009676:	0c1b      	lsrs	r3, r3, #16
 8009678:	7023      	strb	r3, [r4, #0]
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800967a:	1d3b      	adds	r3, r7, #4
 800967c:	4618      	mov	r0, r3
 800967e:	f7f6 fe17 	bl	80002b0 <strlen>
 8009682:	4603      	mov	r3, r0
 8009684:	b29a      	uxth	r2, r3
 8009686:	1d39      	adds	r1, r7, #4
 8009688:	f04f 33ff 	mov.w	r3, #4294967295
 800968c:	4813      	ldr	r0, [pc, #76]	@ (80096dc <SDIO_DMA_Reset+0x8f8>)
 800968e:	f00a fc03 	bl	8013e98 <HAL_UART_Transmit>
    }

    // Religar SDIO ao DMA (caso tenha sido perdido)
    if (hmmc.hdmarx) __HAL_LINKDMA(&hmmc, hdmarx, *hmmc.hdmarx);
 8009692:	4b10      	ldr	r3, [pc, #64]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 8009694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009696:	2b00      	cmp	r3, #0
 8009698:	d007      	beq.n	80096aa <SDIO_DMA_Reset+0x8c6>
 800969a:	4b0e      	ldr	r3, [pc, #56]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 800969c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800969e:	4a0d      	ldr	r2, [pc, #52]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 80096a0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80096a2:	4b0c      	ldr	r3, [pc, #48]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 80096a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096a6:	4a0b      	ldr	r2, [pc, #44]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 80096a8:	639a      	str	r2, [r3, #56]	@ 0x38
    if (hmmc.hdmatx) __HAL_LINKDMA(&hmmc, hdmatx, *hmmc.hdmatx);
 80096aa:	4b0a      	ldr	r3, [pc, #40]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 80096ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d007      	beq.n	80096c2 <SDIO_DMA_Reset+0x8de>
 80096b2:	4b08      	ldr	r3, [pc, #32]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 80096b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096b6:	4a07      	ldr	r2, [pc, #28]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 80096b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80096ba:	4b06      	ldr	r3, [pc, #24]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 80096bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096be:	4a05      	ldr	r2, [pc, #20]	@ (80096d4 <SDIO_DMA_Reset+0x8f0>)
 80096c0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80096c2:	bf00      	nop
 80096c4:	3728      	adds	r7, #40	@ 0x28
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bdb0      	pop	{r4, r5, r7, pc}
 80096ca:	bf00      	nop
 80096cc:	40026000 	.word	0x40026000
 80096d0:	40023800 	.word	0x40023800
 80096d4:	200008c0 	.word	0x200008c0
 80096d8:	0801a8bc 	.word	0x0801a8bc
 80096dc:	20001028 	.word	0x20001028

080096e0 <MMC_WriteBlocks>:


/* Escreve `numBlocks` blocos de 512B a partir de pData no endereo blockStart. */
MMC_Status MMC_WriteBlocks(uint32_t blockStart, uint32_t numBlocks, uint8_t *pData) {
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b086      	sub	sp, #24
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	60f8      	str	r0, [r7, #12]
 80096e8:	60b9      	str	r1, [r7, #8]
 80096ea:	607a      	str	r2, [r7, #4]
    if (HAL_MMC_WriteBlocks_DMA(&hmmc, pData, blockStart, numBlocks) != HAL_OK) {
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	68fa      	ldr	r2, [r7, #12]
 80096f0:	6879      	ldr	r1, [r7, #4]
 80096f2:	4828      	ldr	r0, [pc, #160]	@ (8009794 <MMC_WriteBlocks+0xb4>)
 80096f4:	f005 fbca 	bl	800ee8c <HAL_MMC_WriteBlocks_DMA>
 80096f8:	4603      	mov	r3, r0
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d01f      	beq.n	800973e <MMC_WriteBlocks+0x5e>
    	SDIO_DMA_Reset();
 80096fe:	f7ff fb71 	bl	8008de4 <SDIO_DMA_Reset>
    	if (HAL_MMC_WriteBlocks_DMA(&hmmc, pData, blockStart, numBlocks) != HAL_OK){
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	68fa      	ldr	r2, [r7, #12]
 8009706:	6879      	ldr	r1, [r7, #4]
 8009708:	4822      	ldr	r0, [pc, #136]	@ (8009794 <MMC_WriteBlocks+0xb4>)
 800970a:	f005 fbbf 	bl	800ee8c <HAL_MMC_WriteBlocks_DMA>
 800970e:	4603      	mov	r3, r0
 8009710:	2b00      	cmp	r3, #0
 8009712:	d014      	beq.n	800973e <MMC_WriteBlocks+0x5e>
        	snprintf(uart_msg, sizeof(uart_msg), "Erro: HAL_MMC_WriteBlocks_DMA falhou (0x%08lX)\r\n", hmmc.ErrorCode);
 8009714:	4b1f      	ldr	r3, [pc, #124]	@ (8009794 <MMC_WriteBlocks+0xb4>)
 8009716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009718:	4a1f      	ldr	r2, [pc, #124]	@ (8009798 <MMC_WriteBlocks+0xb8>)
 800971a:	f240 411a 	movw	r1, #1050	@ 0x41a
 800971e:	481f      	ldr	r0, [pc, #124]	@ (800979c <MMC_WriteBlocks+0xbc>)
 8009720:	f00d fb52 	bl	8016dc8 <sniprintf>
        	HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 8009724:	481d      	ldr	r0, [pc, #116]	@ (800979c <MMC_WriteBlocks+0xbc>)
 8009726:	f7f6 fdc3 	bl	80002b0 <strlen>
 800972a:	4603      	mov	r3, r0
 800972c:	b29a      	uxth	r2, r3
 800972e:	f04f 33ff 	mov.w	r3, #4294967295
 8009732:	491a      	ldr	r1, [pc, #104]	@ (800979c <MMC_WriteBlocks+0xbc>)
 8009734:	481a      	ldr	r0, [pc, #104]	@ (80097a0 <MMC_WriteBlocks+0xc0>)
 8009736:	f00a fbaf 	bl	8013e98 <HAL_UART_Transmit>
        	return MMC_ERROR;
 800973a:	2301      	movs	r3, #1
 800973c:	e026      	b.n	800978c <MMC_WriteBlocks+0xac>
    	}
    }
    /* Espera at o fim da transferncia */
    uint32_t tick = HAL_GetTick();
 800973e:	f002 fdf9 	bl	800c334 <HAL_GetTick>
 8009742:	6178      	str	r0, [r7, #20]
    while (HAL_MMC_GetCardState(&hmmc) != HAL_MMC_CARD_TRANSFER) {
 8009744:	e01b      	b.n	800977e <MMC_WriteBlocks+0x9e>
        if ((HAL_GetTick() - tick) > MMC_TIMEOUT) {
 8009746:	f002 fdf5 	bl	800c334 <HAL_GetTick>
 800974a:	4602      	mov	r2, r0
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	1ad3      	subs	r3, r2, r3
 8009750:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009754:	4293      	cmp	r3, r2
 8009756:	d912      	bls.n	800977e <MMC_WriteBlocks+0x9e>
        	snprintf(uart_msg, sizeof(uart_msg), "Erro: Timeout no HAL_MMC_GetCardState durante escrita\r\n");
 8009758:	4a12      	ldr	r2, [pc, #72]	@ (80097a4 <MMC_WriteBlocks+0xc4>)
 800975a:	f240 411a 	movw	r1, #1050	@ 0x41a
 800975e:	480f      	ldr	r0, [pc, #60]	@ (800979c <MMC_WriteBlocks+0xbc>)
 8009760:	f00d fb32 	bl	8016dc8 <sniprintf>
        	HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 8009764:	480d      	ldr	r0, [pc, #52]	@ (800979c <MMC_WriteBlocks+0xbc>)
 8009766:	f7f6 fda3 	bl	80002b0 <strlen>
 800976a:	4603      	mov	r3, r0
 800976c:	b29a      	uxth	r2, r3
 800976e:	f04f 33ff 	mov.w	r3, #4294967295
 8009772:	490a      	ldr	r1, [pc, #40]	@ (800979c <MMC_WriteBlocks+0xbc>)
 8009774:	480a      	ldr	r0, [pc, #40]	@ (80097a0 <MMC_WriteBlocks+0xc0>)
 8009776:	f00a fb8f 	bl	8013e98 <HAL_UART_Transmit>
            return MMC_TIMEOUT_;
 800977a:	2302      	movs	r3, #2
 800977c:	e006      	b.n	800978c <MMC_WriteBlocks+0xac>
    while (HAL_MMC_GetCardState(&hmmc) != HAL_MMC_CARD_TRANSFER) {
 800977e:	4805      	ldr	r0, [pc, #20]	@ (8009794 <MMC_WriteBlocks+0xb4>)
 8009780:	f006 f92a 	bl	800f9d8 <HAL_MMC_GetCardState>
 8009784:	4603      	mov	r3, r0
 8009786:	2b04      	cmp	r3, #4
 8009788:	d1dd      	bne.n	8009746 <MMC_WriteBlocks+0x66>
        }
    }
    return MMC_OK;
 800978a:	2300      	movs	r3, #0
}
 800978c:	4618      	mov	r0, r3
 800978e:	3718      	adds	r7, #24
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}
 8009794:	200008c0 	.word	0x200008c0
 8009798:	0801a8e0 	.word	0x0801a8e0
 800979c:	20002fa4 	.word	0x20002fa4
 80097a0:	20001028 	.word	0x20001028
 80097a4:	0801a914 	.word	0x0801a914

080097a8 <MMC_ReadBlocks>:

/* L `numBlocks` blocos de 512B para pData a partir do endereo blockStart. */
MMC_Status MMC_ReadBlocks(uint32_t blockStart, uint32_t numBlocks, uint8_t *pData) {
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b086      	sub	sp, #24
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	60b9      	str	r1, [r7, #8]
 80097b2:	607a      	str	r2, [r7, #4]
    if (HAL_MMC_ReadBlocks_DMA(&hmmc, pData, blockStart, numBlocks) != HAL_OK) {
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	68fa      	ldr	r2, [r7, #12]
 80097b8:	6879      	ldr	r1, [r7, #4]
 80097ba:	4837      	ldr	r0, [pc, #220]	@ (8009898 <MMC_ReadBlocks+0xf0>)
 80097bc:	f005 fa86 	bl	800eccc <HAL_MMC_ReadBlocks_DMA>
 80097c0:	4603      	mov	r3, r0
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d01f      	beq.n	8009806 <MMC_ReadBlocks+0x5e>
    	SDIO_DMA_Reset();
 80097c6:	f7ff fb0d 	bl	8008de4 <SDIO_DMA_Reset>
    	if (HAL_MMC_ReadBlocks_DMA(&hmmc, pData, blockStart, numBlocks) != HAL_OK) {
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	68fa      	ldr	r2, [r7, #12]
 80097ce:	6879      	ldr	r1, [r7, #4]
 80097d0:	4831      	ldr	r0, [pc, #196]	@ (8009898 <MMC_ReadBlocks+0xf0>)
 80097d2:	f005 fa7b 	bl	800eccc <HAL_MMC_ReadBlocks_DMA>
 80097d6:	4603      	mov	r3, r0
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d014      	beq.n	8009806 <MMC_ReadBlocks+0x5e>
			snprintf(uart_msg, sizeof(uart_msg), "Erro: HAL_MMC_ReadBlocks_DMA falhou (0x%08lX)\r\n", hmmc.ErrorCode);
 80097dc:	4b2e      	ldr	r3, [pc, #184]	@ (8009898 <MMC_ReadBlocks+0xf0>)
 80097de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097e0:	4a2e      	ldr	r2, [pc, #184]	@ (800989c <MMC_ReadBlocks+0xf4>)
 80097e2:	f240 411a 	movw	r1, #1050	@ 0x41a
 80097e6:	482e      	ldr	r0, [pc, #184]	@ (80098a0 <MMC_ReadBlocks+0xf8>)
 80097e8:	f00d faee 	bl	8016dc8 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 80097ec:	482c      	ldr	r0, [pc, #176]	@ (80098a0 <MMC_ReadBlocks+0xf8>)
 80097ee:	f7f6 fd5f 	bl	80002b0 <strlen>
 80097f2:	4603      	mov	r3, r0
 80097f4:	b29a      	uxth	r2, r3
 80097f6:	f04f 33ff 	mov.w	r3, #4294967295
 80097fa:	4929      	ldr	r1, [pc, #164]	@ (80098a0 <MMC_ReadBlocks+0xf8>)
 80097fc:	4829      	ldr	r0, [pc, #164]	@ (80098a4 <MMC_ReadBlocks+0xfc>)
 80097fe:	f00a fb4b 	bl	8013e98 <HAL_UART_Transmit>
			return MMC_ERROR;
 8009802:	2301      	movs	r3, #1
 8009804:	e043      	b.n	800988e <MMC_ReadBlocks+0xe6>
    	}
    }
    uint32_t tick = HAL_GetTick();
 8009806:	f002 fd95 	bl	800c334 <HAL_GetTick>
 800980a:	6178      	str	r0, [r7, #20]
    while (HAL_MMC_GetCardState(&hmmc) != HAL_MMC_CARD_TRANSFER) {
 800980c:	e01b      	b.n	8009846 <MMC_ReadBlocks+0x9e>
        if ((HAL_GetTick() - tick) > MMC_TIMEOUT) {
 800980e:	f002 fd91 	bl	800c334 <HAL_GetTick>
 8009812:	4602      	mov	r2, r0
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	1ad3      	subs	r3, r2, r3
 8009818:	f242 7210 	movw	r2, #10000	@ 0x2710
 800981c:	4293      	cmp	r3, r2
 800981e:	d912      	bls.n	8009846 <MMC_ReadBlocks+0x9e>
        	snprintf(uart_msg, sizeof(uart_msg), "Erro: Timeout no HAL_MMC_GetCardState durante leitura\r\n");
 8009820:	4a21      	ldr	r2, [pc, #132]	@ (80098a8 <MMC_ReadBlocks+0x100>)
 8009822:	f240 411a 	movw	r1, #1050	@ 0x41a
 8009826:	481e      	ldr	r0, [pc, #120]	@ (80098a0 <MMC_ReadBlocks+0xf8>)
 8009828:	f00d face 	bl	8016dc8 <sniprintf>
        	HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 800982c:	481c      	ldr	r0, [pc, #112]	@ (80098a0 <MMC_ReadBlocks+0xf8>)
 800982e:	f7f6 fd3f 	bl	80002b0 <strlen>
 8009832:	4603      	mov	r3, r0
 8009834:	b29a      	uxth	r2, r3
 8009836:	f04f 33ff 	mov.w	r3, #4294967295
 800983a:	4919      	ldr	r1, [pc, #100]	@ (80098a0 <MMC_ReadBlocks+0xf8>)
 800983c:	4819      	ldr	r0, [pc, #100]	@ (80098a4 <MMC_ReadBlocks+0xfc>)
 800983e:	f00a fb2b 	bl	8013e98 <HAL_UART_Transmit>
            return MMC_TIMEOUT_;
 8009842:	2302      	movs	r3, #2
 8009844:	e023      	b.n	800988e <MMC_ReadBlocks+0xe6>
    while (HAL_MMC_GetCardState(&hmmc) != HAL_MMC_CARD_TRANSFER) {
 8009846:	4814      	ldr	r0, [pc, #80]	@ (8009898 <MMC_ReadBlocks+0xf0>)
 8009848:	f006 f8c6 	bl	800f9d8 <HAL_MMC_GetCardState>
 800984c:	4603      	mov	r3, r0
 800984e:	2b04      	cmp	r3, #4
 8009850:	d1dd      	bne.n	800980e <MMC_ReadBlocks+0x66>
        }
    }

    snprintf(uart_msg, sizeof(uart_msg), "Dados lidos (hex): ");
 8009852:	4a16      	ldr	r2, [pc, #88]	@ (80098ac <MMC_ReadBlocks+0x104>)
 8009854:	f240 411a 	movw	r1, #1050	@ 0x41a
 8009858:	4811      	ldr	r0, [pc, #68]	@ (80098a0 <MMC_ReadBlocks+0xf8>)
 800985a:	f00d fab5 	bl	8016dc8 <sniprintf>
    /*for (int i = 0; i < 32; i++) {
        char temp[5];
        snprintf(temp, sizeof(temp), "%02X ", pData[i]);
        strncat(uart_msg, temp, sizeof(uart_msg) - strlen(uart_msg) - 1);
    }*/
    strncat(uart_msg, "\r\n", sizeof(uart_msg) - strlen(uart_msg) - 1);
 800985e:	4810      	ldr	r0, [pc, #64]	@ (80098a0 <MMC_ReadBlocks+0xf8>)
 8009860:	f7f6 fd26 	bl	80002b0 <strlen>
 8009864:	4603      	mov	r3, r0
 8009866:	f5c3 6383 	rsb	r3, r3, #1048	@ 0x418
 800986a:	3301      	adds	r3, #1
 800986c:	461a      	mov	r2, r3
 800986e:	4910      	ldr	r1, [pc, #64]	@ (80098b0 <MMC_ReadBlocks+0x108>)
 8009870:	480b      	ldr	r0, [pc, #44]	@ (80098a0 <MMC_ReadBlocks+0xf8>)
 8009872:	f00d fbfb 	bl	801706c <strncat>
    HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 8009876:	480a      	ldr	r0, [pc, #40]	@ (80098a0 <MMC_ReadBlocks+0xf8>)
 8009878:	f7f6 fd1a 	bl	80002b0 <strlen>
 800987c:	4603      	mov	r3, r0
 800987e:	b29a      	uxth	r2, r3
 8009880:	f04f 33ff 	mov.w	r3, #4294967295
 8009884:	4906      	ldr	r1, [pc, #24]	@ (80098a0 <MMC_ReadBlocks+0xf8>)
 8009886:	4807      	ldr	r0, [pc, #28]	@ (80098a4 <MMC_ReadBlocks+0xfc>)
 8009888:	f00a fb06 	bl	8013e98 <HAL_UART_Transmit>


    return MMC_OK;
 800988c:	2300      	movs	r3, #0
}
 800988e:	4618      	mov	r0, r3
 8009890:	3718      	adds	r7, #24
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	200008c0 	.word	0x200008c0
 800989c:	0801a94c 	.word	0x0801a94c
 80098a0:	20002fa4 	.word	0x20002fa4
 80098a4:	20001028 	.word	0x20001028
 80098a8:	0801a97c 	.word	0x0801a97c
 80098ac:	0801a9b4 	.word	0x0801a9b4
 80098b0:	0801a9c8 	.word	0x0801a9c8

080098b4 <save_data_to_mem>:
    }
    snprintf(msg, sizeof(msg), "\r\nFim do bloco 0\r\n");
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}

void save_data_to_mem(Sensor *sensor) {
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b082      	sub	sp, #8
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
    if (sensor->index >= (sensor_length / 2) && sensor->sent_low == 0) {
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80098c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098c6:	d327      	bcc.n	8009918 <save_data_to_mem+0x64>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d122      	bne.n	8009918 <save_data_to_mem+0x64>
        sensor->memBlock = memBlock++;
 80098d2:	4b28      	ldr	r3, [pc, #160]	@ (8009974 <save_data_to_mem+0xc0>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	1c5a      	adds	r2, r3, #1
 80098d8:	4926      	ldr	r1, [pc, #152]	@ (8009974 <save_data_to_mem+0xc0>)
 80098da:	600a      	str	r2, [r1, #0]
 80098dc:	687a      	ldr	r2, [r7, #4]
 80098de:	f8c2 3408 	str.w	r3, [r2, #1032]	@ 0x408
        update_memBlock_nr();
 80098e2:	f7ff f9b9 	bl	8008c58 <update_memBlock_nr>
		if (MMC_WriteBlocks(sensor->memBlock, (sensor_length/2) / 512, (uint8_t*)sensor->data) == MMC_OK) {
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80098ec:	687a      	ldr	r2, [r7, #4]
 80098ee:	2101      	movs	r1, #1
 80098f0:	4618      	mov	r0, r3
 80098f2:	f7ff fef5 	bl	80096e0 <MMC_WriteBlocks>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d008      	beq.n	800990e <save_data_to_mem+0x5a>
        	//snprintf(uart_msg, sizeof(uart_msg), "[LOW]  Sensor %d OK bloco %d\r\n", sensor->sensorType, sensor->memBlock);
        } else {
            snprintf(uart_msg, sizeof(uart_msg), "[LOW] Sensor %d ERRO escrita MMC\r\n", sensor->sensorType);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f893 340c 	ldrb.w	r3, [r3, #1036]	@ 0x40c
 8009902:	4a1d      	ldr	r2, [pc, #116]	@ (8009978 <save_data_to_mem+0xc4>)
 8009904:	f240 411a 	movw	r1, #1050	@ 0x41a
 8009908:	481c      	ldr	r0, [pc, #112]	@ (800997c <save_data_to_mem+0xc8>)
 800990a:	f00d fa5d 	bl	8016dc8 <sniprintf>
        }
        //HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
        sensor->sent_low = 1;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2201      	movs	r2, #1
 8009912:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
        }
        //HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
        sensor->send_high = 0;
        //HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_4);
    }
}
 8009916:	e028      	b.n	800996a <save_data_to_mem+0xb6>
    } else if (sensor->send_high == 1){
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f893 3403 	ldrb.w	r3, [r3, #1027]	@ 0x403
 800991e:	2b01      	cmp	r3, #1
 8009920:	d123      	bne.n	800996a <save_data_to_mem+0xb6>
        sensor->memBlock = memBlock++;
 8009922:	4b14      	ldr	r3, [pc, #80]	@ (8009974 <save_data_to_mem+0xc0>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	1c5a      	adds	r2, r3, #1
 8009928:	4912      	ldr	r1, [pc, #72]	@ (8009974 <save_data_to_mem+0xc0>)
 800992a:	600a      	str	r2, [r1, #0]
 800992c:	687a      	ldr	r2, [r7, #4]
 800992e:	f8c2 3408 	str.w	r3, [r2, #1032]	@ 0x408
        update_memBlock_nr();
 8009932:	f7ff f991 	bl	8008c58 <update_memBlock_nr>
        if (MMC_WriteBlocks(sensor->memBlock, (sensor_length/2) / 512, (uint8_t*)&sensor->data[sensor_length / 2]) == MMC_OK) {
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f8d3 0408 	ldr.w	r0, [r3, #1032]	@ 0x408
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8009942:	461a      	mov	r2, r3
 8009944:	2101      	movs	r1, #1
 8009946:	f7ff fecb 	bl	80096e0 <MMC_WriteBlocks>
 800994a:	4603      	mov	r3, r0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d008      	beq.n	8009962 <save_data_to_mem+0xae>
            snprintf(uart_msg, sizeof(uart_msg), "[HIGH] Sensor %d ERRO escrita MMC\r\n", sensor->sensorType);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f893 340c 	ldrb.w	r3, [r3, #1036]	@ 0x40c
 8009956:	4a0a      	ldr	r2, [pc, #40]	@ (8009980 <save_data_to_mem+0xcc>)
 8009958:	f240 411a 	movw	r1, #1050	@ 0x41a
 800995c:	4807      	ldr	r0, [pc, #28]	@ (800997c <save_data_to_mem+0xc8>)
 800995e:	f00d fa33 	bl	8016dc8 <sniprintf>
        sensor->send_high = 0;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2200      	movs	r2, #0
 8009966:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
}
 800996a:	bf00      	nop
 800996c:	3708      	adds	r7, #8
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}
 8009972:	bf00      	nop
 8009974:	200001fc 	.word	0x200001fc
 8009978:	0801aabc 	.word	0x0801aabc
 800997c:	20002fa4 	.word	0x20002fa4
 8009980:	0801aae0 	.word	0x0801aae0

08009984 <SDIO_ReadAllData>:

//#define block_nr_to_start 56374U
#define block_nr_to_start 1U


void SDIO_ReadAllData(void) {
 8009984:	b580      	push	{r7, lr}
 8009986:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 800998a:	af00      	add	r7, sp, #0
    char msg[64];

    /* 1. Actualizar memBlock com o valor guardado no bloco 0 */
    get_memBlock_nr();
 800998c:	f7ff f988 	bl	8008ca0 <get_memBlock_nr>

    /* Se memBlock for zero, no h dados para ler */
    if (memBlock == 0U) {
 8009990:	4b82      	ldr	r3, [pc, #520]	@ (8009b9c <SDIO_ReadAllData+0x218>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d115      	bne.n	80099c4 <SDIO_ReadAllData+0x40>
        snprintf(msg, sizeof(msg), "Nenhum dado gravado. memBlock = 0\r\n");
 8009998:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800999c:	4a80      	ldr	r2, [pc, #512]	@ (8009ba0 <SDIO_ReadAllData+0x21c>)
 800999e:	2140      	movs	r1, #64	@ 0x40
 80099a0:	4618      	mov	r0, r3
 80099a2:	f00d fa11 	bl	8016dc8 <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80099a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80099aa:	4618      	mov	r0, r3
 80099ac:	f7f6 fc80 	bl	80002b0 <strlen>
 80099b0:	4603      	mov	r3, r0
 80099b2:	b29a      	uxth	r2, r3
 80099b4:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 80099b8:	f04f 33ff 	mov.w	r3, #4294967295
 80099bc:	4879      	ldr	r0, [pc, #484]	@ (8009ba4 <SDIO_ReadAllData+0x220>)
 80099be:	f00a fa6b 	bl	8013e98 <HAL_UART_Transmit>
        return;
 80099c2:	e0e6      	b.n	8009b92 <SDIO_ReadAllData+0x20e>

    /* 2. Calcular ltimo bloco vlido.
       Na aplicao original, memBlock aponta para o prximo bloco livre;
       portanto, o ltimo bloco de dados  memBlock - 1.
       Ajuste conforme o seu esquema de gravao (ex.: se usar bloco 0 para dados). */
    uint32_t lastBlock = (memBlock > 0U) ? (memBlock - 1U) : 0U;
 80099c4:	4b75      	ldr	r3, [pc, #468]	@ (8009b9c <SDIO_ReadAllData+0x218>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d003      	beq.n	80099d4 <SDIO_ReadAllData+0x50>
 80099cc:	4b73      	ldr	r3, [pc, #460]	@ (8009b9c <SDIO_ReadAllData+0x218>)
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	3b01      	subs	r3, #1
 80099d2:	e000      	b.n	80099d6 <SDIO_ReadAllData+0x52>
 80099d4:	2300      	movs	r3, #0
 80099d6:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c

    /* 3. Informar incio da transferncia */
    snprintf(msg, sizeof(msg), "Enviando dados dos blocos 1 a %lu\r\n",
 80099da:	f507 7002 	add.w	r0, r7, #520	@ 0x208
 80099de:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 80099e2:	4a71      	ldr	r2, [pc, #452]	@ (8009ba8 <SDIO_ReadAllData+0x224>)
 80099e4:	2140      	movs	r1, #64	@ 0x40
 80099e6:	f00d f9ef 	bl	8016dc8 <sniprintf>
             (unsigned long)lastBlock);
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80099ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80099ee:	4618      	mov	r0, r3
 80099f0:	f7f6 fc5e 	bl	80002b0 <strlen>
 80099f4:	4603      	mov	r3, r0
 80099f6:	b29a      	uxth	r2, r3
 80099f8:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 80099fc:	f04f 33ff 	mov.w	r3, #4294967295
 8009a00:	4868      	ldr	r0, [pc, #416]	@ (8009ba4 <SDIO_ReadAllData+0x220>)
 8009a02:	f00a fa49 	bl	8013e98 <HAL_UART_Transmit>

    /* 4. Buffer para um bloco de 512 bytes */
    uint8_t rxBuf[512];

    /* 5. Percorrer todos os blocos de dados */
    for (uint32_t blk = block_nr_to_start; blk <= lastBlock; blk++) {
 8009a06:	2301      	movs	r3, #1
 8009a08:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
 8009a0c:	e0a5      	b.n	8009b5a <SDIO_ReadAllData+0x1d6>
        /* Mensagem de incio do bloco */
        snprintf(msg, sizeof(msg), "Inicio do bloco %lu\r\n",
 8009a0e:	f507 7002 	add.w	r0, r7, #520	@ 0x208
 8009a12:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8009a16:	4a65      	ldr	r2, [pc, #404]	@ (8009bac <SDIO_ReadAllData+0x228>)
 8009a18:	2140      	movs	r1, #64	@ 0x40
 8009a1a:	f00d f9d5 	bl	8016dc8 <sniprintf>
                 (unsigned long)blk);
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8009a1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8009a22:	4618      	mov	r0, r3
 8009a24:	f7f6 fc44 	bl	80002b0 <strlen>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	b29a      	uxth	r2, r3
 8009a2c:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 8009a30:	f04f 33ff 	mov.w	r3, #4294967295
 8009a34:	485b      	ldr	r0, [pc, #364]	@ (8009ba4 <SDIO_ReadAllData+0x220>)
 8009a36:	f00a fa2f 	bl	8013e98 <HAL_UART_Transmit>

        /* Ler bloco: um bloco (512 bytes) por vez */
        if (MMC_ReadBlocks(blk, 1U, rxBuf) != MMC_OK) {
 8009a3a:	f107 0308 	add.w	r3, r7, #8
 8009a3e:	461a      	mov	r2, r3
 8009a40:	2101      	movs	r1, #1
 8009a42:	f8d7 0254 	ldr.w	r0, [r7, #596]	@ 0x254
 8009a46:	f7ff feaf 	bl	80097a8 <MMC_ReadBlocks>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d016      	beq.n	8009a7e <SDIO_ReadAllData+0xfa>
            snprintf(msg, sizeof(msg), "Erro ao ler bloco %lu\r\n",
 8009a50:	f507 7002 	add.w	r0, r7, #520	@ 0x208
 8009a54:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8009a58:	4a55      	ldr	r2, [pc, #340]	@ (8009bb0 <SDIO_ReadAllData+0x22c>)
 8009a5a:	2140      	movs	r1, #64	@ 0x40
 8009a5c:	f00d f9b4 	bl	8016dc8 <sniprintf>
                     (unsigned long)blk);
            HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8009a60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8009a64:	4618      	mov	r0, r3
 8009a66:	f7f6 fc23 	bl	80002b0 <strlen>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	b29a      	uxth	r2, r3
 8009a6e:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 8009a72:	f04f 33ff 	mov.w	r3, #4294967295
 8009a76:	484b      	ldr	r0, [pc, #300]	@ (8009ba4 <SDIO_ReadAllData+0x220>)
 8009a78:	f00a fa0e 	bl	8013e98 <HAL_UART_Transmit>
            return;
 8009a7c:	e089      	b.n	8009b92 <SDIO_ReadAllData+0x20e>

        /* Esperar o carto ficar pronto.
           A ST recomenda verificar o estado da transferncia aps cada
           leitura com HAL_MMC_GetCardState():contentReference[oaicite:0]{index=0}.
         */
        uint32_t t0 = HAL_GetTick();
 8009a7e:	f002 fc59 	bl	800c334 <HAL_GetTick>
 8009a82:	f8c7 0248 	str.w	r0, [r7, #584]	@ 0x248
        while (HAL_MMC_GetCardState(&hmmc) != HAL_MMC_CARD_TRANSFER) {
 8009a86:	e020      	b.n	8009aca <SDIO_ReadAllData+0x146>
            if ((HAL_GetTick() - t0) > MMC_TIMEOUT) {
 8009a88:	f002 fc54 	bl	800c334 <HAL_GetTick>
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 8009a92:	1ad3      	subs	r3, r2, r3
 8009a94:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d916      	bls.n	8009aca <SDIO_ReadAllData+0x146>
                snprintf(msg, sizeof(msg), "Timeout ao ler bloco %lu\r\n",
 8009a9c:	f507 7002 	add.w	r0, r7, #520	@ 0x208
 8009aa0:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8009aa4:	4a43      	ldr	r2, [pc, #268]	@ (8009bb4 <SDIO_ReadAllData+0x230>)
 8009aa6:	2140      	movs	r1, #64	@ 0x40
 8009aa8:	f00d f98e 	bl	8016dc8 <sniprintf>
                         (unsigned long)blk);
                HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg),
 8009aac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f7f6 fbfd 	bl	80002b0 <strlen>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	b29a      	uxth	r2, r3
 8009aba:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 8009abe:	f04f 33ff 	mov.w	r3, #4294967295
 8009ac2:	4838      	ldr	r0, [pc, #224]	@ (8009ba4 <SDIO_ReadAllData+0x220>)
 8009ac4:	f00a f9e8 	bl	8013e98 <HAL_UART_Transmit>
                                  HAL_MAX_DELAY);
                return;
 8009ac8:	e063      	b.n	8009b92 <SDIO_ReadAllData+0x20e>
        while (HAL_MMC_GetCardState(&hmmc) != HAL_MMC_CARD_TRANSFER) {
 8009aca:	483b      	ldr	r0, [pc, #236]	@ (8009bb8 <SDIO_ReadAllData+0x234>)
 8009acc:	f005 ff84 	bl	800f9d8 <HAL_MMC_GetCardState>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	2b04      	cmp	r3, #4
 8009ad4:	d1d8      	bne.n	8009a88 <SDIO_ReadAllData+0x104>
            }
        }

        /* Transmitir 512 bytes em hexadecimal pela UART */
        for (size_t i = 0U; i < sizeof(rxBuf); i++) {
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 8009adc:	e01d      	b.n	8009b1a <SDIO_ReadAllData+0x196>
            char hexByte[4];
            snprintf(hexByte, sizeof(hexByte), "%02X ", rxBuf[i]);
 8009ade:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8009ae2:	f5a3 7214 	sub.w	r2, r3, #592	@ 0x250
 8009ae6:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8009aea:	4413      	add	r3, r2
 8009aec:	781b      	ldrb	r3, [r3, #0]
 8009aee:	1d38      	adds	r0, r7, #4
 8009af0:	4a32      	ldr	r2, [pc, #200]	@ (8009bbc <SDIO_ReadAllData+0x238>)
 8009af2:	2104      	movs	r1, #4
 8009af4:	f00d f968 	bl	8016dc8 <sniprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)hexByte,
                              strlen(hexByte), HAL_MAX_DELAY);
 8009af8:	1d3b      	adds	r3, r7, #4
 8009afa:	4618      	mov	r0, r3
 8009afc:	f7f6 fbd8 	bl	80002b0 <strlen>
 8009b00:	4603      	mov	r3, r0
            HAL_UART_Transmit(&huart2, (uint8_t*)hexByte,
 8009b02:	b29a      	uxth	r2, r3
 8009b04:	1d39      	adds	r1, r7, #4
 8009b06:	f04f 33ff 	mov.w	r3, #4294967295
 8009b0a:	4826      	ldr	r0, [pc, #152]	@ (8009ba4 <SDIO_ReadAllData+0x220>)
 8009b0c:	f00a f9c4 	bl	8013e98 <HAL_UART_Transmit>
        for (size_t i = 0U; i < sizeof(rxBuf); i++) {
 8009b10:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8009b14:	3301      	adds	r3, #1
 8009b16:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 8009b1a:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8009b1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b22:	d3dc      	bcc.n	8009ade <SDIO_ReadAllData+0x15a>
        }

        /* Mensagem de fim do bloco */
        snprintf(msg, sizeof(msg), "\r\nFim do bloco %lu\r\n",
 8009b24:	f507 7002 	add.w	r0, r7, #520	@ 0x208
 8009b28:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8009b2c:	4a24      	ldr	r2, [pc, #144]	@ (8009bc0 <SDIO_ReadAllData+0x23c>)
 8009b2e:	2140      	movs	r1, #64	@ 0x40
 8009b30:	f00d f94a 	bl	8016dc8 <sniprintf>
                 (unsigned long)blk);
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8009b34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8009b38:	4618      	mov	r0, r3
 8009b3a:	f7f6 fbb9 	bl	80002b0 <strlen>
 8009b3e:	4603      	mov	r3, r0
 8009b40:	b29a      	uxth	r2, r3
 8009b42:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 8009b46:	f04f 33ff 	mov.w	r3, #4294967295
 8009b4a:	4816      	ldr	r0, [pc, #88]	@ (8009ba4 <SDIO_ReadAllData+0x220>)
 8009b4c:	f00a f9a4 	bl	8013e98 <HAL_UART_Transmit>
    for (uint32_t blk = block_nr_to_start; blk <= lastBlock; blk++) {
 8009b50:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8009b54:	3301      	adds	r3, #1
 8009b56:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
 8009b5a:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 8009b5e:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8009b62:	429a      	cmp	r2, r3
 8009b64:	f67f af53 	bls.w	8009a0e <SDIO_ReadAllData+0x8a>
    }

    /* 6. Indicar concluso */
    snprintf(msg, sizeof(msg), "\r\nFim da transferncia de dados\r\n");
 8009b68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8009b6c:	4a15      	ldr	r2, [pc, #84]	@ (8009bc4 <SDIO_ReadAllData+0x240>)
 8009b6e:	2140      	movs	r1, #64	@ 0x40
 8009b70:	4618      	mov	r0, r3
 8009b72:	f00d f929 	bl	8016dc8 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8009b76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f7f6 fb98 	bl	80002b0 <strlen>
 8009b80:	4603      	mov	r3, r0
 8009b82:	b29a      	uxth	r2, r3
 8009b84:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 8009b88:	f04f 33ff 	mov.w	r3, #4294967295
 8009b8c:	4805      	ldr	r0, [pc, #20]	@ (8009ba4 <SDIO_ReadAllData+0x220>)
 8009b8e:	f00a f983 	bl	8013e98 <HAL_UART_Transmit>
}
 8009b92:	f507 7716 	add.w	r7, r7, #600	@ 0x258
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop
 8009b9c:	200001fc 	.word	0x200001fc
 8009ba0:	0801abd4 	.word	0x0801abd4
 8009ba4:	20001028 	.word	0x20001028
 8009ba8:	0801abf8 	.word	0x0801abf8
 8009bac:	0801ac1c 	.word	0x0801ac1c
 8009bb0:	0801ac34 	.word	0x0801ac34
 8009bb4:	0801ac4c 	.word	0x0801ac4c
 8009bb8:	200008c0 	.word	0x200008c0
 8009bbc:	0801aaa0 	.word	0x0801aaa0
 8009bc0:	0801ac68 	.word	0x0801ac68
 8009bc4:	0801ac80 	.word	0x0801ac80

08009bc8 <HAL_UARTEx_RxEventCallback>:
int flagGPS=0;
uint8_t rx_dma_buffer[NMEA_BUF_SIZE];  // Buffer DMA para recepo
int flagLoRaModuleInitialized=0;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b082      	sub	sp, #8
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	460b      	mov	r3, r1
 8009bd2:	807b      	strh	r3, [r7, #2]
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,1);
    if (huart->Instance == UART4) {
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a08      	ldr	r2, [pc, #32]	@ (8009bfc <HAL_UARTEx_RxEventCallback+0x34>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d109      	bne.n	8009bf2 <HAL_UARTEx_RxEventCallback+0x2a>
    	flagLoRaGPS= flagLoRaModuleInitialized & 1;
 8009bde:	4b08      	ldr	r3, [pc, #32]	@ (8009c00 <HAL_UARTEx_RxEventCallback+0x38>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f003 0301 	and.w	r3, r3, #1
 8009be6:	4a07      	ldr	r2, [pc, #28]	@ (8009c04 <HAL_UARTEx_RxEventCallback+0x3c>)
 8009be8:	6013      	str	r3, [r2, #0]
    	gps_RxEventCallback(Size);
 8009bea:	887b      	ldrh	r3, [r7, #2]
 8009bec:	4618      	mov	r0, r3
 8009bee:	f7fd ffdb 	bl	8007ba8 <gps_RxEventCallback>

    }
    //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,0);
}
 8009bf2:	bf00      	nop
 8009bf4:	3708      	adds	r7, #8
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
 8009bfa:	bf00      	nop
 8009bfc:	40004c00 	.word	0x40004c00
 8009c00:	200039d4 	.word	0x200039d4
 8009c04:	20003a90 	.word	0x20003a90

08009c08 <HAL_SPI_TxRxCpltCallback>:




//interrupt do SPI
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
	if (hspi->Instance == SPI1) {
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	4a04      	ldr	r2, [pc, #16]	@ (8009c28 <HAL_SPI_TxRxCpltCallback+0x20>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d101      	bne.n	8009c1e <HAL_SPI_TxRxCpltCallback+0x16>
		IMU_TxRxCpltCallback();
 8009c1a:	f7fe fc69 	bl	80084f0 <IMU_TxRxCpltCallback>

	}
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,0);
}
 8009c1e:	bf00      	nop
 8009c20:	3708      	adds	r7, #8
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
 8009c26:	bf00      	nop
 8009c28:	40013000 	.word	0x40013000

08009c2c <HAL_TIM_PeriodElapsedCallback>:
int flagLoRaOil=0;



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b082      	sub	sp, #8
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM1)
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4a45      	ldr	r2, [pc, #276]	@ (8009d50 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d169      	bne.n	8009d12 <HAL_TIM_PeriodElapsedCallback+0xe6>
  {
	/*if(counter % 4 == 0){ //50Hz
		//Strain_gauge_ISR();
	}*/
	if(counter % 20 == 0){ //10Hz
 8009c3e:	4b45      	ldr	r3, [pc, #276]	@ (8009d54 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8009c40:	6819      	ldr	r1, [r3, #0]
 8009c42:	4b45      	ldr	r3, [pc, #276]	@ (8009d58 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8009c44:	fb83 2301 	smull	r2, r3, r3, r1
 8009c48:	10da      	asrs	r2, r3, #3
 8009c4a:	17cb      	asrs	r3, r1, #31
 8009c4c:	1ad2      	subs	r2, r2, r3
 8009c4e:	4613      	mov	r3, r2
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	4413      	add	r3, r2
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	1aca      	subs	r2, r1, r3
 8009c58:	2a00      	cmp	r2, #0
 8009c5a:	d111      	bne.n	8009c80 <HAL_TIM_PeriodElapsedCallback+0x54>
		ICM20948_ISR(1);
 8009c5c:	2001      	movs	r0, #1
 8009c5e:	f7fe fe59 	bl	8008914 <ICM20948_ISR>
		Speed_ISR();
 8009c62:	f7fe ffaf 	bl	8008bc4 <Speed_ISR>
		//flagLoRaGPS= flagLoRaModuleInitialized & 1;
		flagLoRaSpeed= flagLoRaModuleInitialized & 1;
 8009c66:	4b3d      	ldr	r3, [pc, #244]	@ (8009d5c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f003 0301 	and.w	r3, r3, #1
 8009c6e:	4a3c      	ldr	r2, [pc, #240]	@ (8009d60 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8009c70:	6013      	str	r3, [r2, #0]
		flagLoRaOil= flagLoRaModuleInitialized & 1;
 8009c72:	4b3a      	ldr	r3, [pc, #232]	@ (8009d5c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f003 0301 	and.w	r3, r3, #1
 8009c7a:	4a3a      	ldr	r2, [pc, #232]	@ (8009d64 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8009c7c:	6013      	str	r3, [r2, #0]
 8009c7e:	e002      	b.n	8009c86 <HAL_TIM_PeriodElapsedCallback+0x5a>
	}else{
		ICM20948_ISR(0);
 8009c80:	2000      	movs	r0, #0
 8009c82:	f7fe fe47 	bl	8008914 <ICM20948_ISR>
	}
	if(counter % 100 == 0) {  // 2Hz
 8009c86:	4b33      	ldr	r3, [pc, #204]	@ (8009d54 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8009c88:	681a      	ldr	r2, [r3, #0]
 8009c8a:	4b37      	ldr	r3, [pc, #220]	@ (8009d68 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8009c8c:	fb83 1302 	smull	r1, r3, r3, r2
 8009c90:	1159      	asrs	r1, r3, #5
 8009c92:	17d3      	asrs	r3, r2, #31
 8009c94:	1acb      	subs	r3, r1, r3
 8009c96:	2164      	movs	r1, #100	@ 0x64
 8009c98:	fb01 f303 	mul.w	r3, r1, r3
 8009c9c:	1ad3      	subs	r3, r2, r3
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d10b      	bne.n	8009cba <HAL_TIM_PeriodElapsedCallback+0x8e>
		//IMU_Attitude_ISR();
		flagLoRaIMUAttitude= flagLoRaModuleInitialized & 1;
 8009ca2:	4b2e      	ldr	r3, [pc, #184]	@ (8009d5c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f003 0301 	and.w	r3, r3, #1
 8009caa:	4a30      	ldr	r2, [pc, #192]	@ (8009d6c <HAL_TIM_PeriodElapsedCallback+0x140>)
 8009cac:	6013      	str	r3, [r2, #0]
		flagLoRaCAN2Hz= flagLoRaModuleInitialized & 1;
 8009cae:	4b2b      	ldr	r3, [pc, #172]	@ (8009d5c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f003 0301 	and.w	r3, r3, #1
 8009cb6:	4a2e      	ldr	r2, [pc, #184]	@ (8009d70 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8009cb8:	6013      	str	r3, [r2, #0]
	}
	if(counter % 200 == 0) {  // 1Hz
 8009cba:	4b26      	ldr	r3, [pc, #152]	@ (8009d54 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	4b2a      	ldr	r3, [pc, #168]	@ (8009d68 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8009cc0:	fb83 1302 	smull	r1, r3, r3, r2
 8009cc4:	1199      	asrs	r1, r3, #6
 8009cc6:	17d3      	asrs	r3, r2, #31
 8009cc8:	1acb      	subs	r3, r1, r3
 8009cca:	21c8      	movs	r1, #200	@ 0xc8
 8009ccc:	fb01 f303 	mul.w	r3, r1, r3
 8009cd0:	1ad3      	subs	r3, r2, r3
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d105      	bne.n	8009ce2 <HAL_TIM_PeriodElapsedCallback+0xb6>
		flagLoRaCAN1Hz= flagLoRaModuleInitialized & 1;
 8009cd6:	4b21      	ldr	r3, [pc, #132]	@ (8009d5c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f003 0301 	and.w	r3, r3, #1
 8009cde:	4a25      	ldr	r2, [pc, #148]	@ (8009d74 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8009ce0:	6013      	str	r3, [r2, #0]
	}


	Oil_pressure_ISR();
 8009ce2:	f001 fa87 	bl	800b1f4 <Oil_pressure_ISR>
	Front_suspension_magnet_ISR();
 8009ce6:	f7fe ff7b 	bl	8008be0 <Front_suspension_magnet_ISR>
	//Front_suspension_vision_ISR();
	Rear_suspension_ISR();
 8009cea:	f7fe ff8d 	bl	8008c08 <Rear_suspension_ISR>
	Steering_angle_ISR();
 8009cee:	f7fe ff9f 	bl	8008c30 <Steering_angle_ISR>

	counter=(counter+1) % 10000;
 8009cf2:	4b18      	ldr	r3, [pc, #96]	@ (8009d54 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	1c5a      	adds	r2, r3, #1
 8009cf8:	4b1f      	ldr	r3, [pc, #124]	@ (8009d78 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8009cfa:	fb83 1302 	smull	r1, r3, r3, r2
 8009cfe:	1319      	asrs	r1, r3, #12
 8009d00:	17d3      	asrs	r3, r2, #31
 8009d02:	1acb      	subs	r3, r1, r3
 8009d04:	f242 7110 	movw	r1, #10000	@ 0x2710
 8009d08:	fb01 f303 	mul.w	r3, r1, r3
 8009d0c:	1ad3      	subs	r3, r2, r3
 8009d0e:	4a11      	ldr	r2, [pc, #68]	@ (8009d54 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8009d10:	6013      	str	r3, [r2, #0]
  }
  if(htim->Instance == TIM14)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a19      	ldr	r2, [pc, #100]	@ (8009d7c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d10d      	bne.n	8009d38 <HAL_TIM_PeriodElapsedCallback+0x10c>
  {
	  counter_ms = (counter_ms + 1) % 1000;
 8009d1c:	4b18      	ldr	r3, [pc, #96]	@ (8009d80 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	1c5a      	adds	r2, r3, #1
 8009d22:	4b18      	ldr	r3, [pc, #96]	@ (8009d84 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8009d24:	fba3 1302 	umull	r1, r3, r3, r2
 8009d28:	099b      	lsrs	r3, r3, #6
 8009d2a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8009d2e:	fb01 f303 	mul.w	r3, r1, r3
 8009d32:	1ad3      	subs	r3, r2, r3
 8009d34:	4a12      	ldr	r2, [pc, #72]	@ (8009d80 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8009d36:	6013      	str	r3, [r2, #0]
  }
  if (htim == canopenNodeSTM32->timerHandle) {
 8009d38:	4b13      	ldr	r3, [pc, #76]	@ (8009d88 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	687a      	ldr	r2, [r7, #4]
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d101      	bne.n	8009d48 <HAL_TIM_PeriodElapsedCallback+0x11c>
      canopen_app_interrupt();
 8009d44:	f7fd fad2 	bl	80072ec <canopen_app_interrupt>
  }
}
 8009d48:	bf00      	nop
 8009d4a:	3708      	adds	r7, #8
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}
 8009d50:	40010000 	.word	0x40010000
 8009d54:	20003a8c 	.word	0x20003a8c
 8009d58:	66666667 	.word	0x66666667
 8009d5c:	200039d4 	.word	0x200039d4
 8009d60:	20003aa0 	.word	0x20003aa0
 8009d64:	20003aa4 	.word	0x20003aa4
 8009d68:	51eb851f 	.word	0x51eb851f
 8009d6c:	20003a94 	.word	0x20003a94
 8009d70:	20003a9c 	.word	0x20003a9c
 8009d74:	20003a98 	.word	0x20003a98
 8009d78:	68db8bad 	.word	0x68db8bad
 8009d7c:	40002000 	.word	0x40002000
 8009d80:	20001d04 	.word	0x20001d04
 8009d84:	10624dd3 	.word	0x10624dd3
 8009d88:	200003f0 	.word	0x200003f0

08009d8c <canopeninit___>:
//
//////////////////////////////////////////////////////////////////////////////////////////////////////77/
Sensor CAN;
CANopenNodeSTM32 canOpenNodeSTM32;

void canopeninit___(){
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	af00      	add	r7, sp, #0
	canOpenNodeSTM32.CANHandle = &hcan1;
 8009d90:	4b09      	ldr	r3, [pc, #36]	@ (8009db8 <canopeninit___+0x2c>)
 8009d92:	4a0a      	ldr	r2, [pc, #40]	@ (8009dbc <canopeninit___+0x30>)
 8009d94:	609a      	str	r2, [r3, #8]
	canOpenNodeSTM32.HWInitFunction = MX_CAN1_Init;
 8009d96:	4b08      	ldr	r3, [pc, #32]	@ (8009db8 <canopeninit___+0x2c>)
 8009d98:	4a09      	ldr	r2, [pc, #36]	@ (8009dc0 <canopeninit___+0x34>)
 8009d9a:	60da      	str	r2, [r3, #12]
	canOpenNodeSTM32.timerHandle = &htim14;
 8009d9c:	4b06      	ldr	r3, [pc, #24]	@ (8009db8 <canopeninit___+0x2c>)
 8009d9e:	4a09      	ldr	r2, [pc, #36]	@ (8009dc4 <canopeninit___+0x38>)
 8009da0:	605a      	str	r2, [r3, #4]
	canOpenNodeSTM32.desiredNodeID = 1;
 8009da2:	4b05      	ldr	r3, [pc, #20]	@ (8009db8 <canopeninit___+0x2c>)
 8009da4:	2201      	movs	r2, #1
 8009da6:	701a      	strb	r2, [r3, #0]
	canOpenNodeSTM32.baudrate = 125;
 8009da8:	4b03      	ldr	r3, [pc, #12]	@ (8009db8 <canopeninit___+0x2c>)
 8009daa:	227d      	movs	r2, #125	@ 0x7d
 8009dac:	805a      	strh	r2, [r3, #2]
	canopen_app_init(&canOpenNodeSTM32);
 8009dae:	4802      	ldr	r0, [pc, #8]	@ (8009db8 <canopeninit___+0x2c>)
 8009db0:	f7fd f8de 	bl	8006f70 <canopen_app_init>
}
 8009db4:	bf00      	nop
 8009db6:	bd80      	pop	{r7, pc}
 8009db8:	20003eb8 	.word	0x20003eb8
 8009dbc:	20000878 	.word	0x20000878
 8009dc0:	0800a245 	.word	0x0800a245
 8009dc4:	20000f98 	.word	0x20000f98

08009dc8 <HAL_ADC_ConvCpltCallback>:
//              Oil Sensor
//
//////////////////////////////////////////////////////////////////////////////////////////////////////77/
Sensor oil_sensor;
// Callback de converso completa do ADC  chamado quando ADC1 terminar uma converso
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b084      	sub	sp, #16
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
    // Verifica se o callback veio do ADC1
    if (hadc->Instance == ADC1) {
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	4a08      	ldr	r2, [pc, #32]	@ (8009df8 <HAL_ADC_ConvCpltCallback+0x30>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d10a      	bne.n	8009df0 <HAL_ADC_ConvCpltCallback+0x28>
        // L o valor convertido do ADC (0-4095 para 12 bits)
        uint16_t adcValue = HAL_ADC_GetValue(hadc);
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f002 fd0c 	bl	800c7f8 <HAL_ADC_GetValue>
 8009de0:	4603      	mov	r3, r0
 8009de2:	81fb      	strh	r3, [r7, #14]

		//snprintf((char *)tx_buffer, sizeof(tx_buffer),"%d\r\n",adcValue);
		//HAL_UART_Transmit(&huart2, tx_buffer, strlen((char *)tx_buffer), HAL_MAX_DELAY);
        save_data_to_sensor(&oil_sensor,adcValue);
 8009de4:	89fb      	ldrh	r3, [r7, #14]
 8009de6:	b2db      	uxtb	r3, r3
 8009de8:	4619      	mov	r1, r3
 8009dea:	4804      	ldr	r0, [pc, #16]	@ (8009dfc <HAL_ADC_ConvCpltCallback+0x34>)
 8009dec:	f001 f9a2 	bl	800b134 <save_data_to_sensor>

    	//char msg[64];
    	//sprintf(msg, "ADC = %lu\r\n",adcValue);
    	//HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
    }
}
 8009df0:	bf00      	nop
 8009df2:	3710      	adds	r7, #16
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}
 8009df8:	40012000 	.word	0x40012000
 8009dfc:	20003ed0 	.word	0x20003ed0

08009e00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009e00:	b5b0      	push	{r4, r5, r7, lr}
 8009e02:	b09c      	sub	sp, #112	@ 0x70
 8009e04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009e06:	f002 fa2f 	bl	800c268 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009e0a:	f000 f95b 	bl	800a0c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009e0e:	f000 fee7 	bl	800abe0 <MX_GPIO_Init>
  MX_DMA_Init();
 8009e12:	f000 fe87 	bl	800ab24 <MX_DMA_Init>
  MX_SPI1_Init();
 8009e16:	f000 fadb 	bl	800a3d0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8009e1a:	f000 fe59 	bl	800aad0 <MX_USART2_UART_Init>
  MX_SDIO_MMC_Init();
 8009e1e:	f000 faa7 	bl	800a370 <MX_SDIO_MMC_Init>
  MX_RTC_Init();
 8009e22:	f000 fa45 	bl	800a2b0 <MX_RTC_Init>
  MX_UART4_Init();
 8009e26:	f000 fe29 	bl	800aa7c <MX_UART4_Init>
  MX_TIM14_Init();
 8009e2a:	f000 fe05 	bl	800aa38 <MX_TIM14_Init>
  MX_CAN1_Init();
 8009e2e:	f000 fa09 	bl	800a244 <MX_CAN1_Init>
  MX_TIM4_Init();
 8009e32:	f000 fcc3 	bl	800a7bc <MX_TIM4_Init>
  MX_TIM3_Init();
 8009e36:	f000 fc23 	bl	800a680 <MX_TIM3_Init>
  MX_TIM8_Init();
 8009e3a:	f000 fd5d 	bl	800a8f8 <MX_TIM8_Init>
  MX_SPI2_Init();
 8009e3e:	f000 fafd 	bl	800a43c <MX_SPI2_Init>
  MX_TIM1_Init();
 8009e42:	f000 fb31 	bl	800a4a8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8009e46:	f000 fb7f 	bl	800a548 <MX_TIM2_Init>
  MX_ADC1_Init();
 8009e4a:	f000 f9a9 	bl	800a1a0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  snprintf(uart_msg, sizeof(uart_msg), "All STM32 peripherals configured!\r\n");
 8009e4e:	4a84      	ldr	r2, [pc, #528]	@ (800a060 <main+0x260>)
 8009e50:	f240 411a 	movw	r1, #1050	@ 0x41a
 8009e54:	4883      	ldr	r0, [pc, #524]	@ (800a064 <main+0x264>)
 8009e56:	f00c ffb7 	bl	8016dc8 <sniprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 8009e5a:	4882      	ldr	r0, [pc, #520]	@ (800a064 <main+0x264>)
 8009e5c:	f7f6 fa28 	bl	80002b0 <strlen>
 8009e60:	4603      	mov	r3, r0
 8009e62:	b29a      	uxth	r2, r3
 8009e64:	f04f 33ff 	mov.w	r3, #4294967295
 8009e68:	497e      	ldr	r1, [pc, #504]	@ (800a064 <main+0x264>)
 8009e6a:	487f      	ldr	r0, [pc, #508]	@ (800a068 <main+0x268>)
 8009e6c:	f00a f814 	bl	8013e98 <HAL_UART_Transmit>


  __HAL_MMC_DISABLE(&hmmc);
 8009e70:	4b7e      	ldr	r3, [pc, #504]	@ (800a06c <main+0x26c>)
 8009e72:	2200      	movs	r2, #0
 8009e74:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hmmc.Instance->CLKCR, SDIO_CLKCR_CLKDIV, 2);  // ~6 MHz
 8009e76:	4b7e      	ldr	r3, [pc, #504]	@ (800a070 <main+0x270>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	685b      	ldr	r3, [r3, #4]
 8009e7c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009e80:	4b7b      	ldr	r3, [pc, #492]	@ (800a070 <main+0x270>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f042 0202 	orr.w	r2, r2, #2
 8009e88:	605a      	str	r2, [r3, #4]
  __HAL_MMC_ENABLE(&hmmc);
 8009e8a:	4b78      	ldr	r3, [pc, #480]	@ (800a06c <main+0x26c>)
 8009e8c:	2201      	movs	r2, #1
 8009e8e:	601a      	str	r2, [r3, #0]

  int extract_data=0;
 8009e90:	2300      	movs	r3, #0
 8009e92:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (extract_data){
 8009e94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d003      	beq.n	8009ea2 <main+0xa2>
	  SDIO_ReadAllData();
 8009e9a:	f7ff fd73 	bl	8009984 <SDIO_ReadAllData>
	  while(1);
 8009e9e:	bf00      	nop
 8009ea0:	e7fd      	b.n	8009e9e <main+0x9e>
  }

  int reset_mem=0;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	667b      	str	r3, [r7, #100]	@ 0x64
  if(reset_mem)
 8009ea6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d001      	beq.n	8009eb0 <main+0xb0>
	  update_memBlock_nr();
 8009eac:	f7fe fed4 	bl	8008c58 <update_memBlock_nr>
  get_memBlock_nr();
 8009eb0:	f7fe fef6 	bl	8008ca0 <get_memBlock_nr>


  // Incio LoRa
  char startMsg[] = "\r\nIniciando transmissor LoRa...\r\n";
 8009eb4:	4b6f      	ldr	r3, [pc, #444]	@ (800a074 <main+0x274>)
 8009eb6:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8009eba:	461d      	mov	r5, r3
 8009ebc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009ebe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009ec0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009ec2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009ec4:	682b      	ldr	r3, [r5, #0]
 8009ec6:	8023      	strh	r3, [r4, #0]
  int LoRaStartTries = 0;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  HAL_UART_Transmit(&huart2, (uint8_t*)startMsg, strlen(startMsg), HAL_MAX_DELAY);
 8009ecc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	f7f6 f9ed 	bl	80002b0 <strlen>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	b29a      	uxth	r2, r3
 8009eda:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8009ede:	f04f 33ff 	mov.w	r3, #4294967295
 8009ee2:	4861      	ldr	r0, [pc, #388]	@ (800a068 <main+0x268>)
 8009ee4:	f009 ffd8 	bl	8013e98 <HAL_UART_Transmit>
  while (RFM95_Init() != RFM95_OK && LoRaStartTries < 10) {
 8009ee8:	e01c      	b.n	8009f24 <main+0x124>
      // Se falhar, tentar outra vez
      char errMsg[] = "Falha na iniciacao do RFM95! Vou tentar outra vez.\r\n";
 8009eea:	4b63      	ldr	r3, [pc, #396]	@ (800a078 <main+0x278>)
 8009eec:	1d3c      	adds	r4, r7, #4
 8009eee:	461d      	mov	r5, r3
 8009ef0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009ef2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009ef4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009ef6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009ef8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009efa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009efc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009f00:	6020      	str	r0, [r4, #0]
 8009f02:	3404      	adds	r4, #4
 8009f04:	7021      	strb	r1, [r4, #0]
      HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, strlen(errMsg), HAL_MAX_DELAY);
 8009f06:	1d3b      	adds	r3, r7, #4
 8009f08:	4618      	mov	r0, r3
 8009f0a:	f7f6 f9d1 	bl	80002b0 <strlen>
 8009f0e:	4603      	mov	r3, r0
 8009f10:	b29a      	uxth	r2, r3
 8009f12:	1d39      	adds	r1, r7, #4
 8009f14:	f04f 33ff 	mov.w	r3, #4294967295
 8009f18:	4853      	ldr	r0, [pc, #332]	@ (800a068 <main+0x268>)
 8009f1a:	f009 ffbd 	bl	8013e98 <HAL_UART_Transmit>
      LoRaStartTries++;
 8009f1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f20:	3301      	adds	r3, #1
 8009f22:	66fb      	str	r3, [r7, #108]	@ 0x6c
  while (RFM95_Init() != RFM95_OK && LoRaStartTries < 10) {
 8009f24:	f000 ff56 	bl	800add4 <RFM95_Init>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d002      	beq.n	8009f34 <main+0x134>
 8009f2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f30:	2b09      	cmp	r3, #9
 8009f32:	ddda      	ble.n	8009eea <main+0xea>
      //HAL_Delay(10);
  }
  if(LoRaStartTries < 10)
 8009f34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f36:	2b09      	cmp	r3, #9
 8009f38:	dc03      	bgt.n	8009f42 <main+0x142>
	  flagLoRaModuleInitialized=1;
 8009f3a:	4b50      	ldr	r3, [pc, #320]	@ (800a07c <main+0x27c>)
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	601a      	str	r2, [r3, #0]
 8009f40:	e014      	b.n	8009f6c <main+0x16c>
  else {
	  char errMsg[] = "ERRO modulo LoRa nao iniciado!\r\n";
 8009f42:	4b4f      	ldr	r3, [pc, #316]	@ (800a080 <main+0x280>)
 8009f44:	1d3c      	adds	r4, r7, #4
 8009f46:	461d      	mov	r5, r3
 8009f48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009f4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009f4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009f4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009f50:	682b      	ldr	r3, [r5, #0]
 8009f52:	7023      	strb	r3, [r4, #0]
	  HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, strlen(errMsg), HAL_MAX_DELAY);
 8009f54:	1d3b      	adds	r3, r7, #4
 8009f56:	4618      	mov	r0, r3
 8009f58:	f7f6 f9aa 	bl	80002b0 <strlen>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	b29a      	uxth	r2, r3
 8009f60:	1d39      	adds	r1, r7, #4
 8009f62:	f04f 33ff 	mov.w	r3, #4294967295
 8009f66:	4840      	ldr	r0, [pc, #256]	@ (800a068 <main+0x268>)
 8009f68:	f009 ff96 	bl	8013e98 <HAL_UART_Transmit>
  };

  ICM20948_Setup();
 8009f6c:	f7fe fc78 	bl	8008860 <ICM20948_Setup>
  canopeninit___();
 8009f70:	f7ff ff0c 	bl	8009d8c <canopeninit___>

  accel.sensorType=1;
 8009f74:	4b43      	ldr	r3, [pc, #268]	@ (800a084 <main+0x284>)
 8009f76:	2201      	movs	r2, #1
 8009f78:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
  gyro.sensorType=2;
 8009f7c:	4b42      	ldr	r3, [pc, #264]	@ (800a088 <main+0x288>)
 8009f7e:	2202      	movs	r2, #2
 8009f80:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
  mag.sensorType=3;
 8009f84:	4b41      	ldr	r3, [pc, #260]	@ (800a08c <main+0x28c>)
 8009f86:	2203      	movs	r2, #3
 8009f88:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
  gps.sensorType=4;
 8009f8c:	4b40      	ldr	r3, [pc, #256]	@ (800a090 <main+0x290>)
 8009f8e:	2204      	movs	r2, #4
 8009f90:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
  CAN.sensorType=5;
 8009f94:	4b3f      	ldr	r3, [pc, #252]	@ (800a094 <main+0x294>)
 8009f96:	2205      	movs	r2, #5
 8009f98:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
  speed_sensor.sensorType=6;
 8009f9c:	4b3e      	ldr	r3, [pc, #248]	@ (800a098 <main+0x298>)
 8009f9e:	2206      	movs	r2, #6
 8009fa0:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
  oil_sensor.sensorType=7;
 8009fa4:	4b3d      	ldr	r3, [pc, #244]	@ (800a09c <main+0x29c>)
 8009fa6:	2207      	movs	r2, #7
 8009fa8:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
  front_susp_sensor.sensorType=8;
 8009fac:	4b3c      	ldr	r3, [pc, #240]	@ (800a0a0 <main+0x2a0>)
 8009fae:	2208      	movs	r2, #8
 8009fb0:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
  rear_susp_sensor.sensorType=9;
 8009fb4:	4b3b      	ldr	r3, [pc, #236]	@ (800a0a4 <main+0x2a4>)
 8009fb6:	2209      	movs	r2, #9
 8009fb8:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
  steering_angle_sensor.sensorType=10;
 8009fbc:	4b3a      	ldr	r3, [pc, #232]	@ (800a0a8 <main+0x2a8>)
 8009fbe:	220a      	movs	r2, #10
 8009fc0:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c


  update_timestamp();
 8009fc4:	f001 f81e 	bl	800b004 <update_timestamp>
  uint32_t timestampprevious=timestamp;
 8009fc8:	4b38      	ldr	r3, [pc, #224]	@ (800a0ac <main+0x2ac>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	663b      	str	r3, [r7, #96]	@ 0x60
  while (timestampprevious == timestamp){
 8009fce:	e001      	b.n	8009fd4 <main+0x1d4>
	  update_timestamp();
 8009fd0:	f001 f818 	bl	800b004 <update_timestamp>
  while (timestampprevious == timestamp){
 8009fd4:	4b35      	ldr	r3, [pc, #212]	@ (800a0ac <main+0x2ac>)
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d0f8      	beq.n	8009fd0 <main+0x1d0>
  }
  HAL_TIM_Base_Start_IT(&htim14); // Iniciar o timer com interrupes
 8009fde:	4834      	ldr	r0, [pc, #208]	@ (800a0b0 <main+0x2b0>)
 8009fe0:	f008 fd02 	bl	80129e8 <HAL_TIM_Base_Start_IT>


  // Inicia a recepo pela UART
  snprintf(uart_msg, sizeof(uart_msg), " espera da receo GNSS...\r\n");
 8009fe4:	4a33      	ldr	r2, [pc, #204]	@ (800a0b4 <main+0x2b4>)
 8009fe6:	f240 411a 	movw	r1, #1050	@ 0x41a
 8009fea:	481e      	ldr	r0, [pc, #120]	@ (800a064 <main+0x264>)
 8009fec:	f00c feec 	bl	8016dc8 <sniprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 8009ff0:	481c      	ldr	r0, [pc, #112]	@ (800a064 <main+0x264>)
 8009ff2:	f7f6 f95d 	bl	80002b0 <strlen>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	b29a      	uxth	r2, r3
 8009ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8009ffe:	4919      	ldr	r1, [pc, #100]	@ (800a064 <main+0x264>)
 800a000:	4819      	ldr	r0, [pc, #100]	@ (800a068 <main+0x268>)
 800a002:	f009 ff49 	bl	8013e98 <HAL_UART_Transmit>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_dma_buffer, NMEA_BUF_SIZE);
 800a006:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a00a:	492b      	ldr	r1, [pc, #172]	@ (800a0b8 <main+0x2b8>)
 800a00c:	482b      	ldr	r0, [pc, #172]	@ (800a0bc <main+0x2bc>)
 800a00e:	f009 ffce 	bl	8013fae <HAL_UARTEx_ReceiveToIdle_DMA>

  HAL_TIM_Base_Start_IT(&htim1); // Iniciar o timer com interrupes
 800a012:	482b      	ldr	r0, [pc, #172]	@ (800a0c0 <main+0x2c0>)
 800a014:	f008 fce8 	bl	80129e8 <HAL_TIM_Base_Start_IT>
	  //write_IMU_data();
	  //write_gps_data();
	  //write_brake_pressure_data();


	  save_data_to_mem(&accel);
 800a018:	481a      	ldr	r0, [pc, #104]	@ (800a084 <main+0x284>)
 800a01a:	f7ff fc4b 	bl	80098b4 <save_data_to_mem>
	  save_data_to_mem(&gyro);
 800a01e:	481a      	ldr	r0, [pc, #104]	@ (800a088 <main+0x288>)
 800a020:	f7ff fc48 	bl	80098b4 <save_data_to_mem>
	  save_data_to_mem(&mag);
 800a024:	4819      	ldr	r0, [pc, #100]	@ (800a08c <main+0x28c>)
 800a026:	f7ff fc45 	bl	80098b4 <save_data_to_mem>
	  save_data_to_mem(&gps);
 800a02a:	4819      	ldr	r0, [pc, #100]	@ (800a090 <main+0x290>)
 800a02c:	f7ff fc42 	bl	80098b4 <save_data_to_mem>
	  save_data_to_mem(&CAN);
 800a030:	4818      	ldr	r0, [pc, #96]	@ (800a094 <main+0x294>)
 800a032:	f7ff fc3f 	bl	80098b4 <save_data_to_mem>
	  save_data_to_mem(&speed_sensor);
 800a036:	4818      	ldr	r0, [pc, #96]	@ (800a098 <main+0x298>)
 800a038:	f7ff fc3c 	bl	80098b4 <save_data_to_mem>
	  save_data_to_mem(&oil_sensor);
 800a03c:	4817      	ldr	r0, [pc, #92]	@ (800a09c <main+0x29c>)
 800a03e:	f7ff fc39 	bl	80098b4 <save_data_to_mem>
	  save_data_to_mem(&front_susp_sensor);
 800a042:	4817      	ldr	r0, [pc, #92]	@ (800a0a0 <main+0x2a0>)
 800a044:	f7ff fc36 	bl	80098b4 <save_data_to_mem>
	  save_data_to_mem(&rear_susp_sensor);
 800a048:	4816      	ldr	r0, [pc, #88]	@ (800a0a4 <main+0x2a4>)
 800a04a:	f7ff fc33 	bl	80098b4 <save_data_to_mem>
	  save_data_to_mem(&steering_angle_sensor);
 800a04e:	4816      	ldr	r0, [pc, #88]	@ (800a0a8 <main+0x2a8>)
 800a050:	f7ff fc30 	bl	80098b4 <save_data_to_mem>


	  SendLoRa();
 800a054:	f000 ff92 	bl	800af7c <SendLoRa>
	  canopen_app_process();
 800a058:	f7fd f8dc 	bl	8007214 <canopen_app_process>
	  save_data_to_mem(&accel);
 800a05c:	bf00      	nop
 800a05e:	e7db      	b.n	800a018 <main+0x218>
 800a060:	0801aca4 	.word	0x0801aca4
 800a064:	20002fa4 	.word	0x20002fa4
 800a068:	20001028 	.word	0x20001028
 800a06c:	422580a0 	.word	0x422580a0
 800a070:	200008c0 	.word	0x200008c0
 800a074:	0801acec 	.word	0x0801acec
 800a078:	0801ad10 	.word	0x0801ad10
 800a07c:	200039d4 	.word	0x200039d4
 800a080:	0801ad48 	.word	0x0801ad48
 800a084:	200010d0 	.word	0x200010d0
 800a088:	200014e0 	.word	0x200014e0
 800a08c:	200018f0 	.word	0x200018f0
 800a090:	200033c0 	.word	0x200033c0
 800a094:	20003aa8 	.word	0x20003aa8
 800a098:	20001d54 	.word	0x20001d54
 800a09c:	20003ed0 	.word	0x20003ed0
 800a0a0:	20002164 	.word	0x20002164
 800a0a4:	20002574 	.word	0x20002574
 800a0a8:	20002984 	.word	0x20002984
 800a0ac:	20001d00 	.word	0x20001d00
 800a0b0:	20000f98 	.word	0x20000f98
 800a0b4:	0801acc8 	.word	0x0801acc8
 800a0b8:	200037d4 	.word	0x200037d4
 800a0bc:	20000fe0 	.word	0x20000fe0
 800a0c0:	20000e30 	.word	0x20000e30

0800a0c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b094      	sub	sp, #80	@ 0x50
 800a0c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a0ca:	f107 031c 	add.w	r3, r7, #28
 800a0ce:	2234      	movs	r2, #52	@ 0x34
 800a0d0:	2100      	movs	r1, #0
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	f00c ffc2 	bl	801705c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a0d8:	f107 0308 	add.w	r3, r7, #8
 800a0dc:	2200      	movs	r2, #0
 800a0de:	601a      	str	r2, [r3, #0]
 800a0e0:	605a      	str	r2, [r3, #4]
 800a0e2:	609a      	str	r2, [r3, #8]
 800a0e4:	60da      	str	r2, [r3, #12]
 800a0e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	607b      	str	r3, [r7, #4]
 800a0ec:	4b2a      	ldr	r3, [pc, #168]	@ (800a198 <SystemClock_Config+0xd4>)
 800a0ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0f0:	4a29      	ldr	r2, [pc, #164]	@ (800a198 <SystemClock_Config+0xd4>)
 800a0f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a0f6:	6413      	str	r3, [r2, #64]	@ 0x40
 800a0f8:	4b27      	ldr	r3, [pc, #156]	@ (800a198 <SystemClock_Config+0xd4>)
 800a0fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a100:	607b      	str	r3, [r7, #4]
 800a102:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800a104:	2300      	movs	r3, #0
 800a106:	603b      	str	r3, [r7, #0]
 800a108:	4b24      	ldr	r3, [pc, #144]	@ (800a19c <SystemClock_Config+0xd8>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800a110:	4a22      	ldr	r2, [pc, #136]	@ (800a19c <SystemClock_Config+0xd8>)
 800a112:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a116:	6013      	str	r3, [r2, #0]
 800a118:	4b20      	ldr	r3, [pc, #128]	@ (800a19c <SystemClock_Config+0xd8>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a120:	603b      	str	r3, [r7, #0]
 800a122:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800a124:	2306      	movs	r3, #6
 800a126:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800a128:	2301      	movs	r3, #1
 800a12a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a12c:	2301      	movs	r3, #1
 800a12e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800a130:	2310      	movs	r3, #16
 800a132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a134:	2302      	movs	r3, #2
 800a136:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800a138:	2300      	movs	r3, #0
 800a13a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800a13c:	2310      	movs	r3, #16
 800a13e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 800a140:	23c0      	movs	r3, #192	@ 0xc0
 800a142:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800a144:	2302      	movs	r3, #2
 800a146:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800a148:	2304      	movs	r3, #4
 800a14a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800a14c:	2302      	movs	r3, #2
 800a14e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a150:	f107 031c 	add.w	r3, r7, #28
 800a154:	4618      	mov	r0, r3
 800a156:	f006 fecb 	bl	8010ef0 <HAL_RCC_OscConfig>
 800a15a:	4603      	mov	r3, r0
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d001      	beq.n	800a164 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800a160:	f000 fdd4 	bl	800ad0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a164:	230f      	movs	r3, #15
 800a166:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800a168:	2300      	movs	r3, #0
 800a16a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a16c:	2300      	movs	r3, #0
 800a16e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800a170:	2300      	movs	r3, #0
 800a172:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a174:	2300      	movs	r3, #0
 800a176:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800a178:	f107 0308 	add.w	r3, r7, #8
 800a17c:	2100      	movs	r1, #0
 800a17e:	4618      	mov	r0, r3
 800a180:	f006 f8c8 	bl	8010314 <HAL_RCC_ClockConfig>
 800a184:	4603      	mov	r3, r0
 800a186:	2b00      	cmp	r3, #0
 800a188:	d001      	beq.n	800a18e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800a18a:	f000 fdbf 	bl	800ad0c <Error_Handler>
  }
}
 800a18e:	bf00      	nop
 800a190:	3750      	adds	r7, #80	@ 0x50
 800a192:	46bd      	mov	sp, r7
 800a194:	bd80      	pop	{r7, pc}
 800a196:	bf00      	nop
 800a198:	40023800 	.word	0x40023800
 800a19c:	40007000 	.word	0x40007000

0800a1a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800a1a6:	463b      	mov	r3, r7
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	601a      	str	r2, [r3, #0]
 800a1ac:	605a      	str	r2, [r3, #4]
 800a1ae:	609a      	str	r2, [r3, #8]
 800a1b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800a1b2:	4b21      	ldr	r3, [pc, #132]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1b4:	4a21      	ldr	r2, [pc, #132]	@ (800a23c <MX_ADC1_Init+0x9c>)
 800a1b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800a1b8:	4b1f      	ldr	r3, [pc, #124]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800a1be:	4b1e      	ldr	r3, [pc, #120]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800a1c4:	4b1c      	ldr	r3, [pc, #112]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800a1ca:	4b1b      	ldr	r3, [pc, #108]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1cc:	2201      	movs	r2, #1
 800a1ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a1d0:	4b19      	ldr	r3, [pc, #100]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a1d8:	4b17      	ldr	r3, [pc, #92]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1da:	2200      	movs	r2, #0
 800a1dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a1de:	4b16      	ldr	r3, [pc, #88]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1e0:	4a17      	ldr	r2, [pc, #92]	@ (800a240 <MX_ADC1_Init+0xa0>)
 800a1e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a1e4:	4b14      	ldr	r3, [pc, #80]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800a1ea:	4b13      	ldr	r3, [pc, #76]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1ec:	2201      	movs	r2, #1
 800a1ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800a1f0:	4b11      	ldr	r3, [pc, #68]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a1f8:	4b0f      	ldr	r3, [pc, #60]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a1fa:	2201      	movs	r2, #1
 800a1fc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a1fe:	480e      	ldr	r0, [pc, #56]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a200:	f002 f8c8 	bl	800c394 <HAL_ADC_Init>
 800a204:	4603      	mov	r3, r0
 800a206:	2b00      	cmp	r3, #0
 800a208:	d001      	beq.n	800a20e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800a20a:	f000 fd7f 	bl	800ad0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800a20e:	2309      	movs	r3, #9
 800a210:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800a212:	2301      	movs	r3, #1
 800a214:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800a216:	2301      	movs	r3, #1
 800a218:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a21a:	463b      	mov	r3, r7
 800a21c:	4619      	mov	r1, r3
 800a21e:	4806      	ldr	r0, [pc, #24]	@ (800a238 <MX_ADC1_Init+0x98>)
 800a220:	f002 fb0c 	bl	800c83c <HAL_ADC_ConfigChannel>
 800a224:	4603      	mov	r3, r0
 800a226:	2b00      	cmp	r3, #0
 800a228:	d001      	beq.n	800a22e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800a22a:	f000 fd6f 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800a22e:	bf00      	nop
 800a230:	3710      	adds	r7, #16
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
 800a236:	bf00      	nop
 800a238:	20000830 	.word	0x20000830
 800a23c:	40012000 	.word	0x40012000
 800a240:	0f000001 	.word	0x0f000001

0800a244 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800a248:	4b17      	ldr	r3, [pc, #92]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a24a:	4a18      	ldr	r2, [pc, #96]	@ (800a2ac <MX_CAN1_Init+0x68>)
 800a24c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 1;
 800a24e:	4b16      	ldr	r3, [pc, #88]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a250:	2201      	movs	r2, #1
 800a252:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800a254:	4b14      	ldr	r3, [pc, #80]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a256:	2200      	movs	r2, #0
 800a258:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800a25a:	4b13      	ldr	r3, [pc, #76]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a25c:	2200      	movs	r2, #0
 800a25e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800a260:	4b11      	ldr	r3, [pc, #68]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a262:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 800a266:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800a268:	4b0f      	ldr	r3, [pc, #60]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a26a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a26e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800a270:	4b0d      	ldr	r3, [pc, #52]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a272:	2200      	movs	r2, #0
 800a274:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800a276:	4b0c      	ldr	r3, [pc, #48]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a278:	2200      	movs	r2, #0
 800a27a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800a27c:	4b0a      	ldr	r3, [pc, #40]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a27e:	2200      	movs	r2, #0
 800a280:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800a282:	4b09      	ldr	r3, [pc, #36]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a284:	2200      	movs	r2, #0
 800a286:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800a288:	4b07      	ldr	r3, [pc, #28]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a28a:	2200      	movs	r2, #0
 800a28c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800a28e:	4b06      	ldr	r3, [pc, #24]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a290:	2200      	movs	r2, #0
 800a292:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800a294:	4804      	ldr	r0, [pc, #16]	@ (800a2a8 <MX_CAN1_Init+0x64>)
 800a296:	f002 fd09 	bl	800ccac <HAL_CAN_Init>
 800a29a:	4603      	mov	r3, r0
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d001      	beq.n	800a2a4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800a2a0:	f000 fd34 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800a2a4:	bf00      	nop
 800a2a6:	bd80      	pop	{r7, pc}
 800a2a8:	20000878 	.word	0x20000878
 800a2ac:	40006400 	.word	0x40006400

0800a2b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b086      	sub	sp, #24
 800a2b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800a2b6:	1d3b      	adds	r3, r7, #4
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	601a      	str	r2, [r3, #0]
 800a2bc:	605a      	str	r2, [r3, #4]
 800a2be:	609a      	str	r2, [r3, #8]
 800a2c0:	60da      	str	r2, [r3, #12]
 800a2c2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800a2c8:	4b26      	ldr	r3, [pc, #152]	@ (800a364 <MX_RTC_Init+0xb4>)
 800a2ca:	4a27      	ldr	r2, [pc, #156]	@ (800a368 <MX_RTC_Init+0xb8>)
 800a2cc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800a2ce:	4b25      	ldr	r3, [pc, #148]	@ (800a364 <MX_RTC_Init+0xb4>)
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800a2d4:	4b23      	ldr	r3, [pc, #140]	@ (800a364 <MX_RTC_Init+0xb4>)
 800a2d6:	227f      	movs	r2, #127	@ 0x7f
 800a2d8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800a2da:	4b22      	ldr	r3, [pc, #136]	@ (800a364 <MX_RTC_Init+0xb4>)
 800a2dc:	22ff      	movs	r2, #255	@ 0xff
 800a2de:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800a2e0:	4b20      	ldr	r3, [pc, #128]	@ (800a364 <MX_RTC_Init+0xb4>)
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800a2e6:	4b1f      	ldr	r3, [pc, #124]	@ (800a364 <MX_RTC_Init+0xb4>)
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800a2ec:	4b1d      	ldr	r3, [pc, #116]	@ (800a364 <MX_RTC_Init+0xb4>)
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800a2f2:	481c      	ldr	r0, [pc, #112]	@ (800a364 <MX_RTC_Init+0xb4>)
 800a2f4:	f007 f89a 	bl	801142c <HAL_RTC_Init>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d001      	beq.n	800a302 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800a2fe:	f000 fd05 	bl	800ad0c <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (programDateAndHour==0){
 800a302:	4b1a      	ldr	r3, [pc, #104]	@ (800a36c <MX_RTC_Init+0xbc>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d028      	beq.n	800a35c <MX_RTC_Init+0xac>
  }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x16;
 800a30a:	2316      	movs	r3, #22
 800a30c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x02;
 800a30e:	2302      	movs	r3, #2
 800a310:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800a312:	2300      	movs	r3, #0
 800a314:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800a316:	2300      	movs	r3, #0
 800a318:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800a31a:	2300      	movs	r3, #0
 800a31c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800a31e:	1d3b      	adds	r3, r7, #4
 800a320:	2201      	movs	r2, #1
 800a322:	4619      	mov	r1, r3
 800a324:	480f      	ldr	r0, [pc, #60]	@ (800a364 <MX_RTC_Init+0xb4>)
 800a326:	f007 f902 	bl	801152e <HAL_RTC_SetTime>
 800a32a:	4603      	mov	r3, r0
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d001      	beq.n	800a334 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 800a330:	f000 fcec 	bl	800ad0c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 800a334:	2304      	movs	r3, #4
 800a336:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_SEPTEMBER;
 800a338:	2309      	movs	r3, #9
 800a33a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x25;
 800a33c:	2325      	movs	r3, #37	@ 0x25
 800a33e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x25;
 800a340:	2325      	movs	r3, #37	@ 0x25
 800a342:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800a344:	463b      	mov	r3, r7
 800a346:	2201      	movs	r2, #1
 800a348:	4619      	mov	r1, r3
 800a34a:	4806      	ldr	r0, [pc, #24]	@ (800a364 <MX_RTC_Init+0xb4>)
 800a34c:	f007 f9e7 	bl	801171e <HAL_RTC_SetDate>
 800a350:	4603      	mov	r3, r0
 800a352:	2b00      	cmp	r3, #0
 800a354:	d003      	beq.n	800a35e <MX_RTC_Init+0xae>
  {
    Error_Handler();
 800a356:	f000 fcd9 	bl	800ad0c <Error_Handler>
 800a35a:	e000      	b.n	800a35e <MX_RTC_Init+0xae>
	return;
 800a35c:	bf00      	nop
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800a35e:	3718      	adds	r7, #24
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}
 800a364:	200008a0 	.word	0x200008a0
 800a368:	40002800 	.word	0x40002800
 800a36c:	200042e0 	.word	0x200042e0

0800a370 <MX_SDIO_MMC_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_MMC_Init(void)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hmmc.Instance = SDIO;
 800a374:	4b14      	ldr	r3, [pc, #80]	@ (800a3c8 <MX_SDIO_MMC_Init+0x58>)
 800a376:	4a15      	ldr	r2, [pc, #84]	@ (800a3cc <MX_SDIO_MMC_Init+0x5c>)
 800a378:	601a      	str	r2, [r3, #0]
  hmmc.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800a37a:	4b13      	ldr	r3, [pc, #76]	@ (800a3c8 <MX_SDIO_MMC_Init+0x58>)
 800a37c:	2200      	movs	r2, #0
 800a37e:	605a      	str	r2, [r3, #4]
  hmmc.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800a380:	4b11      	ldr	r3, [pc, #68]	@ (800a3c8 <MX_SDIO_MMC_Init+0x58>)
 800a382:	2200      	movs	r2, #0
 800a384:	609a      	str	r2, [r3, #8]
  hmmc.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800a386:	4b10      	ldr	r3, [pc, #64]	@ (800a3c8 <MX_SDIO_MMC_Init+0x58>)
 800a388:	2200      	movs	r2, #0
 800a38a:	60da      	str	r2, [r3, #12]
  hmmc.Init.BusWide = SDIO_BUS_WIDE_1B;
 800a38c:	4b0e      	ldr	r3, [pc, #56]	@ (800a3c8 <MX_SDIO_MMC_Init+0x58>)
 800a38e:	2200      	movs	r2, #0
 800a390:	611a      	str	r2, [r3, #16]
  hmmc.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800a392:	4b0d      	ldr	r3, [pc, #52]	@ (800a3c8 <MX_SDIO_MMC_Init+0x58>)
 800a394:	2200      	movs	r2, #0
 800a396:	615a      	str	r2, [r3, #20]
  hmmc.Init.ClockDiv = 118;
 800a398:	4b0b      	ldr	r3, [pc, #44]	@ (800a3c8 <MX_SDIO_MMC_Init+0x58>)
 800a39a:	2276      	movs	r2, #118	@ 0x76
 800a39c:	619a      	str	r2, [r3, #24]
  if (HAL_MMC_Init(&hmmc) != HAL_OK)
 800a39e:	480a      	ldr	r0, [pc, #40]	@ (800a3c8 <MX_SDIO_MMC_Init+0x58>)
 800a3a0:	f004 fbab 	bl	800eafa <HAL_MMC_Init>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d001      	beq.n	800a3ae <MX_SDIO_MMC_Init+0x3e>
  {
    Error_Handler();
 800a3aa:	f000 fcaf 	bl	800ad0c <Error_Handler>
  }
  if (HAL_MMC_ConfigWideBusOperation(&hmmc, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a3ae:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800a3b2:	4805      	ldr	r0, [pc, #20]	@ (800a3c8 <MX_SDIO_MMC_Init+0x58>)
 800a3b4:	f005 fa5e 	bl	800f874 <HAL_MMC_ConfigWideBusOperation>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d001      	beq.n	800a3c2 <MX_SDIO_MMC_Init+0x52>
  {
    Error_Handler();
 800a3be:	f000 fca5 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800a3c2:	bf00      	nop
 800a3c4:	bd80      	pop	{r7, pc}
 800a3c6:	bf00      	nop
 800a3c8:	200008c0 	.word	0x200008c0
 800a3cc:	40012c00 	.word	0x40012c00

0800a3d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800a3d4:	4b17      	ldr	r3, [pc, #92]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a3d6:	4a18      	ldr	r2, [pc, #96]	@ (800a438 <MX_SPI1_Init+0x68>)
 800a3d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800a3da:	4b16      	ldr	r3, [pc, #88]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a3dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800a3e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800a3e2:	4b14      	ldr	r3, [pc, #80]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800a3e8:	4b12      	ldr	r3, [pc, #72]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800a3ee:	4b11      	ldr	r3, [pc, #68]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a3f0:	2202      	movs	r2, #2
 800a3f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800a3f4:	4b0f      	ldr	r3, [pc, #60]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a3f6:	2201      	movs	r2, #1
 800a3f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800a3fa:	4b0e      	ldr	r3, [pc, #56]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a3fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a400:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800a402:	4b0c      	ldr	r3, [pc, #48]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a404:	2218      	movs	r2, #24
 800a406:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a408:	4b0a      	ldr	r3, [pc, #40]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a40a:	2200      	movs	r2, #0
 800a40c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800a40e:	4b09      	ldr	r3, [pc, #36]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a410:	2200      	movs	r2, #0
 800a412:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a414:	4b07      	ldr	r3, [pc, #28]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a416:	2200      	movs	r2, #0
 800a418:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800a41a:	4b06      	ldr	r3, [pc, #24]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a41c:	220a      	movs	r2, #10
 800a41e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800a420:	4804      	ldr	r0, [pc, #16]	@ (800a434 <MX_SPI1_Init+0x64>)
 800a422:	f007 fb0d 	bl	8011a40 <HAL_SPI_Init>
 800a426:	4603      	mov	r3, r0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d001      	beq.n	800a430 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800a42c:	f000 fc6e 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800a430:	bf00      	nop
 800a432:	bd80      	pop	{r7, pc}
 800a434:	20000c00 	.word	0x20000c00
 800a438:	40013000 	.word	0x40013000

0800a43c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800a440:	4b17      	ldr	r3, [pc, #92]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a442:	4a18      	ldr	r2, [pc, #96]	@ (800a4a4 <MX_SPI2_Init+0x68>)
 800a444:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800a446:	4b16      	ldr	r3, [pc, #88]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a448:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800a44c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800a44e:	4b14      	ldr	r3, [pc, #80]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a450:	2200      	movs	r2, #0
 800a452:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800a454:	4b12      	ldr	r3, [pc, #72]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a456:	2200      	movs	r2, #0
 800a458:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a45a:	4b11      	ldr	r3, [pc, #68]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a45c:	2200      	movs	r2, #0
 800a45e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800a460:	4b0f      	ldr	r3, [pc, #60]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a462:	2200      	movs	r2, #0
 800a464:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800a466:	4b0e      	ldr	r3, [pc, #56]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a468:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a46c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a46e:	4b0c      	ldr	r3, [pc, #48]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a470:	2200      	movs	r2, #0
 800a472:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a474:	4b0a      	ldr	r3, [pc, #40]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a476:	2200      	movs	r2, #0
 800a478:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800a47a:	4b09      	ldr	r3, [pc, #36]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a47c:	2200      	movs	r2, #0
 800a47e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a480:	4b07      	ldr	r3, [pc, #28]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a482:	2200      	movs	r2, #0
 800a484:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800a486:	4b06      	ldr	r3, [pc, #24]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a488:	220a      	movs	r2, #10
 800a48a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800a48c:	4804      	ldr	r0, [pc, #16]	@ (800a4a0 <MX_SPI2_Init+0x64>)
 800a48e:	f007 fad7 	bl	8011a40 <HAL_SPI_Init>
 800a492:	4603      	mov	r3, r0
 800a494:	2b00      	cmp	r3, #0
 800a496:	d001      	beq.n	800a49c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800a498:	f000 fc38 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800a49c:	bf00      	nop
 800a49e:	bd80      	pop	{r7, pc}
 800a4a0:	20000c58 	.word	0x20000c58
 800a4a4:	40003800 	.word	0x40003800

0800a4a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b086      	sub	sp, #24
 800a4ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a4ae:	f107 0308 	add.w	r3, r7, #8
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	601a      	str	r2, [r3, #0]
 800a4b6:	605a      	str	r2, [r3, #4]
 800a4b8:	609a      	str	r2, [r3, #8]
 800a4ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a4bc:	463b      	mov	r3, r7
 800a4be:	2200      	movs	r2, #0
 800a4c0:	601a      	str	r2, [r3, #0]
 800a4c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800a4c4:	4b1e      	ldr	r3, [pc, #120]	@ (800a540 <MX_TIM1_Init+0x98>)
 800a4c6:	4a1f      	ldr	r2, [pc, #124]	@ (800a544 <MX_TIM1_Init+0x9c>)
 800a4c8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 800a4ca:	4b1d      	ldr	r3, [pc, #116]	@ (800a540 <MX_TIM1_Init+0x98>)
 800a4cc:	224f      	movs	r2, #79	@ 0x4f
 800a4ce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a4d0:	4b1b      	ldr	r3, [pc, #108]	@ (800a540 <MX_TIM1_Init+0x98>)
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800a4d6:	4b1a      	ldr	r3, [pc, #104]	@ (800a540 <MX_TIM1_Init+0x98>)
 800a4d8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800a4dc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a4de:	4b18      	ldr	r3, [pc, #96]	@ (800a540 <MX_TIM1_Init+0x98>)
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800a4e4:	4b16      	ldr	r3, [pc, #88]	@ (800a540 <MX_TIM1_Init+0x98>)
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a4ea:	4b15      	ldr	r3, [pc, #84]	@ (800a540 <MX_TIM1_Init+0x98>)
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800a4f0:	4813      	ldr	r0, [pc, #76]	@ (800a540 <MX_TIM1_Init+0x98>)
 800a4f2:	f008 fa29 	bl	8012948 <HAL_TIM_Base_Init>
 800a4f6:	4603      	mov	r3, r0
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d001      	beq.n	800a500 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800a4fc:	f000 fc06 	bl	800ad0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a500:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a504:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800a506:	f107 0308 	add.w	r3, r7, #8
 800a50a:	4619      	mov	r1, r3
 800a50c:	480c      	ldr	r0, [pc, #48]	@ (800a540 <MX_TIM1_Init+0x98>)
 800a50e:	f008 ff55 	bl	80133bc <HAL_TIM_ConfigClockSource>
 800a512:	4603      	mov	r3, r0
 800a514:	2b00      	cmp	r3, #0
 800a516:	d001      	beq.n	800a51c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800a518:	f000 fbf8 	bl	800ad0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a51c:	2300      	movs	r3, #0
 800a51e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a520:	2300      	movs	r3, #0
 800a522:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800a524:	463b      	mov	r3, r7
 800a526:	4619      	mov	r1, r3
 800a528:	4805      	ldr	r0, [pc, #20]	@ (800a540 <MX_TIM1_Init+0x98>)
 800a52a:	f009 fbd5 	bl	8013cd8 <HAL_TIMEx_MasterConfigSynchronization>
 800a52e:	4603      	mov	r3, r0
 800a530:	2b00      	cmp	r3, #0
 800a532:	d001      	beq.n	800a538 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800a534:	f000 fbea 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800a538:	bf00      	nop
 800a53a:	3718      	adds	r7, #24
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bd80      	pop	{r7, pc}
 800a540:	20000e30 	.word	0x20000e30
 800a544:	40010000 	.word	0x40010000

0800a548 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b090      	sub	sp, #64	@ 0x40
 800a54c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a54e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a552:	2200      	movs	r2, #0
 800a554:	601a      	str	r2, [r3, #0]
 800a556:	605a      	str	r2, [r3, #4]
 800a558:	609a      	str	r2, [r3, #8]
 800a55a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800a55c:	f107 031c 	add.w	r3, r7, #28
 800a560:	2200      	movs	r2, #0
 800a562:	601a      	str	r2, [r3, #0]
 800a564:	605a      	str	r2, [r3, #4]
 800a566:	609a      	str	r2, [r3, #8]
 800a568:	60da      	str	r2, [r3, #12]
 800a56a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800a56c:	f107 030c 	add.w	r3, r7, #12
 800a570:	2200      	movs	r2, #0
 800a572:	601a      	str	r2, [r3, #0]
 800a574:	605a      	str	r2, [r3, #4]
 800a576:	609a      	str	r2, [r3, #8]
 800a578:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a57a:	1d3b      	adds	r3, r7, #4
 800a57c:	2200      	movs	r2, #0
 800a57e:	601a      	str	r2, [r3, #0]
 800a580:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800a582:	4b3e      	ldr	r3, [pc, #248]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a584:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800a588:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9;
 800a58a:	4b3c      	ldr	r3, [pc, #240]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a58c:	2209      	movs	r2, #9
 800a58e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a590:	4b3a      	ldr	r3, [pc, #232]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a592:	2200      	movs	r2, #0
 800a594:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800a596:	4b39      	ldr	r3, [pc, #228]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a598:	f04f 32ff 	mov.w	r2, #4294967295
 800a59c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a59e:	4b37      	ldr	r3, [pc, #220]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a5a4:	4b35      	ldr	r3, [pc, #212]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a5aa:	4834      	ldr	r0, [pc, #208]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a5ac:	f008 f9cc 	bl	8012948 <HAL_TIM_Base_Init>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d001      	beq.n	800a5ba <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800a5b6:	f000 fba9 	bl	800ad0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a5ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a5be:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a5c0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a5c4:	4619      	mov	r1, r3
 800a5c6:	482d      	ldr	r0, [pc, #180]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a5c8:	f008 fef8 	bl	80133bc <HAL_TIM_ConfigClockSource>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d001      	beq.n	800a5d6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800a5d2:	f000 fb9b 	bl	800ad0c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800a5d6:	4829      	ldr	r0, [pc, #164]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a5d8:	f008 faa5 	bl	8012b26 <HAL_TIM_IC_Init>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d001      	beq.n	800a5e6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800a5e2:	f000 fb93 	bl	800ad0c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800a5e6:	2304      	movs	r3, #4
 800a5e8:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800a5ea:	2350      	movs	r3, #80	@ 0x50
 800a5ec:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800a5fa:	f107 031c 	add.w	r3, r7, #28
 800a5fe:	4619      	mov	r1, r3
 800a600:	481e      	ldr	r0, [pc, #120]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a602:	f008 ffa2 	bl	801354a <HAL_TIM_SlaveConfigSynchro>
 800a606:	4603      	mov	r3, r0
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d001      	beq.n	800a610 <MX_TIM2_Init+0xc8>
  {
    Error_Handler();
 800a60c:	f000 fb7e 	bl	800ad0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a610:	2300      	movs	r3, #0
 800a612:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800a614:	2301      	movs	r3, #1
 800a616:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800a618:	2300      	movs	r3, #0
 800a61a:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 800a61c:	2300      	movs	r3, #0
 800a61e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800a620:	f107 030c 	add.w	r3, r7, #12
 800a624:	2200      	movs	r2, #0
 800a626:	4619      	mov	r1, r3
 800a628:	4814      	ldr	r0, [pc, #80]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a62a:	f008 fe2b 	bl	8013284 <HAL_TIM_IC_ConfigChannel>
 800a62e:	4603      	mov	r3, r0
 800a630:	2b00      	cmp	r3, #0
 800a632:	d001      	beq.n	800a638 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800a634:	f000 fb6a 	bl	800ad0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800a638:	2302      	movs	r3, #2
 800a63a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800a63c:	2302      	movs	r3, #2
 800a63e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800a640:	f107 030c 	add.w	r3, r7, #12
 800a644:	2204      	movs	r2, #4
 800a646:	4619      	mov	r1, r3
 800a648:	480c      	ldr	r0, [pc, #48]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a64a:	f008 fe1b 	bl	8013284 <HAL_TIM_IC_ConfigChannel>
 800a64e:	4603      	mov	r3, r0
 800a650:	2b00      	cmp	r3, #0
 800a652:	d001      	beq.n	800a658 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 800a654:	f000 fb5a 	bl	800ad0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a658:	2300      	movs	r3, #0
 800a65a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a65c:	2300      	movs	r3, #0
 800a65e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a660:	1d3b      	adds	r3, r7, #4
 800a662:	4619      	mov	r1, r3
 800a664:	4805      	ldr	r0, [pc, #20]	@ (800a67c <MX_TIM2_Init+0x134>)
 800a666:	f009 fb37 	bl	8013cd8 <HAL_TIMEx_MasterConfigSynchronization>
 800a66a:	4603      	mov	r3, r0
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d001      	beq.n	800a674 <MX_TIM2_Init+0x12c>
  {
    Error_Handler();
 800a670:	f000 fb4c 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800a674:	bf00      	nop
 800a676:	3740      	adds	r7, #64	@ 0x40
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}
 800a67c:	20000e78 	.word	0x20000e78

0800a680 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b090      	sub	sp, #64	@ 0x40
 800a684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a686:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a68a:	2200      	movs	r2, #0
 800a68c:	601a      	str	r2, [r3, #0]
 800a68e:	605a      	str	r2, [r3, #4]
 800a690:	609a      	str	r2, [r3, #8]
 800a692:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800a694:	f107 031c 	add.w	r3, r7, #28
 800a698:	2200      	movs	r2, #0
 800a69a:	601a      	str	r2, [r3, #0]
 800a69c:	605a      	str	r2, [r3, #4]
 800a69e:	609a      	str	r2, [r3, #8]
 800a6a0:	60da      	str	r2, [r3, #12]
 800a6a2:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800a6a4:	f107 030c 	add.w	r3, r7, #12
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	601a      	str	r2, [r3, #0]
 800a6ac:	605a      	str	r2, [r3, #4]
 800a6ae:	609a      	str	r2, [r3, #8]
 800a6b0:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a6b2:	1d3b      	adds	r3, r7, #4
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	601a      	str	r2, [r3, #0]
 800a6b8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800a6ba:	4b3e      	ldr	r3, [pc, #248]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a6bc:	4a3e      	ldr	r2, [pc, #248]	@ (800a7b8 <MX_TIM3_Init+0x138>)
 800a6be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800a6c0:	4b3c      	ldr	r3, [pc, #240]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a6c6:	4b3b      	ldr	r3, [pc, #236]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800a6cc:	4b39      	ldr	r3, [pc, #228]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a6ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a6d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a6d4:	4b37      	ldr	r3, [pc, #220]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a6da:	4b36      	ldr	r3, [pc, #216]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a6dc:	2200      	movs	r2, #0
 800a6de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800a6e0:	4834      	ldr	r0, [pc, #208]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a6e2:	f008 f931 	bl	8012948 <HAL_TIM_Base_Init>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d001      	beq.n	800a6f0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800a6ec:	f000 fb0e 	bl	800ad0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a6f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a6f4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800a6f6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a6fa:	4619      	mov	r1, r3
 800a6fc:	482d      	ldr	r0, [pc, #180]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a6fe:	f008 fe5d 	bl	80133bc <HAL_TIM_ConfigClockSource>
 800a702:	4603      	mov	r3, r0
 800a704:	2b00      	cmp	r3, #0
 800a706:	d001      	beq.n	800a70c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800a708:	f000 fb00 	bl	800ad0c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800a70c:	4829      	ldr	r0, [pc, #164]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a70e:	f008 fa0a 	bl	8012b26 <HAL_TIM_IC_Init>
 800a712:	4603      	mov	r3, r0
 800a714:	2b00      	cmp	r3, #0
 800a716:	d001      	beq.n	800a71c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800a718:	f000 faf8 	bl	800ad0c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800a71c:	2304      	movs	r3, #4
 800a71e:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 800a720:	2360      	movs	r3, #96	@ 0x60
 800a722:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800a724:	2302      	movs	r3, #2
 800a726:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800a728:	2300      	movs	r3, #0
 800a72a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 800a72c:	2300      	movs	r3, #0
 800a72e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800a730:	f107 031c 	add.w	r3, r7, #28
 800a734:	4619      	mov	r1, r3
 800a736:	481f      	ldr	r0, [pc, #124]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a738:	f008 ff07 	bl	801354a <HAL_TIM_SlaveConfigSynchro>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d001      	beq.n	800a746 <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 800a742:	f000 fae3 	bl	800ad0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a746:	2300      	movs	r3, #0
 800a748:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800a74a:	2302      	movs	r3, #2
 800a74c:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800a74e:	2300      	movs	r3, #0
 800a750:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 800a752:	2300      	movs	r3, #0
 800a754:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800a756:	f107 030c 	add.w	r3, r7, #12
 800a75a:	2200      	movs	r2, #0
 800a75c:	4619      	mov	r1, r3
 800a75e:	4815      	ldr	r0, [pc, #84]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a760:	f008 fd90 	bl	8013284 <HAL_TIM_IC_ConfigChannel>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d001      	beq.n	800a76e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800a76a:	f000 facf 	bl	800ad0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800a76e:	2302      	movs	r3, #2
 800a770:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800a772:	2301      	movs	r3, #1
 800a774:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800a776:	f107 030c 	add.w	r3, r7, #12
 800a77a:	2204      	movs	r2, #4
 800a77c:	4619      	mov	r1, r3
 800a77e:	480d      	ldr	r0, [pc, #52]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a780:	f008 fd80 	bl	8013284 <HAL_TIM_IC_ConfigChannel>
 800a784:	4603      	mov	r3, r0
 800a786:	2b00      	cmp	r3, #0
 800a788:	d001      	beq.n	800a78e <MX_TIM3_Init+0x10e>
  {
    Error_Handler();
 800a78a:	f000 fabf 	bl	800ad0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a78e:	2300      	movs	r3, #0
 800a790:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a792:	2300      	movs	r3, #0
 800a794:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a796:	1d3b      	adds	r3, r7, #4
 800a798:	4619      	mov	r1, r3
 800a79a:	4806      	ldr	r0, [pc, #24]	@ (800a7b4 <MX_TIM3_Init+0x134>)
 800a79c:	f009 fa9c 	bl	8013cd8 <HAL_TIMEx_MasterConfigSynchronization>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d001      	beq.n	800a7aa <MX_TIM3_Init+0x12a>
  {
    Error_Handler();
 800a7a6:	f000 fab1 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800a7aa:	bf00      	nop
 800a7ac:	3740      	adds	r7, #64	@ 0x40
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}
 800a7b2:	bf00      	nop
 800a7b4:	20000ec0 	.word	0x20000ec0
 800a7b8:	40000400 	.word	0x40000400

0800a7bc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b090      	sub	sp, #64	@ 0x40
 800a7c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a7c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	601a      	str	r2, [r3, #0]
 800a7ca:	605a      	str	r2, [r3, #4]
 800a7cc:	609a      	str	r2, [r3, #8]
 800a7ce:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800a7d0:	f107 031c 	add.w	r3, r7, #28
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	601a      	str	r2, [r3, #0]
 800a7d8:	605a      	str	r2, [r3, #4]
 800a7da:	609a      	str	r2, [r3, #8]
 800a7dc:	60da      	str	r2, [r3, #12]
 800a7de:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800a7e0:	f107 030c 	add.w	r3, r7, #12
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	601a      	str	r2, [r3, #0]
 800a7e8:	605a      	str	r2, [r3, #4]
 800a7ea:	609a      	str	r2, [r3, #8]
 800a7ec:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a7ee:	1d3b      	adds	r3, r7, #4
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	601a      	str	r2, [r3, #0]
 800a7f4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800a7f6:	4b3e      	ldr	r3, [pc, #248]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a7f8:	4a3e      	ldr	r2, [pc, #248]	@ (800a8f4 <MX_TIM4_Init+0x138>)
 800a7fa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800a7fc:	4b3c      	ldr	r3, [pc, #240]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a7fe:	2200      	movs	r2, #0
 800a800:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a802:	4b3b      	ldr	r3, [pc, #236]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a804:	2200      	movs	r2, #0
 800a806:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800a808:	4b39      	ldr	r3, [pc, #228]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a80a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a80e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a810:	4b37      	ldr	r3, [pc, #220]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a812:	2200      	movs	r2, #0
 800a814:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a816:	4b36      	ldr	r3, [pc, #216]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a818:	2200      	movs	r2, #0
 800a81a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800a81c:	4834      	ldr	r0, [pc, #208]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a81e:	f008 f893 	bl	8012948 <HAL_TIM_Base_Init>
 800a822:	4603      	mov	r3, r0
 800a824:	2b00      	cmp	r3, #0
 800a826:	d001      	beq.n	800a82c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800a828:	f000 fa70 	bl	800ad0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a82c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a830:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800a832:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a836:	4619      	mov	r1, r3
 800a838:	482d      	ldr	r0, [pc, #180]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a83a:	f008 fdbf 	bl	80133bc <HAL_TIM_ConfigClockSource>
 800a83e:	4603      	mov	r3, r0
 800a840:	2b00      	cmp	r3, #0
 800a842:	d001      	beq.n	800a848 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800a844:	f000 fa62 	bl	800ad0c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 800a848:	4829      	ldr	r0, [pc, #164]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a84a:	f008 f96c 	bl	8012b26 <HAL_TIM_IC_Init>
 800a84e:	4603      	mov	r3, r0
 800a850:	2b00      	cmp	r3, #0
 800a852:	d001      	beq.n	800a858 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 800a854:	f000 fa5a 	bl	800ad0c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800a858:	2304      	movs	r3, #4
 800a85a:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800a85c:	2350      	movs	r3, #80	@ 0x50
 800a85e:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a860:	2300      	movs	r3, #0
 800a862:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800a864:	2300      	movs	r3, #0
 800a866:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 800a868:	2300      	movs	r3, #0
 800a86a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 800a86c:	f107 031c 	add.w	r3, r7, #28
 800a870:	4619      	mov	r1, r3
 800a872:	481f      	ldr	r0, [pc, #124]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a874:	f008 fe69 	bl	801354a <HAL_TIM_SlaveConfigSynchro>
 800a878:	4603      	mov	r3, r0
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d001      	beq.n	800a882 <MX_TIM4_Init+0xc6>
  {
    Error_Handler();
 800a87e:	f000 fa45 	bl	800ad0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a882:	2300      	movs	r3, #0
 800a884:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800a886:	2301      	movs	r3, #1
 800a888:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800a88a:	2300      	movs	r3, #0
 800a88c:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 800a88e:	2300      	movs	r3, #0
 800a890:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800a892:	f107 030c 	add.w	r3, r7, #12
 800a896:	2200      	movs	r2, #0
 800a898:	4619      	mov	r1, r3
 800a89a:	4815      	ldr	r0, [pc, #84]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a89c:	f008 fcf2 	bl	8013284 <HAL_TIM_IC_ConfigChannel>
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d001      	beq.n	800a8aa <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 800a8a6:	f000 fa31 	bl	800ad0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800a8aa:	2302      	movs	r3, #2
 800a8ac:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800a8ae:	2302      	movs	r3, #2
 800a8b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800a8b2:	f107 030c 	add.w	r3, r7, #12
 800a8b6:	2204      	movs	r2, #4
 800a8b8:	4619      	mov	r1, r3
 800a8ba:	480d      	ldr	r0, [pc, #52]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a8bc:	f008 fce2 	bl	8013284 <HAL_TIM_IC_ConfigChannel>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d001      	beq.n	800a8ca <MX_TIM4_Init+0x10e>
  {
    Error_Handler();
 800a8c6:	f000 fa21 	bl	800ad0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800a8d2:	1d3b      	adds	r3, r7, #4
 800a8d4:	4619      	mov	r1, r3
 800a8d6:	4806      	ldr	r0, [pc, #24]	@ (800a8f0 <MX_TIM4_Init+0x134>)
 800a8d8:	f009 f9fe 	bl	8013cd8 <HAL_TIMEx_MasterConfigSynchronization>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d001      	beq.n	800a8e6 <MX_TIM4_Init+0x12a>
  {
    Error_Handler();
 800a8e2:	f000 fa13 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800a8e6:	bf00      	nop
 800a8e8:	3740      	adds	r7, #64	@ 0x40
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bd80      	pop	{r7, pc}
 800a8ee:	bf00      	nop
 800a8f0:	20000f08 	.word	0x20000f08
 800a8f4:	40000800 	.word	0x40000800

0800a8f8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b090      	sub	sp, #64	@ 0x40
 800a8fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a8fe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a902:	2200      	movs	r2, #0
 800a904:	601a      	str	r2, [r3, #0]
 800a906:	605a      	str	r2, [r3, #4]
 800a908:	609a      	str	r2, [r3, #8]
 800a90a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800a90c:	f107 031c 	add.w	r3, r7, #28
 800a910:	2200      	movs	r2, #0
 800a912:	601a      	str	r2, [r3, #0]
 800a914:	605a      	str	r2, [r3, #4]
 800a916:	609a      	str	r2, [r3, #8]
 800a918:	60da      	str	r2, [r3, #12]
 800a91a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800a91c:	f107 030c 	add.w	r3, r7, #12
 800a920:	2200      	movs	r2, #0
 800a922:	601a      	str	r2, [r3, #0]
 800a924:	605a      	str	r2, [r3, #4]
 800a926:	609a      	str	r2, [r3, #8]
 800a928:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a92a:	1d3b      	adds	r3, r7, #4
 800a92c:	2200      	movs	r2, #0
 800a92e:	601a      	str	r2, [r3, #0]
 800a930:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800a932:	4b3f      	ldr	r3, [pc, #252]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a934:	4a3f      	ldr	r2, [pc, #252]	@ (800aa34 <MX_TIM8_Init+0x13c>)
 800a936:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800a938:	4b3d      	ldr	r3, [pc, #244]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a93a:	2200      	movs	r2, #0
 800a93c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a93e:	4b3c      	ldr	r3, [pc, #240]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a940:	2200      	movs	r2, #0
 800a942:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800a944:	4b3a      	ldr	r3, [pc, #232]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a946:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a94a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a94c:	4b38      	ldr	r3, [pc, #224]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a94e:	2200      	movs	r2, #0
 800a950:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800a952:	4b37      	ldr	r3, [pc, #220]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a954:	2200      	movs	r2, #0
 800a956:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a958:	4b35      	ldr	r3, [pc, #212]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a95a:	2200      	movs	r2, #0
 800a95c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800a95e:	4834      	ldr	r0, [pc, #208]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a960:	f007 fff2 	bl	8012948 <HAL_TIM_Base_Init>
 800a964:	4603      	mov	r3, r0
 800a966:	2b00      	cmp	r3, #0
 800a968:	d001      	beq.n	800a96e <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800a96a:	f000 f9cf 	bl	800ad0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a96e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a972:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800a974:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a978:	4619      	mov	r1, r3
 800a97a:	482d      	ldr	r0, [pc, #180]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a97c:	f008 fd1e 	bl	80133bc <HAL_TIM_ConfigClockSource>
 800a980:	4603      	mov	r3, r0
 800a982:	2b00      	cmp	r3, #0
 800a984:	d001      	beq.n	800a98a <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 800a986:	f000 f9c1 	bl	800ad0c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 800a98a:	4829      	ldr	r0, [pc, #164]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a98c:	f008 f8cb 	bl	8012b26 <HAL_TIM_IC_Init>
 800a990:	4603      	mov	r3, r0
 800a992:	2b00      	cmp	r3, #0
 800a994:	d001      	beq.n	800a99a <MX_TIM8_Init+0xa2>
  {
    Error_Handler();
 800a996:	f000 f9b9 	bl	800ad0c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800a99a:	2304      	movs	r3, #4
 800a99c:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800a99e:	2350      	movs	r3, #80	@ 0x50
 800a9a0:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 800a9ae:	f107 031c 	add.w	r3, r7, #28
 800a9b2:	4619      	mov	r1, r3
 800a9b4:	481e      	ldr	r0, [pc, #120]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a9b6:	f008 fdc8 	bl	801354a <HAL_TIM_SlaveConfigSynchro>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d001      	beq.n	800a9c4 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 800a9c0:	f000 f9a4 	bl	800ad0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800a9d4:	f107 030c 	add.w	r3, r7, #12
 800a9d8:	2200      	movs	r2, #0
 800a9da:	4619      	mov	r1, r3
 800a9dc:	4814      	ldr	r0, [pc, #80]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a9de:	f008 fc51 	bl	8013284 <HAL_TIM_IC_ConfigChannel>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d001      	beq.n	800a9ec <MX_TIM8_Init+0xf4>
  {
    Error_Handler();
 800a9e8:	f000 f990 	bl	800ad0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800a9ec:	2302      	movs	r3, #2
 800a9ee:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800a9f0:	2302      	movs	r3, #2
 800a9f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800a9f4:	f107 030c 	add.w	r3, r7, #12
 800a9f8:	2204      	movs	r2, #4
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	480c      	ldr	r0, [pc, #48]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800a9fe:	f008 fc41 	bl	8013284 <HAL_TIM_IC_ConfigChannel>
 800aa02:	4603      	mov	r3, r0
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d001      	beq.n	800aa0c <MX_TIM8_Init+0x114>
  {
    Error_Handler();
 800aa08:	f000 f980 	bl	800ad0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800aa10:	2300      	movs	r3, #0
 800aa12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800aa14:	1d3b      	adds	r3, r7, #4
 800aa16:	4619      	mov	r1, r3
 800aa18:	4805      	ldr	r0, [pc, #20]	@ (800aa30 <MX_TIM8_Init+0x138>)
 800aa1a:	f009 f95d 	bl	8013cd8 <HAL_TIMEx_MasterConfigSynchronization>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d001      	beq.n	800aa28 <MX_TIM8_Init+0x130>
  {
    Error_Handler();
 800aa24:	f000 f972 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800aa28:	bf00      	nop
 800aa2a:	3740      	adds	r7, #64	@ 0x40
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}
 800aa30:	20000f50 	.word	0x20000f50
 800aa34:	40010400 	.word	0x40010400

0800aa38 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800aa3c:	4b0d      	ldr	r3, [pc, #52]	@ (800aa74 <MX_TIM14_Init+0x3c>)
 800aa3e:	4a0e      	ldr	r2, [pc, #56]	@ (800aa78 <MX_TIM14_Init+0x40>)
 800aa40:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 159;
 800aa42:	4b0c      	ldr	r3, [pc, #48]	@ (800aa74 <MX_TIM14_Init+0x3c>)
 800aa44:	229f      	movs	r2, #159	@ 0x9f
 800aa46:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800aa48:	4b0a      	ldr	r3, [pc, #40]	@ (800aa74 <MX_TIM14_Init+0x3c>)
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 99;
 800aa4e:	4b09      	ldr	r3, [pc, #36]	@ (800aa74 <MX_TIM14_Init+0x3c>)
 800aa50:	2263      	movs	r2, #99	@ 0x63
 800aa52:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800aa54:	4b07      	ldr	r3, [pc, #28]	@ (800aa74 <MX_TIM14_Init+0x3c>)
 800aa56:	2200      	movs	r2, #0
 800aa58:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800aa5a:	4b06      	ldr	r3, [pc, #24]	@ (800aa74 <MX_TIM14_Init+0x3c>)
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800aa60:	4804      	ldr	r0, [pc, #16]	@ (800aa74 <MX_TIM14_Init+0x3c>)
 800aa62:	f007 ff71 	bl	8012948 <HAL_TIM_Base_Init>
 800aa66:	4603      	mov	r3, r0
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d001      	beq.n	800aa70 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 800aa6c:	f000 f94e 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800aa70:	bf00      	nop
 800aa72:	bd80      	pop	{r7, pc}
 800aa74:	20000f98 	.word	0x20000f98
 800aa78:	40002000 	.word	0x40002000

0800aa7c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800aa80:	4b11      	ldr	r3, [pc, #68]	@ (800aac8 <MX_UART4_Init+0x4c>)
 800aa82:	4a12      	ldr	r2, [pc, #72]	@ (800aacc <MX_UART4_Init+0x50>)
 800aa84:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 38400;
 800aa86:	4b10      	ldr	r3, [pc, #64]	@ (800aac8 <MX_UART4_Init+0x4c>)
 800aa88:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800aa8c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800aa8e:	4b0e      	ldr	r3, [pc, #56]	@ (800aac8 <MX_UART4_Init+0x4c>)
 800aa90:	2200      	movs	r2, #0
 800aa92:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800aa94:	4b0c      	ldr	r3, [pc, #48]	@ (800aac8 <MX_UART4_Init+0x4c>)
 800aa96:	2200      	movs	r2, #0
 800aa98:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800aa9a:	4b0b      	ldr	r3, [pc, #44]	@ (800aac8 <MX_UART4_Init+0x4c>)
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800aaa0:	4b09      	ldr	r3, [pc, #36]	@ (800aac8 <MX_UART4_Init+0x4c>)
 800aaa2:	220c      	movs	r2, #12
 800aaa4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800aaa6:	4b08      	ldr	r3, [pc, #32]	@ (800aac8 <MX_UART4_Init+0x4c>)
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800aaac:	4b06      	ldr	r3, [pc, #24]	@ (800aac8 <MX_UART4_Init+0x4c>)
 800aaae:	2200      	movs	r2, #0
 800aab0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800aab2:	4805      	ldr	r0, [pc, #20]	@ (800aac8 <MX_UART4_Init+0x4c>)
 800aab4:	f009 f9a0 	bl	8013df8 <HAL_UART_Init>
 800aab8:	4603      	mov	r3, r0
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d001      	beq.n	800aac2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800aabe:	f000 f925 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800aac2:	bf00      	nop
 800aac4:	bd80      	pop	{r7, pc}
 800aac6:	bf00      	nop
 800aac8:	20000fe0 	.word	0x20000fe0
 800aacc:	40004c00 	.word	0x40004c00

0800aad0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800aad4:	4b11      	ldr	r3, [pc, #68]	@ (800ab1c <MX_USART2_UART_Init+0x4c>)
 800aad6:	4a12      	ldr	r2, [pc, #72]	@ (800ab20 <MX_USART2_UART_Init+0x50>)
 800aad8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800aada:	4b10      	ldr	r3, [pc, #64]	@ (800ab1c <MX_USART2_UART_Init+0x4c>)
 800aadc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800aae0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800aae2:	4b0e      	ldr	r3, [pc, #56]	@ (800ab1c <MX_USART2_UART_Init+0x4c>)
 800aae4:	2200      	movs	r2, #0
 800aae6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800aae8:	4b0c      	ldr	r3, [pc, #48]	@ (800ab1c <MX_USART2_UART_Init+0x4c>)
 800aaea:	2200      	movs	r2, #0
 800aaec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800aaee:	4b0b      	ldr	r3, [pc, #44]	@ (800ab1c <MX_USART2_UART_Init+0x4c>)
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800aaf4:	4b09      	ldr	r3, [pc, #36]	@ (800ab1c <MX_USART2_UART_Init+0x4c>)
 800aaf6:	220c      	movs	r2, #12
 800aaf8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800aafa:	4b08      	ldr	r3, [pc, #32]	@ (800ab1c <MX_USART2_UART_Init+0x4c>)
 800aafc:	2200      	movs	r2, #0
 800aafe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800ab00:	4b06      	ldr	r3, [pc, #24]	@ (800ab1c <MX_USART2_UART_Init+0x4c>)
 800ab02:	2200      	movs	r2, #0
 800ab04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800ab06:	4805      	ldr	r0, [pc, #20]	@ (800ab1c <MX_USART2_UART_Init+0x4c>)
 800ab08:	f009 f976 	bl	8013df8 <HAL_UART_Init>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d001      	beq.n	800ab16 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800ab12:	f000 f8fb 	bl	800ad0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800ab16:	bf00      	nop
 800ab18:	bd80      	pop	{r7, pc}
 800ab1a:	bf00      	nop
 800ab1c:	20001028 	.word	0x20001028
 800ab20:	40004400 	.word	0x40004400

0800ab24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b082      	sub	sp, #8
 800ab28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	607b      	str	r3, [r7, #4]
 800ab2e:	4b2b      	ldr	r3, [pc, #172]	@ (800abdc <MX_DMA_Init+0xb8>)
 800ab30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab32:	4a2a      	ldr	r2, [pc, #168]	@ (800abdc <MX_DMA_Init+0xb8>)
 800ab34:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ab38:	6313      	str	r3, [r2, #48]	@ 0x30
 800ab3a:	4b28      	ldr	r3, [pc, #160]	@ (800abdc <MX_DMA_Init+0xb8>)
 800ab3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ab42:	607b      	str	r3, [r7, #4]
 800ab44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800ab46:	2300      	movs	r3, #0
 800ab48:	603b      	str	r3, [r7, #0]
 800ab4a:	4b24      	ldr	r3, [pc, #144]	@ (800abdc <MX_DMA_Init+0xb8>)
 800ab4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab4e:	4a23      	ldr	r2, [pc, #140]	@ (800abdc <MX_DMA_Init+0xb8>)
 800ab50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ab54:	6313      	str	r3, [r2, #48]	@ 0x30
 800ab56:	4b21      	ldr	r3, [pc, #132]	@ (800abdc <MX_DMA_Init+0xb8>)
 800ab58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ab5e:	603b      	str	r3, [r7, #0]
 800ab60:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800ab62:	2200      	movs	r2, #0
 800ab64:	2100      	movs	r1, #0
 800ab66:	200d      	movs	r0, #13
 800ab68:	f003 f871 	bl	800dc4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800ab6c:	200d      	movs	r0, #13
 800ab6e:	f003 f88a 	bl	800dc86 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800ab72:	2200      	movs	r2, #0
 800ab74:	2100      	movs	r1, #0
 800ab76:	200e      	movs	r0, #14
 800ab78:	f003 f869 	bl	800dc4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800ab7c:	200e      	movs	r0, #14
 800ab7e:	f003 f882 	bl	800dc86 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800ab82:	2200      	movs	r2, #0
 800ab84:	2100      	movs	r1, #0
 800ab86:	200f      	movs	r0, #15
 800ab88:	f003 f861 	bl	800dc4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800ab8c:	200f      	movs	r0, #15
 800ab8e:	f003 f87a 	bl	800dc86 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800ab92:	2200      	movs	r2, #0
 800ab94:	2100      	movs	r1, #0
 800ab96:	2038      	movs	r0, #56	@ 0x38
 800ab98:	f003 f859 	bl	800dc4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800ab9c:	2038      	movs	r0, #56	@ 0x38
 800ab9e:	f003 f872 	bl	800dc86 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800aba2:	2200      	movs	r2, #0
 800aba4:	2100      	movs	r1, #0
 800aba6:	203b      	movs	r0, #59	@ 0x3b
 800aba8:	f003 f851 	bl	800dc4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800abac:	203b      	movs	r0, #59	@ 0x3b
 800abae:	f003 f86a 	bl	800dc86 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 800abb2:	2200      	movs	r2, #0
 800abb4:	2100      	movs	r1, #0
 800abb6:	2044      	movs	r0, #68	@ 0x44
 800abb8:	f003 f849 	bl	800dc4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800abbc:	2044      	movs	r0, #68	@ 0x44
 800abbe:	f003 f862 	bl	800dc86 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800abc2:	2200      	movs	r2, #0
 800abc4:	2100      	movs	r1, #0
 800abc6:	2045      	movs	r0, #69	@ 0x45
 800abc8:	f003 f841 	bl	800dc4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800abcc:	2045      	movs	r0, #69	@ 0x45
 800abce:	f003 f85a 	bl	800dc86 <HAL_NVIC_EnableIRQ>

}
 800abd2:	bf00      	nop
 800abd4:	3708      	adds	r7, #8
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}
 800abda:	bf00      	nop
 800abdc:	40023800 	.word	0x40023800

0800abe0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b08a      	sub	sp, #40	@ 0x28
 800abe4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800abe6:	f107 0314 	add.w	r3, r7, #20
 800abea:	2200      	movs	r2, #0
 800abec:	601a      	str	r2, [r3, #0]
 800abee:	605a      	str	r2, [r3, #4]
 800abf0:	609a      	str	r2, [r3, #8]
 800abf2:	60da      	str	r2, [r3, #12]
 800abf4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800abf6:	2300      	movs	r3, #0
 800abf8:	613b      	str	r3, [r7, #16]
 800abfa:	4b40      	ldr	r3, [pc, #256]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800abfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abfe:	4a3f      	ldr	r2, [pc, #252]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800ac00:	f043 0304 	orr.w	r3, r3, #4
 800ac04:	6313      	str	r3, [r2, #48]	@ 0x30
 800ac06:	4b3d      	ldr	r3, [pc, #244]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800ac08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac0a:	f003 0304 	and.w	r3, r3, #4
 800ac0e:	613b      	str	r3, [r7, #16]
 800ac10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ac12:	2300      	movs	r3, #0
 800ac14:	60fb      	str	r3, [r7, #12]
 800ac16:	4b39      	ldr	r3, [pc, #228]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800ac18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac1a:	4a38      	ldr	r2, [pc, #224]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800ac1c:	f043 0301 	orr.w	r3, r3, #1
 800ac20:	6313      	str	r3, [r2, #48]	@ 0x30
 800ac22:	4b36      	ldr	r3, [pc, #216]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800ac24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac26:	f003 0301 	and.w	r3, r3, #1
 800ac2a:	60fb      	str	r3, [r7, #12]
 800ac2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ac2e:	2300      	movs	r3, #0
 800ac30:	60bb      	str	r3, [r7, #8]
 800ac32:	4b32      	ldr	r3, [pc, #200]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800ac34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac36:	4a31      	ldr	r2, [pc, #196]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800ac38:	f043 0302 	orr.w	r3, r3, #2
 800ac3c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ac3e:	4b2f      	ldr	r3, [pc, #188]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800ac40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac42:	f003 0302 	and.w	r3, r3, #2
 800ac46:	60bb      	str	r3, [r7, #8]
 800ac48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	607b      	str	r3, [r7, #4]
 800ac4e:	4b2b      	ldr	r3, [pc, #172]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800ac50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac52:	4a2a      	ldr	r2, [pc, #168]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800ac54:	f043 0308 	orr.w	r3, r3, #8
 800ac58:	6313      	str	r3, [r2, #48]	@ 0x30
 800ac5a:	4b28      	ldr	r3, [pc, #160]	@ (800acfc <MX_GPIO_Init+0x11c>)
 800ac5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac5e:	f003 0308 	and.w	r3, r3, #8
 800ac62:	607b      	str	r3, [r7, #4]
 800ac64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 800ac66:	2200      	movs	r2, #0
 800ac68:	2110      	movs	r1, #16
 800ac6a:	4825      	ldr	r0, [pc, #148]	@ (800ad00 <MX_GPIO_Init+0x120>)
 800ac6c:	f003 ff2c 	bl	800eac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_RESET);
 800ac70:	2200      	movs	r2, #0
 800ac72:	2120      	movs	r1, #32
 800ac74:	4823      	ldr	r0, [pc, #140]	@ (800ad04 <MX_GPIO_Init+0x124>)
 800ac76:	f003 ff27 	bl	800eac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LoRa_Reset_Pin|LoRa_CS_Pin, GPIO_PIN_RESET);
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 800ac80:	4821      	ldr	r0, [pc, #132]	@ (800ad08 <MX_GPIO_Init+0x128>)
 800ac82:	f003 ff21 	bl	800eac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 800ac86:	2310      	movs	r3, #16
 800ac88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac92:	2300      	movs	r3, #0
 800ac94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 800ac96:	f107 0314 	add.w	r3, r7, #20
 800ac9a:	4619      	mov	r1, r3
 800ac9c:	4818      	ldr	r0, [pc, #96]	@ (800ad00 <MX_GPIO_Init+0x120>)
 800ac9e:	f003 fc8b 	bl	800e5b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT_Pin */
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 800aca2:	2310      	movs	r3, #16
 800aca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800aca6:	2300      	movs	r3, #0
 800aca8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acaa:	2300      	movs	r3, #0
 800acac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 800acae:	f107 0314 	add.w	r3, r7, #20
 800acb2:	4619      	mov	r1, r3
 800acb4:	4813      	ldr	r0, [pc, #76]	@ (800ad04 <MX_GPIO_Init+0x124>)
 800acb6:	f003 fc7f 	bl	800e5b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_CS_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin;
 800acba:	2320      	movs	r3, #32
 800acbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800acbe:	2301      	movs	r3, #1
 800acc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acc2:	2300      	movs	r3, #0
 800acc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800acc6:	2300      	movs	r3, #0
 800acc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IMU_CS_GPIO_Port, &GPIO_InitStruct);
 800acca:	f107 0314 	add.w	r3, r7, #20
 800acce:	4619      	mov	r1, r3
 800acd0:	480c      	ldr	r0, [pc, #48]	@ (800ad04 <MX_GPIO_Init+0x124>)
 800acd2:	f003 fc71 	bl	800e5b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LoRa_Reset_Pin LoRa_CS_Pin */
  GPIO_InitStruct.Pin = LoRa_Reset_Pin|LoRa_CS_Pin;
 800acd6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800acda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800acdc:	2301      	movs	r3, #1
 800acde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ace0:	2300      	movs	r3, #0
 800ace2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ace4:	2300      	movs	r3, #0
 800ace6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ace8:	f107 0314 	add.w	r3, r7, #20
 800acec:	4619      	mov	r1, r3
 800acee:	4806      	ldr	r0, [pc, #24]	@ (800ad08 <MX_GPIO_Init+0x128>)
 800acf0:	f003 fc62 	bl	800e5b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800acf4:	bf00      	nop
 800acf6:	3728      	adds	r7, #40	@ 0x28
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}
 800acfc:	40023800 	.word	0x40023800
 800ad00:	40020000 	.word	0x40020000
 800ad04:	40020800 	.word	0x40020800
 800ad08:	40020400 	.word	0x40020400

0800ad0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800ad10:	b672      	cpsid	i
}
 800ad12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ad14:	bf00      	nop
 800ad16:	e7fd      	b.n	800ad14 <Error_Handler+0x8>

0800ad18 <RFM95_Select>:
#include <string.h>  // para memset, etc.



// Funes auxiliares estticas para SPI
static void RFM95_Select(void) {
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RFM95_CS_GPIO, RFM95_CS_PIN, GPIO_PIN_RESET); // CS baixo
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ad22:	4802      	ldr	r0, [pc, #8]	@ (800ad2c <RFM95_Select+0x14>)
 800ad24:	f003 fed0 	bl	800eac8 <HAL_GPIO_WritePin>
}
 800ad28:	bf00      	nop
 800ad2a:	bd80      	pop	{r7, pc}
 800ad2c:	40020400 	.word	0x40020400

0800ad30 <RFM95_Unselect>:
static void RFM95_Unselect(void) {
 800ad30:	b580      	push	{r7, lr}
 800ad32:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RFM95_CS_GPIO, RFM95_CS_PIN, GPIO_PIN_SET);   // CS alto
 800ad34:	2201      	movs	r2, #1
 800ad36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ad3a:	4802      	ldr	r0, [pc, #8]	@ (800ad44 <RFM95_Unselect+0x14>)
 800ad3c:	f003 fec4 	bl	800eac8 <HAL_GPIO_WritePin>
}
 800ad40:	bf00      	nop
 800ad42:	bd80      	pop	{r7, pc}
 800ad44:	40020400 	.word	0x40020400

0800ad48 <RFM95_WriteReg>:
static void RFM95_WriteReg(uint8_t addr, uint8_t data) {
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b084      	sub	sp, #16
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	4603      	mov	r3, r0
 800ad50:	460a      	mov	r2, r1
 800ad52:	71fb      	strb	r3, [r7, #7]
 800ad54:	4613      	mov	r3, r2
 800ad56:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];
    buf[0] = addr | 0x80;   // MSB=1 indica escrita&#8203;:contentReference[oaicite:11]{index=11}
 800ad58:	79fb      	ldrb	r3, [r7, #7]
 800ad5a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ad5e:	b2db      	uxtb	r3, r3
 800ad60:	733b      	strb	r3, [r7, #12]
    buf[1] = data;
 800ad62:	79bb      	ldrb	r3, [r7, #6]
 800ad64:	737b      	strb	r3, [r7, #13]
    RFM95_Select();
 800ad66:	f7ff ffd7 	bl	800ad18 <RFM95_Select>
    HAL_SPI_Transmit_DMA(&hspi2, buf, 2);
 800ad6a:	f107 030c 	add.w	r3, r7, #12
 800ad6e:	2202      	movs	r2, #2
 800ad70:	4619      	mov	r1, r3
 800ad72:	4804      	ldr	r0, [pc, #16]	@ (800ad84 <RFM95_WriteReg+0x3c>)
 800ad74:	f007 f8be 	bl	8011ef4 <HAL_SPI_Transmit_DMA>
    RFM95_Unselect();
 800ad78:	f7ff ffda 	bl	800ad30 <RFM95_Unselect>
}
 800ad7c:	bf00      	nop
 800ad7e:	3710      	adds	r7, #16
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}
 800ad84:	20000c58 	.word	0x20000c58

0800ad88 <RFM95_ReadReg>:
static uint8_t RFM95_ReadReg(uint8_t addr) {
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b084      	sub	sp, #16
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	4603      	mov	r3, r0
 800ad90:	71fb      	strb	r3, [r7, #7]
    uint8_t tx = addr & 0x7F;  // MSB=0 indica leitura
 800ad92:	79fb      	ldrb	r3, [r7, #7]
 800ad94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad98:	b2db      	uxtb	r3, r3
 800ad9a:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	73bb      	strb	r3, [r7, #14]
    RFM95_Select();
 800ada0:	f7ff ffba 	bl	800ad18 <RFM95_Select>
    HAL_SPI_Transmit_DMA(&hspi2, &tx, 1);
 800ada4:	f107 030f 	add.w	r3, r7, #15
 800ada8:	2201      	movs	r2, #1
 800adaa:	4619      	mov	r1, r3
 800adac:	4808      	ldr	r0, [pc, #32]	@ (800add0 <RFM95_ReadReg+0x48>)
 800adae:	f007 f8a1 	bl	8011ef4 <HAL_SPI_Transmit_DMA>
    HAL_SPI_Receive_DMA(&hspi2, &rx, 1);
 800adb2:	f107 030e 	add.w	r3, r7, #14
 800adb6:	2201      	movs	r2, #1
 800adb8:	4619      	mov	r1, r3
 800adba:	4805      	ldr	r0, [pc, #20]	@ (800add0 <RFM95_ReadReg+0x48>)
 800adbc:	f007 f94c 	bl	8012058 <HAL_SPI_Receive_DMA>
    RFM95_Unselect();
 800adc0:	f7ff ffb6 	bl	800ad30 <RFM95_Unselect>
    return rx;
 800adc4:	7bbb      	ldrb	r3, [r7, #14]
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3710      	adds	r7, #16
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}
 800adce:	bf00      	nop
 800add0:	20000c58 	.word	0x20000c58

0800add4 <RFM95_Init>:

// Implementao da inicializao do RFM95
int RFM95_Init(void) {
 800add4:	b5b0      	push	{r4, r5, r7, lr}
 800add6:	b090      	sub	sp, #64	@ 0x40
 800add8:	af00      	add	r7, sp, #0
    // 1. Resetar o mdulo LoRa
    HAL_GPIO_WritePin(RFM95_RESET_GPIO, RFM95_RESET_PIN, GPIO_PIN_RESET);
 800adda:	2200      	movs	r2, #0
 800addc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800ade0:	4841      	ldr	r0, [pc, #260]	@ (800aee8 <RFM95_Init+0x114>)
 800ade2:	f003 fe71 	bl	800eac8 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800ade6:	2005      	movs	r0, #5
 800ade8:	f001 fab0 	bl	800c34c <HAL_Delay>
    HAL_GPIO_WritePin(RFM95_RESET_GPIO, RFM95_RESET_PIN, GPIO_PIN_SET);
 800adec:	2201      	movs	r2, #1
 800adee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800adf2:	483d      	ldr	r0, [pc, #244]	@ (800aee8 <RFM95_Init+0x114>)
 800adf4:	f003 fe68 	bl	800eac8 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800adf8:	2005      	movs	r0, #5
 800adfa:	f001 faa7 	bl	800c34c <HAL_Delay>

    // 2. Verificar o registro de verso para assegurar comunicao SPI
    uint8_t version = RFM95_ReadReg(REG_VERSION);
 800adfe:	2042      	movs	r0, #66	@ 0x42
 800ae00:	f7ff ffc2 	bl	800ad88 <RFM95_ReadReg>
 800ae04:	4603      	mov	r3, r0
 800ae06:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if (version != 0x12) {
 800ae0a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ae0e:	2b12      	cmp	r3, #18
 800ae10:	d017      	beq.n	800ae42 <RFM95_Init+0x6e>
        // Verso esperada do SX1276  0x12&#8203;:contentReference[oaicite:12]{index=12}
        char msg[] = "Erro: RFM95 nao encontrado!\r\n";
 800ae12:	4b36      	ldr	r3, [pc, #216]	@ (800aeec <RFM95_Init+0x118>)
 800ae14:	463c      	mov	r4, r7
 800ae16:	461d      	mov	r5, r3
 800ae18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ae1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ae1c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800ae20:	c407      	stmia	r4!, {r0, r1, r2}
 800ae22:	8023      	strh	r3, [r4, #0]
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800ae24:	463b      	mov	r3, r7
 800ae26:	4618      	mov	r0, r3
 800ae28:	f7f5 fa42 	bl	80002b0 <strlen>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	b29a      	uxth	r2, r3
 800ae30:	4639      	mov	r1, r7
 800ae32:	f04f 33ff 	mov.w	r3, #4294967295
 800ae36:	482e      	ldr	r0, [pc, #184]	@ (800aef0 <RFM95_Init+0x11c>)
 800ae38:	f009 f82e 	bl	8013e98 <HAL_UART_Transmit>
        return RFM95_ERR;
 800ae3c:	f04f 33ff 	mov.w	r3, #4294967295
 800ae40:	e04e      	b.n	800aee0 <RFM95_Init+0x10c>
    }

    // 3. Colocar em modo Sleep e habilitar LoRa (Long Range Mode).
    RFM95_WriteReg(REG_OP_MODE, MODE_SLEEP);            // primeiro Sleep em FSK
 800ae42:	2100      	movs	r1, #0
 800ae44:	2001      	movs	r0, #1
 800ae46:	f7ff ff7f 	bl	800ad48 <RFM95_WriteReg>
    RFM95_WriteReg(REG_OP_MODE, LONG_RANGE_MODE | MODE_SLEEP); // LoRa Sleep&#8203;:contentReference[oaicite:13]{index=13}
 800ae4a:	2180      	movs	r1, #128	@ 0x80
 800ae4c:	2001      	movs	r0, #1
 800ae4e:	f7ff ff7b 	bl	800ad48 <RFM95_WriteReg>
    HAL_Delay(10);
 800ae52:	200a      	movs	r0, #10
 800ae54:	f001 fa7a 	bl	800c34c <HAL_Delay>

    // 4. Configurar frequncia de operao (868 MHz)
    // Frmula: reg_freq = (Frequncia / Fstep), com Fstep = 32e6/2^19  61 Hz&#8203;:contentReference[oaicite:14]{index=14}.
    // Para 868000000 Hz, reg_freq = 0xD90000&#8203;:contentReference[oaicite:15]{index=15}.
    RFM95_WriteReg(REG_FRF_MSB, 0xD9);
 800ae58:	21d9      	movs	r1, #217	@ 0xd9
 800ae5a:	2006      	movs	r0, #6
 800ae5c:	f7ff ff74 	bl	800ad48 <RFM95_WriteReg>
    RFM95_WriteReg(REG_FRF_MID, 0x00);
 800ae60:	2100      	movs	r1, #0
 800ae62:	2007      	movs	r0, #7
 800ae64:	f7ff ff70 	bl	800ad48 <RFM95_WriteReg>
    RFM95_WriteReg(REG_FRF_LSB, 0x00);
 800ae68:	2100      	movs	r1, #0
 800ae6a:	2008      	movs	r0, #8
 800ae6c:	f7ff ff6c 	bl	800ad48 <RFM95_WriteReg>

    // 5. Configurar potncia de transmisso no PA_BOOST
    // PaSelect=1 (PA_BOOST), MaxPower=111 (0x7) e OutputPower=1111 (0xF)&#8203;:contentReference[oaicite:16]{index=16}.
    // 0x8F j ativa PA_BOOST e OutputPower=15 (~17 dBm)&#8203;:contentReference[oaicite:17]{index=17}.
    RFM95_WriteReg(REG_PA_CONFIG, 0x8F);
 800ae70:	218f      	movs	r1, #143	@ 0x8f
 800ae72:	2009      	movs	r0, #9
 800ae74:	f7ff ff68 	bl	800ad48 <RFM95_WriteReg>
    // (Opcional: habilitar +20dBm, se necessrio, via REG_PA_DAC. No habilitado aqui.)

    // 6. Configurar parmetros LoRa: BW=125kHz, CR=4/5, explicit header, SF=7, CRC on.
    RFM95_WriteReg(REG_MODEM_CONFIG1, 0x72); // 0x72 = 0b01110010: BW125k, CR4/5, header explcito&#8203;:contentReference[oaicite:18]{index=18}
 800ae78:	2172      	movs	r1, #114	@ 0x72
 800ae7a:	201d      	movs	r0, #29
 800ae7c:	f7ff ff64 	bl	800ad48 <RFM95_WriteReg>
    RFM95_WriteReg(REG_MODEM_CONFIG2, 0x74); // 0x74 = 0b01110100: SF7, CRC habilitado&#8203;:contentReference[oaicite:19]{index=19}
 800ae80:	2174      	movs	r1, #116	@ 0x74
 800ae82:	201e      	movs	r0, #30
 800ae84:	f7ff ff60 	bl	800ad48 <RFM95_WriteReg>
    RFM95_WriteReg(REG_MODEM_CONFIG3, 0x04); // 0x04: LowDataRateOptimize off (SF7 no precisa), AGC on&#8203;:contentReference[oaicite:20]{index=20}
 800ae88:	2104      	movs	r1, #4
 800ae8a:	2026      	movs	r0, #38	@ 0x26
 800ae8c:	f7ff ff5c 	bl	800ad48 <RFM95_WriteReg>

    // 7. Configurar base dos endereos FIFO (opcional, usar defaults)
    RFM95_WriteReg(REG_FIFO_TX_BASE_ADDR, 0x80); // Incio TX FIFO = 0x80 (default)&#8203;:contentReference[oaicite:21]{index=21}
 800ae90:	2180      	movs	r1, #128	@ 0x80
 800ae92:	200e      	movs	r0, #14
 800ae94:	f7ff ff58 	bl	800ad48 <RFM95_WriteReg>
    RFM95_WriteReg(REG_FIFO_RX_BASE_ADDR, 0x00); // Incio RX FIFO = 0x00 (default)
 800ae98:	2100      	movs	r1, #0
 800ae9a:	200f      	movs	r0, #15
 800ae9c:	f7ff ff54 	bl	800ad48 <RFM95_WriteReg>

    // 8. Colocar em modo standby para aguardar envios
    RFM95_WriteReg(REG_OP_MODE, LONG_RANGE_MODE | MODE_STDBY);
 800aea0:	2181      	movs	r1, #129	@ 0x81
 800aea2:	2001      	movs	r0, #1
 800aea4:	f7ff ff50 	bl	800ad48 <RFM95_WriteReg>
    HAL_Delay(5);
 800aea8:	2005      	movs	r0, #5
 800aeaa:	f001 fa4f 	bl	800c34c <HAL_Delay>

    // 9. Indicar sucesso na UART2
    char okmsg[] = "RFM95 iniciado com sucesso\r\n";
 800aeae:	4b11      	ldr	r3, [pc, #68]	@ (800aef4 <RFM95_Init+0x120>)
 800aeb0:	f107 0420 	add.w	r4, r7, #32
 800aeb4:	461d      	mov	r5, r3
 800aeb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aeb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aeba:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800aebe:	c407      	stmia	r4!, {r0, r1, r2}
 800aec0:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart2, (uint8_t*)okmsg, strlen(okmsg), HAL_MAX_DELAY);
 800aec2:	f107 0320 	add.w	r3, r7, #32
 800aec6:	4618      	mov	r0, r3
 800aec8:	f7f5 f9f2 	bl	80002b0 <strlen>
 800aecc:	4603      	mov	r3, r0
 800aece:	b29a      	uxth	r2, r3
 800aed0:	f107 0120 	add.w	r1, r7, #32
 800aed4:	f04f 33ff 	mov.w	r3, #4294967295
 800aed8:	4805      	ldr	r0, [pc, #20]	@ (800aef0 <RFM95_Init+0x11c>)
 800aeda:	f008 ffdd 	bl	8013e98 <HAL_UART_Transmit>
    return RFM95_OK;
 800aede:	2300      	movs	r3, #0
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3740      	adds	r7, #64	@ 0x40
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bdb0      	pop	{r4, r5, r7, pc}
 800aee8:	40020400 	.word	0x40020400
 800aeec:	0801ad6c 	.word	0x0801ad6c
 800aef0:	20001028 	.word	0x20001028
 800aef4:	0801ad8c 	.word	0x0801ad8c

0800aef8 <RFM95_SendPacket>:

// Envia um pacote LoRa (at 64 bytes) e aguarda concluso
int RFM95_SendPacket(uint8_t *data, uint8_t length) {
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b084      	sub	sp, #16
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	460b      	mov	r3, r1
 800af02:	70fb      	strb	r3, [r7, #3]
    // Limitar tamanho ao mximo (64 bytes conforme requisitado)
    if (length > 64) length = 64;
 800af04:	78fb      	ldrb	r3, [r7, #3]
 800af06:	2b40      	cmp	r3, #64	@ 0x40
 800af08:	d901      	bls.n	800af0e <RFM95_SendPacket+0x16>
 800af0a:	2340      	movs	r3, #64	@ 0x40
 800af0c:	70fb      	strb	r3, [r7, #3]

    // 1. Entrar em modo de espera (Standby) para preparar FIFO
    RFM95_WriteReg(REG_OP_MODE, LONG_RANGE_MODE | MODE_STDBY);
 800af0e:	2181      	movs	r1, #129	@ 0x81
 800af10:	2001      	movs	r0, #1
 800af12:	f7ff ff19 	bl	800ad48 <RFM95_WriteReg>
    //HAL_Delay(1);

    // 2. Ponteiro FIFO aponta para base de TX
    RFM95_WriteReg(REG_FIFO_ADDR_PTR, 0x80);
 800af16:	2180      	movs	r1, #128	@ 0x80
 800af18:	200d      	movs	r0, #13
 800af1a:	f7ff ff15 	bl	800ad48 <RFM95_WriteReg>

    // 3. Escrever o tamanho do payload no registrador correspondente
    RFM95_WriteReg(REG_PAYLOAD_LENGTH, length);
 800af1e:	78fb      	ldrb	r3, [r7, #3]
 800af20:	4619      	mov	r1, r3
 800af22:	2022      	movs	r0, #34	@ 0x22
 800af24:	f7ff ff10 	bl	800ad48 <RFM95_WriteReg>

    // 4. Escrever os dados do payload no FIFO
    for (uint8_t i = 0; i < length; i++) {
 800af28:	2300      	movs	r3, #0
 800af2a:	73fb      	strb	r3, [r7, #15]
 800af2c:	e00a      	b.n	800af44 <RFM95_SendPacket+0x4c>
        RFM95_WriteReg(REG_FIFO, data[i]);
 800af2e:	7bfb      	ldrb	r3, [r7, #15]
 800af30:	687a      	ldr	r2, [r7, #4]
 800af32:	4413      	add	r3, r2
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	4619      	mov	r1, r3
 800af38:	2000      	movs	r0, #0
 800af3a:	f7ff ff05 	bl	800ad48 <RFM95_WriteReg>
    for (uint8_t i = 0; i < length; i++) {
 800af3e:	7bfb      	ldrb	r3, [r7, #15]
 800af40:	3301      	adds	r3, #1
 800af42:	73fb      	strb	r3, [r7, #15]
 800af44:	7bfa      	ldrb	r2, [r7, #15]
 800af46:	78fb      	ldrb	r3, [r7, #3]
 800af48:	429a      	cmp	r2, r3
 800af4a:	d3f0      	bcc.n	800af2e <RFM95_SendPacket+0x36>
    }

    // 5. Iniciar transmisso LoRa (modo TX)
    RFM95_WriteReg(REG_OP_MODE, LONG_RANGE_MODE | MODE_TX);
 800af4c:	2183      	movs	r1, #131	@ 0x83
 800af4e:	2001      	movs	r0, #1
 800af50:	f7ff fefa 	bl	800ad48 <RFM95_WriteReg>

    // 6. Aguardar at que a transmisso complete (TxDone setado)&#8203;:contentReference[oaicite:22]{index=22}
    // Verifica o bit TxDone (bit3) em REG_IRQ_FLAGS (0x12).
    uint8_t irqFlags;
    do {
        irqFlags = RFM95_ReadReg(REG_IRQ_FLAGS);
 800af54:	2012      	movs	r0, #18
 800af56:	f7ff ff17 	bl	800ad88 <RFM95_ReadReg>
 800af5a:	4603      	mov	r3, r0
 800af5c:	73bb      	strb	r3, [r7, #14]
    } while ((irqFlags & 0x08) == 0);  // 0x08: mscara do bit TxDone
 800af5e:	7bbb      	ldrb	r3, [r7, #14]
 800af60:	f003 0308 	and.w	r3, r3, #8
 800af64:	2b00      	cmp	r3, #0
 800af66:	d0f5      	beq.n	800af54 <RFM95_SendPacket+0x5c>

    // 7. Limpar a flag TxDone escrevendo 1 nesse bit&#8203;:contentReference[oaicite:23]{index=23}
    RFM95_WriteReg(REG_IRQ_FLAGS, 0x08);
 800af68:	2108      	movs	r1, #8
 800af6a:	2012      	movs	r0, #18
 800af6c:	f7ff feec 	bl	800ad48 <RFM95_WriteReg>

    // 8. Retornar ao modo standby automaticamente ocorre aps TX (por design)
    // Envio concludo
    return RFM95_OK;
 800af70:	2300      	movs	r3, #0
}
 800af72:	4618      	mov	r0, r3
 800af74:	3710      	adds	r7, #16
 800af76:	46bd      	mov	sp, r7
 800af78:	bd80      	pop	{r7, pc}
	...

0800af7c <SendLoRa>:
char buffer[20];
char dbgMsg[50];
uint16_t counterHello = 0;
void SendLoRa(){
 800af7c:	b580      	push	{r7, lr}
 800af7e:	af00      	add	r7, sp, #0
	if (flagLoRaGPS==1){
 800af80:	4b19      	ldr	r3, [pc, #100]	@ (800afe8 <SendLoRa+0x6c>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	2b01      	cmp	r3, #1
 800af86:	d10a      	bne.n	800af9e <SendLoRa+0x22>
		RFM95_SendPacket((uint8_t *)loraGpsMsg.sentence, loraGpsMsg.len);
 800af88:	4b18      	ldr	r3, [pc, #96]	@ (800afec <SendLoRa+0x70>)
 800af8a:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 800af8e:	b2db      	uxtb	r3, r3
 800af90:	4619      	mov	r1, r3
 800af92:	4816      	ldr	r0, [pc, #88]	@ (800afec <SendLoRa+0x70>)
 800af94:	f7ff ffb0 	bl	800aef8 <RFM95_SendPacket>
		 //sprintf(buffer, "HELLO #%u", counterHello);
		 //RFM95_SendPacket((uint8_t*)buffer, strlen(buffer));
		 //counterHello++;              // incrementar contador
		 flagLoRaGPS=0;
 800af98:	4b13      	ldr	r3, [pc, #76]	@ (800afe8 <SendLoRa+0x6c>)
 800af9a:	2200      	movs	r2, #0
 800af9c:	601a      	str	r2, [r3, #0]
	}
	if (flagLoRaIMUAttitude==1){
 800af9e:	4b14      	ldr	r3, [pc, #80]	@ (800aff0 <SendLoRa+0x74>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	2b01      	cmp	r3, #1
 800afa4:	d102      	bne.n	800afac <SendLoRa+0x30>
		//sprintf(buffer, "Attitude: %d",accel.data[accel.index-1]); //mudar isto s est a fazer um dado do accel
		//RFM95_SendPacket((uint8_t*)buffer, strlen(buffer));

		//sprintf(dbgMsg, "[LoRa] Enviado: %s\r\n", buffer);
		//HAL_UART_Transmit(&huart2, (uint8_t*)dbgMsg, strlen(dbgMsg), HAL_MAX_DELAY);
		flagLoRaIMUAttitude=0;
 800afa6:	4b12      	ldr	r3, [pc, #72]	@ (800aff0 <SendLoRa+0x74>)
 800afa8:	2200      	movs	r2, #0
 800afaa:	601a      	str	r2, [r3, #0]
	}
	if (flagLoRaCAN1Hz==1){
 800afac:	4b11      	ldr	r3, [pc, #68]	@ (800aff4 <SendLoRa+0x78>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	2b01      	cmp	r3, #1
 800afb2:	d102      	bne.n	800afba <SendLoRa+0x3e>
		 //sprintf(buffer, "HELLO #%u", counterHello);
		 //RFM95_SendPacket((uint8_t*)buffer, strlen(buffer));
		 //counterHello++;              // incrementar contador
		flagLoRaCAN1Hz=0;
 800afb4:	4b0f      	ldr	r3, [pc, #60]	@ (800aff4 <SendLoRa+0x78>)
 800afb6:	2200      	movs	r2, #0
 800afb8:	601a      	str	r2, [r3, #0]
	}
	if (flagLoRaCAN2Hz==1){
 800afba:	4b0f      	ldr	r3, [pc, #60]	@ (800aff8 <SendLoRa+0x7c>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	2b01      	cmp	r3, #1
 800afc0:	d102      	bne.n	800afc8 <SendLoRa+0x4c>
		flagLoRaCAN2Hz=0;
 800afc2:	4b0d      	ldr	r3, [pc, #52]	@ (800aff8 <SendLoRa+0x7c>)
 800afc4:	2200      	movs	r2, #0
 800afc6:	601a      	str	r2, [r3, #0]
	}
	if (flagLoRaSpeed==1){
 800afc8:	4b0c      	ldr	r3, [pc, #48]	@ (800affc <SendLoRa+0x80>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	2b01      	cmp	r3, #1
 800afce:	d102      	bne.n	800afd6 <SendLoRa+0x5a>
		flagLoRaSpeed=0;
 800afd0:	4b0a      	ldr	r3, [pc, #40]	@ (800affc <SendLoRa+0x80>)
 800afd2:	2200      	movs	r2, #0
 800afd4:	601a      	str	r2, [r3, #0]
	}
	if (flagLoRaOil==1){
 800afd6:	4b0a      	ldr	r3, [pc, #40]	@ (800b000 <SendLoRa+0x84>)
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	2b01      	cmp	r3, #1
 800afdc:	d102      	bne.n	800afe4 <SendLoRa+0x68>
		flagLoRaOil=0;
 800afde:	4b08      	ldr	r3, [pc, #32]	@ (800b000 <SendLoRa+0x84>)
 800afe0:	2200      	movs	r2, #0
 800afe2:	601a      	str	r2, [r3, #0]
	}
}
 800afe4:	bf00      	nop
 800afe6:	bd80      	pop	{r7, pc}
 800afe8:	20003a90 	.word	0x20003a90
 800afec:	20002da0 	.word	0x20002da0
 800aff0:	20003a94 	.word	0x20003a94
 800aff4:	20003a98 	.word	0x20003a98
 800aff8:	20003a9c 	.word	0x20003a9c
 800affc:	20003aa0 	.word	0x20003aa0
 800b000:	20003aa4 	.word	0x20003aa4

0800b004 <update_timestamp>:
#include "sensor.h"

void update_timestamp(void)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b086      	sub	sp, #24
 800b008:	af00      	add	r7, sp, #0
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;

    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800b00a:	1d3b      	adds	r3, r7, #4
 800b00c:	2200      	movs	r2, #0
 800b00e:	4619      	mov	r1, r3
 800b010:	4818      	ldr	r0, [pc, #96]	@ (800b074 <update_timestamp+0x70>)
 800b012:	f006 fb26 	bl	8011662 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800b016:	463b      	mov	r3, r7
 800b018:	2200      	movs	r2, #0
 800b01a:	4619      	mov	r1, r3
 800b01c:	4815      	ldr	r0, [pc, #84]	@ (800b074 <update_timestamp+0x70>)
 800b01e:	f006 fc02 	bl	8011826 <HAL_RTC_GetDate>

    timestamp = sTime.Hours * 3600 + sTime.Minutes * 60 + sTime.Seconds;
 800b022:	793b      	ldrb	r3, [r7, #4]
 800b024:	461a      	mov	r2, r3
 800b026:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800b02a:	fb03 f202 	mul.w	r2, r3, r2
 800b02e:	797b      	ldrb	r3, [r7, #5]
 800b030:	4619      	mov	r1, r3
 800b032:	460b      	mov	r3, r1
 800b034:	011b      	lsls	r3, r3, #4
 800b036:	1a5b      	subs	r3, r3, r1
 800b038:	009b      	lsls	r3, r3, #2
 800b03a:	4413      	add	r3, r2
 800b03c:	79ba      	ldrb	r2, [r7, #6]
 800b03e:	4413      	add	r3, r2
 800b040:	461a      	mov	r2, r3
 800b042:	4b0d      	ldr	r3, [pc, #52]	@ (800b078 <update_timestamp+0x74>)
 800b044:	601a      	str	r2, [r3, #0]

    /*snprintf(timestamp_str, sizeof(timestamp_str), "20%02d%02d%02d_%02d%02d%02d\r\n",
                 sDate.Year, sDate.Month, sDate.Date,
                 sTime.Hours, sTime.Minutes, sTime.Seconds);*/
    //HAL_UART_Transmit(&huart2, timestamp_str, strlen((char *)timestamp_str), HAL_MAX_DELAY);
    snprintf(timestamp_msg, sizeof(timestamp_msg), "Timestamp = %lu\r\n", timestamp);
 800b046:	4b0c      	ldr	r3, [pc, #48]	@ (800b078 <update_timestamp+0x74>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	4a0c      	ldr	r2, [pc, #48]	@ (800b07c <update_timestamp+0x78>)
 800b04c:	2132      	movs	r1, #50	@ 0x32
 800b04e:	480c      	ldr	r0, [pc, #48]	@ (800b080 <update_timestamp+0x7c>)
 800b050:	f00b feba 	bl	8016dc8 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)timestamp_msg, strlen(timestamp_msg), HAL_MAX_DELAY);
 800b054:	480a      	ldr	r0, [pc, #40]	@ (800b080 <update_timestamp+0x7c>)
 800b056:	f7f5 f92b 	bl	80002b0 <strlen>
 800b05a:	4603      	mov	r3, r0
 800b05c:	b29a      	uxth	r2, r3
 800b05e:	f04f 33ff 	mov.w	r3, #4294967295
 800b062:	4907      	ldr	r1, [pc, #28]	@ (800b080 <update_timestamp+0x7c>)
 800b064:	4807      	ldr	r0, [pc, #28]	@ (800b084 <update_timestamp+0x80>)
 800b066:	f008 ff17 	bl	8013e98 <HAL_UART_Transmit>
}
 800b06a:	bf00      	nop
 800b06c:	3718      	adds	r7, #24
 800b06e:	46bd      	mov	sp, r7
 800b070:	bd80      	pop	{r7, pc}
 800b072:	bf00      	nop
 800b074:	200008a0 	.word	0x200008a0
 800b078:	20001d00 	.word	0x20001d00
 800b07c:	0801adac 	.word	0x0801adac
 800b080:	20001d08 	.word	0x20001d08
 800b084:	20001028 	.word	0x20001028

0800b088 <update_sensor_timestamp>:


void update_sensor_timestamp(Sensor *sensor) //atualizar para ficar em ms
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b084      	sub	sp, #16
 800b08c:	af02      	add	r7, sp, #8
 800b08e:	6078      	str	r0, [r7, #4]
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800b090:	2200      	movs	r2, #0
 800b092:	4921      	ldr	r1, [pc, #132]	@ (800b118 <update_sensor_timestamp+0x90>)
 800b094:	4821      	ldr	r0, [pc, #132]	@ (800b11c <update_sensor_timestamp+0x94>)
 800b096:	f006 fae4 	bl	8011662 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800b09a:	2200      	movs	r2, #0
 800b09c:	4920      	ldr	r1, [pc, #128]	@ (800b120 <update_sensor_timestamp+0x98>)
 800b09e:	481f      	ldr	r0, [pc, #124]	@ (800b11c <update_sensor_timestamp+0x94>)
 800b0a0:	f006 fbc1 	bl	8011826 <HAL_RTC_GetDate>

    sensor->timestamp = (sTime.Hours * 3600 + sTime.Minutes * 60 + sTime.Seconds)*1000+counter_ms;
 800b0a4:	4b1c      	ldr	r3, [pc, #112]	@ (800b118 <update_sensor_timestamp+0x90>)
 800b0a6:	781b      	ldrb	r3, [r3, #0]
 800b0a8:	461a      	mov	r2, r3
 800b0aa:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800b0ae:	fb03 f202 	mul.w	r2, r3, r2
 800b0b2:	4b19      	ldr	r3, [pc, #100]	@ (800b118 <update_sensor_timestamp+0x90>)
 800b0b4:	785b      	ldrb	r3, [r3, #1]
 800b0b6:	4619      	mov	r1, r3
 800b0b8:	460b      	mov	r3, r1
 800b0ba:	011b      	lsls	r3, r3, #4
 800b0bc:	1a5b      	subs	r3, r3, r1
 800b0be:	009b      	lsls	r3, r3, #2
 800b0c0:	4413      	add	r3, r2
 800b0c2:	4a15      	ldr	r2, [pc, #84]	@ (800b118 <update_sensor_timestamp+0x90>)
 800b0c4:	7892      	ldrb	r2, [r2, #2]
 800b0c6:	4413      	add	r3, r2
 800b0c8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b0cc:	fb02 f303 	mul.w	r3, r2, r3
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	4b14      	ldr	r3, [pc, #80]	@ (800b124 <update_sensor_timestamp+0x9c>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	441a      	add	r2, r3
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
    snprintf(timestamp_msg, sizeof(timestamp_msg), "Timestamp=%lu, sensor=%d\r\n", sensor->timestamp, sensor->sensorType);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f893 340c 	ldrb.w	r3, [r3, #1036]	@ 0x40c
 800b0ea:	9300      	str	r3, [sp, #0]
 800b0ec:	4613      	mov	r3, r2
 800b0ee:	4a0e      	ldr	r2, [pc, #56]	@ (800b128 <update_sensor_timestamp+0xa0>)
 800b0f0:	2132      	movs	r1, #50	@ 0x32
 800b0f2:	480e      	ldr	r0, [pc, #56]	@ (800b12c <update_sensor_timestamp+0xa4>)
 800b0f4:	f00b fe68 	bl	8016dc8 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)timestamp_msg, strlen(timestamp_msg), HAL_MAX_DELAY);
 800b0f8:	480c      	ldr	r0, [pc, #48]	@ (800b12c <update_sensor_timestamp+0xa4>)
 800b0fa:	f7f5 f8d9 	bl	80002b0 <strlen>
 800b0fe:	4603      	mov	r3, r0
 800b100:	b29a      	uxth	r2, r3
 800b102:	f04f 33ff 	mov.w	r3, #4294967295
 800b106:	4909      	ldr	r1, [pc, #36]	@ (800b12c <update_sensor_timestamp+0xa4>)
 800b108:	4809      	ldr	r0, [pc, #36]	@ (800b130 <update_sensor_timestamp+0xa8>)
 800b10a:	f008 fec5 	bl	8013e98 <HAL_UART_Transmit>
}
 800b10e:	bf00      	nop
 800b110:	3708      	adds	r7, #8
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	20001d3c 	.word	0x20001d3c
 800b11c:	200008a0 	.word	0x200008a0
 800b120:	20001d50 	.word	0x20001d50
 800b124:	20001d04 	.word	0x20001d04
 800b128:	0801adc0 	.word	0x0801adc0
 800b12c:	20001d08 	.word	0x20001d08
 800b130:	20001028 	.word	0x20001028

0800b134 <save_data_to_sensor>:

void save_data_to_sensor(Sensor *sensor, uint8_t data){
 800b134:	b580      	push	{r7, lr}
 800b136:	b082      	sub	sp, #8
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
 800b13c:	460b      	mov	r3, r1
 800b13e:	70fb      	strb	r3, [r7, #3]
	if (sensor->index == 0){
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800b146:	2b00      	cmp	r3, #0
 800b148:	d116      	bne.n	800b178 <save_data_to_sensor+0x44>
		sensor->data[0]=sensor->sensorType;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f893 240c 	ldrb.w	r2, [r3, #1036]	@ 0x40c
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	701a      	strb	r2, [r3, #0]
		update_sensor_timestamp(sensor);
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f7ff ff97 	bl	800b088 <update_sensor_timestamp>
		memcpy(&sensor->data[1], &(sensor->timestamp), sizeof(sensor->timestamp));  // guarda timestamp em binrio
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	3301      	adds	r3, #1
 800b15e:	687a      	ldr	r2, [r7, #4]
 800b160:	f202 4204 	addw	r2, r2, #1028	@ 0x404
 800b164:	6812      	ldr	r2, [r2, #0]
 800b166:	601a      	str	r2, [r3, #0]
		sensor->index = 5;  // avana o ndice aps 1 byte de tipo + 4 bytes de timestamp
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2205      	movs	r2, #5
 800b16c:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
		sensor->sent_low=0;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2200      	movs	r2, #0
 800b174:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
	}
	if (sensor->index == (sensor_length/2)){
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800b17e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b182:	d115      	bne.n	800b1b0 <save_data_to_sensor+0x7c>
		sensor->data[sensor_length/2]=sensor->sensorType;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f893 240c 	ldrb.w	r2, [r3, #1036]	@ 0x40c
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
		update_sensor_timestamp(sensor);
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f7ff ff79 	bl	800b088 <update_sensor_timestamp>
		memcpy(&sensor->data[(sensor_length/2)+1], &(sensor->timestamp), sizeof(sensor->timestamp));  // guarda timestamp em binrio
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	f203 2301 	addw	r3, r3, #513	@ 0x201
 800b19c:	687a      	ldr	r2, [r7, #4]
 800b19e:	f202 4204 	addw	r2, r2, #1028	@ 0x404
 800b1a2:	6812      	ldr	r2, [r2, #0]
 800b1a4:	601a      	str	r2, [r3, #0]
		sensor->index = (sensor_length/2) + 5;  // avana o ndice aps 1 byte de tipo + 4 bytes de timestamp
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	f240 2205 	movw	r2, #517	@ 0x205
 800b1ac:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
	}
	sensor->data[sensor->index]=data;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	78fa      	ldrb	r2, [r7, #3]
 800b1bc:	545a      	strb	r2, [r3, r1]
	if (sensor->index == (sensor_length-1))
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800b1c4:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800b1c8:	4293      	cmp	r3, r2
 800b1ca:	d103      	bne.n	800b1d4 <save_data_to_sensor+0xa0>
		sensor->send_high=1;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2201      	movs	r2, #1
 800b1d0:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
	sensor->index = (sensor->index + 1) % sensor_length;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800b1da:	3301      	adds	r3, #1
 800b1dc:	b29b      	uxth	r3, r3
 800b1de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b1e2:	b29a      	uxth	r2, r3
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
}
 800b1ea:	bf00      	nop
 800b1ec:	3708      	adds	r7, #8
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}
	...

0800b1f4 <Oil_pressure_ISR>:
//----------------------------------------
//ISR functions
//----------------------------------------
void Strain_gauge_ISR(){};
void IMU_Attitude_ISR(){};
void Oil_pressure_ISR(){
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	af00      	add	r7, sp, #0
	HAL_ADC_Start_IT(&hadc1);
 800b1f8:	4802      	ldr	r0, [pc, #8]	@ (800b204 <Oil_pressure_ISR+0x10>)
 800b1fa:	f001 f90f 	bl	800c41c <HAL_ADC_Start_IT>
};
 800b1fe:	bf00      	nop
 800b200:	bd80      	pop	{r7, pc}
 800b202:	bf00      	nop
 800b204:	20000830 	.word	0x20000830

0800b208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800b208:	b480      	push	{r7}
 800b20a:	b083      	sub	sp, #12
 800b20c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b20e:	2300      	movs	r3, #0
 800b210:	607b      	str	r3, [r7, #4]
 800b212:	4b10      	ldr	r3, [pc, #64]	@ (800b254 <HAL_MspInit+0x4c>)
 800b214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b216:	4a0f      	ldr	r2, [pc, #60]	@ (800b254 <HAL_MspInit+0x4c>)
 800b218:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b21c:	6453      	str	r3, [r2, #68]	@ 0x44
 800b21e:	4b0d      	ldr	r3, [pc, #52]	@ (800b254 <HAL_MspInit+0x4c>)
 800b220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b222:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b226:	607b      	str	r3, [r7, #4]
 800b228:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800b22a:	2300      	movs	r3, #0
 800b22c:	603b      	str	r3, [r7, #0]
 800b22e:	4b09      	ldr	r3, [pc, #36]	@ (800b254 <HAL_MspInit+0x4c>)
 800b230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b232:	4a08      	ldr	r2, [pc, #32]	@ (800b254 <HAL_MspInit+0x4c>)
 800b234:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b238:	6413      	str	r3, [r2, #64]	@ 0x40
 800b23a:	4b06      	ldr	r3, [pc, #24]	@ (800b254 <HAL_MspInit+0x4c>)
 800b23c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b23e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b242:	603b      	str	r3, [r7, #0]
 800b244:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800b246:	bf00      	nop
 800b248:	370c      	adds	r7, #12
 800b24a:	46bd      	mov	sp, r7
 800b24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b250:	4770      	bx	lr
 800b252:	bf00      	nop
 800b254:	40023800 	.word	0x40023800

0800b258 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b08a      	sub	sp, #40	@ 0x28
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b260:	f107 0314 	add.w	r3, r7, #20
 800b264:	2200      	movs	r2, #0
 800b266:	601a      	str	r2, [r3, #0]
 800b268:	605a      	str	r2, [r3, #4]
 800b26a:	609a      	str	r2, [r3, #8]
 800b26c:	60da      	str	r2, [r3, #12]
 800b26e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	4a1b      	ldr	r2, [pc, #108]	@ (800b2e4 <HAL_ADC_MspInit+0x8c>)
 800b276:	4293      	cmp	r3, r2
 800b278:	d12f      	bne.n	800b2da <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800b27a:	2300      	movs	r3, #0
 800b27c:	613b      	str	r3, [r7, #16]
 800b27e:	4b1a      	ldr	r3, [pc, #104]	@ (800b2e8 <HAL_ADC_MspInit+0x90>)
 800b280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b282:	4a19      	ldr	r2, [pc, #100]	@ (800b2e8 <HAL_ADC_MspInit+0x90>)
 800b284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b288:	6453      	str	r3, [r2, #68]	@ 0x44
 800b28a:	4b17      	ldr	r3, [pc, #92]	@ (800b2e8 <HAL_ADC_MspInit+0x90>)
 800b28c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b28e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b292:	613b      	str	r3, [r7, #16]
 800b294:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b296:	2300      	movs	r3, #0
 800b298:	60fb      	str	r3, [r7, #12]
 800b29a:	4b13      	ldr	r3, [pc, #76]	@ (800b2e8 <HAL_ADC_MspInit+0x90>)
 800b29c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b29e:	4a12      	ldr	r2, [pc, #72]	@ (800b2e8 <HAL_ADC_MspInit+0x90>)
 800b2a0:	f043 0302 	orr.w	r3, r3, #2
 800b2a4:	6313      	str	r3, [r2, #48]	@ 0x30
 800b2a6:	4b10      	ldr	r3, [pc, #64]	@ (800b2e8 <HAL_ADC_MspInit+0x90>)
 800b2a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2aa:	f003 0302 	and.w	r3, r3, #2
 800b2ae:	60fb      	str	r3, [r7, #12]
 800b2b0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = OIL_OUT_Pin;
 800b2b2:	2302      	movs	r3, #2
 800b2b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b2b6:	2303      	movs	r3, #3
 800b2b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(OIL_OUT_GPIO_Port, &GPIO_InitStruct);
 800b2be:	f107 0314 	add.w	r3, r7, #20
 800b2c2:	4619      	mov	r1, r3
 800b2c4:	4809      	ldr	r0, [pc, #36]	@ (800b2ec <HAL_ADC_MspInit+0x94>)
 800b2c6:	f003 f977 	bl	800e5b8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	2100      	movs	r1, #0
 800b2ce:	2012      	movs	r0, #18
 800b2d0:	f002 fcbd 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800b2d4:	2012      	movs	r0, #18
 800b2d6:	f002 fcd6 	bl	800dc86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800b2da:	bf00      	nop
 800b2dc:	3728      	adds	r7, #40	@ 0x28
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}
 800b2e2:	bf00      	nop
 800b2e4:	40012000 	.word	0x40012000
 800b2e8:	40023800 	.word	0x40023800
 800b2ec:	40020400 	.word	0x40020400

0800b2f0 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b08a      	sub	sp, #40	@ 0x28
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b2f8:	f107 0314 	add.w	r3, r7, #20
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	601a      	str	r2, [r3, #0]
 800b300:	605a      	str	r2, [r3, #4]
 800b302:	609a      	str	r2, [r3, #8]
 800b304:	60da      	str	r2, [r3, #12]
 800b306:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	4a21      	ldr	r2, [pc, #132]	@ (800b394 <HAL_CAN_MspInit+0xa4>)
 800b30e:	4293      	cmp	r3, r2
 800b310:	d13c      	bne.n	800b38c <HAL_CAN_MspInit+0x9c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800b312:	2300      	movs	r3, #0
 800b314:	613b      	str	r3, [r7, #16]
 800b316:	4b20      	ldr	r3, [pc, #128]	@ (800b398 <HAL_CAN_MspInit+0xa8>)
 800b318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b31a:	4a1f      	ldr	r2, [pc, #124]	@ (800b398 <HAL_CAN_MspInit+0xa8>)
 800b31c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b320:	6413      	str	r3, [r2, #64]	@ 0x40
 800b322:	4b1d      	ldr	r3, [pc, #116]	@ (800b398 <HAL_CAN_MspInit+0xa8>)
 800b324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b32a:	613b      	str	r3, [r7, #16]
 800b32c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b32e:	2300      	movs	r3, #0
 800b330:	60fb      	str	r3, [r7, #12]
 800b332:	4b19      	ldr	r3, [pc, #100]	@ (800b398 <HAL_CAN_MspInit+0xa8>)
 800b334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b336:	4a18      	ldr	r2, [pc, #96]	@ (800b398 <HAL_CAN_MspInit+0xa8>)
 800b338:	f043 0302 	orr.w	r3, r3, #2
 800b33c:	6313      	str	r3, [r2, #48]	@ 0x30
 800b33e:	4b16      	ldr	r3, [pc, #88]	@ (800b398 <HAL_CAN_MspInit+0xa8>)
 800b340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b342:	f003 0302 	and.w	r3, r3, #2
 800b346:	60fb      	str	r3, [r7, #12]
 800b348:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800b34a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800b34e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b350:	2302      	movs	r3, #2
 800b352:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b354:	2300      	movs	r3, #0
 800b356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b358:	2303      	movs	r3, #3
 800b35a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800b35c:	2309      	movs	r3, #9
 800b35e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b360:	f107 0314 	add.w	r3, r7, #20
 800b364:	4619      	mov	r1, r3
 800b366:	480d      	ldr	r0, [pc, #52]	@ (800b39c <HAL_CAN_MspInit+0xac>)
 800b368:	f003 f926 	bl	800e5b8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800b36c:	2200      	movs	r2, #0
 800b36e:	2100      	movs	r1, #0
 800b370:	2014      	movs	r0, #20
 800b372:	f002 fc6c 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800b376:	2014      	movs	r0, #20
 800b378:	f002 fc85 	bl	800dc86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800b37c:	2200      	movs	r2, #0
 800b37e:	2100      	movs	r1, #0
 800b380:	2015      	movs	r0, #21
 800b382:	f002 fc64 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800b386:	2015      	movs	r0, #21
 800b388:	f002 fc7d 	bl	800dc86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800b38c:	bf00      	nop
 800b38e:	3728      	adds	r7, #40	@ 0x28
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}
 800b394:	40006400 	.word	0x40006400
 800b398:	40023800 	.word	0x40023800
 800b39c:	40020400 	.word	0x40020400

0800b3a0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b09a      	sub	sp, #104	@ 0x68
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b3a8:	f107 030c 	add.w	r3, r7, #12
 800b3ac:	225c      	movs	r2, #92	@ 0x5c
 800b3ae:	2100      	movs	r1, #0
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	f00b fe53 	bl	801705c <memset>
  if(hrtc->Instance==RTC)
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	4a0c      	ldr	r2, [pc, #48]	@ (800b3ec <HAL_RTC_MspInit+0x4c>)
 800b3bc:	4293      	cmp	r3, r2
 800b3be:	d111      	bne.n	800b3e4 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800b3c0:	2320      	movs	r3, #32
 800b3c2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800b3c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b3c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b3ca:	f107 030c 	add.w	r3, r7, #12
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f005 f8ba 	bl	8010548 <HAL_RCCEx_PeriphCLKConfig>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d001      	beq.n	800b3de <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800b3da:	f7ff fc97 	bl	800ad0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800b3de:	4b04      	ldr	r3, [pc, #16]	@ (800b3f0 <HAL_RTC_MspInit+0x50>)
 800b3e0:	2201      	movs	r2, #1
 800b3e2:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800b3e4:	bf00      	nop
 800b3e6:	3768      	adds	r7, #104	@ 0x68
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}
 800b3ec:	40002800 	.word	0x40002800
 800b3f0:	42470e3c 	.word	0x42470e3c

0800b3f4 <HAL_MMC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hmmc: MMC handle pointer
  * @retval None
  */
void HAL_MMC_MspInit(MMC_HandleTypeDef* hmmc)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b0a2      	sub	sp, #136	@ 0x88
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b3fc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b400:	2200      	movs	r2, #0
 800b402:	601a      	str	r2, [r3, #0]
 800b404:	605a      	str	r2, [r3, #4]
 800b406:	609a      	str	r2, [r3, #8]
 800b408:	60da      	str	r2, [r3, #12]
 800b40a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b40c:	f107 0318 	add.w	r3, r7, #24
 800b410:	225c      	movs	r2, #92	@ 0x5c
 800b412:	2100      	movs	r1, #0
 800b414:	4618      	mov	r0, r3
 800b416:	f00b fe21 	bl	801705c <memset>
  if(hmmc->Instance==SDIO)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	4a84      	ldr	r2, [pc, #528]	@ (800b630 <HAL_MMC_MspInit+0x23c>)
 800b420:	4293      	cmp	r3, r2
 800b422:	f040 8100 	bne.w	800b626 <HAL_MMC_MspInit+0x232>

    /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 800b426:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800b42a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800b42c:	2300      	movs	r3, #0
 800b42e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 800b430:	2300      	movs	r3, #0
 800b432:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b434:	f107 0318 	add.w	r3, r7, #24
 800b438:	4618      	mov	r0, r3
 800b43a:	f005 f885 	bl	8010548 <HAL_RCCEx_PeriphCLKConfig>
 800b43e:	4603      	mov	r3, r0
 800b440:	2b00      	cmp	r3, #0
 800b442:	d001      	beq.n	800b448 <HAL_MMC_MspInit+0x54>
    {
      Error_Handler();
 800b444:	f7ff fc62 	bl	800ad0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800b448:	2300      	movs	r3, #0
 800b44a:	617b      	str	r3, [r7, #20]
 800b44c:	4b79      	ldr	r3, [pc, #484]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b44e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b450:	4a78      	ldr	r2, [pc, #480]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b452:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800b456:	6453      	str	r3, [r2, #68]	@ 0x44
 800b458:	4b76      	ldr	r3, [pc, #472]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b45a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b45c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b460:	617b      	str	r3, [r7, #20]
 800b462:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b464:	2300      	movs	r3, #0
 800b466:	613b      	str	r3, [r7, #16]
 800b468:	4b72      	ldr	r3, [pc, #456]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b46a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b46c:	4a71      	ldr	r2, [pc, #452]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b46e:	f043 0302 	orr.w	r3, r3, #2
 800b472:	6313      	str	r3, [r2, #48]	@ 0x30
 800b474:	4b6f      	ldr	r3, [pc, #444]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b478:	f003 0302 	and.w	r3, r3, #2
 800b47c:	613b      	str	r3, [r7, #16]
 800b47e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b480:	2300      	movs	r3, #0
 800b482:	60fb      	str	r3, [r7, #12]
 800b484:	4b6b      	ldr	r3, [pc, #428]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b488:	4a6a      	ldr	r2, [pc, #424]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b48a:	f043 0304 	orr.w	r3, r3, #4
 800b48e:	6313      	str	r3, [r2, #48]	@ 0x30
 800b490:	4b68      	ldr	r3, [pc, #416]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b494:	f003 0304 	and.w	r3, r3, #4
 800b498:	60fb      	str	r3, [r7, #12]
 800b49a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800b49c:	2300      	movs	r3, #0
 800b49e:	60bb      	str	r3, [r7, #8]
 800b4a0:	4b64      	ldr	r3, [pc, #400]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b4a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4a4:	4a63      	ldr	r2, [pc, #396]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b4a6:	f043 0308 	orr.w	r3, r3, #8
 800b4aa:	6313      	str	r3, [r2, #48]	@ 0x30
 800b4ac:	4b61      	ldr	r3, [pc, #388]	@ (800b634 <HAL_MMC_MspInit+0x240>)
 800b4ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4b0:	f003 0308 	and.w	r3, r3, #8
 800b4b4:	60bb      	str	r3, [r7, #8]
 800b4b6:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = EMMC_D1_Pin;
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b4bc:	2302      	movs	r3, #2
 800b4be:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b4c4:	2303      	movs	r3, #3
 800b4c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800b4ca:	230c      	movs	r3, #12
 800b4cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(EMMC_D1_GPIO_Port, &GPIO_InitStruct);
 800b4d0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b4d4:	4619      	mov	r1, r3
 800b4d6:	4858      	ldr	r0, [pc, #352]	@ (800b638 <HAL_MMC_MspInit+0x244>)
 800b4d8:	f003 f86e 	bl	800e5b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = EMMC_D0_Pin|EMMC_D2_Pin|EMMC_D3_Pin|EMMC_CK_Pin;
 800b4dc:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800b4e0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b4e2:	2302      	movs	r3, #2
 800b4e4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b4ea:	2303      	movs	r3, #3
 800b4ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800b4f0:	230c      	movs	r3, #12
 800b4f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b4f6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b4fa:	4619      	mov	r1, r3
 800b4fc:	484f      	ldr	r0, [pc, #316]	@ (800b63c <HAL_MMC_MspInit+0x248>)
 800b4fe:	f003 f85b 	bl	800e5b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = EMMC_CMD_Pin;
 800b502:	2304      	movs	r3, #4
 800b504:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b506:	2302      	movs	r3, #2
 800b508:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b50a:	2300      	movs	r3, #0
 800b50c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b50e:	2303      	movs	r3, #3
 800b510:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800b514:	230c      	movs	r3, #12
 800b516:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(EMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 800b51a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b51e:	4619      	mov	r1, r3
 800b520:	4847      	ldr	r0, [pc, #284]	@ (800b640 <HAL_MMC_MspInit+0x24c>)
 800b522:	f003 f849 	bl	800e5b8 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 800b526:	4b47      	ldr	r3, [pc, #284]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b528:	4a47      	ldr	r2, [pc, #284]	@ (800b648 <HAL_MMC_MspInit+0x254>)
 800b52a:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800b52c:	4b45      	ldr	r3, [pc, #276]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b52e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800b532:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b534:	4b43      	ldr	r3, [pc, #268]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b536:	2200      	movs	r2, #0
 800b538:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b53a:	4b42      	ldr	r3, [pc, #264]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b53c:	2200      	movs	r2, #0
 800b53e:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800b540:	4b40      	ldr	r3, [pc, #256]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b542:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b546:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800b548:	4b3e      	ldr	r3, [pc, #248]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b54a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b54e:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800b550:	4b3c      	ldr	r3, [pc, #240]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b552:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800b556:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800b558:	4b3a      	ldr	r3, [pc, #232]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b55a:	2220      	movs	r2, #32
 800b55c:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800b55e:	4b39      	ldr	r3, [pc, #228]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b560:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b564:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800b566:	4b37      	ldr	r3, [pc, #220]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b568:	2204      	movs	r2, #4
 800b56a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800b56c:	4b35      	ldr	r3, [pc, #212]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b56e:	2203      	movs	r2, #3
 800b570:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800b572:	4b34      	ldr	r3, [pc, #208]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b574:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800b578:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800b57a:	4b32      	ldr	r3, [pc, #200]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b57c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800b580:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800b582:	4830      	ldr	r0, [pc, #192]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b584:	f002 fbac 	bl	800dce0 <HAL_DMA_Init>
 800b588:	4603      	mov	r3, r0
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d001      	beq.n	800b592 <HAL_MMC_MspInit+0x19e>
    {
      Error_Handler();
 800b58e:	f7ff fbbd 	bl	800ad0c <Error_Handler>
    }

    __HAL_LINKDMA(hmmc,hdmarx,hdma_sdio_rx);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	4a2b      	ldr	r2, [pc, #172]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b596:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b598:	4a2a      	ldr	r2, [pc, #168]	@ (800b644 <HAL_MMC_MspInit+0x250>)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 800b59e:	4b2b      	ldr	r3, [pc, #172]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5a0:	4a2b      	ldr	r2, [pc, #172]	@ (800b650 <HAL_MMC_MspInit+0x25c>)
 800b5a2:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800b5a4:	4b29      	ldr	r3, [pc, #164]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5a6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800b5aa:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b5ac:	4b27      	ldr	r3, [pc, #156]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5ae:	2240      	movs	r2, #64	@ 0x40
 800b5b0:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b5b2:	4b26      	ldr	r3, [pc, #152]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b5b8:	4b24      	ldr	r3, [pc, #144]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b5be:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800b5c0:	4b22      	ldr	r3, [pc, #136]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5c2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b5c6:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800b5c8:	4b20      	ldr	r3, [pc, #128]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800b5ce:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800b5d0:	4b1e      	ldr	r3, [pc, #120]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5d2:	2220      	movs	r2, #32
 800b5d4:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800b5d6:	4b1d      	ldr	r3, [pc, #116]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5d8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b5dc:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800b5de:	4b1b      	ldr	r3, [pc, #108]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5e0:	2204      	movs	r2, #4
 800b5e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800b5e4:	4b19      	ldr	r3, [pc, #100]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5e6:	2203      	movs	r2, #3
 800b5e8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800b5ea:	4b18      	ldr	r3, [pc, #96]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5ec:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800b5f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800b5f2:	4b16      	ldr	r3, [pc, #88]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5f4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800b5f8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800b5fa:	4814      	ldr	r0, [pc, #80]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b5fc:	f002 fb70 	bl	800dce0 <HAL_DMA_Init>
 800b600:	4603      	mov	r3, r0
 800b602:	2b00      	cmp	r3, #0
 800b604:	d001      	beq.n	800b60a <HAL_MMC_MspInit+0x216>
    {
      Error_Handler();
 800b606:	f7ff fb81 	bl	800ad0c <Error_Handler>
    }

    __HAL_LINKDMA(hmmc,hdmatx,hdma_sdio_tx);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	4a0f      	ldr	r2, [pc, #60]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b60e:	641a      	str	r2, [r3, #64]	@ 0x40
 800b610:	4a0e      	ldr	r2, [pc, #56]	@ (800b64c <HAL_MMC_MspInit+0x258>)
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800b616:	2200      	movs	r2, #0
 800b618:	2100      	movs	r1, #0
 800b61a:	2031      	movs	r0, #49	@ 0x31
 800b61c:	f002 fb17 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800b620:	2031      	movs	r0, #49	@ 0x31
 800b622:	f002 fb30 	bl	800dc86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 800b626:	bf00      	nop
 800b628:	3788      	adds	r7, #136	@ 0x88
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}
 800b62e:	bf00      	nop
 800b630:	40012c00 	.word	0x40012c00
 800b634:	40023800 	.word	0x40023800
 800b638:	40020400 	.word	0x40020400
 800b63c:	40020800 	.word	0x40020800
 800b640:	40020c00 	.word	0x40020c00
 800b644:	20000b40 	.word	0x20000b40
 800b648:	400264a0 	.word	0x400264a0
 800b64c:	20000ba0 	.word	0x20000ba0
 800b650:	40026458 	.word	0x40026458

0800b654 <HAL_MMC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hmmc: MMC handle pointer
  * @retval None
  */
void HAL_MMC_MspDeInit(MMC_HandleTypeDef* hmmc)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b082      	sub	sp, #8
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
  if(hmmc->Instance==SDIO)
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	4a13      	ldr	r2, [pc, #76]	@ (800b6b0 <HAL_MMC_MspDeInit+0x5c>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d11f      	bne.n	800b6a6 <HAL_MMC_MspDeInit+0x52>
  {
    /* USER CODE BEGIN SDIO_MspDeInit 0 */

    /* USER CODE END SDIO_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SDIO_CLK_DISABLE();
 800b666:	4b13      	ldr	r3, [pc, #76]	@ (800b6b4 <HAL_MMC_MspDeInit+0x60>)
 800b668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b66a:	4a12      	ldr	r2, [pc, #72]	@ (800b6b4 <HAL_MMC_MspDeInit+0x60>)
 800b66c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b670:	6453      	str	r3, [r2, #68]	@ 0x44
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    HAL_GPIO_DeInit(EMMC_D1_GPIO_Port, EMMC_D1_Pin);
 800b672:	2101      	movs	r1, #1
 800b674:	4810      	ldr	r0, [pc, #64]	@ (800b6b8 <HAL_MMC_MspDeInit+0x64>)
 800b676:	f003 f933 	bl	800e8e0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, EMMC_D0_Pin|EMMC_D2_Pin|EMMC_D3_Pin|EMMC_CK_Pin);
 800b67a:	f44f 51e8 	mov.w	r1, #7424	@ 0x1d00
 800b67e:	480f      	ldr	r0, [pc, #60]	@ (800b6bc <HAL_MMC_MspDeInit+0x68>)
 800b680:	f003 f92e 	bl	800e8e0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(EMMC_CMD_GPIO_Port, EMMC_CMD_Pin);
 800b684:	2104      	movs	r1, #4
 800b686:	480e      	ldr	r0, [pc, #56]	@ (800b6c0 <HAL_MMC_MspDeInit+0x6c>)
 800b688:	f003 f92a 	bl	800e8e0 <HAL_GPIO_DeInit>

    /* SDIO DMA DeInit */
    HAL_DMA_DeInit(hmmc->hdmarx);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b690:	4618      	mov	r0, r3
 800b692:	f002 fbd3 	bl	800de3c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hmmc->hdmatx);
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b69a:	4618      	mov	r0, r3
 800b69c:	f002 fbce 	bl	800de3c <HAL_DMA_DeInit>

    /* SDIO interrupt DeInit */
    HAL_NVIC_DisableIRQ(SDIO_IRQn);
 800b6a0:	2031      	movs	r0, #49	@ 0x31
 800b6a2:	f002 fafe 	bl	800dca2 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SDIO_MspDeInit 1 */

    /* USER CODE END SDIO_MspDeInit 1 */
  }

}
 800b6a6:	bf00      	nop
 800b6a8:	3708      	adds	r7, #8
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}
 800b6ae:	bf00      	nop
 800b6b0:	40012c00 	.word	0x40012c00
 800b6b4:	40023800 	.word	0x40023800
 800b6b8:	40020400 	.word	0x40020400
 800b6bc:	40020800 	.word	0x40020800
 800b6c0:	40020c00 	.word	0x40020c00

0800b6c4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b08c      	sub	sp, #48	@ 0x30
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b6cc:	f107 031c 	add.w	r3, r7, #28
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	601a      	str	r2, [r3, #0]
 800b6d4:	605a      	str	r2, [r3, #4]
 800b6d6:	609a      	str	r2, [r3, #8]
 800b6d8:	60da      	str	r2, [r3, #12]
 800b6da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	4a8f      	ldr	r2, [pc, #572]	@ (800b920 <HAL_SPI_MspInit+0x25c>)
 800b6e2:	4293      	cmp	r3, r2
 800b6e4:	f040 808b 	bne.w	800b7fe <HAL_SPI_MspInit+0x13a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	61bb      	str	r3, [r7, #24]
 800b6ec:	4b8d      	ldr	r3, [pc, #564]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b6ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6f0:	4a8c      	ldr	r2, [pc, #560]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b6f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b6f6:	6453      	str	r3, [r2, #68]	@ 0x44
 800b6f8:	4b8a      	ldr	r3, [pc, #552]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b6fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b700:	61bb      	str	r3, [r7, #24]
 800b702:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b704:	2300      	movs	r3, #0
 800b706:	617b      	str	r3, [r7, #20]
 800b708:	4b86      	ldr	r3, [pc, #536]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b70a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b70c:	4a85      	ldr	r2, [pc, #532]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b70e:	f043 0301 	orr.w	r3, r3, #1
 800b712:	6313      	str	r3, [r2, #48]	@ 0x30
 800b714:	4b83      	ldr	r3, [pc, #524]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b718:	f003 0301 	and.w	r3, r3, #1
 800b71c:	617b      	str	r3, [r7, #20]
 800b71e:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 800b720:	23e0      	movs	r3, #224	@ 0xe0
 800b722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b724:	2302      	movs	r3, #2
 800b726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b728:	2300      	movs	r3, #0
 800b72a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b72c:	2303      	movs	r3, #3
 800b72e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800b730:	2305      	movs	r3, #5
 800b732:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b734:	f107 031c 	add.w	r3, r7, #28
 800b738:	4619      	mov	r1, r3
 800b73a:	487b      	ldr	r0, [pc, #492]	@ (800b928 <HAL_SPI_MspInit+0x264>)
 800b73c:	f002 ff3c 	bl	800e5b8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 800b740:	4b7a      	ldr	r3, [pc, #488]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b742:	4a7b      	ldr	r2, [pc, #492]	@ (800b930 <HAL_SPI_MspInit+0x26c>)
 800b744:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800b746:	4b79      	ldr	r3, [pc, #484]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b748:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800b74c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b74e:	4b77      	ldr	r3, [pc, #476]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b750:	2200      	movs	r2, #0
 800b752:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b754:	4b75      	ldr	r3, [pc, #468]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b756:	2200      	movs	r2, #0
 800b758:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800b75a:	4b74      	ldr	r3, [pc, #464]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b75c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b760:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b762:	4b72      	ldr	r3, [pc, #456]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b764:	2200      	movs	r2, #0
 800b766:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b768:	4b70      	ldr	r3, [pc, #448]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b76a:	2200      	movs	r2, #0
 800b76c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800b76e:	4b6f      	ldr	r3, [pc, #444]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b770:	2200      	movs	r2, #0
 800b772:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800b774:	4b6d      	ldr	r3, [pc, #436]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b776:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b77a:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b77c:	4b6b      	ldr	r3, [pc, #428]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b77e:	2200      	movs	r2, #0
 800b780:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800b782:	486a      	ldr	r0, [pc, #424]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b784:	f002 faac 	bl	800dce0 <HAL_DMA_Init>
 800b788:	4603      	mov	r3, r0
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d001      	beq.n	800b792 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 800b78e:	f7ff fabd 	bl	800ad0c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	4a65      	ldr	r2, [pc, #404]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b796:	64da      	str	r2, [r3, #76]	@ 0x4c
 800b798:	4a64      	ldr	r2, [pc, #400]	@ (800b92c <HAL_SPI_MspInit+0x268>)
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 800b79e:	4b65      	ldr	r3, [pc, #404]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7a0:	4a65      	ldr	r2, [pc, #404]	@ (800b938 <HAL_SPI_MspInit+0x274>)
 800b7a2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800b7a4:	4b63      	ldr	r3, [pc, #396]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7a6:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800b7aa:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b7ac:	4b61      	ldr	r3, [pc, #388]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7ae:	2240      	movs	r2, #64	@ 0x40
 800b7b0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b7b2:	4b60      	ldr	r3, [pc, #384]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b7b8:	4b5e      	ldr	r3, [pc, #376]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b7be:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b7c0:	4b5c      	ldr	r3, [pc, #368]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b7c6:	4b5b      	ldr	r3, [pc, #364]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800b7cc:	4b59      	ldr	r3, [pc, #356]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800b7d2:	4b58      	ldr	r3, [pc, #352]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7d4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b7d8:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b7da:	4b56      	ldr	r3, [pc, #344]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7dc:	2200      	movs	r2, #0
 800b7de:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800b7e0:	4854      	ldr	r0, [pc, #336]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7e2:	f002 fa7d 	bl	800dce0 <HAL_DMA_Init>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d001      	beq.n	800b7f0 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 800b7ec:	f7ff fa8e 	bl	800ad0c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	4a50      	ldr	r2, [pc, #320]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7f4:	649a      	str	r2, [r3, #72]	@ 0x48
 800b7f6:	4a4f      	ldr	r2, [pc, #316]	@ (800b934 <HAL_SPI_MspInit+0x270>)
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 800b7fc:	e08c      	b.n	800b918 <HAL_SPI_MspInit+0x254>
  else if(hspi->Instance==SPI2)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	4a4e      	ldr	r2, [pc, #312]	@ (800b93c <HAL_SPI_MspInit+0x278>)
 800b804:	4293      	cmp	r3, r2
 800b806:	f040 8087 	bne.w	800b918 <HAL_SPI_MspInit+0x254>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800b80a:	2300      	movs	r3, #0
 800b80c:	613b      	str	r3, [r7, #16]
 800b80e:	4b45      	ldr	r3, [pc, #276]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b812:	4a44      	ldr	r2, [pc, #272]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b814:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b818:	6413      	str	r3, [r2, #64]	@ 0x40
 800b81a:	4b42      	ldr	r3, [pc, #264]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b81c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b81e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b822:	613b      	str	r3, [r7, #16]
 800b824:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b826:	2300      	movs	r3, #0
 800b828:	60fb      	str	r3, [r7, #12]
 800b82a:	4b3e      	ldr	r3, [pc, #248]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b82c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b82e:	4a3d      	ldr	r2, [pc, #244]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b830:	f043 0302 	orr.w	r3, r3, #2
 800b834:	6313      	str	r3, [r2, #48]	@ 0x30
 800b836:	4b3b      	ldr	r3, [pc, #236]	@ (800b924 <HAL_SPI_MspInit+0x260>)
 800b838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b83a:	f003 0302 	and.w	r3, r3, #2
 800b83e:	60fb      	str	r3, [r7, #12]
 800b840:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LoRA_SCK_Pin|LoRa_MISO_Pin|LoRa_MOSI_Pin;
 800b842:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800b846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b848:	2302      	movs	r3, #2
 800b84a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b84c:	2300      	movs	r3, #0
 800b84e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b850:	2303      	movs	r3, #3
 800b852:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800b854:	2305      	movs	r3, #5
 800b856:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b858:	f107 031c 	add.w	r3, r7, #28
 800b85c:	4619      	mov	r1, r3
 800b85e:	4838      	ldr	r0, [pc, #224]	@ (800b940 <HAL_SPI_MspInit+0x27c>)
 800b860:	f002 feaa 	bl	800e5b8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800b864:	4b37      	ldr	r3, [pc, #220]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b866:	4a38      	ldr	r2, [pc, #224]	@ (800b948 <HAL_SPI_MspInit+0x284>)
 800b868:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800b86a:	4b36      	ldr	r3, [pc, #216]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b86c:	2200      	movs	r2, #0
 800b86e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b870:	4b34      	ldr	r3, [pc, #208]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b872:	2200      	movs	r2, #0
 800b874:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b876:	4b33      	ldr	r3, [pc, #204]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b878:	2200      	movs	r2, #0
 800b87a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800b87c:	4b31      	ldr	r3, [pc, #196]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b87e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b882:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b884:	4b2f      	ldr	r3, [pc, #188]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b886:	2200      	movs	r2, #0
 800b888:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b88a:	4b2e      	ldr	r3, [pc, #184]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b88c:	2200      	movs	r2, #0
 800b88e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800b890:	4b2c      	ldr	r3, [pc, #176]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b892:	2200      	movs	r2, #0
 800b894:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800b896:	4b2b      	ldr	r3, [pc, #172]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b898:	2200      	movs	r2, #0
 800b89a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b89c:	4b29      	ldr	r3, [pc, #164]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b89e:	2200      	movs	r2, #0
 800b8a0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800b8a2:	4828      	ldr	r0, [pc, #160]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b8a4:	f002 fa1c 	bl	800dce0 <HAL_DMA_Init>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d001      	beq.n	800b8b2 <HAL_SPI_MspInit+0x1ee>
      Error_Handler();
 800b8ae:	f7ff fa2d 	bl	800ad0c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	4a23      	ldr	r2, [pc, #140]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b8b6:	64da      	str	r2, [r3, #76]	@ 0x4c
 800b8b8:	4a22      	ldr	r2, [pc, #136]	@ (800b944 <HAL_SPI_MspInit+0x280>)
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800b8be:	4b23      	ldr	r3, [pc, #140]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b8c0:	4a23      	ldr	r2, [pc, #140]	@ (800b950 <HAL_SPI_MspInit+0x28c>)
 800b8c2:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800b8c4:	4b21      	ldr	r3, [pc, #132]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b8ca:	4b20      	ldr	r3, [pc, #128]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b8cc:	2240      	movs	r2, #64	@ 0x40
 800b8ce:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b8d0:	4b1e      	ldr	r3, [pc, #120]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b8d6:	4b1d      	ldr	r3, [pc, #116]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b8d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b8dc:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b8de:	4b1b      	ldr	r3, [pc, #108]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b8e4:	4b19      	ldr	r3, [pc, #100]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800b8ea:	4b18      	ldr	r3, [pc, #96]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800b8f0:	4b16      	ldr	r3, [pc, #88]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b8f6:	4b15      	ldr	r3, [pc, #84]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800b8fc:	4813      	ldr	r0, [pc, #76]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b8fe:	f002 f9ef 	bl	800dce0 <HAL_DMA_Init>
 800b902:	4603      	mov	r3, r0
 800b904:	2b00      	cmp	r3, #0
 800b906:	d001      	beq.n	800b90c <HAL_SPI_MspInit+0x248>
      Error_Handler();
 800b908:	f7ff fa00 	bl	800ad0c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	4a0f      	ldr	r2, [pc, #60]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b910:	649a      	str	r2, [r3, #72]	@ 0x48
 800b912:	4a0e      	ldr	r2, [pc, #56]	@ (800b94c <HAL_SPI_MspInit+0x288>)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800b918:	bf00      	nop
 800b91a:	3730      	adds	r7, #48	@ 0x30
 800b91c:	46bd      	mov	sp, r7
 800b91e:	bd80      	pop	{r7, pc}
 800b920:	40013000 	.word	0x40013000
 800b924:	40023800 	.word	0x40023800
 800b928:	40020000 	.word	0x40020000
 800b92c:	20000cb0 	.word	0x20000cb0
 800b930:	40026410 	.word	0x40026410
 800b934:	20000d10 	.word	0x20000d10
 800b938:	40026488 	.word	0x40026488
 800b93c:	40003800 	.word	0x40003800
 800b940:	40020400 	.word	0x40020400
 800b944:	20000d70 	.word	0x20000d70
 800b948:	40026058 	.word	0x40026058
 800b94c:	20000dd0 	.word	0x20000dd0
 800b950:	40026070 	.word	0x40026070

0800b954 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b082      	sub	sp, #8
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	4a1a      	ldr	r2, [pc, #104]	@ (800b9cc <HAL_SPI_MspDeInit+0x78>)
 800b962:	4293      	cmp	r3, r2
 800b964:	d114      	bne.n	800b990 <HAL_SPI_MspDeInit+0x3c>
  {
    /* USER CODE BEGIN SPI1_MspDeInit 0 */

    /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800b966:	4b1a      	ldr	r3, [pc, #104]	@ (800b9d0 <HAL_SPI_MspDeInit+0x7c>)
 800b968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b96a:	4a19      	ldr	r2, [pc, #100]	@ (800b9d0 <HAL_SPI_MspDeInit+0x7c>)
 800b96c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b970:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin);
 800b972:	21e0      	movs	r1, #224	@ 0xe0
 800b974:	4817      	ldr	r0, [pc, #92]	@ (800b9d4 <HAL_SPI_MspDeInit+0x80>)
 800b976:	f002 ffb3 	bl	800e8e0 <HAL_GPIO_DeInit>

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(hspi->hdmarx);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b97e:	4618      	mov	r0, r3
 800b980:	f002 fa5c 	bl	800de3c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b988:	4618      	mov	r0, r3
 800b98a:	f002 fa57 	bl	800de3c <HAL_DMA_DeInit>
    /* USER CODE BEGIN SPI2_MspDeInit 1 */

    /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 800b98e:	e019      	b.n	800b9c4 <HAL_SPI_MspDeInit+0x70>
  else if(hspi->Instance==SPI2)
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	4a10      	ldr	r2, [pc, #64]	@ (800b9d8 <HAL_SPI_MspDeInit+0x84>)
 800b996:	4293      	cmp	r3, r2
 800b998:	d114      	bne.n	800b9c4 <HAL_SPI_MspDeInit+0x70>
    __HAL_RCC_SPI2_CLK_DISABLE();
 800b99a:	4b0d      	ldr	r3, [pc, #52]	@ (800b9d0 <HAL_SPI_MspDeInit+0x7c>)
 800b99c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b99e:	4a0c      	ldr	r2, [pc, #48]	@ (800b9d0 <HAL_SPI_MspDeInit+0x7c>)
 800b9a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b9a4:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, LoRA_SCK_Pin|LoRa_MISO_Pin|LoRa_MOSI_Pin);
 800b9a6:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800b9aa:	480c      	ldr	r0, [pc, #48]	@ (800b9dc <HAL_SPI_MspDeInit+0x88>)
 800b9ac:	f002 ff98 	bl	800e8e0 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hspi->hdmarx);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f002 fa41 	bl	800de3c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f002 fa3c 	bl	800de3c <HAL_DMA_DeInit>
}
 800b9c4:	bf00      	nop
 800b9c6:	3708      	adds	r7, #8
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	bd80      	pop	{r7, pc}
 800b9cc:	40013000 	.word	0x40013000
 800b9d0:	40023800 	.word	0x40023800
 800b9d4:	40020000 	.word	0x40020000
 800b9d8:	40003800 	.word	0x40003800
 800b9dc:	40020400 	.word	0x40020400

0800b9e0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b092      	sub	sp, #72	@ 0x48
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b9e8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	601a      	str	r2, [r3, #0]
 800b9f0:	605a      	str	r2, [r3, #4]
 800b9f2:	609a      	str	r2, [r3, #8]
 800b9f4:	60da      	str	r2, [r3, #12]
 800b9f6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	4aa8      	ldr	r2, [pc, #672]	@ (800bca0 <HAL_TIM_Base_MspInit+0x2c0>)
 800b9fe:	4293      	cmp	r3, r2
 800ba00:	d12e      	bne.n	800ba60 <HAL_TIM_Base_MspInit+0x80>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800ba02:	2300      	movs	r3, #0
 800ba04:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba06:	4ba7      	ldr	r3, [pc, #668]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800ba08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba0a:	4aa6      	ldr	r2, [pc, #664]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800ba0c:	f043 0301 	orr.w	r3, r3, #1
 800ba10:	6453      	str	r3, [r2, #68]	@ 0x44
 800ba12:	4ba4      	ldr	r3, [pc, #656]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800ba14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba16:	f003 0301 	and.w	r3, r3, #1
 800ba1a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800ba1e:	2200      	movs	r2, #0
 800ba20:	2100      	movs	r1, #0
 800ba22:	2018      	movs	r0, #24
 800ba24:	f002 f913 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800ba28:	2018      	movs	r0, #24
 800ba2a:	f002 f92c 	bl	800dc86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800ba2e:	2200      	movs	r2, #0
 800ba30:	2100      	movs	r1, #0
 800ba32:	2019      	movs	r0, #25
 800ba34:	f002 f90b 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800ba38:	2019      	movs	r0, #25
 800ba3a:	f002 f924 	bl	800dc86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800ba3e:	2200      	movs	r2, #0
 800ba40:	2100      	movs	r1, #0
 800ba42:	201a      	movs	r0, #26
 800ba44:	f002 f903 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800ba48:	201a      	movs	r0, #26
 800ba4a:	f002 f91c 	bl	800dc86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800ba4e:	2200      	movs	r2, #0
 800ba50:	2100      	movs	r1, #0
 800ba52:	201b      	movs	r0, #27
 800ba54:	f002 f8fb 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800ba58:	201b      	movs	r0, #27
 800ba5a:	f002 f914 	bl	800dc86 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 800ba5e:	e11b      	b.n	800bc98 <HAL_TIM_Base_MspInit+0x2b8>
  else if(htim_base->Instance==TIM2)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba68:	d135      	bne.n	800bad6 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba6e:	4b8d      	ldr	r3, [pc, #564]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800ba70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba72:	4a8c      	ldr	r2, [pc, #560]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800ba74:	f043 0301 	orr.w	r3, r3, #1
 800ba78:	6413      	str	r3, [r2, #64]	@ 0x40
 800ba7a:	4b8a      	ldr	r3, [pc, #552]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800ba7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba7e:	f003 0301 	and.w	r3, r3, #1
 800ba82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ba86:	2300      	movs	r3, #0
 800ba88:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba8a:	4b86      	ldr	r3, [pc, #536]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800ba8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba8e:	4a85      	ldr	r2, [pc, #532]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800ba90:	f043 0301 	orr.w	r3, r3, #1
 800ba94:	6313      	str	r3, [r2, #48]	@ 0x30
 800ba96:	4b83      	ldr	r3, [pc, #524]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800ba98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba9a:	f003 0301 	and.w	r3, r3, #1
 800ba9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800baa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = MAGNETIC_PWM3_Pin;
 800baa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800baa6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800baa8:	2302      	movs	r3, #2
 800baaa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800baac:	2300      	movs	r3, #0
 800baae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bab0:	2300      	movs	r3, #0
 800bab2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800bab4:	2301      	movs	r3, #1
 800bab6:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(MAGNETIC_PWM3_GPIO_Port, &GPIO_InitStruct);
 800bab8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800babc:	4619      	mov	r1, r3
 800babe:	487a      	ldr	r0, [pc, #488]	@ (800bca8 <HAL_TIM_Base_MspInit+0x2c8>)
 800bac0:	f002 fd7a 	bl	800e5b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800bac4:	2200      	movs	r2, #0
 800bac6:	2100      	movs	r1, #0
 800bac8:	201c      	movs	r0, #28
 800baca:	f002 f8c0 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800bace:	201c      	movs	r0, #28
 800bad0:	f002 f8d9 	bl	800dc86 <HAL_NVIC_EnableIRQ>
}
 800bad4:	e0e0      	b.n	800bc98 <HAL_TIM_Base_MspInit+0x2b8>
  else if(htim_base->Instance==TIM3)
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	4a74      	ldr	r2, [pc, #464]	@ (800bcac <HAL_TIM_Base_MspInit+0x2cc>)
 800badc:	4293      	cmp	r3, r2
 800bade:	d134      	bne.n	800bb4a <HAL_TIM_Base_MspInit+0x16a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800bae0:	2300      	movs	r3, #0
 800bae2:	627b      	str	r3, [r7, #36]	@ 0x24
 800bae4:	4b6f      	ldr	r3, [pc, #444]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bae8:	4a6e      	ldr	r2, [pc, #440]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800baea:	f043 0302 	orr.w	r3, r3, #2
 800baee:	6413      	str	r3, [r2, #64]	@ 0x40
 800baf0:	4b6c      	ldr	r3, [pc, #432]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800baf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800baf4:	f003 0302 	and.w	r3, r3, #2
 800baf8:	627b      	str	r3, [r7, #36]	@ 0x24
 800bafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bafc:	2300      	movs	r3, #0
 800bafe:	623b      	str	r3, [r7, #32]
 800bb00:	4b68      	ldr	r3, [pc, #416]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bb02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb04:	4a67      	ldr	r2, [pc, #412]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bb06:	f043 0304 	orr.w	r3, r3, #4
 800bb0a:	6313      	str	r3, [r2, #48]	@ 0x30
 800bb0c:	4b65      	ldr	r3, [pc, #404]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bb0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb10:	f003 0304 	and.w	r3, r3, #4
 800bb14:	623b      	str	r3, [r7, #32]
 800bb16:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = MAGNETIC_PWM2_Pin;
 800bb18:	2380      	movs	r3, #128	@ 0x80
 800bb1a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bb1c:	2302      	movs	r3, #2
 800bb1e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb20:	2300      	movs	r3, #0
 800bb22:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bb24:	2300      	movs	r3, #0
 800bb26:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800bb28:	2302      	movs	r3, #2
 800bb2a:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(MAGNETIC_PWM2_GPIO_Port, &GPIO_InitStruct);
 800bb2c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800bb30:	4619      	mov	r1, r3
 800bb32:	485f      	ldr	r0, [pc, #380]	@ (800bcb0 <HAL_TIM_Base_MspInit+0x2d0>)
 800bb34:	f002 fd40 	bl	800e5b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800bb38:	2200      	movs	r2, #0
 800bb3a:	2100      	movs	r1, #0
 800bb3c:	201d      	movs	r0, #29
 800bb3e:	f002 f886 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800bb42:	201d      	movs	r0, #29
 800bb44:	f002 f89f 	bl	800dc86 <HAL_NVIC_EnableIRQ>
}
 800bb48:	e0a6      	b.n	800bc98 <HAL_TIM_Base_MspInit+0x2b8>
  else if(htim_base->Instance==TIM4)
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4a59      	ldr	r2, [pc, #356]	@ (800bcb4 <HAL_TIM_Base_MspInit+0x2d4>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d134      	bne.n	800bbbe <HAL_TIM_Base_MspInit+0x1de>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800bb54:	2300      	movs	r3, #0
 800bb56:	61fb      	str	r3, [r7, #28]
 800bb58:	4b52      	ldr	r3, [pc, #328]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bb5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb5c:	4a51      	ldr	r2, [pc, #324]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bb5e:	f043 0304 	orr.w	r3, r3, #4
 800bb62:	6413      	str	r3, [r2, #64]	@ 0x40
 800bb64:	4b4f      	ldr	r3, [pc, #316]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bb66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb68:	f003 0304 	and.w	r3, r3, #4
 800bb6c:	61fb      	str	r3, [r7, #28]
 800bb6e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bb70:	2300      	movs	r3, #0
 800bb72:	61bb      	str	r3, [r7, #24]
 800bb74:	4b4b      	ldr	r3, [pc, #300]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bb76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb78:	4a4a      	ldr	r2, [pc, #296]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bb7a:	f043 0302 	orr.w	r3, r3, #2
 800bb7e:	6313      	str	r3, [r2, #48]	@ 0x30
 800bb80:	4b48      	ldr	r3, [pc, #288]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bb82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb84:	f003 0302 	and.w	r3, r3, #2
 800bb88:	61bb      	str	r3, [r7, #24]
 800bb8a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SPEED_PWM_Pin;
 800bb8c:	2340      	movs	r3, #64	@ 0x40
 800bb8e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bb90:	2302      	movs	r3, #2
 800bb92:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb94:	2300      	movs	r3, #0
 800bb96:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800bb9c:	2302      	movs	r3, #2
 800bb9e:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(SPEED_PWM_GPIO_Port, &GPIO_InitStruct);
 800bba0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800bba4:	4619      	mov	r1, r3
 800bba6:	4844      	ldr	r0, [pc, #272]	@ (800bcb8 <HAL_TIM_Base_MspInit+0x2d8>)
 800bba8:	f002 fd06 	bl	800e5b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800bbac:	2200      	movs	r2, #0
 800bbae:	2100      	movs	r1, #0
 800bbb0:	201e      	movs	r0, #30
 800bbb2:	f002 f84c 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800bbb6:	201e      	movs	r0, #30
 800bbb8:	f002 f865 	bl	800dc86 <HAL_NVIC_EnableIRQ>
}
 800bbbc:	e06c      	b.n	800bc98 <HAL_TIM_Base_MspInit+0x2b8>
  else if(htim_base->Instance==TIM8)
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	4a3e      	ldr	r2, [pc, #248]	@ (800bcbc <HAL_TIM_Base_MspInit+0x2dc>)
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	d14c      	bne.n	800bc62 <HAL_TIM_Base_MspInit+0x282>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800bbc8:	2300      	movs	r3, #0
 800bbca:	617b      	str	r3, [r7, #20]
 800bbcc:	4b35      	ldr	r3, [pc, #212]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bbce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbd0:	4a34      	ldr	r2, [pc, #208]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bbd2:	f043 0302 	orr.w	r3, r3, #2
 800bbd6:	6453      	str	r3, [r2, #68]	@ 0x44
 800bbd8:	4b32      	ldr	r3, [pc, #200]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bbda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbdc:	f003 0302 	and.w	r3, r3, #2
 800bbe0:	617b      	str	r3, [r7, #20]
 800bbe2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	613b      	str	r3, [r7, #16]
 800bbe8:	4b2e      	ldr	r3, [pc, #184]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bbea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbec:	4a2d      	ldr	r2, [pc, #180]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bbee:	f043 0304 	orr.w	r3, r3, #4
 800bbf2:	6313      	str	r3, [r2, #48]	@ 0x30
 800bbf4:	4b2b      	ldr	r3, [pc, #172]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bbf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbf8:	f003 0304 	and.w	r3, r3, #4
 800bbfc:	613b      	str	r3, [r7, #16]
 800bbfe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MAGNETIC_PWM1_Pin;
 800bc00:	2340      	movs	r3, #64	@ 0x40
 800bc02:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc04:	2302      	movs	r3, #2
 800bc06:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc08:	2300      	movs	r3, #0
 800bc0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800bc10:	2303      	movs	r3, #3
 800bc12:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(MAGNETIC_PWM1_GPIO_Port, &GPIO_InitStruct);
 800bc14:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800bc18:	4619      	mov	r1, r3
 800bc1a:	4825      	ldr	r0, [pc, #148]	@ (800bcb0 <HAL_TIM_Base_MspInit+0x2d0>)
 800bc1c:	f002 fccc 	bl	800e5b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800bc20:	2200      	movs	r2, #0
 800bc22:	2100      	movs	r1, #0
 800bc24:	202b      	movs	r0, #43	@ 0x2b
 800bc26:	f002 f812 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800bc2a:	202b      	movs	r0, #43	@ 0x2b
 800bc2c:	f002 f82b 	bl	800dc86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800bc30:	2200      	movs	r2, #0
 800bc32:	2100      	movs	r1, #0
 800bc34:	202c      	movs	r0, #44	@ 0x2c
 800bc36:	f002 f80a 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800bc3a:	202c      	movs	r0, #44	@ 0x2c
 800bc3c:	f002 f823 	bl	800dc86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800bc40:	2200      	movs	r2, #0
 800bc42:	2100      	movs	r1, #0
 800bc44:	202d      	movs	r0, #45	@ 0x2d
 800bc46:	f002 f802 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800bc4a:	202d      	movs	r0, #45	@ 0x2d
 800bc4c:	f002 f81b 	bl	800dc86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800bc50:	2200      	movs	r2, #0
 800bc52:	2100      	movs	r1, #0
 800bc54:	202e      	movs	r0, #46	@ 0x2e
 800bc56:	f001 fffa 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800bc5a:	202e      	movs	r0, #46	@ 0x2e
 800bc5c:	f002 f813 	bl	800dc86 <HAL_NVIC_EnableIRQ>
}
 800bc60:	e01a      	b.n	800bc98 <HAL_TIM_Base_MspInit+0x2b8>
  else if(htim_base->Instance==TIM14)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	4a16      	ldr	r2, [pc, #88]	@ (800bcc0 <HAL_TIM_Base_MspInit+0x2e0>)
 800bc68:	4293      	cmp	r3, r2
 800bc6a:	d115      	bne.n	800bc98 <HAL_TIM_Base_MspInit+0x2b8>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	60fb      	str	r3, [r7, #12]
 800bc70:	4b0c      	ldr	r3, [pc, #48]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bc72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc74:	4a0b      	ldr	r2, [pc, #44]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bc76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bc7a:	6413      	str	r3, [r2, #64]	@ 0x40
 800bc7c:	4b09      	ldr	r3, [pc, #36]	@ (800bca4 <HAL_TIM_Base_MspInit+0x2c4>)
 800bc7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc84:	60fb      	str	r3, [r7, #12]
 800bc86:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800bc88:	2200      	movs	r2, #0
 800bc8a:	2100      	movs	r1, #0
 800bc8c:	202d      	movs	r0, #45	@ 0x2d
 800bc8e:	f001 ffde 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800bc92:	202d      	movs	r0, #45	@ 0x2d
 800bc94:	f001 fff7 	bl	800dc86 <HAL_NVIC_EnableIRQ>
}
 800bc98:	bf00      	nop
 800bc9a:	3748      	adds	r7, #72	@ 0x48
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}
 800bca0:	40010000 	.word	0x40010000
 800bca4:	40023800 	.word	0x40023800
 800bca8:	40020000 	.word	0x40020000
 800bcac:	40000400 	.word	0x40000400
 800bcb0:	40020800 	.word	0x40020800
 800bcb4:	40000800 	.word	0x40000800
 800bcb8:	40020400 	.word	0x40020400
 800bcbc:	40010400 	.word	0x40010400
 800bcc0:	40002000 	.word	0x40002000

0800bcc4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b08c      	sub	sp, #48	@ 0x30
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bccc:	f107 031c 	add.w	r3, r7, #28
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	601a      	str	r2, [r3, #0]
 800bcd4:	605a      	str	r2, [r3, #4]
 800bcd6:	609a      	str	r2, [r3, #8]
 800bcd8:	60da      	str	r2, [r3, #12]
 800bcda:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	4a4d      	ldr	r2, [pc, #308]	@ (800be18 <HAL_UART_MspInit+0x154>)
 800bce2:	4293      	cmp	r3, r2
 800bce4:	d163      	bne.n	800bdae <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800bce6:	2300      	movs	r3, #0
 800bce8:	61bb      	str	r3, [r7, #24]
 800bcea:	4b4c      	ldr	r3, [pc, #304]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bcec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcee:	4a4b      	ldr	r2, [pc, #300]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bcf0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bcf4:	6413      	str	r3, [r2, #64]	@ 0x40
 800bcf6:	4b49      	ldr	r3, [pc, #292]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bcf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcfa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bcfe:	61bb      	str	r3, [r7, #24]
 800bd00:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bd02:	2300      	movs	r3, #0
 800bd04:	617b      	str	r3, [r7, #20]
 800bd06:	4b45      	ldr	r3, [pc, #276]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bd08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd0a:	4a44      	ldr	r2, [pc, #272]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bd0c:	f043 0301 	orr.w	r3, r3, #1
 800bd10:	6313      	str	r3, [r2, #48]	@ 0x30
 800bd12:	4b42      	ldr	r3, [pc, #264]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bd14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd16:	f003 0301 	and.w	r3, r3, #1
 800bd1a:	617b      	str	r3, [r7, #20]
 800bd1c:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800bd1e:	2303      	movs	r3, #3
 800bd20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd22:	2302      	movs	r3, #2
 800bd24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd26:	2300      	movs	r3, #0
 800bd28:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bd2a:	2303      	movs	r3, #3
 800bd2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800bd2e:	2308      	movs	r3, #8
 800bd30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bd32:	f107 031c 	add.w	r3, r7, #28
 800bd36:	4619      	mov	r1, r3
 800bd38:	4839      	ldr	r0, [pc, #228]	@ (800be20 <HAL_UART_MspInit+0x15c>)
 800bd3a:	f002 fc3d 	bl	800e5b8 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 800bd3e:	4b39      	ldr	r3, [pc, #228]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd40:	4a39      	ldr	r2, [pc, #228]	@ (800be28 <HAL_UART_MspInit+0x164>)
 800bd42:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 800bd44:	4b37      	ldr	r3, [pc, #220]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd46:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800bd4a:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800bd4c:	4b35      	ldr	r3, [pc, #212]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd4e:	2200      	movs	r2, #0
 800bd50:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800bd52:	4b34      	ldr	r3, [pc, #208]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd54:	2200      	movs	r2, #0
 800bd56:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800bd58:	4b32      	ldr	r3, [pc, #200]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bd5e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800bd60:	4b30      	ldr	r3, [pc, #192]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd62:	2200      	movs	r2, #0
 800bd64:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800bd66:	4b2f      	ldr	r3, [pc, #188]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd68:	2200      	movs	r2, #0
 800bd6a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800bd6c:	4b2d      	ldr	r3, [pc, #180]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd6e:	2200      	movs	r2, #0
 800bd70:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800bd72:	4b2c      	ldr	r3, [pc, #176]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd74:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800bd78:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800bd7a:	4b2a      	ldr	r3, [pc, #168]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800bd80:	4828      	ldr	r0, [pc, #160]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd82:	f001 ffad 	bl	800dce0 <HAL_DMA_Init>
 800bd86:	4603      	mov	r3, r0
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d001      	beq.n	800bd90 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800bd8c:	f7fe ffbe 	bl	800ad0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	4a24      	ldr	r2, [pc, #144]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd94:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bd96:	4a23      	ldr	r2, [pc, #140]	@ (800be24 <HAL_UART_MspInit+0x160>)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	2100      	movs	r1, #0
 800bda0:	2034      	movs	r0, #52	@ 0x34
 800bda2:	f001 ff54 	bl	800dc4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800bda6:	2034      	movs	r0, #52	@ 0x34
 800bda8:	f001 ff6d 	bl	800dc86 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800bdac:	e030      	b.n	800be10 <HAL_UART_MspInit+0x14c>
  else if(huart->Instance==USART2)
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	4a1e      	ldr	r2, [pc, #120]	@ (800be2c <HAL_UART_MspInit+0x168>)
 800bdb4:	4293      	cmp	r3, r2
 800bdb6:	d12b      	bne.n	800be10 <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800bdb8:	2300      	movs	r3, #0
 800bdba:	613b      	str	r3, [r7, #16]
 800bdbc:	4b17      	ldr	r3, [pc, #92]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bdbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdc0:	4a16      	ldr	r2, [pc, #88]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bdc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bdc6:	6413      	str	r3, [r2, #64]	@ 0x40
 800bdc8:	4b14      	ldr	r3, [pc, #80]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bdca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bdd0:	613b      	str	r3, [r7, #16]
 800bdd2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	60fb      	str	r3, [r7, #12]
 800bdd8:	4b10      	ldr	r3, [pc, #64]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bdda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bddc:	4a0f      	ldr	r2, [pc, #60]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bdde:	f043 0301 	orr.w	r3, r3, #1
 800bde2:	6313      	str	r3, [r2, #48]	@ 0x30
 800bde4:	4b0d      	ldr	r3, [pc, #52]	@ (800be1c <HAL_UART_MspInit+0x158>)
 800bde6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bde8:	f003 0301 	and.w	r3, r3, #1
 800bdec:	60fb      	str	r3, [r7, #12]
 800bdee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800bdf0:	230c      	movs	r3, #12
 800bdf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bdf4:	2302      	movs	r3, #2
 800bdf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bdfc:	2303      	movs	r3, #3
 800bdfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800be00:	2307      	movs	r3, #7
 800be02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800be04:	f107 031c 	add.w	r3, r7, #28
 800be08:	4619      	mov	r1, r3
 800be0a:	4805      	ldr	r0, [pc, #20]	@ (800be20 <HAL_UART_MspInit+0x15c>)
 800be0c:	f002 fbd4 	bl	800e5b8 <HAL_GPIO_Init>
}
 800be10:	bf00      	nop
 800be12:	3730      	adds	r7, #48	@ 0x30
 800be14:	46bd      	mov	sp, r7
 800be16:	bd80      	pop	{r7, pc}
 800be18:	40004c00 	.word	0x40004c00
 800be1c:	40023800 	.word	0x40023800
 800be20:	40020000 	.word	0x40020000
 800be24:	20001070 	.word	0x20001070
 800be28:	40026040 	.word	0x40026040
 800be2c:	40004400 	.word	0x40004400

0800be30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800be30:	b480      	push	{r7}
 800be32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800be34:	bf00      	nop
 800be36:	e7fd      	b.n	800be34 <NMI_Handler+0x4>

0800be38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800be38:	b480      	push	{r7}
 800be3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800be3c:	bf00      	nop
 800be3e:	e7fd      	b.n	800be3c <HardFault_Handler+0x4>

0800be40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800be40:	b480      	push	{r7}
 800be42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800be44:	bf00      	nop
 800be46:	e7fd      	b.n	800be44 <MemManage_Handler+0x4>

0800be48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800be48:	b480      	push	{r7}
 800be4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800be4c:	bf00      	nop
 800be4e:	e7fd      	b.n	800be4c <BusFault_Handler+0x4>

0800be50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800be50:	b480      	push	{r7}
 800be52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800be54:	bf00      	nop
 800be56:	e7fd      	b.n	800be54 <UsageFault_Handler+0x4>

0800be58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800be58:	b480      	push	{r7}
 800be5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800be5c:	bf00      	nop
 800be5e:	46bd      	mov	sp, r7
 800be60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be64:	4770      	bx	lr

0800be66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800be66:	b480      	push	{r7}
 800be68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800be6a:	bf00      	nop
 800be6c:	46bd      	mov	sp, r7
 800be6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be72:	4770      	bx	lr

0800be74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800be74:	b480      	push	{r7}
 800be76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800be78:	bf00      	nop
 800be7a:	46bd      	mov	sp, r7
 800be7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be80:	4770      	bx	lr

0800be82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800be82:	b580      	push	{r7, lr}
 800be84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800be86:	f000 fa41 	bl	800c30c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800be8a:	bf00      	nop
 800be8c:	bd80      	pop	{r7, pc}
	...

0800be90 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800be90:	b580      	push	{r7, lr}
 800be92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800be94:	4802      	ldr	r0, [pc, #8]	@ (800bea0 <DMA1_Stream2_IRQHandler+0x10>)
 800be96:	f002 f919 	bl	800e0cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800be9a:	bf00      	nop
 800be9c:	bd80      	pop	{r7, pc}
 800be9e:	bf00      	nop
 800bea0:	20001070 	.word	0x20001070

0800bea4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800bea8:	4802      	ldr	r0, [pc, #8]	@ (800beb4 <DMA1_Stream3_IRQHandler+0x10>)
 800beaa:	f002 f90f 	bl	800e0cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800beae:	bf00      	nop
 800beb0:	bd80      	pop	{r7, pc}
 800beb2:	bf00      	nop
 800beb4:	20000d70 	.word	0x20000d70

0800beb8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800bebc:	4802      	ldr	r0, [pc, #8]	@ (800bec8 <DMA1_Stream4_IRQHandler+0x10>)
 800bebe:	f002 f905 	bl	800e0cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800bec2:	bf00      	nop
 800bec4:	bd80      	pop	{r7, pc}
 800bec6:	bf00      	nop
 800bec8:	20000dd0 	.word	0x20000dd0

0800becc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800bed0:	4802      	ldr	r0, [pc, #8]	@ (800bedc <ADC_IRQHandler+0x10>)
 800bed2:	f000 fb81 	bl	800c5d8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800bed6:	bf00      	nop
 800bed8:	bd80      	pop	{r7, pc}
 800beda:	bf00      	nop
 800bedc:	20000830 	.word	0x20000830

0800bee0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800bee4:	4802      	ldr	r0, [pc, #8]	@ (800bef0 <CAN1_RX0_IRQHandler+0x10>)
 800bee6:	f001 fb95 	bl	800d614 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800beea:	bf00      	nop
 800beec:	bd80      	pop	{r7, pc}
 800beee:	bf00      	nop
 800bef0:	20000878 	.word	0x20000878

0800bef4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800bef8:	4802      	ldr	r0, [pc, #8]	@ (800bf04 <CAN1_RX1_IRQHandler+0x10>)
 800befa:	f001 fb8b 	bl	800d614 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800befe:	bf00      	nop
 800bf00:	bd80      	pop	{r7, pc}
 800bf02:	bf00      	nop
 800bf04:	20000878 	.word	0x20000878

0800bf08 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800bf0c:	4802      	ldr	r0, [pc, #8]	@ (800bf18 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800bf0e:	f007 f8c9 	bl	80130a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800bf12:	bf00      	nop
 800bf14:	bd80      	pop	{r7, pc}
 800bf16:	bf00      	nop
 800bf18:	20000e30 	.word	0x20000e30

0800bf1c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800bf20:	4802      	ldr	r0, [pc, #8]	@ (800bf2c <TIM1_UP_TIM10_IRQHandler+0x10>)
 800bf22:	f007 f8bf 	bl	80130a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800bf26:	bf00      	nop
 800bf28:	bd80      	pop	{r7, pc}
 800bf2a:	bf00      	nop
 800bf2c:	20000e30 	.word	0x20000e30

0800bf30 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800bf34:	4802      	ldr	r0, [pc, #8]	@ (800bf40 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800bf36:	f007 f8b5 	bl	80130a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800bf3a:	bf00      	nop
 800bf3c:	bd80      	pop	{r7, pc}
 800bf3e:	bf00      	nop
 800bf40:	20000e30 	.word	0x20000e30

0800bf44 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800bf48:	4802      	ldr	r0, [pc, #8]	@ (800bf54 <TIM1_CC_IRQHandler+0x10>)
 800bf4a:	f007 f8ab 	bl	80130a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800bf4e:	bf00      	nop
 800bf50:	bd80      	pop	{r7, pc}
 800bf52:	bf00      	nop
 800bf54:	20000e30 	.word	0x20000e30

0800bf58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800bf5c:	4802      	ldr	r0, [pc, #8]	@ (800bf68 <TIM2_IRQHandler+0x10>)
 800bf5e:	f007 f8a1 	bl	80130a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800bf62:	bf00      	nop
 800bf64:	bd80      	pop	{r7, pc}
 800bf66:	bf00      	nop
 800bf68:	20000e78 	.word	0x20000e78

0800bf6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800bf6c:	b580      	push	{r7, lr}
 800bf6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800bf70:	4802      	ldr	r0, [pc, #8]	@ (800bf7c <TIM3_IRQHandler+0x10>)
 800bf72:	f007 f897 	bl	80130a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800bf76:	bf00      	nop
 800bf78:	bd80      	pop	{r7, pc}
 800bf7a:	bf00      	nop
 800bf7c:	20000ec0 	.word	0x20000ec0

0800bf80 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800bf84:	4802      	ldr	r0, [pc, #8]	@ (800bf90 <TIM4_IRQHandler+0x10>)
 800bf86:	f007 f88d 	bl	80130a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800bf8a:	bf00      	nop
 800bf8c:	bd80      	pop	{r7, pc}
 800bf8e:	bf00      	nop
 800bf90:	20000f08 	.word	0x20000f08

0800bf94 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800bf98:	4802      	ldr	r0, [pc, #8]	@ (800bfa4 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 800bf9a:	f007 f883 	bl	80130a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800bf9e:	bf00      	nop
 800bfa0:	bd80      	pop	{r7, pc}
 800bfa2:	bf00      	nop
 800bfa4:	20000f50 	.word	0x20000f50

0800bfa8 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800bfac:	4802      	ldr	r0, [pc, #8]	@ (800bfb8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800bfae:	f007 f879 	bl	80130a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800bfb2:	bf00      	nop
 800bfb4:	bd80      	pop	{r7, pc}
 800bfb6:	bf00      	nop
 800bfb8:	20000f50 	.word	0x20000f50

0800bfbc <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800bfc0:	4803      	ldr	r0, [pc, #12]	@ (800bfd0 <TIM8_TRG_COM_TIM14_IRQHandler+0x14>)
 800bfc2:	f007 f86f 	bl	80130a4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim14);
 800bfc6:	4803      	ldr	r0, [pc, #12]	@ (800bfd4 <TIM8_TRG_COM_TIM14_IRQHandler+0x18>)
 800bfc8:	f007 f86c 	bl	80130a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800bfcc:	bf00      	nop
 800bfce:	bd80      	pop	{r7, pc}
 800bfd0:	20000f50 	.word	0x20000f50
 800bfd4:	20000f98 	.word	0x20000f98

0800bfd8 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800bfdc:	4802      	ldr	r0, [pc, #8]	@ (800bfe8 <TIM8_CC_IRQHandler+0x10>)
 800bfde:	f007 f861 	bl	80130a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800bfe2:	bf00      	nop
 800bfe4:	bd80      	pop	{r7, pc}
 800bfe6:	bf00      	nop
 800bfe8:	20000f50 	.word	0x20000f50

0800bfec <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_MMC_IRQHandler(&hmmc);
 800bff0:	4802      	ldr	r0, [pc, #8]	@ (800bffc <SDIO_IRQHandler+0x10>)
 800bff2:	f003 f82f 	bl	800f054 <HAL_MMC_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800bff6:	bf00      	nop
 800bff8:	bd80      	pop	{r7, pc}
 800bffa:	bf00      	nop
 800bffc:	200008c0 	.word	0x200008c0

0800c000 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800c004:	4802      	ldr	r0, [pc, #8]	@ (800c010 <UART4_IRQHandler+0x10>)
 800c006:	f008 f82b 	bl	8014060 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800c00a:	bf00      	nop
 800c00c:	bd80      	pop	{r7, pc}
 800c00e:	bf00      	nop
 800c010:	20000fe0 	.word	0x20000fe0

0800c014 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800c018:	4802      	ldr	r0, [pc, #8]	@ (800c024 <DMA2_Stream0_IRQHandler+0x10>)
 800c01a:	f002 f857 	bl	800e0cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800c01e:	bf00      	nop
 800c020:	bd80      	pop	{r7, pc}
 800c022:	bf00      	nop
 800c024:	20000cb0 	.word	0x20000cb0

0800c028 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800c02c:	4802      	ldr	r0, [pc, #8]	@ (800c038 <DMA2_Stream3_IRQHandler+0x10>)
 800c02e:	f002 f84d 	bl	800e0cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800c032:	bf00      	nop
 800c034:	bd80      	pop	{r7, pc}
 800c036:	bf00      	nop
 800c038:	20000ba0 	.word	0x20000ba0

0800c03c <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800c040:	4802      	ldr	r0, [pc, #8]	@ (800c04c <DMA2_Stream5_IRQHandler+0x10>)
 800c042:	f002 f843 	bl	800e0cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 800c046:	bf00      	nop
 800c048:	bd80      	pop	{r7, pc}
 800c04a:	bf00      	nop
 800c04c:	20000d10 	.word	0x20000d10

0800c050 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800c054:	4802      	ldr	r0, [pc, #8]	@ (800c060 <DMA2_Stream6_IRQHandler+0x10>)
 800c056:	f002 f839 	bl	800e0cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800c05a:	bf00      	nop
 800c05c:	bd80      	pop	{r7, pc}
 800c05e:	bf00      	nop
 800c060:	20000b40 	.word	0x20000b40

0800c064 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800c064:	b480      	push	{r7}
 800c066:	af00      	add	r7, sp, #0
  return 1;
 800c068:	2301      	movs	r3, #1
}
 800c06a:	4618      	mov	r0, r3
 800c06c:	46bd      	mov	sp, r7
 800c06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c072:	4770      	bx	lr

0800c074 <_kill>:

int _kill(int pid, int sig)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b082      	sub	sp, #8
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800c07e:	f00b f863 	bl	8017148 <__errno>
 800c082:	4603      	mov	r3, r0
 800c084:	2216      	movs	r2, #22
 800c086:	601a      	str	r2, [r3, #0]
  return -1;
 800c088:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c08c:	4618      	mov	r0, r3
 800c08e:	3708      	adds	r7, #8
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}

0800c094 <_exit>:

void _exit (int status)
{
 800c094:	b580      	push	{r7, lr}
 800c096:	b082      	sub	sp, #8
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800c09c:	f04f 31ff 	mov.w	r1, #4294967295
 800c0a0:	6878      	ldr	r0, [r7, #4]
 800c0a2:	f7ff ffe7 	bl	800c074 <_kill>
  while (1) {}    /* Make sure we hang here */
 800c0a6:	bf00      	nop
 800c0a8:	e7fd      	b.n	800c0a6 <_exit+0x12>

0800c0aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800c0aa:	b580      	push	{r7, lr}
 800c0ac:	b086      	sub	sp, #24
 800c0ae:	af00      	add	r7, sp, #0
 800c0b0:	60f8      	str	r0, [r7, #12]
 800c0b2:	60b9      	str	r1, [r7, #8]
 800c0b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	617b      	str	r3, [r7, #20]
 800c0ba:	e00a      	b.n	800c0d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800c0bc:	f3af 8000 	nop.w
 800c0c0:	4601      	mov	r1, r0
 800c0c2:	68bb      	ldr	r3, [r7, #8]
 800c0c4:	1c5a      	adds	r2, r3, #1
 800c0c6:	60ba      	str	r2, [r7, #8]
 800c0c8:	b2ca      	uxtb	r2, r1
 800c0ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c0cc:	697b      	ldr	r3, [r7, #20]
 800c0ce:	3301      	adds	r3, #1
 800c0d0:	617b      	str	r3, [r7, #20]
 800c0d2:	697a      	ldr	r2, [r7, #20]
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	429a      	cmp	r2, r3
 800c0d8:	dbf0      	blt.n	800c0bc <_read+0x12>
  }

  return len;
 800c0da:	687b      	ldr	r3, [r7, #4]
}
 800c0dc:	4618      	mov	r0, r3
 800c0de:	3718      	adds	r7, #24
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	bd80      	pop	{r7, pc}

0800c0e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b086      	sub	sp, #24
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	60f8      	str	r0, [r7, #12]
 800c0ec:	60b9      	str	r1, [r7, #8]
 800c0ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	617b      	str	r3, [r7, #20]
 800c0f4:	e009      	b.n	800c10a <_write+0x26>
  {
    __io_putchar(*ptr++);
 800c0f6:	68bb      	ldr	r3, [r7, #8]
 800c0f8:	1c5a      	adds	r2, r3, #1
 800c0fa:	60ba      	str	r2, [r7, #8]
 800c0fc:	781b      	ldrb	r3, [r3, #0]
 800c0fe:	4618      	mov	r0, r3
 800c100:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800c104:	697b      	ldr	r3, [r7, #20]
 800c106:	3301      	adds	r3, #1
 800c108:	617b      	str	r3, [r7, #20]
 800c10a:	697a      	ldr	r2, [r7, #20]
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	429a      	cmp	r2, r3
 800c110:	dbf1      	blt.n	800c0f6 <_write+0x12>
  }
  return len;
 800c112:	687b      	ldr	r3, [r7, #4]
}
 800c114:	4618      	mov	r0, r3
 800c116:	3718      	adds	r7, #24
 800c118:	46bd      	mov	sp, r7
 800c11a:	bd80      	pop	{r7, pc}

0800c11c <_close>:

int _close(int file)
{
 800c11c:	b480      	push	{r7}
 800c11e:	b083      	sub	sp, #12
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800c124:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c128:	4618      	mov	r0, r3
 800c12a:	370c      	adds	r7, #12
 800c12c:	46bd      	mov	sp, r7
 800c12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c132:	4770      	bx	lr

0800c134 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800c134:	b480      	push	{r7}
 800c136:	b083      	sub	sp, #12
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
 800c13c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800c144:	605a      	str	r2, [r3, #4]
  return 0;
 800c146:	2300      	movs	r3, #0
}
 800c148:	4618      	mov	r0, r3
 800c14a:	370c      	adds	r7, #12
 800c14c:	46bd      	mov	sp, r7
 800c14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c152:	4770      	bx	lr

0800c154 <_isatty>:

int _isatty(int file)
{
 800c154:	b480      	push	{r7}
 800c156:	b083      	sub	sp, #12
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800c15c:	2301      	movs	r3, #1
}
 800c15e:	4618      	mov	r0, r3
 800c160:	370c      	adds	r7, #12
 800c162:	46bd      	mov	sp, r7
 800c164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c168:	4770      	bx	lr

0800c16a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800c16a:	b480      	push	{r7}
 800c16c:	b085      	sub	sp, #20
 800c16e:	af00      	add	r7, sp, #0
 800c170:	60f8      	str	r0, [r7, #12]
 800c172:	60b9      	str	r1, [r7, #8]
 800c174:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800c176:	2300      	movs	r3, #0
}
 800c178:	4618      	mov	r0, r3
 800c17a:	3714      	adds	r7, #20
 800c17c:	46bd      	mov	sp, r7
 800c17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c182:	4770      	bx	lr

0800c184 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800c184:	b580      	push	{r7, lr}
 800c186:	b086      	sub	sp, #24
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800c18c:	4a14      	ldr	r2, [pc, #80]	@ (800c1e0 <_sbrk+0x5c>)
 800c18e:	4b15      	ldr	r3, [pc, #84]	@ (800c1e4 <_sbrk+0x60>)
 800c190:	1ad3      	subs	r3, r2, r3
 800c192:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800c194:	697b      	ldr	r3, [r7, #20]
 800c196:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800c198:	4b13      	ldr	r3, [pc, #76]	@ (800c1e8 <_sbrk+0x64>)
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d102      	bne.n	800c1a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800c1a0:	4b11      	ldr	r3, [pc, #68]	@ (800c1e8 <_sbrk+0x64>)
 800c1a2:	4a12      	ldr	r2, [pc, #72]	@ (800c1ec <_sbrk+0x68>)
 800c1a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800c1a6:	4b10      	ldr	r3, [pc, #64]	@ (800c1e8 <_sbrk+0x64>)
 800c1a8:	681a      	ldr	r2, [r3, #0]
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	4413      	add	r3, r2
 800c1ae:	693a      	ldr	r2, [r7, #16]
 800c1b0:	429a      	cmp	r2, r3
 800c1b2:	d207      	bcs.n	800c1c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800c1b4:	f00a ffc8 	bl	8017148 <__errno>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	220c      	movs	r2, #12
 800c1bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800c1be:	f04f 33ff 	mov.w	r3, #4294967295
 800c1c2:	e009      	b.n	800c1d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800c1c4:	4b08      	ldr	r3, [pc, #32]	@ (800c1e8 <_sbrk+0x64>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800c1ca:	4b07      	ldr	r3, [pc, #28]	@ (800c1e8 <_sbrk+0x64>)
 800c1cc:	681a      	ldr	r2, [r3, #0]
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	4413      	add	r3, r2
 800c1d2:	4a05      	ldr	r2, [pc, #20]	@ (800c1e8 <_sbrk+0x64>)
 800c1d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800c1d6:	68fb      	ldr	r3, [r7, #12]
}
 800c1d8:	4618      	mov	r0, r3
 800c1da:	3718      	adds	r7, #24
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	bd80      	pop	{r7, pc}
 800c1e0:	20020000 	.word	0x20020000
 800c1e4:	00000400 	.word	0x00000400
 800c1e8:	200042e4 	.word	0x200042e4
 800c1ec:	20004438 	.word	0x20004438

0800c1f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800c1f0:	b480      	push	{r7}
 800c1f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800c1f4:	4b06      	ldr	r3, [pc, #24]	@ (800c210 <SystemInit+0x20>)
 800c1f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1fa:	4a05      	ldr	r2, [pc, #20]	@ (800c210 <SystemInit+0x20>)
 800c1fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c200:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800c204:	bf00      	nop
 800c206:	46bd      	mov	sp, r7
 800c208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20c:	4770      	bx	lr
 800c20e:	bf00      	nop
 800c210:	e000ed00 	.word	0xe000ed00

0800c214 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800c214:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800c24c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800c218:	f7ff ffea 	bl	800c1f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800c21c:	480c      	ldr	r0, [pc, #48]	@ (800c250 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800c21e:	490d      	ldr	r1, [pc, #52]	@ (800c254 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800c220:	4a0d      	ldr	r2, [pc, #52]	@ (800c258 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800c222:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800c224:	e002      	b.n	800c22c <LoopCopyDataInit>

0800c226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800c226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800c228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800c22a:	3304      	adds	r3, #4

0800c22c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800c22c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800c22e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800c230:	d3f9      	bcc.n	800c226 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800c232:	4a0a      	ldr	r2, [pc, #40]	@ (800c25c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800c234:	4c0a      	ldr	r4, [pc, #40]	@ (800c260 <LoopFillZerobss+0x22>)
  movs r3, #0
 800c236:	2300      	movs	r3, #0
  b LoopFillZerobss
 800c238:	e001      	b.n	800c23e <LoopFillZerobss>

0800c23a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800c23a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800c23c:	3204      	adds	r2, #4

0800c23e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800c23e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800c240:	d3fb      	bcc.n	800c23a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800c242:	f00a ff87 	bl	8017154 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800c246:	f7fd fddb 	bl	8009e00 <main>
  bx  lr    
 800c24a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800c24c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800c250:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800c254:	200003d4 	.word	0x200003d4
  ldr r2, =_sidata
 800c258:	0801b51c 	.word	0x0801b51c
  ldr r2, =_sbss
 800c25c:	200003d4 	.word	0x200003d4
  ldr r4, =_ebss
 800c260:	20004438 	.word	0x20004438

0800c264 <CAN1_SCE_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800c264:	e7fe      	b.n	800c264 <CAN1_SCE_IRQHandler>
	...

0800c268 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800c26c:	4b0e      	ldr	r3, [pc, #56]	@ (800c2a8 <HAL_Init+0x40>)
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	4a0d      	ldr	r2, [pc, #52]	@ (800c2a8 <HAL_Init+0x40>)
 800c272:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c276:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800c278:	4b0b      	ldr	r3, [pc, #44]	@ (800c2a8 <HAL_Init+0x40>)
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	4a0a      	ldr	r2, [pc, #40]	@ (800c2a8 <HAL_Init+0x40>)
 800c27e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c282:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800c284:	4b08      	ldr	r3, [pc, #32]	@ (800c2a8 <HAL_Init+0x40>)
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	4a07      	ldr	r2, [pc, #28]	@ (800c2a8 <HAL_Init+0x40>)
 800c28a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c28e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800c290:	2003      	movs	r0, #3
 800c292:	f001 fcd1 	bl	800dc38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800c296:	200f      	movs	r0, #15
 800c298:	f000 f808 	bl	800c2ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800c29c:	f7fe ffb4 	bl	800b208 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800c2a0:	2300      	movs	r3, #0
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	bd80      	pop	{r7, pc}
 800c2a6:	bf00      	nop
 800c2a8:	40023c00 	.word	0x40023c00

0800c2ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b082      	sub	sp, #8
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800c2b4:	4b12      	ldr	r3, [pc, #72]	@ (800c300 <HAL_InitTick+0x54>)
 800c2b6:	681a      	ldr	r2, [r3, #0]
 800c2b8:	4b12      	ldr	r3, [pc, #72]	@ (800c304 <HAL_InitTick+0x58>)
 800c2ba:	781b      	ldrb	r3, [r3, #0]
 800c2bc:	4619      	mov	r1, r3
 800c2be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c2c2:	fbb3 f3f1 	udiv	r3, r3, r1
 800c2c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	f001 fcfb 	bl	800dcc6 <HAL_SYSTICK_Config>
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d001      	beq.n	800c2da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	e00e      	b.n	800c2f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2b0f      	cmp	r3, #15
 800c2de:	d80a      	bhi.n	800c2f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	6879      	ldr	r1, [r7, #4]
 800c2e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c2e8:	f001 fcb1 	bl	800dc4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800c2ec:	4a06      	ldr	r2, [pc, #24]	@ (800c308 <HAL_InitTick+0x5c>)
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	e000      	b.n	800c2f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800c2f6:	2301      	movs	r3, #1
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	3708      	adds	r7, #8
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	bd80      	pop	{r7, pc}
 800c300:	20000200 	.word	0x20000200
 800c304:	20000208 	.word	0x20000208
 800c308:	20000204 	.word	0x20000204

0800c30c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800c30c:	b480      	push	{r7}
 800c30e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800c310:	4b06      	ldr	r3, [pc, #24]	@ (800c32c <HAL_IncTick+0x20>)
 800c312:	781b      	ldrb	r3, [r3, #0]
 800c314:	461a      	mov	r2, r3
 800c316:	4b06      	ldr	r3, [pc, #24]	@ (800c330 <HAL_IncTick+0x24>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	4413      	add	r3, r2
 800c31c:	4a04      	ldr	r2, [pc, #16]	@ (800c330 <HAL_IncTick+0x24>)
 800c31e:	6013      	str	r3, [r2, #0]
}
 800c320:	bf00      	nop
 800c322:	46bd      	mov	sp, r7
 800c324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c328:	4770      	bx	lr
 800c32a:	bf00      	nop
 800c32c:	20000208 	.word	0x20000208
 800c330:	200042e8 	.word	0x200042e8

0800c334 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800c334:	b480      	push	{r7}
 800c336:	af00      	add	r7, sp, #0
  return uwTick;
 800c338:	4b03      	ldr	r3, [pc, #12]	@ (800c348 <HAL_GetTick+0x14>)
 800c33a:	681b      	ldr	r3, [r3, #0]
}
 800c33c:	4618      	mov	r0, r3
 800c33e:	46bd      	mov	sp, r7
 800c340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c344:	4770      	bx	lr
 800c346:	bf00      	nop
 800c348:	200042e8 	.word	0x200042e8

0800c34c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b084      	sub	sp, #16
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800c354:	f7ff ffee 	bl	800c334 <HAL_GetTick>
 800c358:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c364:	d005      	beq.n	800c372 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800c366:	4b0a      	ldr	r3, [pc, #40]	@ (800c390 <HAL_Delay+0x44>)
 800c368:	781b      	ldrb	r3, [r3, #0]
 800c36a:	461a      	mov	r2, r3
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	4413      	add	r3, r2
 800c370:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800c372:	bf00      	nop
 800c374:	f7ff ffde 	bl	800c334 <HAL_GetTick>
 800c378:	4602      	mov	r2, r0
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	1ad3      	subs	r3, r2, r3
 800c37e:	68fa      	ldr	r2, [r7, #12]
 800c380:	429a      	cmp	r2, r3
 800c382:	d8f7      	bhi.n	800c374 <HAL_Delay+0x28>
  {
  }
}
 800c384:	bf00      	nop
 800c386:	bf00      	nop
 800c388:	3710      	adds	r7, #16
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}
 800c38e:	bf00      	nop
 800c390:	20000208 	.word	0x20000208

0800c394 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b084      	sub	sp, #16
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800c39c:	2300      	movs	r3, #0
 800c39e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d101      	bne.n	800c3aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	e033      	b.n	800c412 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d109      	bne.n	800c3c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	f7fe ff50 	bl	800b258 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3ca:	f003 0310 	and.w	r3, r3, #16
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d118      	bne.n	800c404 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3d6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800c3da:	f023 0302 	bic.w	r3, r3, #2
 800c3de:	f043 0202 	orr.w	r2, r3, #2
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800c3e6:	6878      	ldr	r0, [r7, #4]
 800c3e8:	f000 fb5a 	bl	800caa0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3f6:	f023 0303 	bic.w	r3, r3, #3
 800c3fa:	f043 0201 	orr.w	r2, r3, #1
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	641a      	str	r2, [r3, #64]	@ 0x40
 800c402:	e001      	b.n	800c408 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800c404:	2301      	movs	r3, #1
 800c406:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	2200      	movs	r2, #0
 800c40c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800c410:	7bfb      	ldrb	r3, [r7, #15]
}
 800c412:	4618      	mov	r0, r3
 800c414:	3710      	adds	r7, #16
 800c416:	46bd      	mov	sp, r7
 800c418:	bd80      	pop	{r7, pc}
	...

0800c41c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800c41c:	b480      	push	{r7}
 800c41e:	b085      	sub	sp, #20
 800c420:	af00      	add	r7, sp, #0
 800c422:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800c424:	2300      	movs	r3, #0
 800c426:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c42e:	2b01      	cmp	r3, #1
 800c430:	d101      	bne.n	800c436 <HAL_ADC_Start_IT+0x1a>
 800c432:	2302      	movs	r3, #2
 800c434:	e0bd      	b.n	800c5b2 <HAL_ADC_Start_IT+0x196>
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2201      	movs	r2, #1
 800c43a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	689b      	ldr	r3, [r3, #8]
 800c444:	f003 0301 	and.w	r3, r3, #1
 800c448:	2b01      	cmp	r3, #1
 800c44a:	d018      	beq.n	800c47e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	689a      	ldr	r2, [r3, #8]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f042 0201 	orr.w	r2, r2, #1
 800c45a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800c45c:	4b58      	ldr	r3, [pc, #352]	@ (800c5c0 <HAL_ADC_Start_IT+0x1a4>)
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	4a58      	ldr	r2, [pc, #352]	@ (800c5c4 <HAL_ADC_Start_IT+0x1a8>)
 800c462:	fba2 2303 	umull	r2, r3, r2, r3
 800c466:	0c9a      	lsrs	r2, r3, #18
 800c468:	4613      	mov	r3, r2
 800c46a:	005b      	lsls	r3, r3, #1
 800c46c:	4413      	add	r3, r2
 800c46e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800c470:	e002      	b.n	800c478 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800c472:	68bb      	ldr	r3, [r7, #8]
 800c474:	3b01      	subs	r3, #1
 800c476:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800c478:	68bb      	ldr	r3, [r7, #8]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d1f9      	bne.n	800c472 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	689b      	ldr	r3, [r3, #8]
 800c484:	f003 0301 	and.w	r3, r3, #1
 800c488:	2b01      	cmp	r3, #1
 800c48a:	f040 8085 	bne.w	800c598 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c492:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800c496:	f023 0301 	bic.w	r3, r3, #1
 800c49a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	685b      	ldr	r3, [r3, #4]
 800c4a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d007      	beq.n	800c4c0 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4b4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800c4b8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c4c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c4cc:	d106      	bne.n	800c4dc <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4d2:	f023 0206 	bic.w	r2, r3, #6
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	645a      	str	r2, [r3, #68]	@ 0x44
 800c4da:	e002      	b.n	800c4e2 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2200      	movs	r2, #0
 800c4e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800c4ea:	4b37      	ldr	r3, [pc, #220]	@ (800c5c8 <HAL_ADC_Start_IT+0x1ac>)
 800c4ec:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800c4f6:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	685b      	ldr	r3, [r3, #4]
 800c4fe:	687a      	ldr	r2, [r7, #4]
 800c500:	6812      	ldr	r2, [r2, #0]
 800c502:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c506:	f043 0320 	orr.w	r3, r3, #32
 800c50a:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	685b      	ldr	r3, [r3, #4]
 800c510:	f003 031f 	and.w	r3, r3, #31
 800c514:	2b00      	cmp	r3, #0
 800c516:	d12a      	bne.n	800c56e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	4a2b      	ldr	r2, [pc, #172]	@ (800c5cc <HAL_ADC_Start_IT+0x1b0>)
 800c51e:	4293      	cmp	r3, r2
 800c520:	d015      	beq.n	800c54e <HAL_ADC_Start_IT+0x132>
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	4a2a      	ldr	r2, [pc, #168]	@ (800c5d0 <HAL_ADC_Start_IT+0x1b4>)
 800c528:	4293      	cmp	r3, r2
 800c52a:	d105      	bne.n	800c538 <HAL_ADC_Start_IT+0x11c>
 800c52c:	4b26      	ldr	r3, [pc, #152]	@ (800c5c8 <HAL_ADC_Start_IT+0x1ac>)
 800c52e:	685b      	ldr	r3, [r3, #4]
 800c530:	f003 031f 	and.w	r3, r3, #31
 800c534:	2b00      	cmp	r3, #0
 800c536:	d00a      	beq.n	800c54e <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	4a25      	ldr	r2, [pc, #148]	@ (800c5d4 <HAL_ADC_Start_IT+0x1b8>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d136      	bne.n	800c5b0 <HAL_ADC_Start_IT+0x194>
 800c542:	4b21      	ldr	r3, [pc, #132]	@ (800c5c8 <HAL_ADC_Start_IT+0x1ac>)
 800c544:	685b      	ldr	r3, [r3, #4]
 800c546:	f003 0310 	and.w	r3, r3, #16
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d130      	bne.n	800c5b0 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	689b      	ldr	r3, [r3, #8]
 800c554:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d129      	bne.n	800c5b0 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	689a      	ldr	r2, [r3, #8]
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800c56a:	609a      	str	r2, [r3, #8]
 800c56c:	e020      	b.n	800c5b0 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	4a16      	ldr	r2, [pc, #88]	@ (800c5cc <HAL_ADC_Start_IT+0x1b0>)
 800c574:	4293      	cmp	r3, r2
 800c576:	d11b      	bne.n	800c5b0 <HAL_ADC_Start_IT+0x194>
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	689b      	ldr	r3, [r3, #8]
 800c57e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c582:	2b00      	cmp	r3, #0
 800c584:	d114      	bne.n	800c5b0 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	689a      	ldr	r2, [r3, #8]
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800c594:	609a      	str	r2, [r3, #8]
 800c596:	e00b      	b.n	800c5b0 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c59c:	f043 0210 	orr.w	r2, r3, #16
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5a8:	f043 0201 	orr.w	r2, r3, #1
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800c5b0:	2300      	movs	r3, #0
}
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	3714      	adds	r7, #20
 800c5b6:	46bd      	mov	sp, r7
 800c5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5bc:	4770      	bx	lr
 800c5be:	bf00      	nop
 800c5c0:	20000200 	.word	0x20000200
 800c5c4:	431bde83 	.word	0x431bde83
 800c5c8:	40012300 	.word	0x40012300
 800c5cc:	40012000 	.word	0x40012000
 800c5d0:	40012100 	.word	0x40012100
 800c5d4:	40012200 	.word	0x40012200

0800c5d8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b086      	sub	sp, #24
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	617b      	str	r3, [r7, #20]
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	685b      	ldr	r3, [r3, #4]
 800c5f6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	f003 0302 	and.w	r3, r3, #2
 800c5fe:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800c600:	68bb      	ldr	r3, [r7, #8]
 800c602:	f003 0320 	and.w	r3, r3, #32
 800c606:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800c608:	697b      	ldr	r3, [r7, #20]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d049      	beq.n	800c6a2 <HAL_ADC_IRQHandler+0xca>
 800c60e:	693b      	ldr	r3, [r7, #16]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d046      	beq.n	800c6a2 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c618:	f003 0310 	and.w	r3, r3, #16
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d105      	bne.n	800c62c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c624:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	689b      	ldr	r3, [r3, #8]
 800c632:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c636:	2b00      	cmp	r3, #0
 800c638:	d12b      	bne.n	800c692 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d127      	bne.n	800c692 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c648:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d006      	beq.n	800c65e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	689b      	ldr	r3, [r3, #8]
 800c656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d119      	bne.n	800c692 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	685a      	ldr	r2, [r3, #4]
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	f022 0220 	bic.w	r2, r2, #32
 800c66c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c672:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c67e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c682:	2b00      	cmp	r3, #0
 800c684:	d105      	bne.n	800c692 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c68a:	f043 0201 	orr.w	r2, r3, #1
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800c692:	6878      	ldr	r0, [r7, #4]
 800c694:	f7fd fb98 	bl	8009dc8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	f06f 0212 	mvn.w	r2, #18
 800c6a0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	f003 0304 	and.w	r3, r3, #4
 800c6a8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800c6aa:	68bb      	ldr	r3, [r7, #8]
 800c6ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c6b0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800c6b2:	697b      	ldr	r3, [r7, #20]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d057      	beq.n	800c768 <HAL_ADC_IRQHandler+0x190>
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d054      	beq.n	800c768 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c6c2:	f003 0310 	and.w	r3, r3, #16
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d105      	bne.n	800c6d6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c6ce:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	689b      	ldr	r3, [r3, #8]
 800c6dc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d139      	bne.n	800c758 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6ea:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d006      	beq.n	800c700 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	689b      	ldr	r3, [r3, #8]
 800c6f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d12b      	bne.n	800c758 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	685b      	ldr	r3, [r3, #4]
 800c706:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d124      	bne.n	800c758 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	689b      	ldr	r3, [r3, #8]
 800c714:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d11d      	bne.n	800c758 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800c720:	2b00      	cmp	r3, #0
 800c722:	d119      	bne.n	800c758 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	685a      	ldr	r2, [r3, #4]
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c732:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c738:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d105      	bne.n	800c758 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c750:	f043 0201 	orr.w	r2, r3, #1
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800c758:	6878      	ldr	r0, [r7, #4]
 800c75a:	f000 fa9d 	bl	800cc98 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f06f 020c 	mvn.w	r2, #12
 800c766:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	f003 0301 	and.w	r3, r3, #1
 800c76e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c776:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800c778:	697b      	ldr	r3, [r7, #20]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d017      	beq.n	800c7ae <HAL_ADC_IRQHandler+0x1d6>
 800c77e:	693b      	ldr	r3, [r7, #16]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d014      	beq.n	800c7ae <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	f003 0301 	and.w	r3, r3, #1
 800c78e:	2b01      	cmp	r3, #1
 800c790:	d10d      	bne.n	800c7ae <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c796:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f000 f837 	bl	800c812 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	f06f 0201 	mvn.w	r2, #1
 800c7ac:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	f003 0320 	and.w	r3, r3, #32
 800c7b4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c7bc:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800c7be:	697b      	ldr	r3, [r7, #20]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d015      	beq.n	800c7f0 <HAL_ADC_IRQHandler+0x218>
 800c7c4:	693b      	ldr	r3, [r7, #16]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d012      	beq.n	800c7f0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c7ce:	f043 0202 	orr.w	r2, r3, #2
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f06f 0220 	mvn.w	r2, #32
 800c7de:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800c7e0:	6878      	ldr	r0, [r7, #4]
 800c7e2:	f000 f820 	bl	800c826 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	f06f 0220 	mvn.w	r2, #32
 800c7ee:	601a      	str	r2, [r3, #0]
  }
}
 800c7f0:	bf00      	nop
 800c7f2:	3718      	adds	r7, #24
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}

0800c7f8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b083      	sub	sp, #12
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800c806:	4618      	mov	r0, r3
 800c808:	370c      	adds	r7, #12
 800c80a:	46bd      	mov	sp, r7
 800c80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c810:	4770      	bx	lr

0800c812 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800c812:	b480      	push	{r7}
 800c814:	b083      	sub	sp, #12
 800c816:	af00      	add	r7, sp, #0
 800c818:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800c81a:	bf00      	nop
 800c81c:	370c      	adds	r7, #12
 800c81e:	46bd      	mov	sp, r7
 800c820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c824:	4770      	bx	lr

0800c826 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800c826:	b480      	push	{r7}
 800c828:	b083      	sub	sp, #12
 800c82a:	af00      	add	r7, sp, #0
 800c82c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800c82e:	bf00      	nop
 800c830:	370c      	adds	r7, #12
 800c832:	46bd      	mov	sp, r7
 800c834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c838:	4770      	bx	lr
	...

0800c83c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800c83c:	b480      	push	{r7}
 800c83e:	b085      	sub	sp, #20
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
 800c844:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800c846:	2300      	movs	r3, #0
 800c848:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c850:	2b01      	cmp	r3, #1
 800c852:	d101      	bne.n	800c858 <HAL_ADC_ConfigChannel+0x1c>
 800c854:	2302      	movs	r3, #2
 800c856:	e113      	b.n	800ca80 <HAL_ADC_ConfigChannel+0x244>
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2201      	movs	r2, #1
 800c85c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	2b09      	cmp	r3, #9
 800c866:	d925      	bls.n	800c8b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	68d9      	ldr	r1, [r3, #12]
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	b29b      	uxth	r3, r3
 800c874:	461a      	mov	r2, r3
 800c876:	4613      	mov	r3, r2
 800c878:	005b      	lsls	r3, r3, #1
 800c87a:	4413      	add	r3, r2
 800c87c:	3b1e      	subs	r3, #30
 800c87e:	2207      	movs	r2, #7
 800c880:	fa02 f303 	lsl.w	r3, r2, r3
 800c884:	43da      	mvns	r2, r3
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	400a      	ands	r2, r1
 800c88c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	68d9      	ldr	r1, [r3, #12]
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	689a      	ldr	r2, [r3, #8]
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	b29b      	uxth	r3, r3
 800c89e:	4618      	mov	r0, r3
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	005b      	lsls	r3, r3, #1
 800c8a4:	4403      	add	r3, r0
 800c8a6:	3b1e      	subs	r3, #30
 800c8a8:	409a      	lsls	r2, r3
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	430a      	orrs	r2, r1
 800c8b0:	60da      	str	r2, [r3, #12]
 800c8b2:	e022      	b.n	800c8fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	6919      	ldr	r1, [r3, #16]
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	b29b      	uxth	r3, r3
 800c8c0:	461a      	mov	r2, r3
 800c8c2:	4613      	mov	r3, r2
 800c8c4:	005b      	lsls	r3, r3, #1
 800c8c6:	4413      	add	r3, r2
 800c8c8:	2207      	movs	r2, #7
 800c8ca:	fa02 f303 	lsl.w	r3, r2, r3
 800c8ce:	43da      	mvns	r2, r3
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	400a      	ands	r2, r1
 800c8d6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	6919      	ldr	r1, [r3, #16]
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	689a      	ldr	r2, [r3, #8]
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	b29b      	uxth	r3, r3
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	005b      	lsls	r3, r3, #1
 800c8ee:	4403      	add	r3, r0
 800c8f0:	409a      	lsls	r2, r3
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	430a      	orrs	r2, r1
 800c8f8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	685b      	ldr	r3, [r3, #4]
 800c8fe:	2b06      	cmp	r3, #6
 800c900:	d824      	bhi.n	800c94c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	685a      	ldr	r2, [r3, #4]
 800c90c:	4613      	mov	r3, r2
 800c90e:	009b      	lsls	r3, r3, #2
 800c910:	4413      	add	r3, r2
 800c912:	3b05      	subs	r3, #5
 800c914:	221f      	movs	r2, #31
 800c916:	fa02 f303 	lsl.w	r3, r2, r3
 800c91a:	43da      	mvns	r2, r3
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	400a      	ands	r2, r1
 800c922:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	b29b      	uxth	r3, r3
 800c930:	4618      	mov	r0, r3
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	685a      	ldr	r2, [r3, #4]
 800c936:	4613      	mov	r3, r2
 800c938:	009b      	lsls	r3, r3, #2
 800c93a:	4413      	add	r3, r2
 800c93c:	3b05      	subs	r3, #5
 800c93e:	fa00 f203 	lsl.w	r2, r0, r3
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	430a      	orrs	r2, r1
 800c948:	635a      	str	r2, [r3, #52]	@ 0x34
 800c94a:	e04c      	b.n	800c9e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	685b      	ldr	r3, [r3, #4]
 800c950:	2b0c      	cmp	r3, #12
 800c952:	d824      	bhi.n	800c99e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	685a      	ldr	r2, [r3, #4]
 800c95e:	4613      	mov	r3, r2
 800c960:	009b      	lsls	r3, r3, #2
 800c962:	4413      	add	r3, r2
 800c964:	3b23      	subs	r3, #35	@ 0x23
 800c966:	221f      	movs	r2, #31
 800c968:	fa02 f303 	lsl.w	r3, r2, r3
 800c96c:	43da      	mvns	r2, r3
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	400a      	ands	r2, r1
 800c974:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800c97c:	683b      	ldr	r3, [r7, #0]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	b29b      	uxth	r3, r3
 800c982:	4618      	mov	r0, r3
 800c984:	683b      	ldr	r3, [r7, #0]
 800c986:	685a      	ldr	r2, [r3, #4]
 800c988:	4613      	mov	r3, r2
 800c98a:	009b      	lsls	r3, r3, #2
 800c98c:	4413      	add	r3, r2
 800c98e:	3b23      	subs	r3, #35	@ 0x23
 800c990:	fa00 f203 	lsl.w	r2, r0, r3
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	430a      	orrs	r2, r1
 800c99a:	631a      	str	r2, [r3, #48]	@ 0x30
 800c99c:	e023      	b.n	800c9e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	685a      	ldr	r2, [r3, #4]
 800c9a8:	4613      	mov	r3, r2
 800c9aa:	009b      	lsls	r3, r3, #2
 800c9ac:	4413      	add	r3, r2
 800c9ae:	3b41      	subs	r3, #65	@ 0x41
 800c9b0:	221f      	movs	r2, #31
 800c9b2:	fa02 f303 	lsl.w	r3, r2, r3
 800c9b6:	43da      	mvns	r2, r3
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	400a      	ands	r2, r1
 800c9be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800c9c6:	683b      	ldr	r3, [r7, #0]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	b29b      	uxth	r3, r3
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	685a      	ldr	r2, [r3, #4]
 800c9d2:	4613      	mov	r3, r2
 800c9d4:	009b      	lsls	r3, r3, #2
 800c9d6:	4413      	add	r3, r2
 800c9d8:	3b41      	subs	r3, #65	@ 0x41
 800c9da:	fa00 f203 	lsl.w	r2, r0, r3
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	430a      	orrs	r2, r1
 800c9e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800c9e6:	4b29      	ldr	r3, [pc, #164]	@ (800ca8c <HAL_ADC_ConfigChannel+0x250>)
 800c9e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	4a28      	ldr	r2, [pc, #160]	@ (800ca90 <HAL_ADC_ConfigChannel+0x254>)
 800c9f0:	4293      	cmp	r3, r2
 800c9f2:	d10f      	bne.n	800ca14 <HAL_ADC_ConfigChannel+0x1d8>
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	2b12      	cmp	r3, #18
 800c9fa:	d10b      	bne.n	800ca14 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	685b      	ldr	r3, [r3, #4]
 800ca00:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	685b      	ldr	r3, [r3, #4]
 800ca0c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	4a1d      	ldr	r2, [pc, #116]	@ (800ca90 <HAL_ADC_ConfigChannel+0x254>)
 800ca1a:	4293      	cmp	r3, r2
 800ca1c:	d12b      	bne.n	800ca76 <HAL_ADC_ConfigChannel+0x23a>
 800ca1e:	683b      	ldr	r3, [r7, #0]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	4a1c      	ldr	r2, [pc, #112]	@ (800ca94 <HAL_ADC_ConfigChannel+0x258>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d003      	beq.n	800ca30 <HAL_ADC_ConfigChannel+0x1f4>
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	2b11      	cmp	r3, #17
 800ca2e:	d122      	bne.n	800ca76 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	685b      	ldr	r3, [r3, #4]
 800ca34:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	685b      	ldr	r3, [r3, #4]
 800ca40:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	4a11      	ldr	r2, [pc, #68]	@ (800ca94 <HAL_ADC_ConfigChannel+0x258>)
 800ca4e:	4293      	cmp	r3, r2
 800ca50:	d111      	bne.n	800ca76 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800ca52:	4b11      	ldr	r3, [pc, #68]	@ (800ca98 <HAL_ADC_ConfigChannel+0x25c>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	4a11      	ldr	r2, [pc, #68]	@ (800ca9c <HAL_ADC_ConfigChannel+0x260>)
 800ca58:	fba2 2303 	umull	r2, r3, r2, r3
 800ca5c:	0c9a      	lsrs	r2, r3, #18
 800ca5e:	4613      	mov	r3, r2
 800ca60:	009b      	lsls	r3, r3, #2
 800ca62:	4413      	add	r3, r2
 800ca64:	005b      	lsls	r3, r3, #1
 800ca66:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800ca68:	e002      	b.n	800ca70 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	3b01      	subs	r3, #1
 800ca6e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d1f9      	bne.n	800ca6a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	2200      	movs	r2, #0
 800ca7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800ca7e:	2300      	movs	r3, #0
}
 800ca80:	4618      	mov	r0, r3
 800ca82:	3714      	adds	r7, #20
 800ca84:	46bd      	mov	sp, r7
 800ca86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8a:	4770      	bx	lr
 800ca8c:	40012300 	.word	0x40012300
 800ca90:	40012000 	.word	0x40012000
 800ca94:	10000012 	.word	0x10000012
 800ca98:	20000200 	.word	0x20000200
 800ca9c:	431bde83 	.word	0x431bde83

0800caa0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800caa0:	b480      	push	{r7}
 800caa2:	b085      	sub	sp, #20
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800caa8:	4b79      	ldr	r3, [pc, #484]	@ (800cc90 <ADC_Init+0x1f0>)
 800caaa:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	685b      	ldr	r3, [r3, #4]
 800cab0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	685a      	ldr	r2, [r3, #4]
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	685b      	ldr	r3, [r3, #4]
 800cac0:	431a      	orrs	r2, r3
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	685a      	ldr	r2, [r3, #4]
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cad4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	6859      	ldr	r1, [r3, #4]
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	691b      	ldr	r3, [r3, #16]
 800cae0:	021a      	lsls	r2, r3, #8
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	430a      	orrs	r2, r1
 800cae8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	685a      	ldr	r2, [r3, #4]
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800caf8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	6859      	ldr	r1, [r3, #4]
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	689a      	ldr	r2, [r3, #8]
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	430a      	orrs	r2, r1
 800cb0a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	689a      	ldr	r2, [r3, #8]
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800cb1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	6899      	ldr	r1, [r3, #8]
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	68da      	ldr	r2, [r3, #12]
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	430a      	orrs	r2, r1
 800cb2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb32:	4a58      	ldr	r2, [pc, #352]	@ (800cc94 <ADC_Init+0x1f4>)
 800cb34:	4293      	cmp	r3, r2
 800cb36:	d022      	beq.n	800cb7e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	689a      	ldr	r2, [r3, #8]
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800cb46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	6899      	ldr	r1, [r3, #8]
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	430a      	orrs	r2, r1
 800cb58:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	689a      	ldr	r2, [r3, #8]
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800cb68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	6899      	ldr	r1, [r3, #8]
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	430a      	orrs	r2, r1
 800cb7a:	609a      	str	r2, [r3, #8]
 800cb7c:	e00f      	b.n	800cb9e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	689a      	ldr	r2, [r3, #8]
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800cb8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	689a      	ldr	r2, [r3, #8]
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800cb9c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	689a      	ldr	r2, [r3, #8]
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	f022 0202 	bic.w	r2, r2, #2
 800cbac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	6899      	ldr	r1, [r3, #8]
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	7e1b      	ldrb	r3, [r3, #24]
 800cbb8:	005a      	lsls	r2, r3, #1
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	430a      	orrs	r2, r1
 800cbc0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d01b      	beq.n	800cc04 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	685a      	ldr	r2, [r3, #4]
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cbda:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	685a      	ldr	r2, [r3, #4]
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800cbea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	6859      	ldr	r1, [r3, #4]
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbf6:	3b01      	subs	r3, #1
 800cbf8:	035a      	lsls	r2, r3, #13
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	430a      	orrs	r2, r1
 800cc00:	605a      	str	r2, [r3, #4]
 800cc02:	e007      	b.n	800cc14 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	685a      	ldr	r2, [r3, #4]
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800cc12:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800cc22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	69db      	ldr	r3, [r3, #28]
 800cc2e:	3b01      	subs	r3, #1
 800cc30:	051a      	lsls	r2, r3, #20
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	430a      	orrs	r2, r1
 800cc38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	689a      	ldr	r2, [r3, #8]
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800cc48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	6899      	ldr	r1, [r3, #8]
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cc56:	025a      	lsls	r2, r3, #9
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	430a      	orrs	r2, r1
 800cc5e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	689a      	ldr	r2, [r3, #8]
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cc6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	6899      	ldr	r1, [r3, #8]
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	695b      	ldr	r3, [r3, #20]
 800cc7a:	029a      	lsls	r2, r3, #10
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	430a      	orrs	r2, r1
 800cc82:	609a      	str	r2, [r3, #8]
}
 800cc84:	bf00      	nop
 800cc86:	3714      	adds	r7, #20
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc8e:	4770      	bx	lr
 800cc90:	40012300 	.word	0x40012300
 800cc94:	0f000001 	.word	0x0f000001

0800cc98 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b083      	sub	sp, #12
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800cca0:	bf00      	nop
 800cca2:	370c      	adds	r7, #12
 800cca4:	46bd      	mov	sp, r7
 800cca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccaa:	4770      	bx	lr

0800ccac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b084      	sub	sp, #16
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d101      	bne.n	800ccbe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800ccba:	2301      	movs	r3, #1
 800ccbc:	e0ed      	b.n	800ce9a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ccc4:	b2db      	uxtb	r3, r3
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d102      	bne.n	800ccd0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800ccca:	6878      	ldr	r0, [r7, #4]
 800cccc:	f7fe fb10 	bl	800b2f0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	681a      	ldr	r2, [r3, #0]
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	f042 0201 	orr.w	r2, r2, #1
 800ccde:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800cce0:	f7ff fb28 	bl	800c334 <HAL_GetTick>
 800cce4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800cce6:	e012      	b.n	800cd0e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800cce8:	f7ff fb24 	bl	800c334 <HAL_GetTick>
 800ccec:	4602      	mov	r2, r0
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	1ad3      	subs	r3, r2, r3
 800ccf2:	2b0a      	cmp	r3, #10
 800ccf4:	d90b      	bls.n	800cd0e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccfa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2205      	movs	r2, #5
 800cd06:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800cd0a:	2301      	movs	r3, #1
 800cd0c:	e0c5      	b.n	800ce9a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	685b      	ldr	r3, [r3, #4]
 800cd14:	f003 0301 	and.w	r3, r3, #1
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d0e5      	beq.n	800cce8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	681a      	ldr	r2, [r3, #0]
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	f022 0202 	bic.w	r2, r2, #2
 800cd2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800cd2c:	f7ff fb02 	bl	800c334 <HAL_GetTick>
 800cd30:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800cd32:	e012      	b.n	800cd5a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800cd34:	f7ff fafe 	bl	800c334 <HAL_GetTick>
 800cd38:	4602      	mov	r2, r0
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	1ad3      	subs	r3, r2, r3
 800cd3e:	2b0a      	cmp	r3, #10
 800cd40:	d90b      	bls.n	800cd5a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd46:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2205      	movs	r2, #5
 800cd52:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800cd56:	2301      	movs	r3, #1
 800cd58:	e09f      	b.n	800ce9a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	685b      	ldr	r3, [r3, #4]
 800cd60:	f003 0302 	and.w	r3, r3, #2
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d1e5      	bne.n	800cd34 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	7e1b      	ldrb	r3, [r3, #24]
 800cd6c:	2b01      	cmp	r3, #1
 800cd6e:	d108      	bne.n	800cd82 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	681a      	ldr	r2, [r3, #0]
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cd7e:	601a      	str	r2, [r3, #0]
 800cd80:	e007      	b.n	800cd92 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	681a      	ldr	r2, [r3, #0]
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cd90:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	7e5b      	ldrb	r3, [r3, #25]
 800cd96:	2b01      	cmp	r3, #1
 800cd98:	d108      	bne.n	800cdac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	681a      	ldr	r2, [r3, #0]
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cda8:	601a      	str	r2, [r3, #0]
 800cdaa:	e007      	b.n	800cdbc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	681a      	ldr	r2, [r3, #0]
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cdba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	7e9b      	ldrb	r3, [r3, #26]
 800cdc0:	2b01      	cmp	r3, #1
 800cdc2:	d108      	bne.n	800cdd6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	681a      	ldr	r2, [r3, #0]
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	f042 0220 	orr.w	r2, r2, #32
 800cdd2:	601a      	str	r2, [r3, #0]
 800cdd4:	e007      	b.n	800cde6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	681a      	ldr	r2, [r3, #0]
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f022 0220 	bic.w	r2, r2, #32
 800cde4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	7edb      	ldrb	r3, [r3, #27]
 800cdea:	2b01      	cmp	r3, #1
 800cdec:	d108      	bne.n	800ce00 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	681a      	ldr	r2, [r3, #0]
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	f022 0210 	bic.w	r2, r2, #16
 800cdfc:	601a      	str	r2, [r3, #0]
 800cdfe:	e007      	b.n	800ce10 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	681a      	ldr	r2, [r3, #0]
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	f042 0210 	orr.w	r2, r2, #16
 800ce0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	7f1b      	ldrb	r3, [r3, #28]
 800ce14:	2b01      	cmp	r3, #1
 800ce16:	d108      	bne.n	800ce2a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	681a      	ldr	r2, [r3, #0]
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	f042 0208 	orr.w	r2, r2, #8
 800ce26:	601a      	str	r2, [r3, #0]
 800ce28:	e007      	b.n	800ce3a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	681a      	ldr	r2, [r3, #0]
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	f022 0208 	bic.w	r2, r2, #8
 800ce38:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	7f5b      	ldrb	r3, [r3, #29]
 800ce3e:	2b01      	cmp	r3, #1
 800ce40:	d108      	bne.n	800ce54 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	681a      	ldr	r2, [r3, #0]
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	f042 0204 	orr.w	r2, r2, #4
 800ce50:	601a      	str	r2, [r3, #0]
 800ce52:	e007      	b.n	800ce64 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	681a      	ldr	r2, [r3, #0]
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	f022 0204 	bic.w	r2, r2, #4
 800ce62:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	689a      	ldr	r2, [r3, #8]
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	68db      	ldr	r3, [r3, #12]
 800ce6c:	431a      	orrs	r2, r3
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	691b      	ldr	r3, [r3, #16]
 800ce72:	431a      	orrs	r2, r3
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	695b      	ldr	r3, [r3, #20]
 800ce78:	ea42 0103 	orr.w	r1, r2, r3
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	685b      	ldr	r3, [r3, #4]
 800ce80:	1e5a      	subs	r2, r3, #1
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	430a      	orrs	r2, r1
 800ce88:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2201      	movs	r2, #1
 800ce94:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800ce98:	2300      	movs	r3, #0
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	3710      	adds	r7, #16
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}
	...

0800cea4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800cea4:	b480      	push	{r7}
 800cea6:	b087      	sub	sp, #28
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
 800ceac:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ceb4:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 800ceb6:	7dfb      	ldrb	r3, [r7, #23]
 800ceb8:	2b01      	cmp	r3, #1
 800ceba:	d003      	beq.n	800cec4 <HAL_CAN_ConfigFilter+0x20>
 800cebc:	7dfb      	ldrb	r3, [r7, #23]
 800cebe:	2b02      	cmp	r3, #2
 800cec0:	f040 80be 	bne.w	800d040 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800cec4:	4b65      	ldr	r3, [pc, #404]	@ (800d05c <HAL_CAN_ConfigFilter+0x1b8>)
 800cec6:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800cec8:	693b      	ldr	r3, [r7, #16]
 800ceca:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800cece:	f043 0201 	orr.w	r2, r3, #1
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800ced8:	693b      	ldr	r3, [r7, #16]
 800ceda:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800cede:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800cee8:	693b      	ldr	r3, [r7, #16]
 800ceea:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cef2:	021b      	lsls	r3, r3, #8
 800cef4:	431a      	orrs	r2, r3
 800cef6:	693b      	ldr	r3, [r7, #16]
 800cef8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	695b      	ldr	r3, [r3, #20]
 800cf00:	f003 031f 	and.w	r3, r3, #31
 800cf04:	2201      	movs	r2, #1
 800cf06:	fa02 f303 	lsl.w	r3, r2, r3
 800cf0a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800cf0c:	693b      	ldr	r3, [r7, #16]
 800cf0e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	43db      	mvns	r3, r3
 800cf16:	401a      	ands	r2, r3
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	69db      	ldr	r3, [r3, #28]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d123      	bne.n	800cf6e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800cf26:	693b      	ldr	r3, [r7, #16]
 800cf28:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	43db      	mvns	r3, r3
 800cf30:	401a      	ands	r2, r3
 800cf32:	693b      	ldr	r3, [r7, #16]
 800cf34:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	68db      	ldr	r3, [r3, #12]
 800cf3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	685b      	ldr	r3, [r3, #4]
 800cf42:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800cf44:	683a      	ldr	r2, [r7, #0]
 800cf46:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800cf48:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800cf4a:	693b      	ldr	r3, [r7, #16]
 800cf4c:	3248      	adds	r2, #72	@ 0x48
 800cf4e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	689b      	ldr	r3, [r3, #8]
 800cf56:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800cf58:	683b      	ldr	r3, [r7, #0]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800cf62:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800cf64:	6939      	ldr	r1, [r7, #16]
 800cf66:	3348      	adds	r3, #72	@ 0x48
 800cf68:	00db      	lsls	r3, r3, #3
 800cf6a:	440b      	add	r3, r1
 800cf6c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	69db      	ldr	r3, [r3, #28]
 800cf72:	2b01      	cmp	r3, #1
 800cf74:	d122      	bne.n	800cfbc <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800cf76:	693b      	ldr	r3, [r7, #16]
 800cf78:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	431a      	orrs	r2, r3
 800cf80:	693b      	ldr	r3, [r7, #16]
 800cf82:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800cf86:	683b      	ldr	r3, [r7, #0]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	685b      	ldr	r3, [r3, #4]
 800cf90:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800cf92:	683a      	ldr	r2, [r7, #0]
 800cf94:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800cf96:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800cf98:	693b      	ldr	r3, [r7, #16]
 800cf9a:	3248      	adds	r2, #72	@ 0x48
 800cf9c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	689b      	ldr	r3, [r3, #8]
 800cfa4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	68db      	ldr	r3, [r3, #12]
 800cfaa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800cfb0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800cfb2:	6939      	ldr	r1, [r7, #16]
 800cfb4:	3348      	adds	r3, #72	@ 0x48
 800cfb6:	00db      	lsls	r3, r3, #3
 800cfb8:	440b      	add	r3, r1
 800cfba:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800cfbc:	683b      	ldr	r3, [r7, #0]
 800cfbe:	699b      	ldr	r3, [r3, #24]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d109      	bne.n	800cfd8 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800cfc4:	693b      	ldr	r3, [r7, #16]
 800cfc6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	43db      	mvns	r3, r3
 800cfce:	401a      	ands	r2, r3
 800cfd0:	693b      	ldr	r3, [r7, #16]
 800cfd2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800cfd6:	e007      	b.n	800cfe8 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800cfd8:	693b      	ldr	r3, [r7, #16]
 800cfda:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	431a      	orrs	r2, r3
 800cfe2:	693b      	ldr	r3, [r7, #16]
 800cfe4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	691b      	ldr	r3, [r3, #16]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d109      	bne.n	800d004 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800cff0:	693b      	ldr	r3, [r7, #16]
 800cff2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	43db      	mvns	r3, r3
 800cffa:	401a      	ands	r2, r3
 800cffc:	693b      	ldr	r3, [r7, #16]
 800cffe:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800d002:	e007      	b.n	800d014 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800d004:	693b      	ldr	r3, [r7, #16]
 800d006:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	431a      	orrs	r2, r3
 800d00e:	693b      	ldr	r3, [r7, #16]
 800d010:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800d014:	683b      	ldr	r3, [r7, #0]
 800d016:	6a1b      	ldr	r3, [r3, #32]
 800d018:	2b01      	cmp	r3, #1
 800d01a:	d107      	bne.n	800d02c <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800d01c:	693b      	ldr	r3, [r7, #16]
 800d01e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	431a      	orrs	r2, r3
 800d026:	693b      	ldr	r3, [r7, #16]
 800d028:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800d02c:	693b      	ldr	r3, [r7, #16]
 800d02e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800d032:	f023 0201 	bic.w	r2, r3, #1
 800d036:	693b      	ldr	r3, [r7, #16]
 800d038:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800d03c:	2300      	movs	r3, #0
 800d03e:	e006      	b.n	800d04e <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d044:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800d04c:	2301      	movs	r3, #1
  }
}
 800d04e:	4618      	mov	r0, r3
 800d050:	371c      	adds	r7, #28
 800d052:	46bd      	mov	sp, r7
 800d054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d058:	4770      	bx	lr
 800d05a:	bf00      	nop
 800d05c:	40006400 	.word	0x40006400

0800d060 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800d060:	b580      	push	{r7, lr}
 800d062:	b084      	sub	sp, #16
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d06e:	b2db      	uxtb	r3, r3
 800d070:	2b01      	cmp	r3, #1
 800d072:	d12e      	bne.n	800d0d2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	2202      	movs	r2, #2
 800d078:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	681a      	ldr	r2, [r3, #0]
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	f022 0201 	bic.w	r2, r2, #1
 800d08a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d08c:	f7ff f952 	bl	800c334 <HAL_GetTick>
 800d090:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800d092:	e012      	b.n	800d0ba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800d094:	f7ff f94e 	bl	800c334 <HAL_GetTick>
 800d098:	4602      	mov	r2, r0
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	1ad3      	subs	r3, r2, r3
 800d09e:	2b0a      	cmp	r3, #10
 800d0a0:	d90b      	bls.n	800d0ba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0a6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	2205      	movs	r2, #5
 800d0b2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800d0b6:	2301      	movs	r3, #1
 800d0b8:	e012      	b.n	800d0e0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	685b      	ldr	r3, [r3, #4]
 800d0c0:	f003 0301 	and.w	r3, r3, #1
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d1e5      	bne.n	800d094 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	e006      	b.n	800d0e0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0d6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800d0de:	2301      	movs	r3, #1
  }
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3710      	adds	r7, #16
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}

0800d0e8 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b084      	sub	sp, #16
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d0f6:	b2db      	uxtb	r3, r3
 800d0f8:	2b02      	cmp	r3, #2
 800d0fa:	d133      	bne.n	800d164 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	681a      	ldr	r2, [r3, #0]
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	f042 0201 	orr.w	r2, r2, #1
 800d10a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d10c:	f7ff f912 	bl	800c334 <HAL_GetTick>
 800d110:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800d112:	e012      	b.n	800d13a <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800d114:	f7ff f90e 	bl	800c334 <HAL_GetTick>
 800d118:	4602      	mov	r2, r0
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	1ad3      	subs	r3, r2, r3
 800d11e:	2b0a      	cmp	r3, #10
 800d120:	d90b      	bls.n	800d13a <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d126:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	2205      	movs	r2, #5
 800d132:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800d136:	2301      	movs	r3, #1
 800d138:	e01b      	b.n	800d172 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	685b      	ldr	r3, [r3, #4]
 800d140:	f003 0301 	and.w	r3, r3, #1
 800d144:	2b00      	cmp	r3, #0
 800d146:	d0e5      	beq.n	800d114 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	681a      	ldr	r2, [r3, #0]
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f022 0202 	bic.w	r2, r2, #2
 800d156:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	2201      	movs	r2, #1
 800d15c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800d160:	2300      	movs	r3, #0
 800d162:	e006      	b.n	800d172 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d168:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800d170:	2301      	movs	r3, #1
  }
}
 800d172:	4618      	mov	r0, r3
 800d174:	3710      	adds	r7, #16
 800d176:	46bd      	mov	sp, r7
 800d178:	bd80      	pop	{r7, pc}

0800d17a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800d17a:	b480      	push	{r7}
 800d17c:	b089      	sub	sp, #36	@ 0x24
 800d17e:	af00      	add	r7, sp, #0
 800d180:	60f8      	str	r0, [r7, #12]
 800d182:	60b9      	str	r1, [r7, #8]
 800d184:	607a      	str	r2, [r7, #4]
 800d186:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d18e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	689b      	ldr	r3, [r3, #8]
 800d196:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800d198:	7ffb      	ldrb	r3, [r7, #31]
 800d19a:	2b01      	cmp	r3, #1
 800d19c:	d003      	beq.n	800d1a6 <HAL_CAN_AddTxMessage+0x2c>
 800d19e:	7ffb      	ldrb	r3, [r7, #31]
 800d1a0:	2b02      	cmp	r3, #2
 800d1a2:	f040 80ad 	bne.w	800d300 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800d1a6:	69bb      	ldr	r3, [r7, #24]
 800d1a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d10a      	bne.n	800d1c6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800d1b0:	69bb      	ldr	r3, [r7, #24]
 800d1b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d105      	bne.n	800d1c6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800d1ba:	69bb      	ldr	r3, [r7, #24]
 800d1bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	f000 8095 	beq.w	800d2f0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800d1c6:	69bb      	ldr	r3, [r7, #24]
 800d1c8:	0e1b      	lsrs	r3, r3, #24
 800d1ca:	f003 0303 	and.w	r3, r3, #3
 800d1ce:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800d1d0:	2201      	movs	r2, #1
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	409a      	lsls	r2, r3
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800d1da:	68bb      	ldr	r3, [r7, #8]
 800d1dc:	689b      	ldr	r3, [r3, #8]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d10d      	bne.n	800d1fe <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800d1e2:	68bb      	ldr	r3, [r7, #8]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800d1e8:	68bb      	ldr	r3, [r7, #8]
 800d1ea:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800d1ec:	68f9      	ldr	r1, [r7, #12]
 800d1ee:	6809      	ldr	r1, [r1, #0]
 800d1f0:	431a      	orrs	r2, r3
 800d1f2:	697b      	ldr	r3, [r7, #20]
 800d1f4:	3318      	adds	r3, #24
 800d1f6:	011b      	lsls	r3, r3, #4
 800d1f8:	440b      	add	r3, r1
 800d1fa:	601a      	str	r2, [r3, #0]
 800d1fc:	e00f      	b.n	800d21e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	685b      	ldr	r3, [r3, #4]
 800d202:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800d204:	68bb      	ldr	r3, [r7, #8]
 800d206:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800d208:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800d20a:	68bb      	ldr	r3, [r7, #8]
 800d20c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800d20e:	68f9      	ldr	r1, [r7, #12]
 800d210:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800d212:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800d214:	697b      	ldr	r3, [r7, #20]
 800d216:	3318      	adds	r3, #24
 800d218:	011b      	lsls	r3, r3, #4
 800d21a:	440b      	add	r3, r1
 800d21c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	6819      	ldr	r1, [r3, #0]
 800d222:	68bb      	ldr	r3, [r7, #8]
 800d224:	691a      	ldr	r2, [r3, #16]
 800d226:	697b      	ldr	r3, [r7, #20]
 800d228:	3318      	adds	r3, #24
 800d22a:	011b      	lsls	r3, r3, #4
 800d22c:	440b      	add	r3, r1
 800d22e:	3304      	adds	r3, #4
 800d230:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800d232:	68bb      	ldr	r3, [r7, #8]
 800d234:	7d1b      	ldrb	r3, [r3, #20]
 800d236:	2b01      	cmp	r3, #1
 800d238:	d111      	bne.n	800d25e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	681a      	ldr	r2, [r3, #0]
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	3318      	adds	r3, #24
 800d242:	011b      	lsls	r3, r3, #4
 800d244:	4413      	add	r3, r2
 800d246:	3304      	adds	r3, #4
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	68fa      	ldr	r2, [r7, #12]
 800d24c:	6811      	ldr	r1, [r2, #0]
 800d24e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d252:	697b      	ldr	r3, [r7, #20]
 800d254:	3318      	adds	r3, #24
 800d256:	011b      	lsls	r3, r3, #4
 800d258:	440b      	add	r3, r1
 800d25a:	3304      	adds	r3, #4
 800d25c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	3307      	adds	r3, #7
 800d262:	781b      	ldrb	r3, [r3, #0]
 800d264:	061a      	lsls	r2, r3, #24
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	3306      	adds	r3, #6
 800d26a:	781b      	ldrb	r3, [r3, #0]
 800d26c:	041b      	lsls	r3, r3, #16
 800d26e:	431a      	orrs	r2, r3
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	3305      	adds	r3, #5
 800d274:	781b      	ldrb	r3, [r3, #0]
 800d276:	021b      	lsls	r3, r3, #8
 800d278:	4313      	orrs	r3, r2
 800d27a:	687a      	ldr	r2, [r7, #4]
 800d27c:	3204      	adds	r2, #4
 800d27e:	7812      	ldrb	r2, [r2, #0]
 800d280:	4610      	mov	r0, r2
 800d282:	68fa      	ldr	r2, [r7, #12]
 800d284:	6811      	ldr	r1, [r2, #0]
 800d286:	ea43 0200 	orr.w	r2, r3, r0
 800d28a:	697b      	ldr	r3, [r7, #20]
 800d28c:	011b      	lsls	r3, r3, #4
 800d28e:	440b      	add	r3, r1
 800d290:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800d294:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	3303      	adds	r3, #3
 800d29a:	781b      	ldrb	r3, [r3, #0]
 800d29c:	061a      	lsls	r2, r3, #24
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	3302      	adds	r3, #2
 800d2a2:	781b      	ldrb	r3, [r3, #0]
 800d2a4:	041b      	lsls	r3, r3, #16
 800d2a6:	431a      	orrs	r2, r3
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	3301      	adds	r3, #1
 800d2ac:	781b      	ldrb	r3, [r3, #0]
 800d2ae:	021b      	lsls	r3, r3, #8
 800d2b0:	4313      	orrs	r3, r2
 800d2b2:	687a      	ldr	r2, [r7, #4]
 800d2b4:	7812      	ldrb	r2, [r2, #0]
 800d2b6:	4610      	mov	r0, r2
 800d2b8:	68fa      	ldr	r2, [r7, #12]
 800d2ba:	6811      	ldr	r1, [r2, #0]
 800d2bc:	ea43 0200 	orr.w	r2, r3, r0
 800d2c0:	697b      	ldr	r3, [r7, #20]
 800d2c2:	011b      	lsls	r3, r3, #4
 800d2c4:	440b      	add	r3, r1
 800d2c6:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800d2ca:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	681a      	ldr	r2, [r3, #0]
 800d2d0:	697b      	ldr	r3, [r7, #20]
 800d2d2:	3318      	adds	r3, #24
 800d2d4:	011b      	lsls	r3, r3, #4
 800d2d6:	4413      	add	r3, r2
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	68fa      	ldr	r2, [r7, #12]
 800d2dc:	6811      	ldr	r1, [r2, #0]
 800d2de:	f043 0201 	orr.w	r2, r3, #1
 800d2e2:	697b      	ldr	r3, [r7, #20]
 800d2e4:	3318      	adds	r3, #24
 800d2e6:	011b      	lsls	r3, r3, #4
 800d2e8:	440b      	add	r3, r1
 800d2ea:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	e00e      	b.n	800d30e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2f4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800d2fc:	2301      	movs	r3, #1
 800d2fe:	e006      	b.n	800d30e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d304:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800d30c:	2301      	movs	r3, #1
  }
}
 800d30e:	4618      	mov	r0, r3
 800d310:	3724      	adds	r7, #36	@ 0x24
 800d312:	46bd      	mov	sp, r7
 800d314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d318:	4770      	bx	lr

0800d31a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800d31a:	b480      	push	{r7}
 800d31c:	b085      	sub	sp, #20
 800d31e:	af00      	add	r7, sp, #0
 800d320:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800d322:	2300      	movs	r3, #0
 800d324:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d32c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800d32e:	7afb      	ldrb	r3, [r7, #11]
 800d330:	2b01      	cmp	r3, #1
 800d332:	d002      	beq.n	800d33a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800d334:	7afb      	ldrb	r3, [r7, #11]
 800d336:	2b02      	cmp	r3, #2
 800d338:	d11d      	bne.n	800d376 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	689b      	ldr	r3, [r3, #8]
 800d340:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d344:	2b00      	cmp	r3, #0
 800d346:	d002      	beq.n	800d34e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	3301      	adds	r3, #1
 800d34c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	689b      	ldr	r3, [r3, #8]
 800d354:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d002      	beq.n	800d362 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	3301      	adds	r3, #1
 800d360:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	689b      	ldr	r3, [r3, #8]
 800d368:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d002      	beq.n	800d376 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	3301      	adds	r3, #1
 800d374:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800d376:	68fb      	ldr	r3, [r7, #12]
}
 800d378:	4618      	mov	r0, r3
 800d37a:	3714      	adds	r7, #20
 800d37c:	46bd      	mov	sp, r7
 800d37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d382:	4770      	bx	lr

0800d384 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800d384:	b480      	push	{r7}
 800d386:	b087      	sub	sp, #28
 800d388:	af00      	add	r7, sp, #0
 800d38a:	60f8      	str	r0, [r7, #12]
 800d38c:	60b9      	str	r1, [r7, #8]
 800d38e:	607a      	str	r2, [r7, #4]
 800d390:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d398:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800d39a:	7dfb      	ldrb	r3, [r7, #23]
 800d39c:	2b01      	cmp	r3, #1
 800d39e:	d003      	beq.n	800d3a8 <HAL_CAN_GetRxMessage+0x24>
 800d3a0:	7dfb      	ldrb	r3, [r7, #23]
 800d3a2:	2b02      	cmp	r3, #2
 800d3a4:	f040 8103 	bne.w	800d5ae <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800d3a8:	68bb      	ldr	r3, [r7, #8]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d10e      	bne.n	800d3cc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	68db      	ldr	r3, [r3, #12]
 800d3b4:	f003 0303 	and.w	r3, r3, #3
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d116      	bne.n	800d3ea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3c0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	e0f7      	b.n	800d5bc <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	691b      	ldr	r3, [r3, #16]
 800d3d2:	f003 0303 	and.w	r3, r3, #3
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d107      	bne.n	800d3ea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3de:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800d3e6:	2301      	movs	r3, #1
 800d3e8:	e0e8      	b.n	800d5bc <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	681a      	ldr	r2, [r3, #0]
 800d3ee:	68bb      	ldr	r3, [r7, #8]
 800d3f0:	331b      	adds	r3, #27
 800d3f2:	011b      	lsls	r3, r3, #4
 800d3f4:	4413      	add	r3, r2
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f003 0204 	and.w	r2, r3, #4
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	689b      	ldr	r3, [r3, #8]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d10c      	bne.n	800d422 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	681a      	ldr	r2, [r3, #0]
 800d40c:	68bb      	ldr	r3, [r7, #8]
 800d40e:	331b      	adds	r3, #27
 800d410:	011b      	lsls	r3, r3, #4
 800d412:	4413      	add	r3, r2
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	0d5b      	lsrs	r3, r3, #21
 800d418:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	601a      	str	r2, [r3, #0]
 800d420:	e00b      	b.n	800d43a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	681a      	ldr	r2, [r3, #0]
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	331b      	adds	r3, #27
 800d42a:	011b      	lsls	r3, r3, #4
 800d42c:	4413      	add	r3, r2
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	08db      	lsrs	r3, r3, #3
 800d432:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	681a      	ldr	r2, [r3, #0]
 800d43e:	68bb      	ldr	r3, [r7, #8]
 800d440:	331b      	adds	r3, #27
 800d442:	011b      	lsls	r3, r3, #4
 800d444:	4413      	add	r3, r2
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f003 0202 	and.w	r2, r3, #2
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	681a      	ldr	r2, [r3, #0]
 800d454:	68bb      	ldr	r3, [r7, #8]
 800d456:	331b      	adds	r3, #27
 800d458:	011b      	lsls	r3, r3, #4
 800d45a:	4413      	add	r3, r2
 800d45c:	3304      	adds	r3, #4
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	f003 0308 	and.w	r3, r3, #8
 800d464:	2b00      	cmp	r3, #0
 800d466:	d003      	beq.n	800d470 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	2208      	movs	r2, #8
 800d46c:	611a      	str	r2, [r3, #16]
 800d46e:	e00b      	b.n	800d488 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	681a      	ldr	r2, [r3, #0]
 800d474:	68bb      	ldr	r3, [r7, #8]
 800d476:	331b      	adds	r3, #27
 800d478:	011b      	lsls	r3, r3, #4
 800d47a:	4413      	add	r3, r2
 800d47c:	3304      	adds	r3, #4
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	f003 020f 	and.w	r2, r3, #15
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	681a      	ldr	r2, [r3, #0]
 800d48c:	68bb      	ldr	r3, [r7, #8]
 800d48e:	331b      	adds	r3, #27
 800d490:	011b      	lsls	r3, r3, #4
 800d492:	4413      	add	r3, r2
 800d494:	3304      	adds	r3, #4
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	0a1b      	lsrs	r3, r3, #8
 800d49a:	b2da      	uxtb	r2, r3
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	681a      	ldr	r2, [r3, #0]
 800d4a4:	68bb      	ldr	r3, [r7, #8]
 800d4a6:	331b      	adds	r3, #27
 800d4a8:	011b      	lsls	r3, r3, #4
 800d4aa:	4413      	add	r3, r2
 800d4ac:	3304      	adds	r3, #4
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	0c1b      	lsrs	r3, r3, #16
 800d4b2:	b29a      	uxth	r2, r3
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	681a      	ldr	r2, [r3, #0]
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	011b      	lsls	r3, r3, #4
 800d4c0:	4413      	add	r3, r2
 800d4c2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	b2da      	uxtb	r2, r3
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	681a      	ldr	r2, [r3, #0]
 800d4d2:	68bb      	ldr	r3, [r7, #8]
 800d4d4:	011b      	lsls	r3, r3, #4
 800d4d6:	4413      	add	r3, r2
 800d4d8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	0a1a      	lsrs	r2, r3, #8
 800d4e0:	683b      	ldr	r3, [r7, #0]
 800d4e2:	3301      	adds	r3, #1
 800d4e4:	b2d2      	uxtb	r2, r2
 800d4e6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	681a      	ldr	r2, [r3, #0]
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	011b      	lsls	r3, r3, #4
 800d4f0:	4413      	add	r3, r2
 800d4f2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	0c1a      	lsrs	r2, r3, #16
 800d4fa:	683b      	ldr	r3, [r7, #0]
 800d4fc:	3302      	adds	r3, #2
 800d4fe:	b2d2      	uxtb	r2, r2
 800d500:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	681a      	ldr	r2, [r3, #0]
 800d506:	68bb      	ldr	r3, [r7, #8]
 800d508:	011b      	lsls	r3, r3, #4
 800d50a:	4413      	add	r3, r2
 800d50c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	0e1a      	lsrs	r2, r3, #24
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	3303      	adds	r3, #3
 800d518:	b2d2      	uxtb	r2, r2
 800d51a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	681a      	ldr	r2, [r3, #0]
 800d520:	68bb      	ldr	r3, [r7, #8]
 800d522:	011b      	lsls	r3, r3, #4
 800d524:	4413      	add	r3, r2
 800d526:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800d52a:	681a      	ldr	r2, [r3, #0]
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	3304      	adds	r3, #4
 800d530:	b2d2      	uxtb	r2, r2
 800d532:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	681a      	ldr	r2, [r3, #0]
 800d538:	68bb      	ldr	r3, [r7, #8]
 800d53a:	011b      	lsls	r3, r3, #4
 800d53c:	4413      	add	r3, r2
 800d53e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	0a1a      	lsrs	r2, r3, #8
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	3305      	adds	r3, #5
 800d54a:	b2d2      	uxtb	r2, r2
 800d54c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	681a      	ldr	r2, [r3, #0]
 800d552:	68bb      	ldr	r3, [r7, #8]
 800d554:	011b      	lsls	r3, r3, #4
 800d556:	4413      	add	r3, r2
 800d558:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	0c1a      	lsrs	r2, r3, #16
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	3306      	adds	r3, #6
 800d564:	b2d2      	uxtb	r2, r2
 800d566:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	681a      	ldr	r2, [r3, #0]
 800d56c:	68bb      	ldr	r3, [r7, #8]
 800d56e:	011b      	lsls	r3, r3, #4
 800d570:	4413      	add	r3, r2
 800d572:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	0e1a      	lsrs	r2, r3, #24
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	3307      	adds	r3, #7
 800d57e:	b2d2      	uxtb	r2, r2
 800d580:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800d582:	68bb      	ldr	r3, [r7, #8]
 800d584:	2b00      	cmp	r3, #0
 800d586:	d108      	bne.n	800d59a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	68da      	ldr	r2, [r3, #12]
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	f042 0220 	orr.w	r2, r2, #32
 800d596:	60da      	str	r2, [r3, #12]
 800d598:	e007      	b.n	800d5aa <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	691a      	ldr	r2, [r3, #16]
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	f042 0220 	orr.w	r2, r2, #32
 800d5a8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	e006      	b.n	800d5bc <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5b2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800d5ba:	2301      	movs	r3, #1
  }
}
 800d5bc:	4618      	mov	r0, r3
 800d5be:	371c      	adds	r7, #28
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c6:	4770      	bx	lr

0800d5c8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800d5c8:	b480      	push	{r7}
 800d5ca:	b085      	sub	sp, #20
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
 800d5d0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d5d8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800d5da:	7bfb      	ldrb	r3, [r7, #15]
 800d5dc:	2b01      	cmp	r3, #1
 800d5de:	d002      	beq.n	800d5e6 <HAL_CAN_ActivateNotification+0x1e>
 800d5e0:	7bfb      	ldrb	r3, [r7, #15]
 800d5e2:	2b02      	cmp	r3, #2
 800d5e4:	d109      	bne.n	800d5fa <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	6959      	ldr	r1, [r3, #20]
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	683a      	ldr	r2, [r7, #0]
 800d5f2:	430a      	orrs	r2, r1
 800d5f4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	e006      	b.n	800d608 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5fe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800d606:	2301      	movs	r3, #1
  }
}
 800d608:	4618      	mov	r0, r3
 800d60a:	3714      	adds	r7, #20
 800d60c:	46bd      	mov	sp, r7
 800d60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d612:	4770      	bx	lr

0800d614 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800d614:	b580      	push	{r7, lr}
 800d616:	b08a      	sub	sp, #40	@ 0x28
 800d618:	af00      	add	r7, sp, #0
 800d61a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800d61c:	2300      	movs	r3, #0
 800d61e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	695b      	ldr	r3, [r3, #20]
 800d626:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	685b      	ldr	r3, [r3, #4]
 800d62e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	689b      	ldr	r3, [r3, #8]
 800d636:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	68db      	ldr	r3, [r3, #12]
 800d63e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	691b      	ldr	r3, [r3, #16]
 800d646:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	699b      	ldr	r3, [r3, #24]
 800d64e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800d650:	6a3b      	ldr	r3, [r7, #32]
 800d652:	f003 0301 	and.w	r3, r3, #1
 800d656:	2b00      	cmp	r3, #0
 800d658:	d07c      	beq.n	800d754 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800d65a:	69bb      	ldr	r3, [r7, #24]
 800d65c:	f003 0301 	and.w	r3, r3, #1
 800d660:	2b00      	cmp	r3, #0
 800d662:	d023      	beq.n	800d6ac <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	2201      	movs	r2, #1
 800d66a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800d66c:	69bb      	ldr	r3, [r7, #24]
 800d66e:	f003 0302 	and.w	r3, r3, #2
 800d672:	2b00      	cmp	r3, #0
 800d674:	d003      	beq.n	800d67e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800d676:	6878      	ldr	r0, [r7, #4]
 800d678:	f7fa fa66 	bl	8007b48 <HAL_CAN_TxMailbox0CompleteCallback>
 800d67c:	e016      	b.n	800d6ac <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800d67e:	69bb      	ldr	r3, [r7, #24]
 800d680:	f003 0304 	and.w	r3, r3, #4
 800d684:	2b00      	cmp	r3, #0
 800d686:	d004      	beq.n	800d692 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800d688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d68a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800d68e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d690:	e00c      	b.n	800d6ac <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800d692:	69bb      	ldr	r3, [r7, #24]
 800d694:	f003 0308 	and.w	r3, r3, #8
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d004      	beq.n	800d6a6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800d69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d69e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d6a2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6a4:	e002      	b.n	800d6ac <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800d6a6:	6878      	ldr	r0, [r7, #4]
 800d6a8:	f000 f96b 	bl	800d982 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800d6ac:	69bb      	ldr	r3, [r7, #24]
 800d6ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d024      	beq.n	800d700 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d6be:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800d6c0:	69bb      	ldr	r3, [r7, #24]
 800d6c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d003      	beq.n	800d6d2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	f7fa fa4c 	bl	8007b68 <HAL_CAN_TxMailbox1CompleteCallback>
 800d6d0:	e016      	b.n	800d700 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800d6d2:	69bb      	ldr	r3, [r7, #24]
 800d6d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d004      	beq.n	800d6e6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800d6dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6de:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800d6e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6e4:	e00c      	b.n	800d700 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800d6e6:	69bb      	ldr	r3, [r7, #24]
 800d6e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d004      	beq.n	800d6fa <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800d6f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d6f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6f8:	e002      	b.n	800d700 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800d6fa:	6878      	ldr	r0, [r7, #4]
 800d6fc:	f000 f94b 	bl	800d996 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800d700:	69bb      	ldr	r3, [r7, #24]
 800d702:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d706:	2b00      	cmp	r3, #0
 800d708:	d024      	beq.n	800d754 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800d712:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800d714:	69bb      	ldr	r3, [r7, #24]
 800d716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d003      	beq.n	800d726 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800d71e:	6878      	ldr	r0, [r7, #4]
 800d720:	f7fa fa32 	bl	8007b88 <HAL_CAN_TxMailbox2CompleteCallback>
 800d724:	e016      	b.n	800d754 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800d726:	69bb      	ldr	r3, [r7, #24]
 800d728:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d004      	beq.n	800d73a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800d730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d732:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d736:	627b      	str	r3, [r7, #36]	@ 0x24
 800d738:	e00c      	b.n	800d754 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800d73a:	69bb      	ldr	r3, [r7, #24]
 800d73c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d740:	2b00      	cmp	r3, #0
 800d742:	d004      	beq.n	800d74e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800d744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d746:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d74a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d74c:	e002      	b.n	800d754 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800d74e:	6878      	ldr	r0, [r7, #4]
 800d750:	f000 f92b 	bl	800d9aa <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800d754:	6a3b      	ldr	r3, [r7, #32]
 800d756:	f003 0308 	and.w	r3, r3, #8
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d00c      	beq.n	800d778 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800d75e:	697b      	ldr	r3, [r7, #20]
 800d760:	f003 0310 	and.w	r3, r3, #16
 800d764:	2b00      	cmp	r3, #0
 800d766:	d007      	beq.n	800d778 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800d768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d76a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d76e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	2210      	movs	r2, #16
 800d776:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800d778:	6a3b      	ldr	r3, [r7, #32]
 800d77a:	f003 0304 	and.w	r3, r3, #4
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d00b      	beq.n	800d79a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800d782:	697b      	ldr	r3, [r7, #20]
 800d784:	f003 0308 	and.w	r3, r3, #8
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d006      	beq.n	800d79a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	2208      	movs	r2, #8
 800d792:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800d794:	6878      	ldr	r0, [r7, #4]
 800d796:	f000 f912 	bl	800d9be <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800d79a:	6a3b      	ldr	r3, [r7, #32]
 800d79c:	f003 0302 	and.w	r3, r3, #2
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d009      	beq.n	800d7b8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	68db      	ldr	r3, [r3, #12]
 800d7aa:	f003 0303 	and.w	r3, r3, #3
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d002      	beq.n	800d7b8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800d7b2:	6878      	ldr	r0, [r7, #4]
 800d7b4:	f7fa f906 	bl	80079c4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800d7b8:	6a3b      	ldr	r3, [r7, #32]
 800d7ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d00c      	beq.n	800d7dc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800d7c2:	693b      	ldr	r3, [r7, #16]
 800d7c4:	f003 0310 	and.w	r3, r3, #16
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d007      	beq.n	800d7dc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800d7cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d7d2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	2210      	movs	r2, #16
 800d7da:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800d7dc:	6a3b      	ldr	r3, [r7, #32]
 800d7de:	f003 0320 	and.w	r3, r3, #32
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d00b      	beq.n	800d7fe <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800d7e6:	693b      	ldr	r3, [r7, #16]
 800d7e8:	f003 0308 	and.w	r3, r3, #8
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d006      	beq.n	800d7fe <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	2208      	movs	r2, #8
 800d7f6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800d7f8:	6878      	ldr	r0, [r7, #4]
 800d7fa:	f000 f8ea 	bl	800d9d2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800d7fe:	6a3b      	ldr	r3, [r7, #32]
 800d800:	f003 0310 	and.w	r3, r3, #16
 800d804:	2b00      	cmp	r3, #0
 800d806:	d009      	beq.n	800d81c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	691b      	ldr	r3, [r3, #16]
 800d80e:	f003 0303 	and.w	r3, r3, #3
 800d812:	2b00      	cmp	r3, #0
 800d814:	d002      	beq.n	800d81c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800d816:	6878      	ldr	r0, [r7, #4]
 800d818:	f7fa f8fc 	bl	8007a14 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800d81c:	6a3b      	ldr	r3, [r7, #32]
 800d81e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d822:	2b00      	cmp	r3, #0
 800d824:	d00b      	beq.n	800d83e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800d826:	69fb      	ldr	r3, [r7, #28]
 800d828:	f003 0310 	and.w	r3, r3, #16
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d006      	beq.n	800d83e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	2210      	movs	r2, #16
 800d836:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800d838:	6878      	ldr	r0, [r7, #4]
 800d83a:	f000 f8d4 	bl	800d9e6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800d83e:	6a3b      	ldr	r3, [r7, #32]
 800d840:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d844:	2b00      	cmp	r3, #0
 800d846:	d00b      	beq.n	800d860 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800d848:	69fb      	ldr	r3, [r7, #28]
 800d84a:	f003 0308 	and.w	r3, r3, #8
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d006      	beq.n	800d860 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	2208      	movs	r2, #8
 800d858:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800d85a:	6878      	ldr	r0, [r7, #4]
 800d85c:	f000 f8cd 	bl	800d9fa <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800d860:	6a3b      	ldr	r3, [r7, #32]
 800d862:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d866:	2b00      	cmp	r3, #0
 800d868:	d07b      	beq.n	800d962 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800d86a:	69fb      	ldr	r3, [r7, #28]
 800d86c:	f003 0304 	and.w	r3, r3, #4
 800d870:	2b00      	cmp	r3, #0
 800d872:	d072      	beq.n	800d95a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800d874:	6a3b      	ldr	r3, [r7, #32]
 800d876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d008      	beq.n	800d890 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800d884:	2b00      	cmp	r3, #0
 800d886:	d003      	beq.n	800d890 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800d888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d88a:	f043 0301 	orr.w	r3, r3, #1
 800d88e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800d890:	6a3b      	ldr	r3, [r7, #32]
 800d892:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d896:	2b00      	cmp	r3, #0
 800d898:	d008      	beq.n	800d8ac <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d003      	beq.n	800d8ac <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800d8a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8a6:	f043 0302 	orr.w	r3, r3, #2
 800d8aa:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800d8ac:	6a3b      	ldr	r3, [r7, #32]
 800d8ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d008      	beq.n	800d8c8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d003      	beq.n	800d8c8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800d8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8c2:	f043 0304 	orr.w	r3, r3, #4
 800d8c6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800d8c8:	6a3b      	ldr	r3, [r7, #32]
 800d8ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d043      	beq.n	800d95a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d03e      	beq.n	800d95a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d8e2:	2b60      	cmp	r3, #96	@ 0x60
 800d8e4:	d02b      	beq.n	800d93e <HAL_CAN_IRQHandler+0x32a>
 800d8e6:	2b60      	cmp	r3, #96	@ 0x60
 800d8e8:	d82e      	bhi.n	800d948 <HAL_CAN_IRQHandler+0x334>
 800d8ea:	2b50      	cmp	r3, #80	@ 0x50
 800d8ec:	d022      	beq.n	800d934 <HAL_CAN_IRQHandler+0x320>
 800d8ee:	2b50      	cmp	r3, #80	@ 0x50
 800d8f0:	d82a      	bhi.n	800d948 <HAL_CAN_IRQHandler+0x334>
 800d8f2:	2b40      	cmp	r3, #64	@ 0x40
 800d8f4:	d019      	beq.n	800d92a <HAL_CAN_IRQHandler+0x316>
 800d8f6:	2b40      	cmp	r3, #64	@ 0x40
 800d8f8:	d826      	bhi.n	800d948 <HAL_CAN_IRQHandler+0x334>
 800d8fa:	2b30      	cmp	r3, #48	@ 0x30
 800d8fc:	d010      	beq.n	800d920 <HAL_CAN_IRQHandler+0x30c>
 800d8fe:	2b30      	cmp	r3, #48	@ 0x30
 800d900:	d822      	bhi.n	800d948 <HAL_CAN_IRQHandler+0x334>
 800d902:	2b10      	cmp	r3, #16
 800d904:	d002      	beq.n	800d90c <HAL_CAN_IRQHandler+0x2f8>
 800d906:	2b20      	cmp	r3, #32
 800d908:	d005      	beq.n	800d916 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800d90a:	e01d      	b.n	800d948 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800d90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d90e:	f043 0308 	orr.w	r3, r3, #8
 800d912:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800d914:	e019      	b.n	800d94a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800d916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d918:	f043 0310 	orr.w	r3, r3, #16
 800d91c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800d91e:	e014      	b.n	800d94a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800d920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d922:	f043 0320 	orr.w	r3, r3, #32
 800d926:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800d928:	e00f      	b.n	800d94a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800d92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d92c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d930:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800d932:	e00a      	b.n	800d94a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800d934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d93a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800d93c:	e005      	b.n	800d94a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800d93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d940:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d944:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800d946:	e000      	b.n	800d94a <HAL_CAN_IRQHandler+0x336>
            break;
 800d948:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	699a      	ldr	r2, [r3, #24]
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800d958:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	2204      	movs	r2, #4
 800d960:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800d962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d964:	2b00      	cmp	r3, #0
 800d966:	d008      	beq.n	800d97a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d96e:	431a      	orrs	r2, r3
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800d974:	6878      	ldr	r0, [r7, #4]
 800d976:	f000 f84a 	bl	800da0e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800d97a:	bf00      	nop
 800d97c:	3728      	adds	r7, #40	@ 0x28
 800d97e:	46bd      	mov	sp, r7
 800d980:	bd80      	pop	{r7, pc}

0800d982 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800d982:	b480      	push	{r7}
 800d984:	b083      	sub	sp, #12
 800d986:	af00      	add	r7, sp, #0
 800d988:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800d98a:	bf00      	nop
 800d98c:	370c      	adds	r7, #12
 800d98e:	46bd      	mov	sp, r7
 800d990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d994:	4770      	bx	lr

0800d996 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800d996:	b480      	push	{r7}
 800d998:	b083      	sub	sp, #12
 800d99a:	af00      	add	r7, sp, #0
 800d99c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800d99e:	bf00      	nop
 800d9a0:	370c      	adds	r7, #12
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a8:	4770      	bx	lr

0800d9aa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800d9aa:	b480      	push	{r7}
 800d9ac:	b083      	sub	sp, #12
 800d9ae:	af00      	add	r7, sp, #0
 800d9b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800d9b2:	bf00      	nop
 800d9b4:	370c      	adds	r7, #12
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9bc:	4770      	bx	lr

0800d9be <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800d9be:	b480      	push	{r7}
 800d9c0:	b083      	sub	sp, #12
 800d9c2:	af00      	add	r7, sp, #0
 800d9c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800d9c6:	bf00      	nop
 800d9c8:	370c      	adds	r7, #12
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d0:	4770      	bx	lr

0800d9d2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800d9d2:	b480      	push	{r7}
 800d9d4:	b083      	sub	sp, #12
 800d9d6:	af00      	add	r7, sp, #0
 800d9d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800d9da:	bf00      	nop
 800d9dc:	370c      	adds	r7, #12
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e4:	4770      	bx	lr

0800d9e6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800d9e6:	b480      	push	{r7}
 800d9e8:	b083      	sub	sp, #12
 800d9ea:	af00      	add	r7, sp, #0
 800d9ec:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800d9ee:	bf00      	nop
 800d9f0:	370c      	adds	r7, #12
 800d9f2:	46bd      	mov	sp, r7
 800d9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f8:	4770      	bx	lr

0800d9fa <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800d9fa:	b480      	push	{r7}
 800d9fc:	b083      	sub	sp, #12
 800d9fe:	af00      	add	r7, sp, #0
 800da00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800da02:	bf00      	nop
 800da04:	370c      	adds	r7, #12
 800da06:	46bd      	mov	sp, r7
 800da08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0c:	4770      	bx	lr

0800da0e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800da0e:	b480      	push	{r7}
 800da10:	b083      	sub	sp, #12
 800da12:	af00      	add	r7, sp, #0
 800da14:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800da16:	bf00      	nop
 800da18:	370c      	adds	r7, #12
 800da1a:	46bd      	mov	sp, r7
 800da1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da20:	4770      	bx	lr
	...

0800da24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800da24:	b480      	push	{r7}
 800da26:	b085      	sub	sp, #20
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f003 0307 	and.w	r3, r3, #7
 800da32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800da34:	4b0c      	ldr	r3, [pc, #48]	@ (800da68 <__NVIC_SetPriorityGrouping+0x44>)
 800da36:	68db      	ldr	r3, [r3, #12]
 800da38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800da3a:	68ba      	ldr	r2, [r7, #8]
 800da3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800da40:	4013      	ands	r3, r2
 800da42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800da48:	68bb      	ldr	r3, [r7, #8]
 800da4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800da4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800da50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800da54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800da56:	4a04      	ldr	r2, [pc, #16]	@ (800da68 <__NVIC_SetPriorityGrouping+0x44>)
 800da58:	68bb      	ldr	r3, [r7, #8]
 800da5a:	60d3      	str	r3, [r2, #12]
}
 800da5c:	bf00      	nop
 800da5e:	3714      	adds	r7, #20
 800da60:	46bd      	mov	sp, r7
 800da62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da66:	4770      	bx	lr
 800da68:	e000ed00 	.word	0xe000ed00

0800da6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800da6c:	b480      	push	{r7}
 800da6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800da70:	4b04      	ldr	r3, [pc, #16]	@ (800da84 <__NVIC_GetPriorityGrouping+0x18>)
 800da72:	68db      	ldr	r3, [r3, #12]
 800da74:	0a1b      	lsrs	r3, r3, #8
 800da76:	f003 0307 	and.w	r3, r3, #7
}
 800da7a:	4618      	mov	r0, r3
 800da7c:	46bd      	mov	sp, r7
 800da7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da82:	4770      	bx	lr
 800da84:	e000ed00 	.word	0xe000ed00

0800da88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800da88:	b480      	push	{r7}
 800da8a:	b083      	sub	sp, #12
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	4603      	mov	r3, r0
 800da90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800da92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800da96:	2b00      	cmp	r3, #0
 800da98:	db0b      	blt.n	800dab2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800da9a:	79fb      	ldrb	r3, [r7, #7]
 800da9c:	f003 021f 	and.w	r2, r3, #31
 800daa0:	4907      	ldr	r1, [pc, #28]	@ (800dac0 <__NVIC_EnableIRQ+0x38>)
 800daa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800daa6:	095b      	lsrs	r3, r3, #5
 800daa8:	2001      	movs	r0, #1
 800daaa:	fa00 f202 	lsl.w	r2, r0, r2
 800daae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800dab2:	bf00      	nop
 800dab4:	370c      	adds	r7, #12
 800dab6:	46bd      	mov	sp, r7
 800dab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dabc:	4770      	bx	lr
 800dabe:	bf00      	nop
 800dac0:	e000e100 	.word	0xe000e100

0800dac4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800dac4:	b480      	push	{r7}
 800dac6:	b083      	sub	sp, #12
 800dac8:	af00      	add	r7, sp, #0
 800daca:	4603      	mov	r3, r0
 800dacc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800dace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	db12      	blt.n	800dafc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800dad6:	79fb      	ldrb	r3, [r7, #7]
 800dad8:	f003 021f 	and.w	r2, r3, #31
 800dadc:	490a      	ldr	r1, [pc, #40]	@ (800db08 <__NVIC_DisableIRQ+0x44>)
 800dade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dae2:	095b      	lsrs	r3, r3, #5
 800dae4:	2001      	movs	r0, #1
 800dae6:	fa00 f202 	lsl.w	r2, r0, r2
 800daea:	3320      	adds	r3, #32
 800daec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800daf0:	f3bf 8f4f 	dsb	sy
}
 800daf4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800daf6:	f3bf 8f6f 	isb	sy
}
 800dafa:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800dafc:	bf00      	nop
 800dafe:	370c      	adds	r7, #12
 800db00:	46bd      	mov	sp, r7
 800db02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db06:	4770      	bx	lr
 800db08:	e000e100 	.word	0xe000e100

0800db0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800db0c:	b480      	push	{r7}
 800db0e:	b083      	sub	sp, #12
 800db10:	af00      	add	r7, sp, #0
 800db12:	4603      	mov	r3, r0
 800db14:	6039      	str	r1, [r7, #0]
 800db16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800db18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	db0a      	blt.n	800db36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	b2da      	uxtb	r2, r3
 800db24:	490c      	ldr	r1, [pc, #48]	@ (800db58 <__NVIC_SetPriority+0x4c>)
 800db26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800db2a:	0112      	lsls	r2, r2, #4
 800db2c:	b2d2      	uxtb	r2, r2
 800db2e:	440b      	add	r3, r1
 800db30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800db34:	e00a      	b.n	800db4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800db36:	683b      	ldr	r3, [r7, #0]
 800db38:	b2da      	uxtb	r2, r3
 800db3a:	4908      	ldr	r1, [pc, #32]	@ (800db5c <__NVIC_SetPriority+0x50>)
 800db3c:	79fb      	ldrb	r3, [r7, #7]
 800db3e:	f003 030f 	and.w	r3, r3, #15
 800db42:	3b04      	subs	r3, #4
 800db44:	0112      	lsls	r2, r2, #4
 800db46:	b2d2      	uxtb	r2, r2
 800db48:	440b      	add	r3, r1
 800db4a:	761a      	strb	r2, [r3, #24]
}
 800db4c:	bf00      	nop
 800db4e:	370c      	adds	r7, #12
 800db50:	46bd      	mov	sp, r7
 800db52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db56:	4770      	bx	lr
 800db58:	e000e100 	.word	0xe000e100
 800db5c:	e000ed00 	.word	0xe000ed00

0800db60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800db60:	b480      	push	{r7}
 800db62:	b089      	sub	sp, #36	@ 0x24
 800db64:	af00      	add	r7, sp, #0
 800db66:	60f8      	str	r0, [r7, #12]
 800db68:	60b9      	str	r1, [r7, #8]
 800db6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	f003 0307 	and.w	r3, r3, #7
 800db72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800db74:	69fb      	ldr	r3, [r7, #28]
 800db76:	f1c3 0307 	rsb	r3, r3, #7
 800db7a:	2b04      	cmp	r3, #4
 800db7c:	bf28      	it	cs
 800db7e:	2304      	movcs	r3, #4
 800db80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800db82:	69fb      	ldr	r3, [r7, #28]
 800db84:	3304      	adds	r3, #4
 800db86:	2b06      	cmp	r3, #6
 800db88:	d902      	bls.n	800db90 <NVIC_EncodePriority+0x30>
 800db8a:	69fb      	ldr	r3, [r7, #28]
 800db8c:	3b03      	subs	r3, #3
 800db8e:	e000      	b.n	800db92 <NVIC_EncodePriority+0x32>
 800db90:	2300      	movs	r3, #0
 800db92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800db94:	f04f 32ff 	mov.w	r2, #4294967295
 800db98:	69bb      	ldr	r3, [r7, #24]
 800db9a:	fa02 f303 	lsl.w	r3, r2, r3
 800db9e:	43da      	mvns	r2, r3
 800dba0:	68bb      	ldr	r3, [r7, #8]
 800dba2:	401a      	ands	r2, r3
 800dba4:	697b      	ldr	r3, [r7, #20]
 800dba6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800dba8:	f04f 31ff 	mov.w	r1, #4294967295
 800dbac:	697b      	ldr	r3, [r7, #20]
 800dbae:	fa01 f303 	lsl.w	r3, r1, r3
 800dbb2:	43d9      	mvns	r1, r3
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800dbb8:	4313      	orrs	r3, r2
         );
}
 800dbba:	4618      	mov	r0, r3
 800dbbc:	3724      	adds	r7, #36	@ 0x24
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc4:	4770      	bx	lr
	...

0800dbc8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800dbc8:	b480      	push	{r7}
 800dbca:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800dbcc:	f3bf 8f4f 	dsb	sy
}
 800dbd0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800dbd2:	4b06      	ldr	r3, [pc, #24]	@ (800dbec <__NVIC_SystemReset+0x24>)
 800dbd4:	68db      	ldr	r3, [r3, #12]
 800dbd6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800dbda:	4904      	ldr	r1, [pc, #16]	@ (800dbec <__NVIC_SystemReset+0x24>)
 800dbdc:	4b04      	ldr	r3, [pc, #16]	@ (800dbf0 <__NVIC_SystemReset+0x28>)
 800dbde:	4313      	orrs	r3, r2
 800dbe0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800dbe2:	f3bf 8f4f 	dsb	sy
}
 800dbe6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800dbe8:	bf00      	nop
 800dbea:	e7fd      	b.n	800dbe8 <__NVIC_SystemReset+0x20>
 800dbec:	e000ed00 	.word	0xe000ed00
 800dbf0:	05fa0004 	.word	0x05fa0004

0800dbf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b082      	sub	sp, #8
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	3b01      	subs	r3, #1
 800dc00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dc04:	d301      	bcc.n	800dc0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800dc06:	2301      	movs	r3, #1
 800dc08:	e00f      	b.n	800dc2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800dc0a:	4a0a      	ldr	r2, [pc, #40]	@ (800dc34 <SysTick_Config+0x40>)
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	3b01      	subs	r3, #1
 800dc10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800dc12:	210f      	movs	r1, #15
 800dc14:	f04f 30ff 	mov.w	r0, #4294967295
 800dc18:	f7ff ff78 	bl	800db0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800dc1c:	4b05      	ldr	r3, [pc, #20]	@ (800dc34 <SysTick_Config+0x40>)
 800dc1e:	2200      	movs	r2, #0
 800dc20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800dc22:	4b04      	ldr	r3, [pc, #16]	@ (800dc34 <SysTick_Config+0x40>)
 800dc24:	2207      	movs	r2, #7
 800dc26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800dc28:	2300      	movs	r3, #0
}
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	3708      	adds	r7, #8
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	bd80      	pop	{r7, pc}
 800dc32:	bf00      	nop
 800dc34:	e000e010 	.word	0xe000e010

0800dc38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800dc38:	b580      	push	{r7, lr}
 800dc3a:	b082      	sub	sp, #8
 800dc3c:	af00      	add	r7, sp, #0
 800dc3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800dc40:	6878      	ldr	r0, [r7, #4]
 800dc42:	f7ff feef 	bl	800da24 <__NVIC_SetPriorityGrouping>
}
 800dc46:	bf00      	nop
 800dc48:	3708      	adds	r7, #8
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bd80      	pop	{r7, pc}

0800dc4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800dc4e:	b580      	push	{r7, lr}
 800dc50:	b086      	sub	sp, #24
 800dc52:	af00      	add	r7, sp, #0
 800dc54:	4603      	mov	r3, r0
 800dc56:	60b9      	str	r1, [r7, #8]
 800dc58:	607a      	str	r2, [r7, #4]
 800dc5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800dc60:	f7ff ff04 	bl	800da6c <__NVIC_GetPriorityGrouping>
 800dc64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800dc66:	687a      	ldr	r2, [r7, #4]
 800dc68:	68b9      	ldr	r1, [r7, #8]
 800dc6a:	6978      	ldr	r0, [r7, #20]
 800dc6c:	f7ff ff78 	bl	800db60 <NVIC_EncodePriority>
 800dc70:	4602      	mov	r2, r0
 800dc72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc76:	4611      	mov	r1, r2
 800dc78:	4618      	mov	r0, r3
 800dc7a:	f7ff ff47 	bl	800db0c <__NVIC_SetPriority>
}
 800dc7e:	bf00      	nop
 800dc80:	3718      	adds	r7, #24
 800dc82:	46bd      	mov	sp, r7
 800dc84:	bd80      	pop	{r7, pc}

0800dc86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800dc86:	b580      	push	{r7, lr}
 800dc88:	b082      	sub	sp, #8
 800dc8a:	af00      	add	r7, sp, #0
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800dc90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc94:	4618      	mov	r0, r3
 800dc96:	f7ff fef7 	bl	800da88 <__NVIC_EnableIRQ>
}
 800dc9a:	bf00      	nop
 800dc9c:	3708      	adds	r7, #8
 800dc9e:	46bd      	mov	sp, r7
 800dca0:	bd80      	pop	{r7, pc}

0800dca2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800dca2:	b580      	push	{r7, lr}
 800dca4:	b082      	sub	sp, #8
 800dca6:	af00      	add	r7, sp, #0
 800dca8:	4603      	mov	r3, r0
 800dcaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800dcac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	f7ff ff07 	bl	800dac4 <__NVIC_DisableIRQ>
}
 800dcb6:	bf00      	nop
 800dcb8:	3708      	adds	r7, #8
 800dcba:	46bd      	mov	sp, r7
 800dcbc:	bd80      	pop	{r7, pc}

0800dcbe <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800dcbe:	b580      	push	{r7, lr}
 800dcc0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800dcc2:	f7ff ff81 	bl	800dbc8 <__NVIC_SystemReset>

0800dcc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800dcc6:	b580      	push	{r7, lr}
 800dcc8:	b082      	sub	sp, #8
 800dcca:	af00      	add	r7, sp, #0
 800dccc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800dcce:	6878      	ldr	r0, [r7, #4]
 800dcd0:	f7ff ff90 	bl	800dbf4 <SysTick_Config>
 800dcd4:	4603      	mov	r3, r0
}
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	3708      	adds	r7, #8
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	bd80      	pop	{r7, pc}
	...

0800dce0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b086      	sub	sp, #24
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800dce8:	2300      	movs	r3, #0
 800dcea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800dcec:	f7fe fb22 	bl	800c334 <HAL_GetTick>
 800dcf0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d101      	bne.n	800dcfc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800dcf8:	2301      	movs	r3, #1
 800dcfa:	e099      	b.n	800de30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	2202      	movs	r2, #2
 800dd00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	2200      	movs	r2, #0
 800dd08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	681a      	ldr	r2, [r3, #0]
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	f022 0201 	bic.w	r2, r2, #1
 800dd1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800dd1c:	e00f      	b.n	800dd3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800dd1e:	f7fe fb09 	bl	800c334 <HAL_GetTick>
 800dd22:	4602      	mov	r2, r0
 800dd24:	693b      	ldr	r3, [r7, #16]
 800dd26:	1ad3      	subs	r3, r2, r3
 800dd28:	2b05      	cmp	r3, #5
 800dd2a:	d908      	bls.n	800dd3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	2220      	movs	r2, #32
 800dd30:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	2203      	movs	r2, #3
 800dd36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800dd3a:	2303      	movs	r3, #3
 800dd3c:	e078      	b.n	800de30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	f003 0301 	and.w	r3, r3, #1
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d1e8      	bne.n	800dd1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800dd54:	697a      	ldr	r2, [r7, #20]
 800dd56:	4b38      	ldr	r3, [pc, #224]	@ (800de38 <HAL_DMA_Init+0x158>)
 800dd58:	4013      	ands	r3, r2
 800dd5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	685a      	ldr	r2, [r3, #4]
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	689b      	ldr	r3, [r3, #8]
 800dd64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800dd6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	691b      	ldr	r3, [r3, #16]
 800dd70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800dd76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	699b      	ldr	r3, [r3, #24]
 800dd7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800dd82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	6a1b      	ldr	r3, [r3, #32]
 800dd88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800dd8a:	697a      	ldr	r2, [r7, #20]
 800dd8c:	4313      	orrs	r3, r2
 800dd8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd94:	2b04      	cmp	r3, #4
 800dd96:	d107      	bne.n	800dda8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dda0:	4313      	orrs	r3, r2
 800dda2:	697a      	ldr	r2, [r7, #20]
 800dda4:	4313      	orrs	r3, r2
 800dda6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	697a      	ldr	r2, [r7, #20]
 800ddae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	695b      	ldr	r3, [r3, #20]
 800ddb6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800ddb8:	697b      	ldr	r3, [r7, #20]
 800ddba:	f023 0307 	bic.w	r3, r3, #7
 800ddbe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddc4:	697a      	ldr	r2, [r7, #20]
 800ddc6:	4313      	orrs	r3, r2
 800ddc8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddce:	2b04      	cmp	r3, #4
 800ddd0:	d117      	bne.n	800de02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddd6:	697a      	ldr	r2, [r7, #20]
 800ddd8:	4313      	orrs	r3, r2
 800ddda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d00e      	beq.n	800de02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	f000 fb6b 	bl	800e4c0 <DMA_CheckFifoParam>
 800ddea:	4603      	mov	r3, r0
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d008      	beq.n	800de02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	2240      	movs	r2, #64	@ 0x40
 800ddf4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	2201      	movs	r2, #1
 800ddfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800ddfe:	2301      	movs	r3, #1
 800de00:	e016      	b.n	800de30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	697a      	ldr	r2, [r7, #20]
 800de08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800de0a:	6878      	ldr	r0, [r7, #4]
 800de0c:	f000 fb22 	bl	800e454 <DMA_CalcBaseAndBitshift>
 800de10:	4603      	mov	r3, r0
 800de12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800de18:	223f      	movs	r2, #63	@ 0x3f
 800de1a:	409a      	lsls	r2, r3
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	2200      	movs	r2, #0
 800de24:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	2201      	movs	r2, #1
 800de2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800de2e:	2300      	movs	r3, #0
}
 800de30:	4618      	mov	r0, r3
 800de32:	3718      	adds	r7, #24
 800de34:	46bd      	mov	sp, r7
 800de36:	bd80      	pop	{r7, pc}
 800de38:	f010803f 	.word	0xf010803f

0800de3c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800de3c:	b580      	push	{r7, lr}
 800de3e:	b084      	sub	sp, #16
 800de40:	af00      	add	r7, sp, #0
 800de42:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d101      	bne.n	800de4e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800de4a:	2301      	movs	r3, #1
 800de4c:	e050      	b.n	800def0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800de54:	b2db      	uxtb	r3, r3
 800de56:	2b02      	cmp	r3, #2
 800de58:	d101      	bne.n	800de5e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800de5a:	2302      	movs	r3, #2
 800de5c:	e048      	b.n	800def0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	681a      	ldr	r2, [r3, #0]
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	f022 0201 	bic.w	r2, r2, #1
 800de6c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	2200      	movs	r2, #0
 800de74:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	2200      	movs	r2, #0
 800de7c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	2200      	movs	r2, #0
 800de84:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	2200      	movs	r2, #0
 800de8c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	2200      	movs	r2, #0
 800de94:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	2221      	movs	r2, #33	@ 0x21
 800de9c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f000 fad8 	bl	800e454 <DMA_CalcBaseAndBitshift>
 800dea4:	4603      	mov	r3, r0
 800dea6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	2200      	movs	r2, #0
 800deac:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	2200      	movs	r2, #0
 800deb2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2200      	movs	r2, #0
 800deb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	2200      	movs	r2, #0
 800debe:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2200      	movs	r2, #0
 800dec4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	2200      	movs	r2, #0
 800deca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ded0:	223f      	movs	r2, #63	@ 0x3f
 800ded2:	409a      	lsls	r2, r3
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	2200      	movs	r2, #0
 800dedc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	2200      	movs	r2, #0
 800dee2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	2200      	movs	r2, #0
 800deea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800deee:	2300      	movs	r3, #0
}
 800def0:	4618      	mov	r0, r3
 800def2:	3710      	adds	r7, #16
 800def4:	46bd      	mov	sp, r7
 800def6:	bd80      	pop	{r7, pc}

0800def8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800def8:	b580      	push	{r7, lr}
 800defa:	b086      	sub	sp, #24
 800defc:	af00      	add	r7, sp, #0
 800defe:	60f8      	str	r0, [r7, #12]
 800df00:	60b9      	str	r1, [r7, #8]
 800df02:	607a      	str	r2, [r7, #4]
 800df04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800df06:	2300      	movs	r3, #0
 800df08:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df0e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800df16:	2b01      	cmp	r3, #1
 800df18:	d101      	bne.n	800df1e <HAL_DMA_Start_IT+0x26>
 800df1a:	2302      	movs	r3, #2
 800df1c:	e040      	b.n	800dfa0 <HAL_DMA_Start_IT+0xa8>
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	2201      	movs	r2, #1
 800df22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800df2c:	b2db      	uxtb	r3, r3
 800df2e:	2b01      	cmp	r3, #1
 800df30:	d12f      	bne.n	800df92 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	2202      	movs	r2, #2
 800df36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	2200      	movs	r2, #0
 800df3e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800df40:	683b      	ldr	r3, [r7, #0]
 800df42:	687a      	ldr	r2, [r7, #4]
 800df44:	68b9      	ldr	r1, [r7, #8]
 800df46:	68f8      	ldr	r0, [r7, #12]
 800df48:	f000 fa56 	bl	800e3f8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800df50:	223f      	movs	r2, #63	@ 0x3f
 800df52:	409a      	lsls	r2, r3
 800df54:	693b      	ldr	r3, [r7, #16]
 800df56:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	681a      	ldr	r2, [r3, #0]
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	f042 0216 	orr.w	r2, r2, #22
 800df66:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d007      	beq.n	800df80 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	681a      	ldr	r2, [r3, #0]
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	f042 0208 	orr.w	r2, r2, #8
 800df7e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	681a      	ldr	r2, [r3, #0]
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	f042 0201 	orr.w	r2, r2, #1
 800df8e:	601a      	str	r2, [r3, #0]
 800df90:	e005      	b.n	800df9e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	2200      	movs	r2, #0
 800df96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800df9a:	2302      	movs	r3, #2
 800df9c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800df9e:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	3718      	adds	r7, #24
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	bd80      	pop	{r7, pc}

0800dfa8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b084      	sub	sp, #16
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dfb4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800dfb6:	f7fe f9bd 	bl	800c334 <HAL_GetTick>
 800dfba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800dfc2:	b2db      	uxtb	r3, r3
 800dfc4:	2b02      	cmp	r3, #2
 800dfc6:	d008      	beq.n	800dfda <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	2280      	movs	r2, #128	@ 0x80
 800dfcc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	2200      	movs	r2, #0
 800dfd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800dfd6:	2301      	movs	r3, #1
 800dfd8:	e052      	b.n	800e080 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	681a      	ldr	r2, [r3, #0]
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	f022 0216 	bic.w	r2, r2, #22
 800dfe8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	695a      	ldr	r2, [r3, #20]
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800dff8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d103      	bne.n	800e00a <HAL_DMA_Abort+0x62>
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e006:	2b00      	cmp	r3, #0
 800e008:	d007      	beq.n	800e01a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	681a      	ldr	r2, [r3, #0]
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	f022 0208 	bic.w	r2, r2, #8
 800e018:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	681a      	ldr	r2, [r3, #0]
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	f022 0201 	bic.w	r2, r2, #1
 800e028:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e02a:	e013      	b.n	800e054 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800e02c:	f7fe f982 	bl	800c334 <HAL_GetTick>
 800e030:	4602      	mov	r2, r0
 800e032:	68bb      	ldr	r3, [r7, #8]
 800e034:	1ad3      	subs	r3, r2, r3
 800e036:	2b05      	cmp	r3, #5
 800e038:	d90c      	bls.n	800e054 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	2220      	movs	r2, #32
 800e03e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2203      	movs	r2, #3
 800e044:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	2200      	movs	r2, #0
 800e04c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800e050:	2303      	movs	r3, #3
 800e052:	e015      	b.n	800e080 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	f003 0301 	and.w	r3, r3, #1
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d1e4      	bne.n	800e02c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e066:	223f      	movs	r2, #63	@ 0x3f
 800e068:	409a      	lsls	r2, r3
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	2201      	movs	r2, #1
 800e072:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	2200      	movs	r2, #0
 800e07a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800e07e:	2300      	movs	r3, #0
}
 800e080:	4618      	mov	r0, r3
 800e082:	3710      	adds	r7, #16
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}

0800e088 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800e088:	b480      	push	{r7}
 800e08a:	b083      	sub	sp, #12
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800e096:	b2db      	uxtb	r3, r3
 800e098:	2b02      	cmp	r3, #2
 800e09a:	d004      	beq.n	800e0a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	2280      	movs	r2, #128	@ 0x80
 800e0a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800e0a2:	2301      	movs	r3, #1
 800e0a4:	e00c      	b.n	800e0c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	2205      	movs	r2, #5
 800e0aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	681a      	ldr	r2, [r3, #0]
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	f022 0201 	bic.w	r2, r2, #1
 800e0bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800e0be:	2300      	movs	r3, #0
}
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	370c      	adds	r7, #12
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ca:	4770      	bx	lr

0800e0cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800e0cc:	b580      	push	{r7, lr}
 800e0ce:	b086      	sub	sp, #24
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800e0d8:	4b8e      	ldr	r3, [pc, #568]	@ (800e314 <HAL_DMA_IRQHandler+0x248>)
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	4a8e      	ldr	r2, [pc, #568]	@ (800e318 <HAL_DMA_IRQHandler+0x24c>)
 800e0de:	fba2 2303 	umull	r2, r3, r2, r3
 800e0e2:	0a9b      	lsrs	r3, r3, #10
 800e0e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e0ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800e0ec:	693b      	ldr	r3, [r7, #16]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e0f6:	2208      	movs	r2, #8
 800e0f8:	409a      	lsls	r2, r3
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	4013      	ands	r3, r2
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d01a      	beq.n	800e138 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	f003 0304 	and.w	r3, r3, #4
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d013      	beq.n	800e138 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	681a      	ldr	r2, [r3, #0]
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f022 0204 	bic.w	r2, r2, #4
 800e11e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e124:	2208      	movs	r2, #8
 800e126:	409a      	lsls	r2, r3
 800e128:	693b      	ldr	r3, [r7, #16]
 800e12a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e130:	f043 0201 	orr.w	r2, r3, #1
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e13c:	2201      	movs	r2, #1
 800e13e:	409a      	lsls	r2, r3
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	4013      	ands	r3, r2
 800e144:	2b00      	cmp	r3, #0
 800e146:	d012      	beq.n	800e16e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	695b      	ldr	r3, [r3, #20]
 800e14e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e152:	2b00      	cmp	r3, #0
 800e154:	d00b      	beq.n	800e16e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e15a:	2201      	movs	r2, #1
 800e15c:	409a      	lsls	r2, r3
 800e15e:	693b      	ldr	r3, [r7, #16]
 800e160:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e166:	f043 0202 	orr.w	r2, r3, #2
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e172:	2204      	movs	r2, #4
 800e174:	409a      	lsls	r2, r3
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	4013      	ands	r3, r2
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d012      	beq.n	800e1a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	f003 0302 	and.w	r3, r3, #2
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d00b      	beq.n	800e1a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e190:	2204      	movs	r2, #4
 800e192:	409a      	lsls	r2, r3
 800e194:	693b      	ldr	r3, [r7, #16]
 800e196:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e19c:	f043 0204 	orr.w	r2, r3, #4
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e1a8:	2210      	movs	r2, #16
 800e1aa:	409a      	lsls	r2, r3
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	4013      	ands	r3, r2
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d043      	beq.n	800e23c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	f003 0308 	and.w	r3, r3, #8
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d03c      	beq.n	800e23c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e1c6:	2210      	movs	r2, #16
 800e1c8:	409a      	lsls	r2, r3
 800e1ca:	693b      	ldr	r3, [r7, #16]
 800e1cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d018      	beq.n	800e20e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d108      	bne.n	800e1fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d024      	beq.n	800e23c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e1f6:	6878      	ldr	r0, [r7, #4]
 800e1f8:	4798      	blx	r3
 800e1fa:	e01f      	b.n	800e23c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e200:	2b00      	cmp	r3, #0
 800e202:	d01b      	beq.n	800e23c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e208:	6878      	ldr	r0, [r7, #4]
 800e20a:	4798      	blx	r3
 800e20c:	e016      	b.n	800e23c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d107      	bne.n	800e22c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	681a      	ldr	r2, [r3, #0]
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	f022 0208 	bic.w	r2, r2, #8
 800e22a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e230:	2b00      	cmp	r3, #0
 800e232:	d003      	beq.n	800e23c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e240:	2220      	movs	r2, #32
 800e242:	409a      	lsls	r2, r3
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	4013      	ands	r3, r2
 800e248:	2b00      	cmp	r3, #0
 800e24a:	f000 808f 	beq.w	800e36c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	f003 0310 	and.w	r3, r3, #16
 800e258:	2b00      	cmp	r3, #0
 800e25a:	f000 8087 	beq.w	800e36c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e262:	2220      	movs	r2, #32
 800e264:	409a      	lsls	r2, r3
 800e266:	693b      	ldr	r3, [r7, #16]
 800e268:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800e270:	b2db      	uxtb	r3, r3
 800e272:	2b05      	cmp	r3, #5
 800e274:	d136      	bne.n	800e2e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	681a      	ldr	r2, [r3, #0]
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	f022 0216 	bic.w	r2, r2, #22
 800e284:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	695a      	ldr	r2, [r3, #20]
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e294:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d103      	bne.n	800e2a6 <HAL_DMA_IRQHandler+0x1da>
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d007      	beq.n	800e2b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	681a      	ldr	r2, [r3, #0]
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	f022 0208 	bic.w	r2, r2, #8
 800e2b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2ba:	223f      	movs	r2, #63	@ 0x3f
 800e2bc:	409a      	lsls	r2, r3
 800e2be:	693b      	ldr	r3, [r7, #16]
 800e2c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	2201      	movs	r2, #1
 800e2c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2200      	movs	r2, #0
 800e2ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d07e      	beq.n	800e3d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2de:	6878      	ldr	r0, [r7, #4]
 800e2e0:	4798      	blx	r3
        }
        return;
 800e2e2:	e079      	b.n	800e3d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d01d      	beq.n	800e32e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d10d      	bne.n	800e31c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e304:	2b00      	cmp	r3, #0
 800e306:	d031      	beq.n	800e36c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e30c:	6878      	ldr	r0, [r7, #4]
 800e30e:	4798      	blx	r3
 800e310:	e02c      	b.n	800e36c <HAL_DMA_IRQHandler+0x2a0>
 800e312:	bf00      	nop
 800e314:	20000200 	.word	0x20000200
 800e318:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e320:	2b00      	cmp	r3, #0
 800e322:	d023      	beq.n	800e36c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e328:	6878      	ldr	r0, [r7, #4]
 800e32a:	4798      	blx	r3
 800e32c:	e01e      	b.n	800e36c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d10f      	bne.n	800e35c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	681a      	ldr	r2, [r3, #0]
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	f022 0210 	bic.w	r2, r2, #16
 800e34a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2201      	movs	r2, #1
 800e350:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	2200      	movs	r2, #0
 800e358:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e360:	2b00      	cmp	r3, #0
 800e362:	d003      	beq.n	800e36c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e368:	6878      	ldr	r0, [r7, #4]
 800e36a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e370:	2b00      	cmp	r3, #0
 800e372:	d032      	beq.n	800e3da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e378:	f003 0301 	and.w	r3, r3, #1
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d022      	beq.n	800e3c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	2205      	movs	r2, #5
 800e384:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	681a      	ldr	r2, [r3, #0]
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	f022 0201 	bic.w	r2, r2, #1
 800e396:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800e398:	68bb      	ldr	r3, [r7, #8]
 800e39a:	3301      	adds	r3, #1
 800e39c:	60bb      	str	r3, [r7, #8]
 800e39e:	697a      	ldr	r2, [r7, #20]
 800e3a0:	429a      	cmp	r2, r3
 800e3a2:	d307      	bcc.n	800e3b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	f003 0301 	and.w	r3, r3, #1
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d1f2      	bne.n	800e398 <HAL_DMA_IRQHandler+0x2cc>
 800e3b2:	e000      	b.n	800e3b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 800e3b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	2201      	movs	r2, #1
 800e3ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	2200      	movs	r2, #0
 800e3c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d005      	beq.n	800e3da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3d2:	6878      	ldr	r0, [r7, #4]
 800e3d4:	4798      	blx	r3
 800e3d6:	e000      	b.n	800e3da <HAL_DMA_IRQHandler+0x30e>
        return;
 800e3d8:	bf00      	nop
    }
  }
}
 800e3da:	3718      	adds	r7, #24
 800e3dc:	46bd      	mov	sp, r7
 800e3de:	bd80      	pop	{r7, pc}

0800e3e0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800e3e0:	b480      	push	{r7}
 800e3e2:	b083      	sub	sp, #12
 800e3e4:	af00      	add	r7, sp, #0
 800e3e6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800e3ec:	4618      	mov	r0, r3
 800e3ee:	370c      	adds	r7, #12
 800e3f0:	46bd      	mov	sp, r7
 800e3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f6:	4770      	bx	lr

0800e3f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800e3f8:	b480      	push	{r7}
 800e3fa:	b085      	sub	sp, #20
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	60f8      	str	r0, [r7, #12]
 800e400:	60b9      	str	r1, [r7, #8]
 800e402:	607a      	str	r2, [r7, #4]
 800e404:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	681a      	ldr	r2, [r3, #0]
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800e414:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	683a      	ldr	r2, [r7, #0]
 800e41c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	689b      	ldr	r3, [r3, #8]
 800e422:	2b40      	cmp	r3, #64	@ 0x40
 800e424:	d108      	bne.n	800e438 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	687a      	ldr	r2, [r7, #4]
 800e42c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	68ba      	ldr	r2, [r7, #8]
 800e434:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800e436:	e007      	b.n	800e448 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	68ba      	ldr	r2, [r7, #8]
 800e43e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	687a      	ldr	r2, [r7, #4]
 800e446:	60da      	str	r2, [r3, #12]
}
 800e448:	bf00      	nop
 800e44a:	3714      	adds	r7, #20
 800e44c:	46bd      	mov	sp, r7
 800e44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e452:	4770      	bx	lr

0800e454 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800e454:	b480      	push	{r7}
 800e456:	b085      	sub	sp, #20
 800e458:	af00      	add	r7, sp, #0
 800e45a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	b2db      	uxtb	r3, r3
 800e462:	3b10      	subs	r3, #16
 800e464:	4a14      	ldr	r2, [pc, #80]	@ (800e4b8 <DMA_CalcBaseAndBitshift+0x64>)
 800e466:	fba2 2303 	umull	r2, r3, r2, r3
 800e46a:	091b      	lsrs	r3, r3, #4
 800e46c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800e46e:	4a13      	ldr	r2, [pc, #76]	@ (800e4bc <DMA_CalcBaseAndBitshift+0x68>)
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	4413      	add	r3, r2
 800e474:	781b      	ldrb	r3, [r3, #0]
 800e476:	461a      	mov	r2, r3
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	2b03      	cmp	r3, #3
 800e480:	d909      	bls.n	800e496 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800e48a:	f023 0303 	bic.w	r3, r3, #3
 800e48e:	1d1a      	adds	r2, r3, #4
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	659a      	str	r2, [r3, #88]	@ 0x58
 800e494:	e007      	b.n	800e4a6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800e49e:	f023 0303 	bic.w	r3, r3, #3
 800e4a2:	687a      	ldr	r2, [r7, #4]
 800e4a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	3714      	adds	r7, #20
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b4:	4770      	bx	lr
 800e4b6:	bf00      	nop
 800e4b8:	aaaaaaab 	.word	0xaaaaaaab
 800e4bc:	0801b0dc 	.word	0x0801b0dc

0800e4c0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800e4c0:	b480      	push	{r7}
 800e4c2:	b085      	sub	sp, #20
 800e4c4:	af00      	add	r7, sp, #0
 800e4c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4d0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	699b      	ldr	r3, [r3, #24]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d11f      	bne.n	800e51a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800e4da:	68bb      	ldr	r3, [r7, #8]
 800e4dc:	2b03      	cmp	r3, #3
 800e4de:	d856      	bhi.n	800e58e <DMA_CheckFifoParam+0xce>
 800e4e0:	a201      	add	r2, pc, #4	@ (adr r2, 800e4e8 <DMA_CheckFifoParam+0x28>)
 800e4e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4e6:	bf00      	nop
 800e4e8:	0800e4f9 	.word	0x0800e4f9
 800e4ec:	0800e50b 	.word	0x0800e50b
 800e4f0:	0800e4f9 	.word	0x0800e4f9
 800e4f4:	0800e58f 	.word	0x0800e58f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e500:	2b00      	cmp	r3, #0
 800e502:	d046      	beq.n	800e592 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800e504:	2301      	movs	r3, #1
 800e506:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e508:	e043      	b.n	800e592 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e50e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800e512:	d140      	bne.n	800e596 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800e514:	2301      	movs	r3, #1
 800e516:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e518:	e03d      	b.n	800e596 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	699b      	ldr	r3, [r3, #24]
 800e51e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e522:	d121      	bne.n	800e568 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800e524:	68bb      	ldr	r3, [r7, #8]
 800e526:	2b03      	cmp	r3, #3
 800e528:	d837      	bhi.n	800e59a <DMA_CheckFifoParam+0xda>
 800e52a:	a201      	add	r2, pc, #4	@ (adr r2, 800e530 <DMA_CheckFifoParam+0x70>)
 800e52c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e530:	0800e541 	.word	0x0800e541
 800e534:	0800e547 	.word	0x0800e547
 800e538:	0800e541 	.word	0x0800e541
 800e53c:	0800e559 	.word	0x0800e559
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800e540:	2301      	movs	r3, #1
 800e542:	73fb      	strb	r3, [r7, #15]
      break;
 800e544:	e030      	b.n	800e5a8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e54a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d025      	beq.n	800e59e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800e552:	2301      	movs	r3, #1
 800e554:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e556:	e022      	b.n	800e59e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e55c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800e560:	d11f      	bne.n	800e5a2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800e562:	2301      	movs	r3, #1
 800e564:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800e566:	e01c      	b.n	800e5a2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800e568:	68bb      	ldr	r3, [r7, #8]
 800e56a:	2b02      	cmp	r3, #2
 800e56c:	d903      	bls.n	800e576 <DMA_CheckFifoParam+0xb6>
 800e56e:	68bb      	ldr	r3, [r7, #8]
 800e570:	2b03      	cmp	r3, #3
 800e572:	d003      	beq.n	800e57c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800e574:	e018      	b.n	800e5a8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800e576:	2301      	movs	r3, #1
 800e578:	73fb      	strb	r3, [r7, #15]
      break;
 800e57a:	e015      	b.n	800e5a8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e580:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e584:	2b00      	cmp	r3, #0
 800e586:	d00e      	beq.n	800e5a6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800e588:	2301      	movs	r3, #1
 800e58a:	73fb      	strb	r3, [r7, #15]
      break;
 800e58c:	e00b      	b.n	800e5a6 <DMA_CheckFifoParam+0xe6>
      break;
 800e58e:	bf00      	nop
 800e590:	e00a      	b.n	800e5a8 <DMA_CheckFifoParam+0xe8>
      break;
 800e592:	bf00      	nop
 800e594:	e008      	b.n	800e5a8 <DMA_CheckFifoParam+0xe8>
      break;
 800e596:	bf00      	nop
 800e598:	e006      	b.n	800e5a8 <DMA_CheckFifoParam+0xe8>
      break;
 800e59a:	bf00      	nop
 800e59c:	e004      	b.n	800e5a8 <DMA_CheckFifoParam+0xe8>
      break;
 800e59e:	bf00      	nop
 800e5a0:	e002      	b.n	800e5a8 <DMA_CheckFifoParam+0xe8>
      break;   
 800e5a2:	bf00      	nop
 800e5a4:	e000      	b.n	800e5a8 <DMA_CheckFifoParam+0xe8>
      break;
 800e5a6:	bf00      	nop
    }
  } 
  
  return status; 
 800e5a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	3714      	adds	r7, #20
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b4:	4770      	bx	lr
 800e5b6:	bf00      	nop

0800e5b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800e5b8:	b480      	push	{r7}
 800e5ba:	b089      	sub	sp, #36	@ 0x24
 800e5bc:	af00      	add	r7, sp, #0
 800e5be:	6078      	str	r0, [r7, #4]
 800e5c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800e5c6:	2300      	movs	r3, #0
 800e5c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800e5ca:	2300      	movs	r3, #0
 800e5cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	61fb      	str	r3, [r7, #28]
 800e5d2:	e165      	b.n	800e8a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800e5d4:	2201      	movs	r2, #1
 800e5d6:	69fb      	ldr	r3, [r7, #28]
 800e5d8:	fa02 f303 	lsl.w	r3, r2, r3
 800e5dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800e5de:	683b      	ldr	r3, [r7, #0]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	697a      	ldr	r2, [r7, #20]
 800e5e4:	4013      	ands	r3, r2
 800e5e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800e5e8:	693a      	ldr	r2, [r7, #16]
 800e5ea:	697b      	ldr	r3, [r7, #20]
 800e5ec:	429a      	cmp	r2, r3
 800e5ee:	f040 8154 	bne.w	800e89a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	685b      	ldr	r3, [r3, #4]
 800e5f6:	f003 0303 	and.w	r3, r3, #3
 800e5fa:	2b01      	cmp	r3, #1
 800e5fc:	d005      	beq.n	800e60a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800e5fe:	683b      	ldr	r3, [r7, #0]
 800e600:	685b      	ldr	r3, [r3, #4]
 800e602:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800e606:	2b02      	cmp	r3, #2
 800e608:	d130      	bne.n	800e66c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	689b      	ldr	r3, [r3, #8]
 800e60e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800e610:	69fb      	ldr	r3, [r7, #28]
 800e612:	005b      	lsls	r3, r3, #1
 800e614:	2203      	movs	r2, #3
 800e616:	fa02 f303 	lsl.w	r3, r2, r3
 800e61a:	43db      	mvns	r3, r3
 800e61c:	69ba      	ldr	r2, [r7, #24]
 800e61e:	4013      	ands	r3, r2
 800e620:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800e622:	683b      	ldr	r3, [r7, #0]
 800e624:	68da      	ldr	r2, [r3, #12]
 800e626:	69fb      	ldr	r3, [r7, #28]
 800e628:	005b      	lsls	r3, r3, #1
 800e62a:	fa02 f303 	lsl.w	r3, r2, r3
 800e62e:	69ba      	ldr	r2, [r7, #24]
 800e630:	4313      	orrs	r3, r2
 800e632:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	69ba      	ldr	r2, [r7, #24]
 800e638:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	685b      	ldr	r3, [r3, #4]
 800e63e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800e640:	2201      	movs	r2, #1
 800e642:	69fb      	ldr	r3, [r7, #28]
 800e644:	fa02 f303 	lsl.w	r3, r2, r3
 800e648:	43db      	mvns	r3, r3
 800e64a:	69ba      	ldr	r2, [r7, #24]
 800e64c:	4013      	ands	r3, r2
 800e64e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800e650:	683b      	ldr	r3, [r7, #0]
 800e652:	685b      	ldr	r3, [r3, #4]
 800e654:	091b      	lsrs	r3, r3, #4
 800e656:	f003 0201 	and.w	r2, r3, #1
 800e65a:	69fb      	ldr	r3, [r7, #28]
 800e65c:	fa02 f303 	lsl.w	r3, r2, r3
 800e660:	69ba      	ldr	r2, [r7, #24]
 800e662:	4313      	orrs	r3, r2
 800e664:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	69ba      	ldr	r2, [r7, #24]
 800e66a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800e66c:	683b      	ldr	r3, [r7, #0]
 800e66e:	685b      	ldr	r3, [r3, #4]
 800e670:	f003 0303 	and.w	r3, r3, #3
 800e674:	2b03      	cmp	r3, #3
 800e676:	d017      	beq.n	800e6a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	68db      	ldr	r3, [r3, #12]
 800e67c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800e67e:	69fb      	ldr	r3, [r7, #28]
 800e680:	005b      	lsls	r3, r3, #1
 800e682:	2203      	movs	r2, #3
 800e684:	fa02 f303 	lsl.w	r3, r2, r3
 800e688:	43db      	mvns	r3, r3
 800e68a:	69ba      	ldr	r2, [r7, #24]
 800e68c:	4013      	ands	r3, r2
 800e68e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800e690:	683b      	ldr	r3, [r7, #0]
 800e692:	689a      	ldr	r2, [r3, #8]
 800e694:	69fb      	ldr	r3, [r7, #28]
 800e696:	005b      	lsls	r3, r3, #1
 800e698:	fa02 f303 	lsl.w	r3, r2, r3
 800e69c:	69ba      	ldr	r2, [r7, #24]
 800e69e:	4313      	orrs	r3, r2
 800e6a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	69ba      	ldr	r2, [r7, #24]
 800e6a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	685b      	ldr	r3, [r3, #4]
 800e6ac:	f003 0303 	and.w	r3, r3, #3
 800e6b0:	2b02      	cmp	r3, #2
 800e6b2:	d123      	bne.n	800e6fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800e6b4:	69fb      	ldr	r3, [r7, #28]
 800e6b6:	08da      	lsrs	r2, r3, #3
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	3208      	adds	r2, #8
 800e6bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800e6c2:	69fb      	ldr	r3, [r7, #28]
 800e6c4:	f003 0307 	and.w	r3, r3, #7
 800e6c8:	009b      	lsls	r3, r3, #2
 800e6ca:	220f      	movs	r2, #15
 800e6cc:	fa02 f303 	lsl.w	r3, r2, r3
 800e6d0:	43db      	mvns	r3, r3
 800e6d2:	69ba      	ldr	r2, [r7, #24]
 800e6d4:	4013      	ands	r3, r2
 800e6d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800e6d8:	683b      	ldr	r3, [r7, #0]
 800e6da:	691a      	ldr	r2, [r3, #16]
 800e6dc:	69fb      	ldr	r3, [r7, #28]
 800e6de:	f003 0307 	and.w	r3, r3, #7
 800e6e2:	009b      	lsls	r3, r3, #2
 800e6e4:	fa02 f303 	lsl.w	r3, r2, r3
 800e6e8:	69ba      	ldr	r2, [r7, #24]
 800e6ea:	4313      	orrs	r3, r2
 800e6ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800e6ee:	69fb      	ldr	r3, [r7, #28]
 800e6f0:	08da      	lsrs	r2, r3, #3
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	3208      	adds	r2, #8
 800e6f6:	69b9      	ldr	r1, [r7, #24]
 800e6f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800e702:	69fb      	ldr	r3, [r7, #28]
 800e704:	005b      	lsls	r3, r3, #1
 800e706:	2203      	movs	r2, #3
 800e708:	fa02 f303 	lsl.w	r3, r2, r3
 800e70c:	43db      	mvns	r3, r3
 800e70e:	69ba      	ldr	r2, [r7, #24]
 800e710:	4013      	ands	r3, r2
 800e712:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800e714:	683b      	ldr	r3, [r7, #0]
 800e716:	685b      	ldr	r3, [r3, #4]
 800e718:	f003 0203 	and.w	r2, r3, #3
 800e71c:	69fb      	ldr	r3, [r7, #28]
 800e71e:	005b      	lsls	r3, r3, #1
 800e720:	fa02 f303 	lsl.w	r3, r2, r3
 800e724:	69ba      	ldr	r2, [r7, #24]
 800e726:	4313      	orrs	r3, r2
 800e728:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	69ba      	ldr	r2, [r7, #24]
 800e72e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800e730:	683b      	ldr	r3, [r7, #0]
 800e732:	685b      	ldr	r3, [r3, #4]
 800e734:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800e738:	2b00      	cmp	r3, #0
 800e73a:	f000 80ae 	beq.w	800e89a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e73e:	2300      	movs	r3, #0
 800e740:	60fb      	str	r3, [r7, #12]
 800e742:	4b5d      	ldr	r3, [pc, #372]	@ (800e8b8 <HAL_GPIO_Init+0x300>)
 800e744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e746:	4a5c      	ldr	r2, [pc, #368]	@ (800e8b8 <HAL_GPIO_Init+0x300>)
 800e748:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e74c:	6453      	str	r3, [r2, #68]	@ 0x44
 800e74e:	4b5a      	ldr	r3, [pc, #360]	@ (800e8b8 <HAL_GPIO_Init+0x300>)
 800e750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e752:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e756:	60fb      	str	r3, [r7, #12]
 800e758:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800e75a:	4a58      	ldr	r2, [pc, #352]	@ (800e8bc <HAL_GPIO_Init+0x304>)
 800e75c:	69fb      	ldr	r3, [r7, #28]
 800e75e:	089b      	lsrs	r3, r3, #2
 800e760:	3302      	adds	r3, #2
 800e762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e766:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800e768:	69fb      	ldr	r3, [r7, #28]
 800e76a:	f003 0303 	and.w	r3, r3, #3
 800e76e:	009b      	lsls	r3, r3, #2
 800e770:	220f      	movs	r2, #15
 800e772:	fa02 f303 	lsl.w	r3, r2, r3
 800e776:	43db      	mvns	r3, r3
 800e778:	69ba      	ldr	r2, [r7, #24]
 800e77a:	4013      	ands	r3, r2
 800e77c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	4a4f      	ldr	r2, [pc, #316]	@ (800e8c0 <HAL_GPIO_Init+0x308>)
 800e782:	4293      	cmp	r3, r2
 800e784:	d025      	beq.n	800e7d2 <HAL_GPIO_Init+0x21a>
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	4a4e      	ldr	r2, [pc, #312]	@ (800e8c4 <HAL_GPIO_Init+0x30c>)
 800e78a:	4293      	cmp	r3, r2
 800e78c:	d01f      	beq.n	800e7ce <HAL_GPIO_Init+0x216>
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	4a4d      	ldr	r2, [pc, #308]	@ (800e8c8 <HAL_GPIO_Init+0x310>)
 800e792:	4293      	cmp	r3, r2
 800e794:	d019      	beq.n	800e7ca <HAL_GPIO_Init+0x212>
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	4a4c      	ldr	r2, [pc, #304]	@ (800e8cc <HAL_GPIO_Init+0x314>)
 800e79a:	4293      	cmp	r3, r2
 800e79c:	d013      	beq.n	800e7c6 <HAL_GPIO_Init+0x20e>
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	4a4b      	ldr	r2, [pc, #300]	@ (800e8d0 <HAL_GPIO_Init+0x318>)
 800e7a2:	4293      	cmp	r3, r2
 800e7a4:	d00d      	beq.n	800e7c2 <HAL_GPIO_Init+0x20a>
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	4a4a      	ldr	r2, [pc, #296]	@ (800e8d4 <HAL_GPIO_Init+0x31c>)
 800e7aa:	4293      	cmp	r3, r2
 800e7ac:	d007      	beq.n	800e7be <HAL_GPIO_Init+0x206>
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	4a49      	ldr	r2, [pc, #292]	@ (800e8d8 <HAL_GPIO_Init+0x320>)
 800e7b2:	4293      	cmp	r3, r2
 800e7b4:	d101      	bne.n	800e7ba <HAL_GPIO_Init+0x202>
 800e7b6:	2306      	movs	r3, #6
 800e7b8:	e00c      	b.n	800e7d4 <HAL_GPIO_Init+0x21c>
 800e7ba:	2307      	movs	r3, #7
 800e7bc:	e00a      	b.n	800e7d4 <HAL_GPIO_Init+0x21c>
 800e7be:	2305      	movs	r3, #5
 800e7c0:	e008      	b.n	800e7d4 <HAL_GPIO_Init+0x21c>
 800e7c2:	2304      	movs	r3, #4
 800e7c4:	e006      	b.n	800e7d4 <HAL_GPIO_Init+0x21c>
 800e7c6:	2303      	movs	r3, #3
 800e7c8:	e004      	b.n	800e7d4 <HAL_GPIO_Init+0x21c>
 800e7ca:	2302      	movs	r3, #2
 800e7cc:	e002      	b.n	800e7d4 <HAL_GPIO_Init+0x21c>
 800e7ce:	2301      	movs	r3, #1
 800e7d0:	e000      	b.n	800e7d4 <HAL_GPIO_Init+0x21c>
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	69fa      	ldr	r2, [r7, #28]
 800e7d6:	f002 0203 	and.w	r2, r2, #3
 800e7da:	0092      	lsls	r2, r2, #2
 800e7dc:	4093      	lsls	r3, r2
 800e7de:	69ba      	ldr	r2, [r7, #24]
 800e7e0:	4313      	orrs	r3, r2
 800e7e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800e7e4:	4935      	ldr	r1, [pc, #212]	@ (800e8bc <HAL_GPIO_Init+0x304>)
 800e7e6:	69fb      	ldr	r3, [r7, #28]
 800e7e8:	089b      	lsrs	r3, r3, #2
 800e7ea:	3302      	adds	r3, #2
 800e7ec:	69ba      	ldr	r2, [r7, #24]
 800e7ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800e7f2:	4b3a      	ldr	r3, [pc, #232]	@ (800e8dc <HAL_GPIO_Init+0x324>)
 800e7f4:	689b      	ldr	r3, [r3, #8]
 800e7f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800e7f8:	693b      	ldr	r3, [r7, #16]
 800e7fa:	43db      	mvns	r3, r3
 800e7fc:	69ba      	ldr	r2, [r7, #24]
 800e7fe:	4013      	ands	r3, r2
 800e800:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800e802:	683b      	ldr	r3, [r7, #0]
 800e804:	685b      	ldr	r3, [r3, #4]
 800e806:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d003      	beq.n	800e816 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800e80e:	69ba      	ldr	r2, [r7, #24]
 800e810:	693b      	ldr	r3, [r7, #16]
 800e812:	4313      	orrs	r3, r2
 800e814:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800e816:	4a31      	ldr	r2, [pc, #196]	@ (800e8dc <HAL_GPIO_Init+0x324>)
 800e818:	69bb      	ldr	r3, [r7, #24]
 800e81a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800e81c:	4b2f      	ldr	r3, [pc, #188]	@ (800e8dc <HAL_GPIO_Init+0x324>)
 800e81e:	68db      	ldr	r3, [r3, #12]
 800e820:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800e822:	693b      	ldr	r3, [r7, #16]
 800e824:	43db      	mvns	r3, r3
 800e826:	69ba      	ldr	r2, [r7, #24]
 800e828:	4013      	ands	r3, r2
 800e82a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	685b      	ldr	r3, [r3, #4]
 800e830:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e834:	2b00      	cmp	r3, #0
 800e836:	d003      	beq.n	800e840 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800e838:	69ba      	ldr	r2, [r7, #24]
 800e83a:	693b      	ldr	r3, [r7, #16]
 800e83c:	4313      	orrs	r3, r2
 800e83e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800e840:	4a26      	ldr	r2, [pc, #152]	@ (800e8dc <HAL_GPIO_Init+0x324>)
 800e842:	69bb      	ldr	r3, [r7, #24]
 800e844:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800e846:	4b25      	ldr	r3, [pc, #148]	@ (800e8dc <HAL_GPIO_Init+0x324>)
 800e848:	685b      	ldr	r3, [r3, #4]
 800e84a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800e84c:	693b      	ldr	r3, [r7, #16]
 800e84e:	43db      	mvns	r3, r3
 800e850:	69ba      	ldr	r2, [r7, #24]
 800e852:	4013      	ands	r3, r2
 800e854:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800e856:	683b      	ldr	r3, [r7, #0]
 800e858:	685b      	ldr	r3, [r3, #4]
 800e85a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d003      	beq.n	800e86a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800e862:	69ba      	ldr	r2, [r7, #24]
 800e864:	693b      	ldr	r3, [r7, #16]
 800e866:	4313      	orrs	r3, r2
 800e868:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800e86a:	4a1c      	ldr	r2, [pc, #112]	@ (800e8dc <HAL_GPIO_Init+0x324>)
 800e86c:	69bb      	ldr	r3, [r7, #24]
 800e86e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800e870:	4b1a      	ldr	r3, [pc, #104]	@ (800e8dc <HAL_GPIO_Init+0x324>)
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800e876:	693b      	ldr	r3, [r7, #16]
 800e878:	43db      	mvns	r3, r3
 800e87a:	69ba      	ldr	r2, [r7, #24]
 800e87c:	4013      	ands	r3, r2
 800e87e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	685b      	ldr	r3, [r3, #4]
 800e884:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d003      	beq.n	800e894 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800e88c:	69ba      	ldr	r2, [r7, #24]
 800e88e:	693b      	ldr	r3, [r7, #16]
 800e890:	4313      	orrs	r3, r2
 800e892:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800e894:	4a11      	ldr	r2, [pc, #68]	@ (800e8dc <HAL_GPIO_Init+0x324>)
 800e896:	69bb      	ldr	r3, [r7, #24]
 800e898:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800e89a:	69fb      	ldr	r3, [r7, #28]
 800e89c:	3301      	adds	r3, #1
 800e89e:	61fb      	str	r3, [r7, #28]
 800e8a0:	69fb      	ldr	r3, [r7, #28]
 800e8a2:	2b0f      	cmp	r3, #15
 800e8a4:	f67f ae96 	bls.w	800e5d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800e8a8:	bf00      	nop
 800e8aa:	bf00      	nop
 800e8ac:	3724      	adds	r7, #36	@ 0x24
 800e8ae:	46bd      	mov	sp, r7
 800e8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b4:	4770      	bx	lr
 800e8b6:	bf00      	nop
 800e8b8:	40023800 	.word	0x40023800
 800e8bc:	40013800 	.word	0x40013800
 800e8c0:	40020000 	.word	0x40020000
 800e8c4:	40020400 	.word	0x40020400
 800e8c8:	40020800 	.word	0x40020800
 800e8cc:	40020c00 	.word	0x40020c00
 800e8d0:	40021000 	.word	0x40021000
 800e8d4:	40021400 	.word	0x40021400
 800e8d8:	40021800 	.word	0x40021800
 800e8dc:	40013c00 	.word	0x40013c00

0800e8e0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800e8e0:	b480      	push	{r7}
 800e8e2:	b087      	sub	sp, #28
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
 800e8e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800e8f2:	2300      	movs	r3, #0
 800e8f4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	617b      	str	r3, [r7, #20]
 800e8fa:	e0c7      	b.n	800ea8c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800e8fc:	2201      	movs	r2, #1
 800e8fe:	697b      	ldr	r3, [r7, #20]
 800e900:	fa02 f303 	lsl.w	r3, r2, r3
 800e904:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800e906:	683a      	ldr	r2, [r7, #0]
 800e908:	693b      	ldr	r3, [r7, #16]
 800e90a:	4013      	ands	r3, r2
 800e90c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800e90e:	68fa      	ldr	r2, [r7, #12]
 800e910:	693b      	ldr	r3, [r7, #16]
 800e912:	429a      	cmp	r2, r3
 800e914:	f040 80b7 	bne.w	800ea86 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800e918:	4a62      	ldr	r2, [pc, #392]	@ (800eaa4 <HAL_GPIO_DeInit+0x1c4>)
 800e91a:	697b      	ldr	r3, [r7, #20]
 800e91c:	089b      	lsrs	r3, r3, #2
 800e91e:	3302      	adds	r3, #2
 800e920:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e924:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800e926:	697b      	ldr	r3, [r7, #20]
 800e928:	f003 0303 	and.w	r3, r3, #3
 800e92c:	009b      	lsls	r3, r3, #2
 800e92e:	220f      	movs	r2, #15
 800e930:	fa02 f303 	lsl.w	r3, r2, r3
 800e934:	68ba      	ldr	r2, [r7, #8]
 800e936:	4013      	ands	r3, r2
 800e938:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	4a5a      	ldr	r2, [pc, #360]	@ (800eaa8 <HAL_GPIO_DeInit+0x1c8>)
 800e93e:	4293      	cmp	r3, r2
 800e940:	d025      	beq.n	800e98e <HAL_GPIO_DeInit+0xae>
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	4a59      	ldr	r2, [pc, #356]	@ (800eaac <HAL_GPIO_DeInit+0x1cc>)
 800e946:	4293      	cmp	r3, r2
 800e948:	d01f      	beq.n	800e98a <HAL_GPIO_DeInit+0xaa>
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	4a58      	ldr	r2, [pc, #352]	@ (800eab0 <HAL_GPIO_DeInit+0x1d0>)
 800e94e:	4293      	cmp	r3, r2
 800e950:	d019      	beq.n	800e986 <HAL_GPIO_DeInit+0xa6>
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	4a57      	ldr	r2, [pc, #348]	@ (800eab4 <HAL_GPIO_DeInit+0x1d4>)
 800e956:	4293      	cmp	r3, r2
 800e958:	d013      	beq.n	800e982 <HAL_GPIO_DeInit+0xa2>
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	4a56      	ldr	r2, [pc, #344]	@ (800eab8 <HAL_GPIO_DeInit+0x1d8>)
 800e95e:	4293      	cmp	r3, r2
 800e960:	d00d      	beq.n	800e97e <HAL_GPIO_DeInit+0x9e>
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	4a55      	ldr	r2, [pc, #340]	@ (800eabc <HAL_GPIO_DeInit+0x1dc>)
 800e966:	4293      	cmp	r3, r2
 800e968:	d007      	beq.n	800e97a <HAL_GPIO_DeInit+0x9a>
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	4a54      	ldr	r2, [pc, #336]	@ (800eac0 <HAL_GPIO_DeInit+0x1e0>)
 800e96e:	4293      	cmp	r3, r2
 800e970:	d101      	bne.n	800e976 <HAL_GPIO_DeInit+0x96>
 800e972:	2306      	movs	r3, #6
 800e974:	e00c      	b.n	800e990 <HAL_GPIO_DeInit+0xb0>
 800e976:	2307      	movs	r3, #7
 800e978:	e00a      	b.n	800e990 <HAL_GPIO_DeInit+0xb0>
 800e97a:	2305      	movs	r3, #5
 800e97c:	e008      	b.n	800e990 <HAL_GPIO_DeInit+0xb0>
 800e97e:	2304      	movs	r3, #4
 800e980:	e006      	b.n	800e990 <HAL_GPIO_DeInit+0xb0>
 800e982:	2303      	movs	r3, #3
 800e984:	e004      	b.n	800e990 <HAL_GPIO_DeInit+0xb0>
 800e986:	2302      	movs	r3, #2
 800e988:	e002      	b.n	800e990 <HAL_GPIO_DeInit+0xb0>
 800e98a:	2301      	movs	r3, #1
 800e98c:	e000      	b.n	800e990 <HAL_GPIO_DeInit+0xb0>
 800e98e:	2300      	movs	r3, #0
 800e990:	697a      	ldr	r2, [r7, #20]
 800e992:	f002 0203 	and.w	r2, r2, #3
 800e996:	0092      	lsls	r2, r2, #2
 800e998:	4093      	lsls	r3, r2
 800e99a:	68ba      	ldr	r2, [r7, #8]
 800e99c:	429a      	cmp	r2, r3
 800e99e:	d132      	bne.n	800ea06 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800e9a0:	4b48      	ldr	r3, [pc, #288]	@ (800eac4 <HAL_GPIO_DeInit+0x1e4>)
 800e9a2:	681a      	ldr	r2, [r3, #0]
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	43db      	mvns	r3, r3
 800e9a8:	4946      	ldr	r1, [pc, #280]	@ (800eac4 <HAL_GPIO_DeInit+0x1e4>)
 800e9aa:	4013      	ands	r3, r2
 800e9ac:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800e9ae:	4b45      	ldr	r3, [pc, #276]	@ (800eac4 <HAL_GPIO_DeInit+0x1e4>)
 800e9b0:	685a      	ldr	r2, [r3, #4]
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	43db      	mvns	r3, r3
 800e9b6:	4943      	ldr	r1, [pc, #268]	@ (800eac4 <HAL_GPIO_DeInit+0x1e4>)
 800e9b8:	4013      	ands	r3, r2
 800e9ba:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800e9bc:	4b41      	ldr	r3, [pc, #260]	@ (800eac4 <HAL_GPIO_DeInit+0x1e4>)
 800e9be:	68da      	ldr	r2, [r3, #12]
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	43db      	mvns	r3, r3
 800e9c4:	493f      	ldr	r1, [pc, #252]	@ (800eac4 <HAL_GPIO_DeInit+0x1e4>)
 800e9c6:	4013      	ands	r3, r2
 800e9c8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800e9ca:	4b3e      	ldr	r3, [pc, #248]	@ (800eac4 <HAL_GPIO_DeInit+0x1e4>)
 800e9cc:	689a      	ldr	r2, [r3, #8]
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	43db      	mvns	r3, r3
 800e9d2:	493c      	ldr	r1, [pc, #240]	@ (800eac4 <HAL_GPIO_DeInit+0x1e4>)
 800e9d4:	4013      	ands	r3, r2
 800e9d6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800e9d8:	697b      	ldr	r3, [r7, #20]
 800e9da:	f003 0303 	and.w	r3, r3, #3
 800e9de:	009b      	lsls	r3, r3, #2
 800e9e0:	220f      	movs	r2, #15
 800e9e2:	fa02 f303 	lsl.w	r3, r2, r3
 800e9e6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800e9e8:	4a2e      	ldr	r2, [pc, #184]	@ (800eaa4 <HAL_GPIO_DeInit+0x1c4>)
 800e9ea:	697b      	ldr	r3, [r7, #20]
 800e9ec:	089b      	lsrs	r3, r3, #2
 800e9ee:	3302      	adds	r3, #2
 800e9f0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800e9f4:	68bb      	ldr	r3, [r7, #8]
 800e9f6:	43da      	mvns	r2, r3
 800e9f8:	482a      	ldr	r0, [pc, #168]	@ (800eaa4 <HAL_GPIO_DeInit+0x1c4>)
 800e9fa:	697b      	ldr	r3, [r7, #20]
 800e9fc:	089b      	lsrs	r3, r3, #2
 800e9fe:	400a      	ands	r2, r1
 800ea00:	3302      	adds	r3, #2
 800ea02:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681a      	ldr	r2, [r3, #0]
 800ea0a:	697b      	ldr	r3, [r7, #20]
 800ea0c:	005b      	lsls	r3, r3, #1
 800ea0e:	2103      	movs	r1, #3
 800ea10:	fa01 f303 	lsl.w	r3, r1, r3
 800ea14:	43db      	mvns	r3, r3
 800ea16:	401a      	ands	r2, r3
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ea1c:	697b      	ldr	r3, [r7, #20]
 800ea1e:	08da      	lsrs	r2, r3, #3
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	3208      	adds	r2, #8
 800ea24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ea28:	697b      	ldr	r3, [r7, #20]
 800ea2a:	f003 0307 	and.w	r3, r3, #7
 800ea2e:	009b      	lsls	r3, r3, #2
 800ea30:	220f      	movs	r2, #15
 800ea32:	fa02 f303 	lsl.w	r3, r2, r3
 800ea36:	43db      	mvns	r3, r3
 800ea38:	697a      	ldr	r2, [r7, #20]
 800ea3a:	08d2      	lsrs	r2, r2, #3
 800ea3c:	4019      	ands	r1, r3
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	3208      	adds	r2, #8
 800ea42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	68da      	ldr	r2, [r3, #12]
 800ea4a:	697b      	ldr	r3, [r7, #20]
 800ea4c:	005b      	lsls	r3, r3, #1
 800ea4e:	2103      	movs	r1, #3
 800ea50:	fa01 f303 	lsl.w	r3, r1, r3
 800ea54:	43db      	mvns	r3, r3
 800ea56:	401a      	ands	r2, r3
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	685a      	ldr	r2, [r3, #4]
 800ea60:	2101      	movs	r1, #1
 800ea62:	697b      	ldr	r3, [r7, #20]
 800ea64:	fa01 f303 	lsl.w	r3, r1, r3
 800ea68:	43db      	mvns	r3, r3
 800ea6a:	401a      	ands	r2, r3
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	689a      	ldr	r2, [r3, #8]
 800ea74:	697b      	ldr	r3, [r7, #20]
 800ea76:	005b      	lsls	r3, r3, #1
 800ea78:	2103      	movs	r1, #3
 800ea7a:	fa01 f303 	lsl.w	r3, r1, r3
 800ea7e:	43db      	mvns	r3, r3
 800ea80:	401a      	ands	r2, r3
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ea86:	697b      	ldr	r3, [r7, #20]
 800ea88:	3301      	adds	r3, #1
 800ea8a:	617b      	str	r3, [r7, #20]
 800ea8c:	697b      	ldr	r3, [r7, #20]
 800ea8e:	2b0f      	cmp	r3, #15
 800ea90:	f67f af34 	bls.w	800e8fc <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800ea94:	bf00      	nop
 800ea96:	bf00      	nop
 800ea98:	371c      	adds	r7, #28
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa0:	4770      	bx	lr
 800eaa2:	bf00      	nop
 800eaa4:	40013800 	.word	0x40013800
 800eaa8:	40020000 	.word	0x40020000
 800eaac:	40020400 	.word	0x40020400
 800eab0:	40020800 	.word	0x40020800
 800eab4:	40020c00 	.word	0x40020c00
 800eab8:	40021000 	.word	0x40021000
 800eabc:	40021400 	.word	0x40021400
 800eac0:	40021800 	.word	0x40021800
 800eac4:	40013c00 	.word	0x40013c00

0800eac8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800eac8:	b480      	push	{r7}
 800eaca:	b083      	sub	sp, #12
 800eacc:	af00      	add	r7, sp, #0
 800eace:	6078      	str	r0, [r7, #4]
 800ead0:	460b      	mov	r3, r1
 800ead2:	807b      	strh	r3, [r7, #2]
 800ead4:	4613      	mov	r3, r2
 800ead6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800ead8:	787b      	ldrb	r3, [r7, #1]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d003      	beq.n	800eae6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800eade:	887a      	ldrh	r2, [r7, #2]
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800eae4:	e003      	b.n	800eaee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800eae6:	887b      	ldrh	r3, [r7, #2]
 800eae8:	041a      	lsls	r2, r3, #16
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	619a      	str	r2, [r3, #24]
}
 800eaee:	bf00      	nop
 800eaf0:	370c      	adds	r7, #12
 800eaf2:	46bd      	mov	sp, r7
 800eaf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf8:	4770      	bx	lr

0800eafa <HAL_MMC_Init>:
            MMC_HandleTypeDef and create the associated handle.
  * @param  hmmc: Pointer to the MMC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_Init(MMC_HandleTypeDef *hmmc)
{
 800eafa:	b580      	push	{r7, lr}
 800eafc:	b082      	sub	sp, #8
 800eafe:	af00      	add	r7, sp, #0
 800eb00:	6078      	str	r0, [r7, #4]
  /* Check the MMC handle allocation */
  if(hmmc == NULL)
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d101      	bne.n	800eb0c <HAL_MMC_Init+0x12>
  {
    return HAL_ERROR;
 800eb08:	2301      	movs	r3, #1
 800eb0a:	e031      	b.n	800eb70 <HAL_MMC_Init+0x76>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hmmc->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hmmc->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hmmc->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hmmc->Init.ClockDiv));

  if(hmmc->State == HAL_MMC_STATE_RESET)
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800eb12:	b2db      	uxtb	r3, r3
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d105      	bne.n	800eb24 <HAL_MMC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hmmc->Lock = HAL_UNLOCKED;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hmmc->MspInitCallback(hmmc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_MMC_MspInit(hmmc);
 800eb1e:	6878      	ldr	r0, [r7, #4]
 800eb20:	f7fc fc68 	bl	800b3f4 <HAL_MMC_MspInit>
#endif
  }

  hmmc->State = HAL_MMC_STATE_BUSY;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2203      	movs	r2, #3
 800eb28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if(HAL_MMC_InitCard(hmmc) == HAL_ERROR)
 800eb2c:	6878      	ldr	r0, [r7, #4]
 800eb2e:	f000 f823 	bl	800eb78 <HAL_MMC_InitCard>
 800eb32:	4603      	mov	r3, r0
 800eb34:	2b01      	cmp	r3, #1
 800eb36:	d101      	bne.n	800eb3c <HAL_MMC_Init+0x42>
  {
    return HAL_ERROR;
 800eb38:	2301      	movs	r3, #1
 800eb3a:	e019      	b.n	800eb70 <HAL_MMC_Init+0x76>
  }

  /* Initialize the error code */
  hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	2200      	movs	r2, #0
 800eb40:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the MMC operation */
  hmmc->Context = MMC_CONTEXT_NONE;
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	2200      	movs	r2, #0
 800eb46:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the MMC state */
  hmmc->State = HAL_MMC_STATE_READY;
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	2201      	movs	r2, #1
 800eb4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Configure bus width */
  if (hmmc->Init.BusWide != SDIO_BUS_WIDE_1B)
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	691b      	ldr	r3, [r3, #16]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d00a      	beq.n	800eb6e <HAL_MMC_Init+0x74>
  {
    if (HAL_MMC_ConfigWideBusOperation(hmmc, hmmc->Init.BusWide) != HAL_OK)
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	691b      	ldr	r3, [r3, #16]
 800eb5c:	4619      	mov	r1, r3
 800eb5e:	6878      	ldr	r0, [r7, #4]
 800eb60:	f000 fe88 	bl	800f874 <HAL_MMC_ConfigWideBusOperation>
 800eb64:	4603      	mov	r3, r0
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d001      	beq.n	800eb6e <HAL_MMC_Init+0x74>
    {
      return HAL_ERROR;
 800eb6a:	2301      	movs	r3, #1
 800eb6c:	e000      	b.n	800eb70 <HAL_MMC_Init+0x76>
    }
  }

  return HAL_OK;
 800eb6e:	2300      	movs	r3, #0
}
 800eb70:	4618      	mov	r0, r3
 800eb72:	3708      	adds	r7, #8
 800eb74:	46bd      	mov	sp, r7
 800eb76:	bd80      	pop	{r7, pc}

0800eb78 <HAL_MMC_InitCard>:
  * @note   This function initializes the MMC card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 800eb78:	b5b0      	push	{r4, r5, r7, lr}
 800eb7a:	b08e      	sub	sp, #56	@ 0x38
 800eb7c:	af04      	add	r7, sp, #16
 800eb7e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  MMC_InitTypeDef Init;
  HAL_StatusTypeDef status;
  
  /* Default SDIO peripheral configuration for MMC card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800eb80:	2300      	movs	r3, #0
 800eb82:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800eb84:	2300      	movs	r3, #0
 800eb86:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800eb88:	2300      	movs	r3, #0
 800eb8a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800eb90:	2300      	movs	r3, #0
 800eb92:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800eb94:	2376      	movs	r3, #118	@ 0x76
 800eb96:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hmmc->Instance, Init);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	681d      	ldr	r5, [r3, #0]
 800eb9c:	466c      	mov	r4, sp
 800eb9e:	f107 0314 	add.w	r3, r7, #20
 800eba2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800eba6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ebaa:	f107 0308 	add.w	r3, r7, #8
 800ebae:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ebb0:	4628      	mov	r0, r5
 800ebb2:	f006 fb5b 	bl	801526c <SDIO_Init>
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status == HAL_ERROR)
 800ebbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ebc0:	2b01      	cmp	r3, #1
 800ebc2:	d101      	bne.n	800ebc8 <HAL_MMC_InitCard+0x50>
  {
    return HAL_ERROR;
 800ebc4:	2301      	movs	r3, #1
 800ebc6:	e058      	b.n	800ec7a <HAL_MMC_InitCard+0x102>
  }

  /* Disable SDIO Clock */
  __HAL_MMC_DISABLE(hmmc); 
 800ebc8:	4b2e      	ldr	r3, [pc, #184]	@ (800ec84 <HAL_MMC_InitCard+0x10c>)
 800ebca:	2200      	movs	r2, #0
 800ebcc:	601a      	str	r2, [r3, #0]
  
  /* Set Power State to ON */
  status = SDIO_PowerState_ON(hmmc->Instance);
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	681b      	ldr	r3, [r3, #0]
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	f006 fb93 	bl	80152fe <SDIO_PowerState_ON>
 800ebd8:	4603      	mov	r3, r0
 800ebda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status == HAL_ERROR)
 800ebde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ebe2:	2b01      	cmp	r3, #1
 800ebe4:	d101      	bne.n	800ebea <HAL_MMC_InitCard+0x72>
  {
    return HAL_ERROR;
 800ebe6:	2301      	movs	r3, #1
 800ebe8:	e047      	b.n	800ec7a <HAL_MMC_InitCard+0x102>
  }

  /* Enable MMC Clock */
  __HAL_MMC_ENABLE(hmmc);
 800ebea:	4b26      	ldr	r3, [pc, #152]	@ (800ec84 <HAL_MMC_InitCard+0x10c>)
 800ebec:	2201      	movs	r2, #1
 800ebee:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the MMC initialization  sequence */
  HAL_Delay(2);
 800ebf0:	2002      	movs	r0, #2
 800ebf2:	f7fd fbab 	bl	800c34c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = MMC_PowerON(hmmc);
 800ebf6:	6878      	ldr	r0, [r7, #4]
 800ebf8:	f001 f926 	bl	800fe48 <MMC_PowerON>
 800ebfc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_MMC_ERROR_NONE)
 800ebfe:	6a3b      	ldr	r3, [r7, #32]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d00b      	beq.n	800ec1c <HAL_MMC_InitCard+0xa4>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	2201      	movs	r2, #1
 800ec08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hmmc->ErrorCode |= errorstate;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec10:	6a3b      	ldr	r3, [r7, #32]
 800ec12:	431a      	orrs	r2, r3
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800ec18:	2301      	movs	r3, #1
 800ec1a:	e02e      	b.n	800ec7a <HAL_MMC_InitCard+0x102>
  }

  /* Card initialization */
  errorstate = MMC_InitCard(hmmc);
 800ec1c:	6878      	ldr	r0, [r7, #4]
 800ec1e:	f001 f80f 	bl	800fc40 <MMC_InitCard>
 800ec22:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_MMC_ERROR_NONE)
 800ec24:	6a3b      	ldr	r3, [r7, #32]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d00b      	beq.n	800ec42 <HAL_MMC_InitCard+0xca>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	2201      	movs	r2, #1
 800ec2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hmmc->ErrorCode |= errorstate;
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec36:	6a3b      	ldr	r3, [r7, #32]
 800ec38:	431a      	orrs	r2, r3
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800ec3e:	2301      	movs	r3, #1
 800ec40:	e01b      	b.n	800ec7a <HAL_MMC_InitCard+0x102>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hmmc->Instance, MMC_BLOCKSIZE);
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	f006 fbf7 	bl	801543e <SDMMC_CmdBlockLength>
 800ec50:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_MMC_ERROR_NONE)
 800ec52:	6a3b      	ldr	r3, [r7, #32]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d00f      	beq.n	800ec78 <HAL_MMC_InitCard+0x100>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	4a0a      	ldr	r2, [pc, #40]	@ (800ec88 <HAL_MMC_InitCard+0x110>)
 800ec5e:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec64:	6a3b      	ldr	r3, [r7, #32]
 800ec66:	431a      	orrs	r2, r3
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->State = HAL_MMC_STATE_READY;
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	2201      	movs	r2, #1
 800ec70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800ec74:	2301      	movs	r3, #1
 800ec76:	e000      	b.n	800ec7a <HAL_MMC_InitCard+0x102>
  }

  return HAL_OK;
 800ec78:	2300      	movs	r3, #0
}
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	3728      	adds	r7, #40	@ 0x28
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	bdb0      	pop	{r4, r5, r7, pc}
 800ec82:	bf00      	nop
 800ec84:	422580a0 	.word	0x422580a0
 800ec88:	004005ff 	.word	0x004005ff

0800ec8c <HAL_MMC_DeInit>:
  * @brief  De-Initializes the MMC card.
  * @param  hmmc: Pointer to MMC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_DeInit(MMC_HandleTypeDef *hmmc)
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b082      	sub	sp, #8
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	6078      	str	r0, [r7, #4]
  /* Check the MMC handle allocation */
  if(hmmc == NULL)
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d101      	bne.n	800ec9e <HAL_MMC_DeInit+0x12>
  {
    return HAL_ERROR;
 800ec9a:	2301      	movs	r3, #1
 800ec9c:	e011      	b.n	800ecc2 <HAL_MMC_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_SDIO_ALL_INSTANCE(hmmc->Instance));

  hmmc->State = HAL_MMC_STATE_BUSY;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2203      	movs	r2, #3
 800eca2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Set MMC power state to off */
  MMC_PowerOFF(hmmc);
 800eca6:	6878      	ldr	r0, [r7, #4]
 800eca8:	f001 f91e 	bl	800fee8 <MMC_PowerOFF>

  /* DeInit the low level hardware */
  hmmc->MspDeInitCallback(hmmc);
#else
  /* De-Initialize the MSP layer */
  HAL_MMC_MspDeInit(hmmc);
 800ecac:	6878      	ldr	r0, [r7, #4]
 800ecae:	f7fc fcd1 	bl	800b654 <HAL_MMC_MspDeInit>
#endif

  hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	2200      	movs	r2, #0
 800ecb6:	639a      	str	r2, [r3, #56]	@ 0x38
  hmmc->State = HAL_MMC_STATE_RESET;
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	2200      	movs	r2, #0
 800ecbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800ecc0:	2300      	movs	r3, #0
}
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	3708      	adds	r7, #8
 800ecc6:	46bd      	mov	sp, r7
 800ecc8:	bd80      	pop	{r7, pc}
	...

0800eccc <HAL_MMC_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_ReadBlocks_DMA(MMC_HandleTypeDef *hmmc, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800eccc:	b580      	push	{r7, lr}
 800ecce:	b08c      	sub	sp, #48	@ 0x30
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	60f8      	str	r0, [r7, #12]
 800ecd4:	60b9      	str	r1, [r7, #8]
 800ecd6:	607a      	str	r2, [r7, #4]
 800ecd8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800ecde:	68bb      	ldr	r3, [r7, #8]
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d107      	bne.n	800ecf4 <HAL_MMC_ReadBlocks_DMA+0x28>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ece8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800ecf0:	2301      	movs	r3, #1
 800ecf2:	e0be      	b.n	800ee72 <HAL_MMC_ReadBlocks_DMA+0x1a6>
  }

  if(hmmc->State == HAL_MMC_STATE_READY)
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ecfa:	b2db      	uxtb	r3, r3
 800ecfc:	2b01      	cmp	r3, #1
 800ecfe:	f040 80b7 	bne.w	800ee70 <HAL_MMC_ReadBlocks_DMA+0x1a4>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	2200      	movs	r2, #0
 800ed06:	639a      	str	r2, [r3, #56]	@ 0x38

    if((BlockAdd + NumberOfBlocks) > (hmmc->MmcCard.LogBlockNbr))
 800ed08:	687a      	ldr	r2, [r7, #4]
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	441a      	add	r2, r3
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed12:	429a      	cmp	r2, r3
 800ed14:	d907      	bls.n	800ed26 <HAL_MMC_ReadBlocks_DMA+0x5a>
    {
      hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_OUT_OF_RANGE;
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed1a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800ed22:	2301      	movs	r3, #1
 800ed24:	e0a5      	b.n	800ee72 <HAL_MMC_ReadBlocks_DMA+0x1a6>
    }

    hmmc->State = HAL_MMC_STATE_BUSY;
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	2203      	movs	r2, #3
 800ed2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0U;
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	2200      	movs	r2, #0
 800ed34:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_MMC_ENABLE_IT(hmmc, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_MMC_ENABLE_IT(hmmc, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800ed44:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hmmc->hdmarx->XferCpltCallback = MMC_DMAReceiveCplt;
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed4a:	4a4c      	ldr	r2, [pc, #304]	@ (800ee7c <HAL_MMC_ReadBlocks_DMA+0x1b0>)
 800ed4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hmmc->hdmarx->XferErrorCallback = MMC_DMAError;
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed52:	4a4b      	ldr	r2, [pc, #300]	@ (800ee80 <HAL_MMC_ReadBlocks_DMA+0x1b4>)
 800ed54:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hmmc->hdmarx->XferAbortCallback = NULL;
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed5a:	2200      	movs	r2, #0
 800ed5c:	651a      	str	r2, [r3, #80]	@ 0x50

    if ((hmmc->MmcCard.CardType) != MMC_HIGH_CAPACITY_CARD)
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ed62:	2b01      	cmp	r3, #1
 800ed64:	d002      	beq.n	800ed6c <HAL_MMC_ReadBlocks_DMA+0xa0>
    {
      add *= 512U;
 800ed66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed68:	025b      	lsls	r3, r3, #9
 800ed6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Force DMA Direction */
    hmmc->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed70:	2200      	movs	r2, #0
 800ed72:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hmmc->hdmarx->Instance->CR, DMA_SxCR_DIR, hmmc->hdmarx->Init.Direction);
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed84:	689a      	ldr	r2, [r3, #8]
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	430a      	orrs	r2, r1
 800ed8e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hmmc->hdmarx, (uint32_t)&hmmc->Instance->FIFO, (uint32_t)pData, (uint32_t)(MMC_BLOCKSIZE * NumberOfBlocks)/4) != HAL_OK)
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	3380      	adds	r3, #128	@ 0x80
 800ed9a:	4619      	mov	r1, r3
 800ed9c:	68ba      	ldr	r2, [r7, #8]
 800ed9e:	683b      	ldr	r3, [r7, #0]
 800eda0:	025b      	lsls	r3, r3, #9
 800eda2:	089b      	lsrs	r3, r3, #2
 800eda4:	f7ff f8a8 	bl	800def8 <HAL_DMA_Start_IT>
 800eda8:	4603      	mov	r3, r0
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d015      	beq.n	800edda <HAL_MMC_ReadBlocks_DMA+0x10e>
    {
      __HAL_MMC_DISABLE_IT(hmmc, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800edbc:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	4a30      	ldr	r2, [pc, #192]	@ (800ee84 <HAL_MMC_ReadBlocks_DMA+0x1b8>)
 800edc4:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode = HAL_MMC_ERROR_DMA;
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800edcc:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->State = HAL_MMC_STATE_READY;
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	2201      	movs	r2, #1
 800edd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800edd6:	2301      	movs	r3, #1
 800edd8:	e04b      	b.n	800ee72 <HAL_MMC_ReadBlocks_DMA+0x1a6>
    }
    else
    {
      /* Enable MMC DMA transfer */
      __HAL_MMC_DMA_ENABLE(hmmc);
 800edda:	4b2b      	ldr	r3, [pc, #172]	@ (800ee88 <HAL_MMC_ReadBlocks_DMA+0x1bc>)
 800eddc:	2201      	movs	r2, #1
 800edde:	601a      	str	r2, [r3, #0]

      /* Configure the MMC DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ede0:	f04f 33ff 	mov.w	r3, #4294967295
 800ede4:	613b      	str	r3, [r7, #16]
      config.DataLength    = MMC_BLOCKSIZE * NumberOfBlocks;
 800ede6:	683b      	ldr	r3, [r7, #0]
 800ede8:	025b      	lsls	r3, r3, #9
 800edea:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800edec:	2390      	movs	r3, #144	@ 0x90
 800edee:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800edf0:	2302      	movs	r3, #2
 800edf2:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800edf4:	2300      	movs	r3, #0
 800edf6:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800edf8:	2301      	movs	r3, #1
 800edfa:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hmmc->Instance, &config);
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	f107 0210 	add.w	r2, r7, #16
 800ee04:	4611      	mov	r1, r2
 800ee06:	4618      	mov	r0, r3
 800ee08:	f006 faed 	bl	80153e6 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800ee0c:	683b      	ldr	r3, [r7, #0]
 800ee0e:	2b01      	cmp	r3, #1
 800ee10:	d90a      	bls.n	800ee28 <HAL_MMC_ReadBlocks_DMA+0x15c>
      {
        hmmc->Context = (MMC_CONTEXT_READ_MULTIPLE_BLOCK | MMC_CONTEXT_DMA);
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	2282      	movs	r2, #130	@ 0x82
 800ee16:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hmmc->Instance, add);
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ee1e:	4618      	mov	r0, r3
 800ee20:	f006 fb51 	bl	80154c6 <SDMMC_CmdReadMultiBlock>
 800ee24:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800ee26:	e009      	b.n	800ee3c <HAL_MMC_ReadBlocks_DMA+0x170>
      }
      else
      {
        hmmc->Context = (MMC_CONTEXT_READ_SINGLE_BLOCK | MMC_CONTEXT_DMA);
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	2281      	movs	r2, #129	@ 0x81
 800ee2c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hmmc->Instance, add);
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ee34:	4618      	mov	r0, r3
 800ee36:	f006 fb24 	bl	8015482 <SDMMC_CmdReadSingleBlock>
 800ee3a:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_MMC_ERROR_NONE)
 800ee3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d014      	beq.n	800ee6c <HAL_MMC_ReadBlocks_DMA+0x1a0>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS); 
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	4a0f      	ldr	r2, [pc, #60]	@ (800ee84 <HAL_MMC_ReadBlocks_DMA+0x1b8>)
 800ee48:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_MMC_DISABLE_IT(hmmc, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800ee58:	63da      	str	r2, [r3, #60]	@ 0x3c
        hmmc->ErrorCode = errorstate;
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee5e:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->State = HAL_MMC_STATE_READY;
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	2201      	movs	r2, #1
 800ee64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 800ee68:	2301      	movs	r3, #1
 800ee6a:	e002      	b.n	800ee72 <HAL_MMC_ReadBlocks_DMA+0x1a6>
      }

      return HAL_OK;
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	e000      	b.n	800ee72 <HAL_MMC_ReadBlocks_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_BUSY;
 800ee70:	2302      	movs	r3, #2
  }
}
 800ee72:	4618      	mov	r0, r3
 800ee74:	3730      	adds	r7, #48	@ 0x30
 800ee76:	46bd      	mov	sp, r7
 800ee78:	bd80      	pop	{r7, pc}
 800ee7a:	bf00      	nop
 800ee7c:	0800fa43 	.word	0x0800fa43
 800ee80:	0800faad 	.word	0x0800faad
 800ee84:	004005ff 	.word	0x004005ff
 800ee88:	4225858c 	.word	0x4225858c

0800ee8c <HAL_MMC_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_WriteBlocks_DMA(MMC_HandleTypeDef *hmmc, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b08c      	sub	sp, #48	@ 0x30
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	60f8      	str	r0, [r7, #12]
 800ee94:	60b9      	str	r1, [r7, #8]
 800ee96:	607a      	str	r2, [r7, #4]
 800ee98:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800ee9e:	68bb      	ldr	r3, [r7, #8]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d107      	bne.n	800eeb4 <HAL_MMC_WriteBlocks_DMA+0x28>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eea8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800eeb0:	2301      	movs	r3, #1
 800eeb2:	e0c3      	b.n	800f03c <HAL_MMC_WriteBlocks_DMA+0x1b0>
  }

  if(hmmc->State == HAL_MMC_STATE_READY)
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800eeba:	b2db      	uxtb	r3, r3
 800eebc:	2b01      	cmp	r3, #1
 800eebe:	f040 80bc 	bne.w	800f03a <HAL_MMC_WriteBlocks_DMA+0x1ae>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	2200      	movs	r2, #0
 800eec6:	639a      	str	r2, [r3, #56]	@ 0x38

    if((BlockAdd + NumberOfBlocks) > (hmmc->MmcCard.LogBlockNbr))
 800eec8:	687a      	ldr	r2, [r7, #4]
 800eeca:	683b      	ldr	r3, [r7, #0]
 800eecc:	441a      	add	r2, r3
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eed2:	429a      	cmp	r2, r3
 800eed4:	d907      	bls.n	800eee6 <HAL_MMC_WriteBlocks_DMA+0x5a>
    {
      hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_OUT_OF_RANGE;
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eeda:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800eee2:	2301      	movs	r3, #1
 800eee4:	e0aa      	b.n	800f03c <HAL_MMC_WriteBlocks_DMA+0x1b0>
    }

    hmmc->State = HAL_MMC_STATE_BUSY;
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	2203      	movs	r2, #3
 800eeea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0U;
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	2200      	movs	r2, #0
 800eef4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable MMC Error interrupts */
#if defined(SDIO_STA_STBITERR)
	__HAL_MMC_ENABLE_IT(hmmc, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
	__HAL_MMC_ENABLE_IT(hmmc, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	f042 021a 	orr.w	r2, r2, #26
 800ef04:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */	

    /* Set the DMA transfer complete callback */
    hmmc->hdmatx->XferCpltCallback = MMC_DMATransmitCplt;
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef0a:	4a4e      	ldr	r2, [pc, #312]	@ (800f044 <HAL_MMC_WriteBlocks_DMA+0x1b8>)
 800ef0c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hmmc->hdmatx->XferErrorCallback = MMC_DMAError;
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef12:	4a4d      	ldr	r2, [pc, #308]	@ (800f048 <HAL_MMC_WriteBlocks_DMA+0x1bc>)
 800ef14:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hmmc->hdmatx->XferAbortCallback = NULL;
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	651a      	str	r2, [r3, #80]	@ 0x50

    if ((hmmc->MmcCard.CardType) != MMC_HIGH_CAPACITY_CARD)
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ef22:	2b01      	cmp	r3, #1
 800ef24:	d002      	beq.n	800ef2c <HAL_MMC_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800ef26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef28:	025b      	lsls	r3, r3, #9
 800ef2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }


    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800ef2c:	683b      	ldr	r3, [r7, #0]
 800ef2e:	2b01      	cmp	r3, #1
 800ef30:	d90a      	bls.n	800ef48 <HAL_MMC_WriteBlocks_DMA+0xbc>
    {
      hmmc->Context = (MMC_CONTEXT_WRITE_MULTIPLE_BLOCK | MMC_CONTEXT_DMA);
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	22a0      	movs	r2, #160	@ 0xa0
 800ef36:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hmmc->Instance, add);
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ef3e:	4618      	mov	r0, r3
 800ef40:	f006 fb05 	bl	801554e <SDMMC_CmdWriteMultiBlock>
 800ef44:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800ef46:	e009      	b.n	800ef5c <HAL_MMC_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hmmc->Context = (MMC_CONTEXT_WRITE_SINGLE_BLOCK | MMC_CONTEXT_DMA);
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	2290      	movs	r2, #144	@ 0x90
 800ef4c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hmmc->Instance, add);
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ef54:	4618      	mov	r0, r3
 800ef56:	f006 fad8 	bl	801550a <SDMMC_CmdWriteSingleBlock>
 800ef5a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_MMC_ERROR_NONE)
 800ef5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d017      	beq.n	800ef92 <HAL_MMC_WriteBlocks_DMA+0x106>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	4a39      	ldr	r2, [pc, #228]	@ (800f04c <HAL_MMC_WriteBlocks_DMA+0x1c0>)
 800ef68:	639a      	str	r2, [r3, #56]	@ 0x38
      __HAL_MMC_DISABLE_IT(hmmc, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_DATAEND));
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	f422 728d 	bic.w	r2, r2, #282	@ 0x11a
 800ef78:	63da      	str	r2, [r3, #60]	@ 0x3c
      hmmc->ErrorCode |= errorstate;
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ef7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef80:	431a      	orrs	r2, r3
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->State = HAL_MMC_STATE_READY;
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	2201      	movs	r2, #1
 800ef8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800ef8e:	2301      	movs	r3, #1
 800ef90:	e054      	b.n	800f03c <HAL_MMC_WriteBlocks_DMA+0x1b0>
    }

    /* Enable SDIO DMA transfer */
    __HAL_MMC_DMA_ENABLE(hmmc);
 800ef92:	4b2f      	ldr	r3, [pc, #188]	@ (800f050 <HAL_MMC_WriteBlocks_DMA+0x1c4>)
 800ef94:	2201      	movs	r2, #1
 800ef96:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hmmc->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef9c:	2240      	movs	r2, #64	@ 0x40
 800ef9e:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hmmc->hdmatx->Instance->CR, DMA_SxCR_DIR, hmmc->hdmatx->Init.Direction);
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800efb0:	689a      	ldr	r2, [r3, #8]
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	430a      	orrs	r2, r1
 800efba:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hmmc->hdmatx, (uint32_t)pData, (uint32_t)&hmmc->Instance->FIFO, (uint32_t)(MMC_BLOCKSIZE * NumberOfBlocks)/4) != HAL_OK)
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800efc0:	68b9      	ldr	r1, [r7, #8]
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	3380      	adds	r3, #128	@ 0x80
 800efc8:	461a      	mov	r2, r3
 800efca:	683b      	ldr	r3, [r7, #0]
 800efcc:	025b      	lsls	r3, r3, #9
 800efce:	089b      	lsrs	r3, r3, #2
 800efd0:	f7fe ff92 	bl	800def8 <HAL_DMA_Start_IT>
 800efd4:	4603      	mov	r3, r0
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d017      	beq.n	800f00a <HAL_MMC_WriteBlocks_DMA+0x17e>
    {
      __HAL_MMC_DISABLE_IT(hmmc, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_DATAEND));
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	f422 728d 	bic.w	r2, r2, #282	@ 0x11a
 800efe8:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	4a17      	ldr	r2, [pc, #92]	@ (800f04c <HAL_MMC_WriteBlocks_DMA+0x1c0>)
 800eff0:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DMA;
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eff6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->State = HAL_MMC_STATE_READY;
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	2201      	movs	r2, #1
 800f002:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800f006:	2301      	movs	r3, #1
 800f008:	e018      	b.n	800f03c <HAL_MMC_WriteBlocks_DMA+0x1b0>
    }
    else
    {    
      /* Configure the MMC DPSM (Data Path State Machine) */ 
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f00a:	f04f 33ff 	mov.w	r3, #4294967295
 800f00e:	613b      	str	r3, [r7, #16]
      config.DataLength    = MMC_BLOCKSIZE * NumberOfBlocks;
 800f010:	683b      	ldr	r3, [r7, #0]
 800f012:	025b      	lsls	r3, r3, #9
 800f014:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800f016:	2390      	movs	r3, #144	@ 0x90
 800f018:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800f01a:	2300      	movs	r3, #0
 800f01c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800f01e:	2300      	movs	r3, #0
 800f020:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800f022:	2301      	movs	r3, #1
 800f024:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hmmc->Instance, &config);
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	f107 0210 	add.w	r2, r7, #16
 800f02e:	4611      	mov	r1, r2
 800f030:	4618      	mov	r0, r3
 800f032:	f006 f9d8 	bl	80153e6 <SDIO_ConfigData>

      return HAL_OK;
 800f036:	2300      	movs	r3, #0
 800f038:	e000      	b.n	800f03c <HAL_MMC_WriteBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800f03a:	2302      	movs	r3, #2
  }
}
 800f03c:	4618      	mov	r0, r3
 800f03e:	3730      	adds	r7, #48	@ 0x30
 800f040:	46bd      	mov	sp, r7
 800f042:	bd80      	pop	{r7, pc}
 800f044:	0800fa19 	.word	0x0800fa19
 800f048:	0800faad 	.word	0x0800faad
 800f04c:	004005ff 	.word	0x004005ff
 800f050:	4225858c 	.word	0x4225858c

0800f054 <HAL_MMC_IRQHandler>:
  * @brief  This function handles MMC card interrupt request.
  * @param  hmmc: Pointer to MMC handle
  * @retval None
  */
void HAL_MMC_IRQHandler(MMC_HandleTypeDef *hmmc)
{
 800f054:	b580      	push	{r7, lr}
 800f056:	b084      	sub	sp, #16
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hmmc->Context;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f060:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & MMC_CONTEXT_IT) != 0U))
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f068:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d008      	beq.n	800f082 <HAL_MMC_IRQHandler+0x2e>
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	f003 0308 	and.w	r3, r3, #8
 800f076:	2b00      	cmp	r3, #0
 800f078:	d003      	beq.n	800f082 <HAL_MMC_IRQHandler+0x2e>
  {
    MMC_Read_IT(hmmc);
 800f07a:	6878      	ldr	r0, [r7, #4]
 800f07c:	f001 f818 	bl	80100b0 <MMC_Read_IT>
 800f080:	e157      	b.n	800f332 <HAL_MMC_IRQHandler+0x2de>
  }

  else if(__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_DATAEND) != RESET)
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	f000 808c 	beq.w	800f1aa <HAL_MMC_IRQHandler+0x156>
  {
    __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_FLAG_DATAEND);
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f09a:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_MMC_DISABLE_IT(hmmc, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_MMC_DISABLE_IT(hmmc, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT |\
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f0a2:	687a      	ldr	r2, [r7, #4]
 800f0a4:	6812      	ldr	r2, [r2, #0]
 800f0a6:	f423 4341 	bic.w	r3, r3, #49408	@ 0xc100
 800f0aa:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 800f0ae:	63d3      	str	r3, [r2, #60]	@ 0x3c
                               SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                               SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */
    
    hmmc->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	f022 0201 	bic.w	r2, r2, #1
 800f0be:	62da      	str	r2, [r3, #44]	@ 0x2c

    if((context & MMC_CONTEXT_DMA) != 0U)
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d032      	beq.n	800f130 <HAL_MMC_IRQHandler+0xdc>
    {
      if((context & MMC_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	f003 0320 	and.w	r3, r3, #32
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d011      	beq.n	800f0f8 <HAL_MMC_IRQHandler+0xa4>
      {
        errorstate = SDMMC_CmdStopTransfer(hmmc->Instance);
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	4618      	mov	r0, r3
 800f0da:	f006 fa5b 	bl	8015594 <SDMMC_CmdStopTransfer>
 800f0de:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_MMC_ERROR_NONE)
 800f0e0:	68bb      	ldr	r3, [r7, #8]
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d008      	beq.n	800f0f8 <HAL_MMC_IRQHandler+0xa4>
        {
          hmmc->ErrorCode |= errorstate;
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f0ea:	68bb      	ldr	r3, [r7, #8]
 800f0ec:	431a      	orrs	r2, r3
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_MMC_REGISTER_CALLBACKS) && (USE_HAL_MMC_REGISTER_CALLBACKS == 1U)
          hmmc->ErrorCallback(hmmc);
#else
          HAL_MMC_ErrorCallback(hmmc);
 800f0f2:	6878      	ldr	r0, [r7, #4]
 800f0f4:	f7f9 fe54 	bl	8008da0 <HAL_MMC_ErrorCallback>
#endif
        }
      }
      if(((context & MMC_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & MMC_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	f003 0301 	and.w	r3, r3, #1
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	f040 8117 	bne.w	800f332 <HAL_MMC_IRQHandler+0x2de>
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	f003 0302 	and.w	r3, r3, #2
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	f040 8111 	bne.w	800f332 <HAL_MMC_IRQHandler+0x2de>
      {
        /* Disable the DMA transfer for transmit request by setting the DMAEN bit
        in the MMC DCTRL register */
        hmmc->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	f022 0208 	bic.w	r2, r2, #8
 800f11e:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        hmmc->State = HAL_MMC_STATE_READY;
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2201      	movs	r2, #1
 800f124:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
#if defined (USE_HAL_MMC_REGISTER_CALLBACKS) && (USE_HAL_MMC_REGISTER_CALLBACKS == 1U)
        hmmc->TxCpltCallback(hmmc);
#else
        HAL_MMC_TxCpltCallback(hmmc);
 800f128:	6878      	ldr	r0, [r7, #4]
 800f12a:	f7f9 fe25 	bl	8008d78 <HAL_MMC_TxCpltCallback>

  else
  {
    /* Nothing to do */
  }
}
 800f12e:	e100      	b.n	800f332 <HAL_MMC_IRQHandler+0x2de>
    else if((context & MMC_CONTEXT_IT) != 0U)
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	f003 0308 	and.w	r3, r3, #8
 800f136:	2b00      	cmp	r3, #0
 800f138:	f000 80fb 	beq.w	800f332 <HAL_MMC_IRQHandler+0x2de>
      if(((context & MMC_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & MMC_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	f003 0302 	and.w	r3, r3, #2
 800f142:	2b00      	cmp	r3, #0
 800f144:	d104      	bne.n	800f150 <HAL_MMC_IRQHandler+0xfc>
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	f003 0320 	and.w	r3, r3, #32
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d011      	beq.n	800f174 <HAL_MMC_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hmmc->Instance);
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	4618      	mov	r0, r3
 800f156:	f006 fa1d 	bl	8015594 <SDMMC_CmdStopTransfer>
 800f15a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_MMC_ERROR_NONE)
 800f15c:	68bb      	ldr	r3, [r7, #8]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d008      	beq.n	800f174 <HAL_MMC_IRQHandler+0x120>
          hmmc->ErrorCode |= errorstate;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f166:	68bb      	ldr	r3, [r7, #8]
 800f168:	431a      	orrs	r2, r3
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_MMC_ErrorCallback(hmmc);
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	f7f9 fe16 	bl	8008da0 <HAL_MMC_ErrorCallback>
      __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_DATA_FLAGS);
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	f240 523a 	movw	r2, #1338	@ 0x53a
 800f17c:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->State = HAL_MMC_STATE_READY;
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	2201      	movs	r2, #1
 800f182:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      if(((context & MMC_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & MMC_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	f003 0301 	and.w	r3, r3, #1
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d104      	bne.n	800f19a <HAL_MMC_IRQHandler+0x146>
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	f003 0302 	and.w	r3, r3, #2
 800f196:	2b00      	cmp	r3, #0
 800f198:	d003      	beq.n	800f1a2 <HAL_MMC_IRQHandler+0x14e>
        HAL_MMC_RxCpltCallback(hmmc);
 800f19a:	6878      	ldr	r0, [r7, #4]
 800f19c:	f7f9 fdf6 	bl	8008d8c <HAL_MMC_RxCpltCallback>
 800f1a0:	e0c7      	b.n	800f332 <HAL_MMC_IRQHandler+0x2de>
        HAL_MMC_TxCpltCallback(hmmc);
 800f1a2:	6878      	ldr	r0, [r7, #4]
 800f1a4:	f7f9 fde8 	bl	8008d78 <HAL_MMC_TxCpltCallback>
}
 800f1a8:	e0c3      	b.n	800f332 <HAL_MMC_IRQHandler+0x2de>
  else if((__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & MMC_CONTEXT_IT) != 0U))
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d008      	beq.n	800f1ca <HAL_MMC_IRQHandler+0x176>
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	f003 0308 	and.w	r3, r3, #8
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d003      	beq.n	800f1ca <HAL_MMC_IRQHandler+0x176>
    MMC_Write_IT(hmmc);
 800f1c2:	6878      	ldr	r0, [r7, #4]
 800f1c4:	f000 ffc5 	bl	8010152 <MMC_Write_IT>
 800f1c8:	e0b3      	b.n	800f332 <HAL_MMC_IRQHandler+0x2de>
  else if(__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1d0:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	f000 80ac 	beq.w	800f332 <HAL_MMC_IRQHandler+0x2de>
    if(__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_DCRCFAIL) != RESET)
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1e0:	f003 0302 	and.w	r3, r3, #2
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d005      	beq.n	800f1f4 <HAL_MMC_IRQHandler+0x1a0>
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1ec:	f043 0202 	orr.w	r2, r3, #2
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_DTIMEOUT) != RESET)
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1fa:	f003 0308 	and.w	r3, r3, #8
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d005      	beq.n	800f20e <HAL_MMC_IRQHandler+0x1ba>
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f206:	f043 0208 	orr.w	r2, r3, #8
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_RXOVERR) != RESET)
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f214:	f003 0320 	and.w	r3, r3, #32
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d005      	beq.n	800f228 <HAL_MMC_IRQHandler+0x1d4>
      hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f220:	f043 0220 	orr.w	r2, r3, #32
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_TXUNDERR) != RESET)
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f22e:	f003 0310 	and.w	r3, r3, #16
 800f232:	2b00      	cmp	r3, #0
 800f234:	d005      	beq.n	800f242 <HAL_MMC_IRQHandler+0x1ee>
      hmmc->ErrorCode |= HAL_MMC_ERROR_TX_UNDERRUN;
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f23a:	f043 0210 	orr.w	r2, r3, #16
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_DATA_FLAGS);
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	f240 523a 	movw	r2, #1338	@ 0x53a
 800f24a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_MMC_DISABLE_IT(hmmc, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800f25a:	63da      	str	r2, [r3, #60]	@ 0x3c
    hmmc->ErrorCode |= SDMMC_CmdStopTransfer(hmmc->Instance);
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	4618      	mov	r0, r3
 800f262:	f006 f997 	bl	8015594 <SDMMC_CmdStopTransfer>
 800f266:	4602      	mov	r2, r0
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f26c:	431a      	orrs	r2, r3
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & MMC_CONTEXT_IT) != 0U)
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	f003 0308 	and.w	r3, r3, #8
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d007      	beq.n	800f28c <HAL_MMC_IRQHandler+0x238>
      hmmc->State = HAL_MMC_STATE_READY;
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	2201      	movs	r2, #1
 800f280:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      HAL_MMC_ErrorCallback(hmmc);
 800f284:	6878      	ldr	r0, [r7, #4]
 800f286:	f7f9 fd8b 	bl	8008da0 <HAL_MMC_ErrorCallback>
}
 800f28a:	e052      	b.n	800f332 <HAL_MMC_IRQHandler+0x2de>
    else if((context & MMC_CONTEXT_DMA) != 0U)
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f292:	2b00      	cmp	r3, #0
 800f294:	d04d      	beq.n	800f332 <HAL_MMC_IRQHandler+0x2de>
      if(((context & MMC_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & MMC_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	f003 0310 	and.w	r3, r3, #16
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d104      	bne.n	800f2aa <HAL_MMC_IRQHandler+0x256>
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	f003 0320 	and.w	r3, r3, #32
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d015      	beq.n	800f2d6 <HAL_MMC_IRQHandler+0x282>
        if(hmmc->hdmatx != NULL)
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d03c      	beq.n	800f32c <HAL_MMC_IRQHandler+0x2d8>
          hmmc->hdmatx->XferAbortCallback = MMC_DMATxAbort;
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2b6:	4a21      	ldr	r2, [pc, #132]	@ (800f33c <HAL_MMC_IRQHandler+0x2e8>)
 800f2b8:	651a      	str	r2, [r3, #80]	@ 0x50
          if(HAL_DMA_Abort_IT(hmmc->hdmatx) != HAL_OK)
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2be:	4618      	mov	r0, r3
 800f2c0:	f7fe fee2 	bl	800e088 <HAL_DMA_Abort_IT>
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d030      	beq.n	800f32c <HAL_MMC_IRQHandler+0x2d8>
            MMC_DMATxAbort(hmmc->hdmatx);
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2ce:	4618      	mov	r0, r3
 800f2d0:	f000 fc3c 	bl	800fb4c <MMC_DMATxAbort>
        if(hmmc->hdmatx != NULL)
 800f2d4:	e02a      	b.n	800f32c <HAL_MMC_IRQHandler+0x2d8>
      else if(((context & MMC_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & MMC_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	f003 0301 	and.w	r3, r3, #1
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d104      	bne.n	800f2ea <HAL_MMC_IRQHandler+0x296>
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	f003 0302 	and.w	r3, r3, #2
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d015      	beq.n	800f316 <HAL_MMC_IRQHandler+0x2c2>
        if(hmmc->hdmarx != NULL)
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d01e      	beq.n	800f330 <HAL_MMC_IRQHandler+0x2dc>
          hmmc->hdmarx->XferAbortCallback = MMC_DMARxAbort;
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f2f6:	4a12      	ldr	r2, [pc, #72]	@ (800f340 <HAL_MMC_IRQHandler+0x2ec>)
 800f2f8:	651a      	str	r2, [r3, #80]	@ 0x50
          if(HAL_DMA_Abort_IT(hmmc->hdmarx) != HAL_OK)
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f2fe:	4618      	mov	r0, r3
 800f300:	f7fe fec2 	bl	800e088 <HAL_DMA_Abort_IT>
 800f304:	4603      	mov	r3, r0
 800f306:	2b00      	cmp	r3, #0
 800f308:	d012      	beq.n	800f330 <HAL_MMC_IRQHandler+0x2dc>
            MMC_DMARxAbort(hmmc->hdmarx);
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f30e:	4618      	mov	r0, r3
 800f310:	f000 fc59 	bl	800fbc6 <MMC_DMARxAbort>
        if(hmmc->hdmarx != NULL)
 800f314:	e00c      	b.n	800f330 <HAL_MMC_IRQHandler+0x2dc>
        hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	2200      	movs	r2, #0
 800f31a:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->State = HAL_MMC_STATE_READY;
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	2201      	movs	r2, #1
 800f320:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_MMC_AbortCallback(hmmc);
 800f324:	6878      	ldr	r0, [r7, #4]
 800f326:	f000 f80d 	bl	800f344 <HAL_MMC_AbortCallback>
}
 800f32a:	e002      	b.n	800f332 <HAL_MMC_IRQHandler+0x2de>
        if(hmmc->hdmatx != NULL)
 800f32c:	bf00      	nop
 800f32e:	e000      	b.n	800f332 <HAL_MMC_IRQHandler+0x2de>
        if(hmmc->hdmarx != NULL)
 800f330:	bf00      	nop
}
 800f332:	bf00      	nop
 800f334:	3710      	adds	r7, #16
 800f336:	46bd      	mov	sp, r7
 800f338:	bd80      	pop	{r7, pc}
 800f33a:	bf00      	nop
 800f33c:	0800fb4d 	.word	0x0800fb4d
 800f340:	0800fbc7 	.word	0x0800fbc7

0800f344 <HAL_MMC_AbortCallback>:
  * @brief MMC Abort callbacks
  * @param hmmc: Pointer MMC handle
  * @retval None
  */
__weak void HAL_MMC_AbortCallback(MMC_HandleTypeDef *hmmc)
{
 800f344:	b480      	push	{r7}
 800f346:	b083      	sub	sp, #12
 800f348:	af00      	add	r7, sp, #0
 800f34a:	6078      	str	r0, [r7, #4]
  UNUSED(hmmc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MMC_AbortCallback can be implemented in the user file
   */
}
 800f34c:	bf00      	nop
 800f34e:	370c      	adds	r7, #12
 800f350:	46bd      	mov	sp, r7
 800f352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f356:	4770      	bx	lr

0800f358 <HAL_MMC_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_MMC_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardCSD(MMC_HandleTypeDef *hmmc, HAL_MMC_CardCSDTypeDef *pCSD)
{
 800f358:	b580      	push	{r7, lr}
 800f35a:	b084      	sub	sp, #16
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	6078      	str	r0, [r7, #4]
 800f360:	6039      	str	r1, [r7, #0]
  uint32_t block_nbr = 0;
 800f362:	2300      	movs	r3, #0
 800f364:	60fb      	str	r3, [r7, #12]

  pCSD->CSDStruct = (uint8_t)((hmmc->CSD[0] & 0xC0000000U) >> 30U);
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f36a:	0f9b      	lsrs	r3, r3, #30
 800f36c:	b2da      	uxtb	r2, r3
 800f36e:	683b      	ldr	r3, [r7, #0]
 800f370:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hmmc->CSD[0] & 0x3C000000U) >> 26U);
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f376:	0e9b      	lsrs	r3, r3, #26
 800f378:	b2db      	uxtb	r3, r3
 800f37a:	f003 030f 	and.w	r3, r3, #15
 800f37e:	b2da      	uxtb	r2, r3
 800f380:	683b      	ldr	r3, [r7, #0]
 800f382:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hmmc->CSD[0] & 0x03000000U) >> 24U);
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f388:	0e1b      	lsrs	r3, r3, #24
 800f38a:	b2db      	uxtb	r3, r3
 800f38c:	f003 0303 	and.w	r3, r3, #3
 800f390:	b2da      	uxtb	r2, r3
 800f392:	683b      	ldr	r3, [r7, #0]
 800f394:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hmmc->CSD[0] & 0x00FF0000U) >> 16U);
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f39a:	0c1b      	lsrs	r3, r3, #16
 800f39c:	b2da      	uxtb	r2, r3
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hmmc->CSD[0] & 0x0000FF00U) >> 8U);
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f3a6:	0a1b      	lsrs	r3, r3, #8
 800f3a8:	b2da      	uxtb	r2, r3
 800f3aa:	683b      	ldr	r3, [r7, #0]
 800f3ac:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hmmc->CSD[0] & 0x000000FFU);
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f3b2:	b2da      	uxtb	r2, r3
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hmmc->CSD[1] & 0xFFF00000U) >> 20U);
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f3bc:	0d1b      	lsrs	r3, r3, #20
 800f3be:	b29a      	uxth	r2, r3
 800f3c0:	683b      	ldr	r3, [r7, #0]
 800f3c2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hmmc->CSD[1] & 0x000F0000U) >> 16U);
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f3c8:	0c1b      	lsrs	r3, r3, #16
 800f3ca:	b2db      	uxtb	r3, r3
 800f3cc:	f003 030f 	and.w	r3, r3, #15
 800f3d0:	b2da      	uxtb	r2, r3
 800f3d2:	683b      	ldr	r3, [r7, #0]
 800f3d4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hmmc->CSD[1] & 0x00008000U) >> 15U);
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f3da:	0bdb      	lsrs	r3, r3, #15
 800f3dc:	b2db      	uxtb	r3, r3
 800f3de:	f003 0301 	and.w	r3, r3, #1
 800f3e2:	b2da      	uxtb	r2, r3
 800f3e4:	683b      	ldr	r3, [r7, #0]
 800f3e6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00004000U) >> 14U);
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f3ec:	0b9b      	lsrs	r3, r3, #14
 800f3ee:	b2db      	uxtb	r3, r3
 800f3f0:	f003 0301 	and.w	r3, r3, #1
 800f3f4:	b2da      	uxtb	r2, r3
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00002000U) >> 13U);
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f3fe:	0b5b      	lsrs	r3, r3, #13
 800f400:	b2db      	uxtb	r3, r3
 800f402:	f003 0301 	and.w	r3, r3, #1
 800f406:	b2da      	uxtb	r2, r3
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hmmc->CSD[1] & 0x00001000U) >> 12U);
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f410:	0b1b      	lsrs	r3, r3, #12
 800f412:	b2db      	uxtb	r3, r3
 800f414:	f003 0301 	and.w	r3, r3, #1
 800f418:	b2da      	uxtb	r2, r3
 800f41a:	683b      	ldr	r3, [r7, #0]
 800f41c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800f41e:	683b      	ldr	r3, [r7, #0]
 800f420:	2200      	movs	r2, #0
 800f422:	735a      	strb	r2, [r3, #13]

  pCSD->DeviceSize = (((hmmc->CSD[1] & 0x000003FFU) << 2U) | ((hmmc->CSD[2] & 0xC0000000U) >> 30U));
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f428:	009a      	lsls	r2, r3, #2
 800f42a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800f42e:	4013      	ands	r3, r2
 800f430:	687a      	ldr	r2, [r7, #4]
 800f432:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800f434:	0f92      	lsrs	r2, r2, #30
 800f436:	431a      	orrs	r2, r3
 800f438:	683b      	ldr	r3, [r7, #0]
 800f43a:	611a      	str	r2, [r3, #16]

  pCSD->MaxRdCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x38000000U) >> 27U);
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f440:	0edb      	lsrs	r3, r3, #27
 800f442:	b2db      	uxtb	r3, r3
 800f444:	f003 0307 	and.w	r3, r3, #7
 800f448:	b2da      	uxtb	r2, r3
 800f44a:	683b      	ldr	r3, [r7, #0]
 800f44c:	751a      	strb	r2, [r3, #20]

  pCSD->MaxRdCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x07000000U) >> 24U);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f452:	0e1b      	lsrs	r3, r3, #24
 800f454:	b2db      	uxtb	r3, r3
 800f456:	f003 0307 	and.w	r3, r3, #7
 800f45a:	b2da      	uxtb	r2, r3
 800f45c:	683b      	ldr	r3, [r7, #0]
 800f45e:	755a      	strb	r2, [r3, #21]

  pCSD->MaxWrCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x00E00000U) >> 21U);
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f464:	0d5b      	lsrs	r3, r3, #21
 800f466:	b2db      	uxtb	r3, r3
 800f468:	f003 0307 	and.w	r3, r3, #7
 800f46c:	b2da      	uxtb	r2, r3
 800f46e:	683b      	ldr	r3, [r7, #0]
 800f470:	759a      	strb	r2, [r3, #22]

  pCSD->MaxWrCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x001C0000U) >> 18U);
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f476:	0c9b      	lsrs	r3, r3, #18
 800f478:	b2db      	uxtb	r3, r3
 800f47a:	f003 0307 	and.w	r3, r3, #7
 800f47e:	b2da      	uxtb	r2, r3
 800f480:	683b      	ldr	r3, [r7, #0]
 800f482:	75da      	strb	r2, [r3, #23]

  pCSD->DeviceSizeMul = (uint8_t)((hmmc->CSD[2] & 0x00038000U) >> 15U);
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f488:	0bdb      	lsrs	r3, r3, #15
 800f48a:	b2db      	uxtb	r3, r3
 800f48c:	f003 0307 	and.w	r3, r3, #7
 800f490:	b2da      	uxtb	r2, r3
 800f492:	683b      	ldr	r3, [r7, #0]
 800f494:	761a      	strb	r2, [r3, #24]

  if(MMC_ReadExtCSD(hmmc, &block_nbr, 212, 0x0FFFFFFFU) != HAL_OK) /* Field SEC_COUNT [215:212] */
 800f496:	f107 010c 	add.w	r1, r7, #12
 800f49a:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 800f49e:	22d4      	movs	r2, #212	@ 0xd4
 800f4a0:	6878      	ldr	r0, [r7, #4]
 800f4a2:	f000 fd57 	bl	800ff54 <MMC_ReadExtCSD>
 800f4a6:	4603      	mov	r3, r0
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d001      	beq.n	800f4b0 <HAL_MMC_GetCardCSD+0x158>
  {
    return HAL_ERROR;
 800f4ac:	2301      	movs	r3, #1
 800f4ae:	e0f0      	b.n	800f692 <HAL_MMC_GetCardCSD+0x33a>
  }

  if(hmmc->MmcCard.CardType == MMC_LOW_CAPACITY_CARD)
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d12a      	bne.n	800f50e <HAL_MMC_GetCardCSD+0x1b6>
  {
    hmmc->MmcCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800f4b8:	683b      	ldr	r3, [r7, #0]
 800f4ba:	691b      	ldr	r3, [r3, #16]
 800f4bc:	1c5a      	adds	r2, r3, #1
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	651a      	str	r2, [r3, #80]	@ 0x50
    hmmc->MmcCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	7e1b      	ldrb	r3, [r3, #24]
 800f4c6:	b2db      	uxtb	r3, r3
 800f4c8:	f003 0307 	and.w	r3, r3, #7
 800f4cc:	3302      	adds	r3, #2
 800f4ce:	2201      	movs	r2, #1
 800f4d0:	fa02 f303 	lsl.w	r3, r2, r3
 800f4d4:	687a      	ldr	r2, [r7, #4]
 800f4d6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800f4d8:	fb03 f202 	mul.w	r2, r3, r2
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	651a      	str	r2, [r3, #80]	@ 0x50
    hmmc->MmcCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800f4e0:	683b      	ldr	r3, [r7, #0]
 800f4e2:	7a1b      	ldrb	r3, [r3, #8]
 800f4e4:	b2db      	uxtb	r3, r3
 800f4e6:	f003 030f 	and.w	r3, r3, #15
 800f4ea:	2201      	movs	r2, #1
 800f4ec:	409a      	lsls	r2, r3
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	655a      	str	r2, [r3, #84]	@ 0x54
    hmmc->MmcCard.LogBlockNbr =  (hmmc->MmcCard.BlockNbr) * ((hmmc->MmcCard.BlockSize) / 512U);
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f4f6:	687a      	ldr	r2, [r7, #4]
 800f4f8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800f4fa:	0a52      	lsrs	r2, r2, #9
 800f4fc:	fb03 f202 	mul.w	r2, r3, r2
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	659a      	str	r2, [r3, #88]	@ 0x58
    hmmc->MmcCard.LogBlockSize = 512U;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f50a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800f50c:	e023      	b.n	800f556 <HAL_MMC_GetCardCSD+0x1fe>
  }
  else if(hmmc->MmcCard.CardType == MMC_HIGH_CAPACITY_CARD)
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f512:	2b01      	cmp	r3, #1
 800f514:	d10f      	bne.n	800f536 <HAL_MMC_GetCardCSD+0x1de>
  {
    hmmc->MmcCard.BlockNbr = block_nbr;
 800f516:	68fa      	ldr	r2, [r7, #12]
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	651a      	str	r2, [r3, #80]	@ 0x50
    hmmc->MmcCard.LogBlockNbr = hmmc->MmcCard.BlockNbr;
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	659a      	str	r2, [r3, #88]	@ 0x58
    hmmc->MmcCard.BlockSize = 512U;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f52a:	655a      	str	r2, [r3, #84]	@ 0x54
    hmmc->MmcCard.LogBlockSize = hmmc->MmcCard.BlockSize;
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	65da      	str	r2, [r3, #92]	@ 0x5c
 800f534:	e00f      	b.n	800f556 <HAL_MMC_GetCardCSD+0x1fe>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	4a58      	ldr	r2, [pc, #352]	@ (800f69c <HAL_MMC_GetCardCSD+0x344>)
 800f53c:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f542:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->State = HAL_MMC_STATE_READY;
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	2201      	movs	r2, #1
 800f54e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800f552:	2301      	movs	r3, #1
 800f554:	e09d      	b.n	800f692 <HAL_MMC_GetCardCSD+0x33a>
  }

  pCSD->EraseGrSize = (uint8_t)((hmmc->CSD[2] & 0x00004000U) >> 14U);
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f55a:	0b9b      	lsrs	r3, r3, #14
 800f55c:	b2db      	uxtb	r3, r3
 800f55e:	f003 0301 	and.w	r3, r3, #1
 800f562:	b2da      	uxtb	r2, r3
 800f564:	683b      	ldr	r3, [r7, #0]
 800f566:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hmmc->CSD[2] & 0x00003F80U) >> 7U);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f56c:	09db      	lsrs	r3, r3, #7
 800f56e:	b2db      	uxtb	r3, r3
 800f570:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f574:	b2da      	uxtb	r2, r3
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hmmc->CSD[2] & 0x0000007FU);
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f57e:	b2db      	uxtb	r3, r3
 800f580:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f584:	b2da      	uxtb	r2, r3
 800f586:	683b      	ldr	r3, [r7, #0]
 800f588:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hmmc->CSD[3] & 0x80000000U) >> 31U);
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f58e:	0fdb      	lsrs	r3, r3, #31
 800f590:	b2da      	uxtb	r2, r3
 800f592:	683b      	ldr	r3, [r7, #0]
 800f594:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hmmc->CSD[3] & 0x60000000U) >> 29U);
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f59a:	0f5b      	lsrs	r3, r3, #29
 800f59c:	b2db      	uxtb	r3, r3
 800f59e:	f003 0303 	and.w	r3, r3, #3
 800f5a2:	b2da      	uxtb	r2, r3
 800f5a4:	683b      	ldr	r3, [r7, #0]
 800f5a6:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hmmc->CSD[3] & 0x1C000000U) >> 26U);
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f5ac:	0e9b      	lsrs	r3, r3, #26
 800f5ae:	b2db      	uxtb	r3, r3
 800f5b0:	f003 0307 	and.w	r3, r3, #7
 800f5b4:	b2da      	uxtb	r2, r3
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hmmc->CSD[3] & 0x03C00000U) >> 22U);
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f5be:	0d9b      	lsrs	r3, r3, #22
 800f5c0:	b2db      	uxtb	r3, r3
 800f5c2:	f003 030f 	and.w	r3, r3, #15
 800f5c6:	b2da      	uxtb	r2, r3
 800f5c8:	683b      	ldr	r3, [r7, #0]
 800f5ca:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hmmc->CSD[3] & 0x00200000U) >> 21U);
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f5d0:	0d5b      	lsrs	r3, r3, #21
 800f5d2:	b2db      	uxtb	r3, r3
 800f5d4:	f003 0301 	and.w	r3, r3, #1
 800f5d8:	b2da      	uxtb	r2, r3
 800f5da:	683b      	ldr	r3, [r7, #0]
 800f5dc:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800f5e0:	683b      	ldr	r3, [r7, #0]
 800f5e2:	2200      	movs	r2, #0
 800f5e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hmmc->CSD[3] & 0x00010000U) >> 16U);
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f5ec:	0c1b      	lsrs	r3, r3, #16
 800f5ee:	b2db      	uxtb	r3, r3
 800f5f0:	f003 0301 	and.w	r3, r3, #1
 800f5f4:	b2da      	uxtb	r2, r3
 800f5f6:	683b      	ldr	r3, [r7, #0]
 800f5f8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hmmc->CSD[3] & 0x00008000U) >> 15U);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f600:	0bdb      	lsrs	r3, r3, #15
 800f602:	b2db      	uxtb	r3, r3
 800f604:	f003 0301 	and.w	r3, r3, #1
 800f608:	b2da      	uxtb	r2, r3
 800f60a:	683b      	ldr	r3, [r7, #0]
 800f60c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hmmc->CSD[3] & 0x00004000U) >> 14U);
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f614:	0b9b      	lsrs	r3, r3, #14
 800f616:	b2db      	uxtb	r3, r3
 800f618:	f003 0301 	and.w	r3, r3, #1
 800f61c:	b2da      	uxtb	r2, r3
 800f61e:	683b      	ldr	r3, [r7, #0]
 800f620:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00002000U) >> 13U);
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f628:	0b5b      	lsrs	r3, r3, #13
 800f62a:	b2db      	uxtb	r3, r3
 800f62c:	f003 0301 	and.w	r3, r3, #1
 800f630:	b2da      	uxtb	r2, r3
 800f632:	683b      	ldr	r3, [r7, #0]
 800f634:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00001000U) >> 12U);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f63c:	0b1b      	lsrs	r3, r3, #12
 800f63e:	b2db      	uxtb	r3, r3
 800f640:	f003 0301 	and.w	r3, r3, #1
 800f644:	b2da      	uxtb	r2, r3
 800f646:	683b      	ldr	r3, [r7, #0]
 800f648:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hmmc->CSD[3] & 0x00000C00U) >> 10U);
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f650:	0a9b      	lsrs	r3, r3, #10
 800f652:	b2db      	uxtb	r3, r3
 800f654:	f003 0303 	and.w	r3, r3, #3
 800f658:	b2da      	uxtb	r2, r3
 800f65a:	683b      	ldr	r3, [r7, #0]
 800f65c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hmmc->CSD[3] & 0x00000300U) >> 8U);
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f664:	0a1b      	lsrs	r3, r3, #8
 800f666:	b2db      	uxtb	r3, r3
 800f668:	f003 0303 	and.w	r3, r3, #3
 800f66c:	b2da      	uxtb	r2, r3
 800f66e:	683b      	ldr	r3, [r7, #0]
 800f670:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hmmc->CSD[3] & 0x000000FEU) >> 1U);
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f678:	085b      	lsrs	r3, r3, #1
 800f67a:	b2db      	uxtb	r3, r3
 800f67c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f680:	b2da      	uxtb	r2, r3
 800f682:	683b      	ldr	r3, [r7, #0]
 800f684:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	2201      	movs	r2, #1
 800f68c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800f690:	2300      	movs	r3, #0
}
 800f692:	4618      	mov	r0, r3
 800f694:	3710      	adds	r7, #16
 800f696:	46bd      	mov	sp, r7
 800f698:	bd80      	pop	{r7, pc}
 800f69a:	bf00      	nop
 800f69c:	004005ff 	.word	0x004005ff

0800f6a0 <HAL_MMC_GetCardExtCSD>:
  *         Extended CSD register parameters
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pExtCSD, uint32_t Timeout)
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b08e      	sub	sp, #56	@ 0x38
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	60f8      	str	r0, [r7, #12]
 800f6a8:	60b9      	str	r1, [r7, #8]
 800f6aa:	607a      	str	r2, [r7, #4]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f6ac:	f7fc fe42 	bl	800c334 <HAL_GetTick>
 800f6b0:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t count;
  uint32_t *tmp_buf;

  if(NULL == pExtCSD)
 800f6b2:	68bb      	ldr	r3, [r7, #8]
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d107      	bne.n	800f6c8 <HAL_MMC_GetCardExtCSD+0x28>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f6bc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800f6c4:	2301      	movs	r3, #1
 800f6c6:	e0cf      	b.n	800f868 <HAL_MMC_GetCardExtCSD+0x1c8>
  }

  if(hmmc->State == HAL_MMC_STATE_READY)
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f6ce:	b2db      	uxtb	r3, r3
 800f6d0:	2b01      	cmp	r3, #1
 800f6d2:	f040 80c8 	bne.w	800f866 <HAL_MMC_GetCardExtCSD+0x1c6>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	2200      	movs	r2, #0
 800f6da:	639a      	str	r2, [r3, #56]	@ 0x38

    hmmc->State = HAL_MMC_STATE_BUSY;
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	2203      	movs	r2, #3
 800f6e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0;
 800f6e4:	68fb      	ldr	r3, [r7, #12]
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	2200      	movs	r2, #0
 800f6ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Initiaize the destination pointer */
    tmp_buf = pExtCSD;
 800f6ec:	68bb      	ldr	r3, [r7, #8]
 800f6ee:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f6f0:	f04f 33ff 	mov.w	r3, #4294967295
 800f6f4:	613b      	str	r3, [r7, #16]
    config.DataLength    = 512;
 800f6f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f6fa:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800f6fc:	2390      	movs	r3, #144	@ 0x90
 800f6fe:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800f700:	2302      	movs	r3, #2
 800f702:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800f704:	2300      	movs	r3, #0
 800f706:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 800f708:	2301      	movs	r3, #1
 800f70a:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDIO_ConfigData(hmmc->Instance, &config);
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	f107 0210 	add.w	r2, r7, #16
 800f714:	4611      	mov	r1, r2
 800f716:	4618      	mov	r0, r3
 800f718:	f005 fe65 	bl	80153e6 <SDIO_ConfigData>

    /* Send ExtCSD Read command to Card */
    errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	2100      	movs	r1, #0
 800f722:	4618      	mov	r0, r3
 800f724:	f006 f85d 	bl	80157e2 <SDMMC_CmdSendEXTCSD>
 800f728:	62b8      	str	r0, [r7, #40]	@ 0x28
    if(errorstate != HAL_MMC_ERROR_NONE)
 800f72a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d045      	beq.n	800f7bc <HAL_MMC_GetCardExtCSD+0x11c>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	4a4e      	ldr	r2, [pc, #312]	@ (800f870 <HAL_MMC_GetCardExtCSD+0x1d0>)
 800f736:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= errorstate;
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f73c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f73e:	431a      	orrs	r2, r3
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->State = HAL_MMC_STATE_READY;
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	2201      	movs	r2, #1
 800f748:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800f74c:	2301      	movs	r3, #1
 800f74e:	e08b      	b.n	800f868 <HAL_MMC_GetCardExtCSD+0x1c8>
    }

    /* Poll on SDMMC flags */
    while(!__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
    {
      if(__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_RXFIFOHF))
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f756:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d013      	beq.n	800f786 <HAL_MMC_GetCardExtCSD+0xe6>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800f75e:	2300      	movs	r3, #0
 800f760:	637b      	str	r3, [r7, #52]	@ 0x34
 800f762:	e00d      	b.n	800f780 <HAL_MMC_GetCardExtCSD+0xe0>
        {
          *tmp_buf = SDIO_ReadFIFO(hmmc->Instance);
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	4618      	mov	r0, r3
 800f76a:	f005 fdaa 	bl	80152c2 <SDIO_ReadFIFO>
 800f76e:	4602      	mov	r2, r0
 800f770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f772:	601a      	str	r2, [r3, #0]
          tmp_buf++;
 800f774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f776:	3304      	adds	r3, #4
 800f778:	633b      	str	r3, [r7, #48]	@ 0x30
        for(count = 0U; count < 8U; count++)
 800f77a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f77c:	3301      	adds	r3, #1
 800f77e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f782:	2b07      	cmp	r3, #7
 800f784:	d9ee      	bls.n	800f764 <HAL_MMC_GetCardExtCSD+0xc4>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800f786:	f7fc fdd5 	bl	800c334 <HAL_GetTick>
 800f78a:	4602      	mov	r2, r0
 800f78c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f78e:	1ad3      	subs	r3, r2, r3
 800f790:	687a      	ldr	r2, [r7, #4]
 800f792:	429a      	cmp	r2, r3
 800f794:	d902      	bls.n	800f79c <HAL_MMC_GetCardExtCSD+0xfc>
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d10f      	bne.n	800f7bc <HAL_MMC_GetCardExtCSD+0x11c>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	4a33      	ldr	r2, [pc, #204]	@ (800f870 <HAL_MMC_GetCardExtCSD+0x1d0>)
 800f7a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7a8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->State= HAL_MMC_STATE_READY;
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	2201      	movs	r2, #1
 800f7b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        return HAL_TIMEOUT;
 800f7b8:	2303      	movs	r3, #3
 800f7ba:	e055      	b.n	800f868 <HAL_MMC_GetCardExtCSD+0x1c8>
    while(!__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f7c2:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d0c2      	beq.n	800f750 <HAL_MMC_GetCardExtCSD+0xb0>
      }
    }

    /* Get error state */
    if(__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_DTIMEOUT))
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f7d0:	f003 0308 	and.w	r3, r3, #8
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d00f      	beq.n	800f7f8 <HAL_MMC_GetCardExtCSD+0x158>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	4a24      	ldr	r2, [pc, #144]	@ (800f870 <HAL_MMC_GetCardExtCSD+0x1d0>)
 800f7de:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7e4:	f043 0208 	orr.w	r2, r3, #8
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->State = HAL_MMC_STATE_READY;
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	2201      	movs	r2, #1
 800f7f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800f7f4:	2301      	movs	r3, #1
 800f7f6:	e037      	b.n	800f868 <HAL_MMC_GetCardExtCSD+0x1c8>
    }
    else if(__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_DCRCFAIL))
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f7fe:	f003 0302 	and.w	r3, r3, #2
 800f802:	2b00      	cmp	r3, #0
 800f804:	d00f      	beq.n	800f826 <HAL_MMC_GetCardExtCSD+0x186>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800f806:	68fb      	ldr	r3, [r7, #12]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	4a19      	ldr	r2, [pc, #100]	@ (800f870 <HAL_MMC_GetCardExtCSD+0x1d0>)
 800f80c:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f812:	f043 0202 	orr.w	r2, r3, #2
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->State = HAL_MMC_STATE_READY;
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	2201      	movs	r2, #1
 800f81e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800f822:	2301      	movs	r3, #1
 800f824:	e020      	b.n	800f868 <HAL_MMC_GetCardExtCSD+0x1c8>
    }
    else if(__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_RXOVERR))
 800f826:	68fb      	ldr	r3, [r7, #12]
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f82c:	f003 0320 	and.w	r3, r3, #32
 800f830:	2b00      	cmp	r3, #0
 800f832:	d00f      	beq.n	800f854 <HAL_MMC_GetCardExtCSD+0x1b4>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	4a0d      	ldr	r2, [pc, #52]	@ (800f870 <HAL_MMC_GetCardExtCSD+0x1d0>)
 800f83a:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f840:	f043 0220 	orr.w	r2, r3, #32
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->State = HAL_MMC_STATE_READY;
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	2201      	movs	r2, #1
 800f84c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800f850:	2301      	movs	r3, #1
 800f852:	e009      	b.n	800f868 <HAL_MMC_GetCardExtCSD+0x1c8>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_DATA_FLAGS);
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	f240 523a 	movw	r2, #1338	@ 0x53a
 800f85c:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->State = HAL_MMC_STATE_READY;
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	2201      	movs	r2, #1
 800f862:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800f866:	2300      	movs	r3, #0
}
 800f868:	4618      	mov	r0, r3
 800f86a:	3738      	adds	r7, #56	@ 0x38
 800f86c:	46bd      	mov	sp, r7
 800f86e:	bd80      	pop	{r7, pc}
 800f870:	004005ff 	.word	0x004005ff

0800f874 <HAL_MMC_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_ConfigWideBusOperation(MMC_HandleTypeDef *hmmc, uint32_t WideMode)
{
 800f874:	b5b0      	push	{r4, r5, r7, lr}
 800f876:	b090      	sub	sp, #64	@ 0x40
 800f878:	af04      	add	r7, sp, #16
 800f87a:	6078      	str	r0, [r7, #4]
 800f87c:	6039      	str	r1, [r7, #0]
  uint32_t count;
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t response = 0U;
 800f87e:	2300      	movs	r3, #0
 800f880:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hmmc->State = HAL_MMC_STATE_BUSY;
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	2203      	movs	r2, #3
 800f886:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  errorstate = MMC_PwrClassUpdate(hmmc, WideMode);
 800f88a:	6839      	ldr	r1, [r7, #0]
 800f88c:	6878      	ldr	r0, [r7, #4]
 800f88e:	f000 fcb5 	bl	80101fc <MMC_PwrClassUpdate>
 800f892:	62b8      	str	r0, [r7, #40]	@ 0x28

  if(errorstate == HAL_MMC_ERROR_NONE)
 800f894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f896:	2b00      	cmp	r3, #0
 800f898:	d17d      	bne.n	800f996 <HAL_MMC_ConfigWideBusOperation+0x122>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800f89a:	683b      	ldr	r3, [r7, #0]
 800f89c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f8a0:	d107      	bne.n	800f8b2 <HAL_MMC_ConfigWideBusOperation+0x3e>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70200U);
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	4948      	ldr	r1, [pc, #288]	@ (800f9c8 <HAL_MMC_ConfigWideBusOperation+0x154>)
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	f005 ff78 	bl	801579e <SDMMC_CmdSwitch>
 800f8ae:	62b8      	str	r0, [r7, #40]	@ 0x28
 800f8b0:	e019      	b.n	800f8e6 <HAL_MMC_ConfigWideBusOperation+0x72>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f8b8:	d107      	bne.n	800f8ca <HAL_MMC_ConfigWideBusOperation+0x56>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70100U);
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	4943      	ldr	r1, [pc, #268]	@ (800f9cc <HAL_MMC_ConfigWideBusOperation+0x158>)
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	f005 ff6c 	bl	801579e <SDMMC_CmdSwitch>
 800f8c6:	62b8      	str	r0, [r7, #40]	@ 0x28
 800f8c8:	e00d      	b.n	800f8e6 <HAL_MMC_ConfigWideBusOperation+0x72>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800f8ca:	683b      	ldr	r3, [r7, #0]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d107      	bne.n	800f8e0 <HAL_MMC_ConfigWideBusOperation+0x6c>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70000U);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	493e      	ldr	r1, [pc, #248]	@ (800f9d0 <HAL_MMC_ConfigWideBusOperation+0x15c>)
 800f8d6:	4618      	mov	r0, r3
 800f8d8:	f005 ff61 	bl	801579e <SDMMC_CmdSwitch>
 800f8dc:	62b8      	str	r0, [r7, #40]	@ 0x28
 800f8de:	e002      	b.n	800f8e6 <HAL_MMC_ConfigWideBusOperation+0x72>
    }
    else
    {
      /* WideMode is not a valid argument*/
      errorstate = HAL_MMC_ERROR_PARAM;
 800f8e0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f8e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Check for switch error and violation of the trial number of sending CMD 13 */
    if(errorstate == HAL_MMC_ERROR_NONE)
 800f8e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d154      	bne.n	800f996 <HAL_MMC_ConfigWideBusOperation+0x122>
    {
      /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
      count = SDMMC_MAX_TRIAL;
 800f8ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f8f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      do
      {
        errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	681a      	ldr	r2, [r3, #0]
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f8fa:	041b      	lsls	r3, r3, #16
 800f8fc:	4619      	mov	r1, r3
 800f8fe:	4610      	mov	r0, r2
 800f900:	f005 ff0c 	bl	801571c <SDMMC_CmdSendStatus>
 800f904:	62b8      	str	r0, [r7, #40]	@ 0x28
        if(errorstate != HAL_MMC_ERROR_NONE)
 800f906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d112      	bne.n	800f932 <HAL_MMC_ConfigWideBusOperation+0xbe>
        {
          break;
        }
        
        /* Get command response */
        response = SDIO_GetResponse(hmmc->Instance, SDIO_RESP1);
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	2100      	movs	r1, #0
 800f912:	4618      	mov	r0, r3
 800f914:	f005 fd54 	bl	80153c0 <SDIO_GetResponse>
 800f918:	6278      	str	r0, [r7, #36]	@ 0x24
        count--;
 800f91a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f91c:	3b01      	subs	r3, #1
 800f91e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }while(((response & 0x100U) == 0U) && (count != 0U));
 800f920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f922:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f926:	2b00      	cmp	r3, #0
 800f928:	d104      	bne.n	800f934 <HAL_MMC_ConfigWideBusOperation+0xc0>
 800f92a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d1e0      	bne.n	800f8f2 <HAL_MMC_ConfigWideBusOperation+0x7e>
 800f930:	e000      	b.n	800f934 <HAL_MMC_ConfigWideBusOperation+0xc0>
          break;
 800f932:	bf00      	nop

      /* Check the status after the switch command execution */
      if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 800f934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f936:	2b00      	cmp	r3, #0
 800f938:	d027      	beq.n	800f98a <HAL_MMC_ConfigWideBusOperation+0x116>
 800f93a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d124      	bne.n	800f98a <HAL_MMC_ConfigWideBusOperation+0x116>
      {
        /* Check the bit SWITCH_ERROR of the device status */
        if ((response & 0x80U) != 0U)
 800f940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f946:	2b00      	cmp	r3, #0
 800f948:	d003      	beq.n	800f952 <HAL_MMC_ConfigWideBusOperation+0xde>
        {
          errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800f94a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800f94e:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((response & 0x80U) != 0U)
 800f950:	e021      	b.n	800f996 <HAL_MMC_ConfigWideBusOperation+0x122>
        }
        else
        {
          /* Configure the SDIO peripheral */
          Init = hmmc->Init;
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	f107 040c 	add.w	r4, r7, #12
 800f958:	1d1d      	adds	r5, r3, #4
 800f95a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f95c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f95e:	e895 0003 	ldmia.w	r5, {r0, r1}
 800f962:	e884 0003 	stmia.w	r4, {r0, r1}
          Init.BusWide = WideMode;
 800f966:	683b      	ldr	r3, [r7, #0]
 800f968:	61bb      	str	r3, [r7, #24]
          (void)SDIO_Init(hmmc->Instance, Init);
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681d      	ldr	r5, [r3, #0]
 800f96e:	466c      	mov	r4, sp
 800f970:	f107 0318 	add.w	r3, r7, #24
 800f974:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f978:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f97c:	f107 030c 	add.w	r3, r7, #12
 800f980:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f982:	4628      	mov	r0, r5
 800f984:	f005 fc72 	bl	801526c <SDIO_Init>
        if ((response & 0x80U) != 0U)
 800f988:	e005      	b.n	800f996 <HAL_MMC_ConfigWideBusOperation+0x122>
        }
      }
      else if (count == 0U)
 800f98a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d102      	bne.n	800f996 <HAL_MMC_ConfigWideBusOperation+0x122>
      {
        errorstate = SDMMC_ERROR_TIMEOUT;
 800f990:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800f994:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
    }
  }

  /* Change State */
  hmmc->State = HAL_MMC_STATE_READY;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	2201      	movs	r2, #1
 800f99a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(errorstate != HAL_MMC_ERROR_NONE)
 800f99e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d00b      	beq.n	800f9bc <HAL_MMC_ConfigWideBusOperation+0x148>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	4a0a      	ldr	r2, [pc, #40]	@ (800f9d4 <HAL_MMC_ConfigWideBusOperation+0x160>)
 800f9aa:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f9b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9b2:	431a      	orrs	r2, r3
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800f9b8:	2301      	movs	r3, #1
 800f9ba:	e000      	b.n	800f9be <HAL_MMC_ConfigWideBusOperation+0x14a>
  }

  return HAL_OK;
 800f9bc:	2300      	movs	r3, #0
}
 800f9be:	4618      	mov	r0, r3
 800f9c0:	3730      	adds	r7, #48	@ 0x30
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	bdb0      	pop	{r4, r5, r7, pc}
 800f9c6:	bf00      	nop
 800f9c8:	03b70200 	.word	0x03b70200
 800f9cc:	03b70100 	.word	0x03b70100
 800f9d0:	03b70000 	.word	0x03b70000
 800f9d4:	004005ff 	.word	0x004005ff

0800f9d8 <HAL_MMC_GetCardState>:
  * @brief  Gets the current mmc card data state.
  * @param  hmmc: pointer to MMC handle
  * @retval Card state
  */
HAL_MMC_CardStateTypeDef HAL_MMC_GetCardState(MMC_HandleTypeDef *hmmc)
{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	b086      	sub	sp, #24
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0U;
 800f9e0:	2300      	movs	r3, #0
 800f9e2:	60fb      	str	r3, [r7, #12]

  errorstate = MMC_SendStatus(hmmc, &resp1);
 800f9e4:	f107 030c 	add.w	r3, r7, #12
 800f9e8:	4619      	mov	r1, r3
 800f9ea:	6878      	ldr	r0, [r7, #4]
 800f9ec:	f000 fa89 	bl	800ff02 <MMC_SendStatus>
 800f9f0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_MMC_ERROR_NONE)
 800f9f2:	697b      	ldr	r3, [r7, #20]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d005      	beq.n	800fa04 <HAL_MMC_GetCardState+0x2c>
  {
    hmmc->ErrorCode |= errorstate;
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f9fc:	697b      	ldr	r3, [r7, #20]
 800f9fe:	431a      	orrs	r2, r3
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	0a5b      	lsrs	r3, r3, #9
 800fa08:	f003 030f 	and.w	r3, r3, #15
 800fa0c:	613b      	str	r3, [r7, #16]

  return (HAL_MMC_CardStateTypeDef)cardstate;
 800fa0e:	693b      	ldr	r3, [r7, #16]
}
 800fa10:	4618      	mov	r0, r3
 800fa12:	3718      	adds	r7, #24
 800fa14:	46bd      	mov	sp, r7
 800fa16:	bd80      	pop	{r7, pc}

0800fa18 <MMC_DMATransmitCplt>:
  * @brief  DMA MMC transmit process complete callback 
  * @param  hdma: DMA handle
  * @retval None
  */
static void MMC_DMATransmitCplt(DMA_HandleTypeDef *hdma)     
{
 800fa18:	b480      	push	{r7}
 800fa1a:	b085      	sub	sp, #20
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	6078      	str	r0, [r7, #4]
  MMC_HandleTypeDef* hmmc = (MMC_HandleTypeDef* )(hdma->Parent);
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa24:	60fb      	str	r3, [r7, #12]
  
  /* Enable DATAEND Interrupt */
  __HAL_MMC_ENABLE_IT(hmmc, (SDIO_IT_DATAEND));
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800fa34:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800fa36:	bf00      	nop
 800fa38:	3714      	adds	r7, #20
 800fa3a:	46bd      	mov	sp, r7
 800fa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa40:	4770      	bx	lr

0800fa42 <MMC_DMAReceiveCplt>:
  * @brief  DMA MMC receive process complete callback 
  * @param  hdma: DMA handle
  * @retval None
  */
static void MMC_DMAReceiveCplt(DMA_HandleTypeDef *hdma)  
{
 800fa42:	b580      	push	{r7, lr}
 800fa44:	b084      	sub	sp, #16
 800fa46:	af00      	add	r7, sp, #0
 800fa48:	6078      	str	r0, [r7, #4]
  MMC_HandleTypeDef* hmmc = (MMC_HandleTypeDef* )(hdma->Parent);
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa4e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;
  
  /* Send stop command in multiblock write */
  if(hmmc->Context == (MMC_CONTEXT_READ_MULTIPLE_BLOCK | MMC_CONTEXT_DMA))
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa54:	2b82      	cmp	r3, #130	@ 0x82
 800fa56:	d111      	bne.n	800fa7c <MMC_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hmmc->Instance);
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	4618      	mov	r0, r3
 800fa5e:	f005 fd99 	bl	8015594 <SDMMC_CmdStopTransfer>
 800fa62:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_MMC_ERROR_NONE)
 800fa64:	68bb      	ldr	r3, [r7, #8]
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d008      	beq.n	800fa7c <MMC_DMAReceiveCplt+0x3a>
    {
      hmmc->ErrorCode |= errorstate;
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fa6e:	68bb      	ldr	r3, [r7, #8]
 800fa70:	431a      	orrs	r2, r3
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_MMC_REGISTER_CALLBACKS) && (USE_HAL_MMC_REGISTER_CALLBACKS == 1U)
      hmmc->ErrorCallback(hmmc);
#else
      HAL_MMC_ErrorCallback(hmmc);
 800fa76:	68f8      	ldr	r0, [r7, #12]
 800fa78:	f7f9 f992 	bl	8008da0 <HAL_MMC_ErrorCallback>
    }
  }
  
  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the MMC DCTRL register */
  hmmc->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	f022 0208 	bic.w	r2, r2, #8
 800fa8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Clear all the static flags */
  __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_DATA_FLAGS);
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	f240 523a 	movw	r2, #1338	@ 0x53a
 800fa94:	639a      	str	r2, [r3, #56]	@ 0x38
  
  hmmc->State = HAL_MMC_STATE_READY;
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	2201      	movs	r2, #1
 800fa9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

#if defined (USE_HAL_MMC_REGISTER_CALLBACKS) && (USE_HAL_MMC_REGISTER_CALLBACKS == 1U)
  hmmc->RxCpltCallback(hmmc);
#else
  HAL_MMC_RxCpltCallback(hmmc);
 800fa9e:	68f8      	ldr	r0, [r7, #12]
 800faa0:	f7f9 f974 	bl	8008d8c <HAL_MMC_RxCpltCallback>
#endif
}
 800faa4:	bf00      	nop
 800faa6:	3710      	adds	r7, #16
 800faa8:	46bd      	mov	sp, r7
 800faaa:	bd80      	pop	{r7, pc}

0800faac <MMC_DMAError>:
  * @brief  DMA MMC communication error callback 
  * @param  hdma: DMA handle
  * @retval None
  */
static void MMC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800faac:	b580      	push	{r7, lr}
 800faae:	b086      	sub	sp, #24
 800fab0:	af00      	add	r7, sp, #0
 800fab2:	6078      	str	r0, [r7, #4]
  MMC_HandleTypeDef* hmmc = (MMC_HandleTypeDef* )(hdma->Parent);
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fab8:	617b      	str	r3, [r7, #20]
  HAL_MMC_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;
  
  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800faba:	6878      	ldr	r0, [r7, #4]
 800fabc:	f7fe fc90 	bl	800e3e0 <HAL_DMA_GetError>
 800fac0:	4603      	mov	r3, r0
 800fac2:	2b02      	cmp	r3, #2
 800fac4:	d03b      	beq.n	800fb3e <MMC_DMAError+0x92>
  {
    RxErrorCode = hmmc->hdmarx->ErrorCode;
 800fac6:	697b      	ldr	r3, [r7, #20]
 800fac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800faca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800facc:	613b      	str	r3, [r7, #16]
    TxErrorCode = hmmc->hdmatx->ErrorCode;  
 800face:	697b      	ldr	r3, [r7, #20]
 800fad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fad4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800fad6:	693b      	ldr	r3, [r7, #16]
 800fad8:	2b01      	cmp	r3, #1
 800fada:	d002      	beq.n	800fae2 <MMC_DMAError+0x36>
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	2b01      	cmp	r3, #1
 800fae0:	d12a      	bne.n	800fb38 <MMC_DMAError+0x8c>
    {
      /* Clear All flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800fae2:	697b      	ldr	r3, [r7, #20]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	4a18      	ldr	r2, [pc, #96]	@ (800fb48 <MMC_DMAError+0x9c>)
 800fae8:	639a      	str	r2, [r3, #56]	@ 0x38
      
      /* Disable All interrupts */
      __HAL_MMC_DISABLE_IT(hmmc, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800faea:	697b      	ldr	r3, [r7, #20]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800faf0:	697b      	ldr	r3, [r7, #20]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800faf8:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
      
      hmmc->ErrorCode |= HAL_MMC_ERROR_DMA;
 800fafa:	697b      	ldr	r3, [r7, #20]
 800fafc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fafe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800fb02:	697b      	ldr	r3, [r7, #20]
 800fb04:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_MMC_GetCardState(hmmc);
 800fb06:	6978      	ldr	r0, [r7, #20]
 800fb08:	f7ff ff66 	bl	800f9d8 <HAL_MMC_GetCardState>
 800fb0c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_MMC_CARD_RECEIVING) || (CardState == HAL_MMC_CARD_SENDING))
 800fb0e:	68bb      	ldr	r3, [r7, #8]
 800fb10:	2b06      	cmp	r3, #6
 800fb12:	d002      	beq.n	800fb1a <MMC_DMAError+0x6e>
 800fb14:	68bb      	ldr	r3, [r7, #8]
 800fb16:	2b05      	cmp	r3, #5
 800fb18:	d10a      	bne.n	800fb30 <MMC_DMAError+0x84>
      {
        hmmc->ErrorCode |= SDMMC_CmdStopTransfer(hmmc->Instance);
 800fb1a:	697b      	ldr	r3, [r7, #20]
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	4618      	mov	r0, r3
 800fb20:	f005 fd38 	bl	8015594 <SDMMC_CmdStopTransfer>
 800fb24:	4602      	mov	r2, r0
 800fb26:	697b      	ldr	r3, [r7, #20]
 800fb28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb2a:	431a      	orrs	r2, r3
 800fb2c:	697b      	ldr	r3, [r7, #20]
 800fb2e:	639a      	str	r2, [r3, #56]	@ 0x38
      }
      
      hmmc->State= HAL_MMC_STATE_READY;
 800fb30:	697b      	ldr	r3, [r7, #20]
 800fb32:	2201      	movs	r2, #1
 800fb34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }
    
#if defined (USE_HAL_MMC_REGISTER_CALLBACKS) && (USE_HAL_MMC_REGISTER_CALLBACKS == 1U)
    hmmc->ErrorCallback(hmmc);
#else
    HAL_MMC_ErrorCallback(hmmc);
 800fb38:	6978      	ldr	r0, [r7, #20]
 800fb3a:	f7f9 f931 	bl	8008da0 <HAL_MMC_ErrorCallback>
#endif
  }
}
 800fb3e:	bf00      	nop
 800fb40:	3718      	adds	r7, #24
 800fb42:	46bd      	mov	sp, r7
 800fb44:	bd80      	pop	{r7, pc}
 800fb46:	bf00      	nop
 800fb48:	004005ff 	.word	0x004005ff

0800fb4c <MMC_DMATxAbort>:
  * @brief  DMA MMC Tx Abort callback 
  * @param  hdma: DMA handle
  * @retval None
  */
static void MMC_DMATxAbort(DMA_HandleTypeDef *hdma)   
{
 800fb4c:	b580      	push	{r7, lr}
 800fb4e:	b084      	sub	sp, #16
 800fb50:	af00      	add	r7, sp, #0
 800fb52:	6078      	str	r0, [r7, #4]
  MMC_HandleTypeDef* hmmc = (MMC_HandleTypeDef* )(hdma->Parent);
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb58:	60fb      	str	r3, [r7, #12]
  HAL_MMC_CardStateTypeDef CardState;
  
  if(hmmc->hdmatx != NULL)
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d002      	beq.n	800fb68 <MMC_DMATxAbort+0x1c>
  {
    hmmc->hdmatx = NULL;
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	2200      	movs	r2, #0
 800fb66:	641a      	str	r2, [r3, #64]	@ 0x40
  }
  
  /* All DMA channels are aborted */
  if(hmmc->hdmarx == NULL)
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d126      	bne.n	800fbbe <MMC_DMATxAbort+0x72>
  {
    CardState = HAL_MMC_GetCardState(hmmc);
 800fb70:	68f8      	ldr	r0, [r7, #12]
 800fb72:	f7ff ff31 	bl	800f9d8 <HAL_MMC_GetCardState>
 800fb76:	60b8      	str	r0, [r7, #8]
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->State = HAL_MMC_STATE_READY;
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	2201      	movs	r2, #1
 800fb82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    if((CardState == HAL_MMC_CARD_RECEIVING) || (CardState == HAL_MMC_CARD_SENDING))
 800fb86:	68bb      	ldr	r3, [r7, #8]
 800fb88:	2b06      	cmp	r3, #6
 800fb8a:	d002      	beq.n	800fb92 <MMC_DMATxAbort+0x46>
 800fb8c:	68bb      	ldr	r3, [r7, #8]
 800fb8e:	2b05      	cmp	r3, #5
 800fb90:	d115      	bne.n	800fbbe <MMC_DMATxAbort+0x72>
    {
      hmmc->ErrorCode |= SDMMC_CmdStopTransfer(hmmc->Instance);
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	4618      	mov	r0, r3
 800fb98:	f005 fcfc 	bl	8015594 <SDMMC_CmdStopTransfer>
 800fb9c:	4602      	mov	r2, r0
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fba2:	431a      	orrs	r2, r3
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	639a      	str	r2, [r3, #56]	@ 0x38
      
      if(hmmc->ErrorCode != HAL_MMC_ERROR_NONE)
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d003      	beq.n	800fbb8 <MMC_DMATxAbort+0x6c>
      {
#if defined (USE_HAL_MMC_REGISTER_CALLBACKS) && (USE_HAL_MMC_REGISTER_CALLBACKS == 1U)
        hmmc->AbortCpltCallback(hmmc);
#else
        HAL_MMC_AbortCallback(hmmc);
 800fbb0:	68f8      	ldr	r0, [r7, #12]
 800fbb2:	f7ff fbc7 	bl	800f344 <HAL_MMC_AbortCallback>
        HAL_MMC_ErrorCallback(hmmc);
#endif
      }
    }
  }
}
 800fbb6:	e002      	b.n	800fbbe <MMC_DMATxAbort+0x72>
        HAL_MMC_ErrorCallback(hmmc);
 800fbb8:	68f8      	ldr	r0, [r7, #12]
 800fbba:	f7f9 f8f1 	bl	8008da0 <HAL_MMC_ErrorCallback>
}
 800fbbe:	bf00      	nop
 800fbc0:	3710      	adds	r7, #16
 800fbc2:	46bd      	mov	sp, r7
 800fbc4:	bd80      	pop	{r7, pc}

0800fbc6 <MMC_DMARxAbort>:
  * @brief  DMA MMC Rx Abort callback 
  * @param  hdma: DMA handle
  * @retval None
  */
static void MMC_DMARxAbort(DMA_HandleTypeDef *hdma)   
{
 800fbc6:	b580      	push	{r7, lr}
 800fbc8:	b084      	sub	sp, #16
 800fbca:	af00      	add	r7, sp, #0
 800fbcc:	6078      	str	r0, [r7, #4]
  MMC_HandleTypeDef* hmmc = (MMC_HandleTypeDef* )(hdma->Parent);
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fbd2:	60fb      	str	r3, [r7, #12]
  HAL_MMC_CardStateTypeDef CardState;
  
  if(hmmc->hdmarx != NULL)
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d002      	beq.n	800fbe2 <MMC_DMARxAbort+0x1c>
  {
    hmmc->hdmarx = NULL;
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	2200      	movs	r2, #0
 800fbe0:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  
  /* All DMA channels are aborted */
  if(hmmc->hdmatx == NULL)
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d126      	bne.n	800fc38 <MMC_DMARxAbort+0x72>
  {
    CardState = HAL_MMC_GetCardState(hmmc);
 800fbea:	68f8      	ldr	r0, [r7, #12]
 800fbec:	f7ff fef4 	bl	800f9d8 <HAL_MMC_GetCardState>
 800fbf0:	60b8      	str	r0, [r7, #8]
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	2200      	movs	r2, #0
 800fbf6:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->State = HAL_MMC_STATE_READY;
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	2201      	movs	r2, #1
 800fbfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    if((CardState == HAL_MMC_CARD_RECEIVING) || (CardState == HAL_MMC_CARD_SENDING))
 800fc00:	68bb      	ldr	r3, [r7, #8]
 800fc02:	2b06      	cmp	r3, #6
 800fc04:	d002      	beq.n	800fc0c <MMC_DMARxAbort+0x46>
 800fc06:	68bb      	ldr	r3, [r7, #8]
 800fc08:	2b05      	cmp	r3, #5
 800fc0a:	d115      	bne.n	800fc38 <MMC_DMARxAbort+0x72>
    {
      hmmc->ErrorCode |= SDMMC_CmdStopTransfer(hmmc->Instance);
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	4618      	mov	r0, r3
 800fc12:	f005 fcbf 	bl	8015594 <SDMMC_CmdStopTransfer>
 800fc16:	4602      	mov	r2, r0
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc1c:	431a      	orrs	r2, r3
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	639a      	str	r2, [r3, #56]	@ 0x38
      
      if(hmmc->ErrorCode != HAL_MMC_ERROR_NONE)
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d003      	beq.n	800fc32 <MMC_DMARxAbort+0x6c>
      {
#if defined (USE_HAL_MMC_REGISTER_CALLBACKS) && (USE_HAL_MMC_REGISTER_CALLBACKS == 1U)
        hmmc->AbortCpltCallback(hmmc);
#else
        HAL_MMC_AbortCallback(hmmc);
 800fc2a:	68f8      	ldr	r0, [r7, #12]
 800fc2c:	f7ff fb8a 	bl	800f344 <HAL_MMC_AbortCallback>
        HAL_MMC_ErrorCallback(hmmc);
#endif
      }
    }
  }
}
 800fc30:	e002      	b.n	800fc38 <MMC_DMARxAbort+0x72>
        HAL_MMC_ErrorCallback(hmmc);
 800fc32:	68f8      	ldr	r0, [r7, #12]
 800fc34:	f7f9 f8b4 	bl	8008da0 <HAL_MMC_ErrorCallback>
}
 800fc38:	bf00      	nop
 800fc3a:	3710      	adds	r7, #16
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	bd80      	pop	{r7, pc}

0800fc40 <MMC_InitCard>:
  * @brief  Initializes the mmc card.
  * @param  hmmc: Pointer to MMC handle
  * @retval MMC Card error state
  */
static uint32_t MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 800fc40:	b5b0      	push	{r4, r5, r7, lr}
 800fc42:	b09a      	sub	sp, #104	@ 0x68
 800fc44:	af04      	add	r7, sp, #16
 800fc46:	6078      	str	r0, [r7, #4]
  HAL_MMC_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t mmc_rca = 2U;
 800fc48:	2302      	movs	r3, #2
 800fc4a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  MMC_InitTypeDef Init;

  /* Check the power State */
  if(SDIO_GetPowerState(hmmc->Instance) == 0U)
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	4618      	mov	r0, r3
 800fc54:	f005 fb6f 	bl	8015336 <SDIO_GetPowerState>
 800fc58:	4603      	mov	r3, r0
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d102      	bne.n	800fc64 <MMC_InitCard+0x24>
  {
    /* Power off */
    return HAL_MMC_ERROR_REQUEST_NOT_APPLICABLE;
 800fc5e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800fc62:	e0ec      	b.n	800fe3e <MMC_InitCard+0x1fe>
  }

  /* Send CMD2 ALL_SEND_CID */
  errorstate = SDMMC_CmdSendCID(hmmc->Instance);
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	4618      	mov	r0, r3
 800fc6a:	f005 fcf6 	bl	801565a <SDMMC_CmdSendCID>
 800fc6e:	6538      	str	r0, [r7, #80]	@ 0x50
  if(errorstate != HAL_MMC_ERROR_NONE)
 800fc70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d001      	beq.n	800fc7a <MMC_InitCard+0x3a>
  {
    return errorstate;
 800fc76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc78:	e0e1      	b.n	800fe3e <MMC_InitCard+0x1fe>
  }
  else
  {
    /* Get Card identification number data */
    hmmc->CID[0U] = SDIO_GetResponse(hmmc->Instance, SDIO_RESP1);
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	2100      	movs	r1, #0
 800fc80:	4618      	mov	r0, r3
 800fc82:	f005 fb9d 	bl	80153c0 <SDIO_GetResponse>
 800fc86:	4602      	mov	r2, r0
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	671a      	str	r2, [r3, #112]	@ 0x70
    hmmc->CID[1U] = SDIO_GetResponse(hmmc->Instance, SDIO_RESP2);
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	2104      	movs	r1, #4
 800fc92:	4618      	mov	r0, r3
 800fc94:	f005 fb94 	bl	80153c0 <SDIO_GetResponse>
 800fc98:	4602      	mov	r2, r0
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	675a      	str	r2, [r3, #116]	@ 0x74
    hmmc->CID[2U] = SDIO_GetResponse(hmmc->Instance, SDIO_RESP3);
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	2108      	movs	r1, #8
 800fca4:	4618      	mov	r0, r3
 800fca6:	f005 fb8b 	bl	80153c0 <SDIO_GetResponse>
 800fcaa:	4602      	mov	r2, r0
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	679a      	str	r2, [r3, #120]	@ 0x78
    hmmc->CID[3U] = SDIO_GetResponse(hmmc->Instance, SDIO_RESP4);
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	210c      	movs	r1, #12
 800fcb6:	4618      	mov	r0, r3
 800fcb8:	f005 fb82 	bl	80153c0 <SDIO_GetResponse>
 800fcbc:	4602      	mov	r2, r0
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	67da      	str	r2, [r3, #124]	@ 0x7c
  }

  /* Send CMD3 SET_REL_ADDR with RCA = 2 (should be greater than 1) */
  /* MMC Card publishes its RCA. */
  errorstate = SDMMC_CmdSetRelAddMmc(hmmc->Instance, mmc_rca);
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 800fcca:	4611      	mov	r1, r2
 800fccc:	4618      	mov	r0, r3
 800fcce:	f005 fd01 	bl	80156d4 <SDMMC_CmdSetRelAddMmc>
 800fcd2:	6538      	str	r0, [r7, #80]	@ 0x50
  if(errorstate != HAL_MMC_ERROR_NONE)
 800fcd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d001      	beq.n	800fcde <MMC_InitCard+0x9e>
  {
    return errorstate;
 800fcda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fcdc:	e0af      	b.n	800fe3e <MMC_InitCard+0x1fe>
  }

  /* Get the MMC card RCA */
  hmmc->MmcCard.RelCardAdd = mmc_rca;
 800fcde:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Send CMD9 SEND_CSD with argument as card's RCA */
  errorstate = SDMMC_CmdSendCSD(hmmc->Instance, (uint32_t)(hmmc->MmcCard.RelCardAdd << 16U));
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	681a      	ldr	r2, [r3, #0]
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fcee:	041b      	lsls	r3, r3, #16
 800fcf0:	4619      	mov	r1, r3
 800fcf2:	4610      	mov	r0, r2
 800fcf4:	f005 fccf 	bl	8015696 <SDMMC_CmdSendCSD>
 800fcf8:	6538      	str	r0, [r7, #80]	@ 0x50
  if(errorstate != HAL_MMC_ERROR_NONE)
 800fcfa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d001      	beq.n	800fd04 <MMC_InitCard+0xc4>
  {
    return errorstate;
 800fd00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fd02:	e09c      	b.n	800fe3e <MMC_InitCard+0x1fe>
  }
  else
  {
    /* Get Card Specific Data */
    hmmc->CSD[0U] = SDIO_GetResponse(hmmc->Instance, SDIO_RESP1);
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	2100      	movs	r1, #0
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	f005 fb58 	bl	80153c0 <SDIO_GetResponse>
 800fd10:	4602      	mov	r2, r0
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	661a      	str	r2, [r3, #96]	@ 0x60
    hmmc->CSD[1U] = SDIO_GetResponse(hmmc->Instance, SDIO_RESP2);
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	2104      	movs	r1, #4
 800fd1c:	4618      	mov	r0, r3
 800fd1e:	f005 fb4f 	bl	80153c0 <SDIO_GetResponse>
 800fd22:	4602      	mov	r2, r0
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	665a      	str	r2, [r3, #100]	@ 0x64
    hmmc->CSD[2U] = SDIO_GetResponse(hmmc->Instance, SDIO_RESP3);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	2108      	movs	r1, #8
 800fd2e:	4618      	mov	r0, r3
 800fd30:	f005 fb46 	bl	80153c0 <SDIO_GetResponse>
 800fd34:	4602      	mov	r2, r0
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	669a      	str	r2, [r3, #104]	@ 0x68
    hmmc->CSD[3U] = SDIO_GetResponse(hmmc->Instance, SDIO_RESP4);
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	210c      	movs	r1, #12
 800fd40:	4618      	mov	r0, r3
 800fd42:	f005 fb3d 	bl	80153c0 <SDIO_GetResponse>
 800fd46:	4602      	mov	r2, r0
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	66da      	str	r2, [r3, #108]	@ 0x6c
  }

  /* Get the Card Class */
  hmmc->MmcCard.Class = (SDIO_GetResponse(hmmc->Instance, SDIO_RESP2) >> 20U);
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	2104      	movs	r1, #4
 800fd52:	4618      	mov	r0, r3
 800fd54:	f005 fb34 	bl	80153c0 <SDIO_GetResponse>
 800fd58:	4603      	mov	r3, r0
 800fd5a:	0d1a      	lsrs	r2, r3, #20
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	6819      	ldr	r1, [r3, #0]
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fd68:	041b      	lsls	r3, r3, #16
 800fd6a:	2200      	movs	r2, #0
 800fd6c:	461c      	mov	r4, r3
 800fd6e:	4615      	mov	r5, r2
 800fd70:	4622      	mov	r2, r4
 800fd72:	462b      	mov	r3, r5
 800fd74:	4608      	mov	r0, r1
 800fd76:	f005 fc2f 	bl	80155d8 <SDMMC_CmdSelDesel>
 800fd7a:	6538      	str	r0, [r7, #80]	@ 0x50
  if(errorstate != HAL_MMC_ERROR_NONE)
 800fd7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d001      	beq.n	800fd86 <MMC_InitCard+0x146>
  {
    return errorstate;
 800fd82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fd84:	e05b      	b.n	800fe3e <MMC_InitCard+0x1fe>
  }

  /* Get CSD parameters */
  if (HAL_MMC_GetCardCSD(hmmc, &CSD) != HAL_OK)
 800fd86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fd8a:	4619      	mov	r1, r3
 800fd8c:	6878      	ldr	r0, [r7, #4]
 800fd8e:	f7ff fae3 	bl	800f358 <HAL_MMC_GetCardCSD>
 800fd92:	4603      	mov	r3, r0
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d002      	beq.n	800fd9e <MMC_InitCard+0x15e>
  {
    return hmmc->ErrorCode;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd9c:	e04f      	b.n	800fe3e <MMC_InitCard+0x1fe>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681a      	ldr	r2, [r3, #0]
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fda6:	041b      	lsls	r3, r3, #16
 800fda8:	4619      	mov	r1, r3
 800fdaa:	4610      	mov	r0, r2
 800fdac:	f005 fcb6 	bl	801571c <SDMMC_CmdSendStatus>
 800fdb0:	6538      	str	r0, [r7, #80]	@ 0x50
  if(errorstate != HAL_MMC_ERROR_NONE)
 800fdb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d005      	beq.n	800fdc4 <MMC_InitCard+0x184>
  {
    hmmc->ErrorCode |= errorstate;
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fdbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fdbe:	431a      	orrs	r2, r3
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  /* Get Extended CSD parameters */
  if (HAL_MMC_GetCardExtCSD(hmmc, hmmc->Ext_CSD, SDMMC_DATATIMEOUT) != HAL_OK)
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	3380      	adds	r3, #128	@ 0x80
 800fdc8:	f04f 32ff 	mov.w	r2, #4294967295
 800fdcc:	4619      	mov	r1, r3
 800fdce:	6878      	ldr	r0, [r7, #4]
 800fdd0:	f7ff fc66 	bl	800f6a0 <HAL_MMC_GetCardExtCSD>
 800fdd4:	4603      	mov	r3, r0
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d002      	beq.n	800fde0 <MMC_InitCard+0x1a0>
  {
    return hmmc->ErrorCode;
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdde:	e02e      	b.n	800fe3e <MMC_InitCard+0x1fe>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	681a      	ldr	r2, [r3, #0]
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fde8:	041b      	lsls	r3, r3, #16
 800fdea:	4619      	mov	r1, r3
 800fdec:	4610      	mov	r0, r2
 800fdee:	f005 fc95 	bl	801571c <SDMMC_CmdSendStatus>
 800fdf2:	6538      	str	r0, [r7, #80]	@ 0x50
  if(errorstate != HAL_MMC_ERROR_NONE)
 800fdf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d005      	beq.n	800fe06 <MMC_InitCard+0x1c6>
  {
    hmmc->ErrorCode |= errorstate;
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fdfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fe00:	431a      	orrs	r2, r3
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Configure the SDIO peripheral */
  Init = hmmc->Init;
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	f107 040c 	add.w	r4, r7, #12
 800fe0c:	1d1d      	adds	r5, r3, #4
 800fe0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fe10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fe12:	e895 0003 	ldmia.w	r5, {r0, r1}
 800fe16:	e884 0003 	stmia.w	r4, {r0, r1}
  Init.BusWide = SDIO_BUS_WIDE_1B;
 800fe1a:	2300      	movs	r3, #0
 800fe1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_Init(hmmc->Instance, Init);
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681d      	ldr	r5, [r3, #0]
 800fe22:	466c      	mov	r4, sp
 800fe24:	f107 0318 	add.w	r3, r7, #24
 800fe28:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800fe2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800fe30:	f107 030c 	add.w	r3, r7, #12
 800fe34:	cb0e      	ldmia	r3, {r1, r2, r3}
 800fe36:	4628      	mov	r0, r5
 800fe38:	f005 fa18 	bl	801526c <SDIO_Init>

  /* All cards are initialized */
  return HAL_MMC_ERROR_NONE;
 800fe3c:	2300      	movs	r3, #0
}
 800fe3e:	4618      	mov	r0, r3
 800fe40:	3758      	adds	r7, #88	@ 0x58
 800fe42:	46bd      	mov	sp, r7
 800fe44:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800fe48 <MMC_PowerON>:
  *         in the MMC handle.
  * @param  hmmc: Pointer to MMC handle
  * @retval error state
  */
static uint32_t MMC_PowerON(MMC_HandleTypeDef *hmmc)
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b086      	sub	sp, #24
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800fe50:	2300      	movs	r3, #0
 800fe52:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800fe54:	2300      	movs	r3, #0
 800fe56:	617b      	str	r3, [r7, #20]
 800fe58:	2300      	movs	r3, #0
 800fe5a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hmmc->Instance);
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	4618      	mov	r0, r3
 800fe62:	f005 fbdc 	bl	801561e <SDMMC_CmdGoIdleState>
 800fe66:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_MMC_ERROR_NONE)
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d027      	beq.n	800febe <MMC_PowerON+0x76>
  {
    return errorstate;
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	e034      	b.n	800fedc <MMC_PowerON+0x94>
  }

  while(validvoltage == 0U)
  {
    if(count++ == SDMMC_MAX_VOLT_TRIAL)
 800fe72:	68bb      	ldr	r3, [r7, #8]
 800fe74:	1c5a      	adds	r2, r3, #1
 800fe76:	60ba      	str	r2, [r7, #8]
 800fe78:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fe7c:	4293      	cmp	r3, r2
 800fe7e:	d102      	bne.n	800fe86 <MMC_PowerON+0x3e>
    {
      return HAL_MMC_ERROR_INVALID_VOLTRANGE;
 800fe80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800fe84:	e02a      	b.n	800fedc <MMC_PowerON+0x94>
    }

    /* SEND CMD1 APP_CMD with voltage range as argument */
    errorstate = SDMMC_CmdOpCondition(hmmc->Instance, MMC_VOLTAGE_RANGE);
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	4916      	ldr	r1, [pc, #88]	@ (800fee4 <MMC_PowerON+0x9c>)
 800fe8c:	4618      	mov	r0, r3
 800fe8e:	f005 fc67 	bl	8015760 <SDMMC_CmdOpCondition>
 800fe92:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_MMC_ERROR_NONE)
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d002      	beq.n	800fea0 <MMC_PowerON+0x58>
    {
      return HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 800fe9a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800fe9e:	e01d      	b.n	800fedc <MMC_PowerON+0x94>
    }

    /* Get command response */
    response = SDIO_GetResponse(hmmc->Instance, SDIO_RESP1);
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	2100      	movs	r1, #0
 800fea6:	4618      	mov	r0, r3
 800fea8:	f005 fa8a 	bl	80153c0 <SDIO_GetResponse>
 800feac:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800feae:	697b      	ldr	r3, [r7, #20]
 800feb0:	0fdb      	lsrs	r3, r3, #31
 800feb2:	2b01      	cmp	r3, #1
 800feb4:	d101      	bne.n	800feba <MMC_PowerON+0x72>
 800feb6:	2301      	movs	r3, #1
 800feb8:	e000      	b.n	800febc <MMC_PowerON+0x74>
 800feba:	2300      	movs	r3, #0
 800febc:	613b      	str	r3, [r7, #16]
  while(validvoltage == 0U)
 800febe:	693b      	ldr	r3, [r7, #16]
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d0d6      	beq.n	800fe72 <MMC_PowerON+0x2a>
  }

  /* When power routine is finished and command returns valid voltage */
  if (((response & (0xFF000000U)) >> 24U) == 0xC0U)
 800fec4:	697b      	ldr	r3, [r7, #20]
 800fec6:	0e1b      	lsrs	r3, r3, #24
 800fec8:	2bc0      	cmp	r3, #192	@ 0xc0
 800feca:	d103      	bne.n	800fed4 <MMC_PowerON+0x8c>
  {
    hmmc->MmcCard.CardType = MMC_HIGH_CAPACITY_CARD;
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	2201      	movs	r2, #1
 800fed0:	645a      	str	r2, [r3, #68]	@ 0x44
 800fed2:	e002      	b.n	800feda <MMC_PowerON+0x92>
  }
  else
  {
    hmmc->MmcCard.CardType = MMC_LOW_CAPACITY_CARD;
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	2200      	movs	r2, #0
 800fed8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return HAL_MMC_ERROR_NONE;
 800feda:	2300      	movs	r3, #0
}
 800fedc:	4618      	mov	r0, r3
 800fede:	3718      	adds	r7, #24
 800fee0:	46bd      	mov	sp, r7
 800fee2:	bd80      	pop	{r7, pc}
 800fee4:	c0ff8000 	.word	0xc0ff8000

0800fee8 <MMC_PowerOFF>:
  * @brief  Turns the SDIO output signals off.
  * @param  hmmc: Pointer to MMC handle
  * @retval None
  */
static void MMC_PowerOFF(MMC_HandleTypeDef *hmmc)
{
 800fee8:	b580      	push	{r7, lr}
 800feea:	b082      	sub	sp, #8
 800feec:	af00      	add	r7, sp, #0
 800feee:	6078      	str	r0, [r7, #4]
  /* Set Power State to OFF */
  (void)SDIO_PowerState_OFF(hmmc->Instance);
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	4618      	mov	r0, r3
 800fef6:	f005 fa10 	bl	801531a <SDIO_PowerState_OFF>
}
 800fefa:	bf00      	nop
 800fefc:	3708      	adds	r7, #8
 800fefe:	46bd      	mov	sp, r7
 800ff00:	bd80      	pop	{r7, pc}

0800ff02 <MMC_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the MMC card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t MMC_SendStatus(MMC_HandleTypeDef *hmmc, uint32_t *pCardStatus)
{
 800ff02:	b580      	push	{r7, lr}
 800ff04:	b084      	sub	sp, #16
 800ff06:	af00      	add	r7, sp, #0
 800ff08:	6078      	str	r0, [r7, #4]
 800ff0a:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800ff0c:	683b      	ldr	r3, [r7, #0]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d102      	bne.n	800ff18 <MMC_SendStatus+0x16>
  {
    return HAL_MMC_ERROR_PARAM;
 800ff12:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ff16:	e018      	b.n	800ff4a <MMC_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(hmmc->MmcCard.RelCardAdd << 16U));
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	681a      	ldr	r2, [r3, #0]
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ff20:	041b      	lsls	r3, r3, #16
 800ff22:	4619      	mov	r1, r3
 800ff24:	4610      	mov	r0, r2
 800ff26:	f005 fbf9 	bl	801571c <SDMMC_CmdSendStatus>
 800ff2a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_MMC_ERROR_NONE)
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d001      	beq.n	800ff36 <MMC_SendStatus+0x34>
  {
    return errorstate;
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	e009      	b.n	800ff4a <MMC_SendStatus+0x48>
  }

  /* Get MMC card status */
  *pCardStatus = SDIO_GetResponse(hmmc->Instance, SDIO_RESP1);
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	2100      	movs	r1, #0
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	f005 fa3f 	bl	80153c0 <SDIO_GetResponse>
 800ff42:	4602      	mov	r2, r0
 800ff44:	683b      	ldr	r3, [r7, #0]
 800ff46:	601a      	str	r2, [r3, #0]

  return HAL_MMC_ERROR_NONE;
 800ff48:	2300      	movs	r3, #0
}
 800ff4a:	4618      	mov	r0, r3
 800ff4c:	3710      	adds	r7, #16
 800ff4e:	46bd      	mov	sp, r7
 800ff50:	bd80      	pop	{r7, pc}
	...

0800ff54 <MMC_ReadExtCSD>:
  * @param  FieldIndex: Index of the field to be read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
static uint32_t MMC_ReadExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pFieldData, uint16_t FieldIndex, uint32_t Timeout)
{
 800ff54:	b580      	push	{r7, lr}
 800ff56:	b090      	sub	sp, #64	@ 0x40
 800ff58:	af00      	add	r7, sp, #0
 800ff5a:	60f8      	str	r0, [r7, #12]
 800ff5c:	60b9      	str	r1, [r7, #8]
 800ff5e:	603b      	str	r3, [r7, #0]
 800ff60:	4613      	mov	r3, r2
 800ff62:	80fb      	strh	r3, [r7, #6]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800ff64:	f7fc f9e6 	bl	800c334 <HAL_GetTick>
 800ff68:	6378      	str	r0, [r7, #52]	@ 0x34
  uint32_t count;
  uint32_t i = 0;
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t tmp_data;

  hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	2200      	movs	r2, #0
 800ff72:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize data control register */
  hmmc->Instance->DCTRL = 0;
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	2200      	movs	r2, #0
 800ff7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Configure the MMC DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ff7c:	f04f 33ff 	mov.w	r3, #4294967295
 800ff80:	617b      	str	r3, [r7, #20]
  config.DataLength    = 512;
 800ff82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ff86:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800ff88:	2390      	movs	r3, #144	@ 0x90
 800ff8a:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800ff8c:	2302      	movs	r3, #2
 800ff8e:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800ff90:	2300      	movs	r3, #0
 800ff92:	627b      	str	r3, [r7, #36]	@ 0x24
  config.DPSM          = SDIO_DPSM_ENABLE;
 800ff94:	2301      	movs	r3, #1
 800ff96:	62bb      	str	r3, [r7, #40]	@ 0x28
  (void)SDIO_ConfigData(hmmc->Instance, &config);
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	f107 0214 	add.w	r2, r7, #20
 800ffa0:	4611      	mov	r1, r2
 800ffa2:	4618      	mov	r0, r3
 800ffa4:	f005 fa1f 	bl	80153e6 <SDIO_ConfigData>

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	2100      	movs	r1, #0
 800ffae:	4618      	mov	r0, r3
 800ffb0:	f005 fc17 	bl	80157e2 <SDMMC_CmdSendEXTCSD>
 800ffb4:	6338      	str	r0, [r7, #48]	@ 0x30
  if(errorstate != HAL_MMC_ERROR_NONE)
 800ffb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d04e      	beq.n	801005a <MMC_ReadExtCSD+0x106>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	4a3a      	ldr	r2, [pc, #232]	@ (80100ac <MMC_ReadExtCSD+0x158>)
 800ffc2:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ffc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffca:	431a      	orrs	r2, r3
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->State = HAL_MMC_STATE_READY;
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	2201      	movs	r2, #1
 800ffd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800ffd8:	2301      	movs	r3, #1
 800ffda:	e062      	b.n	80100a2 <MMC_ReadExtCSD+0x14e>
  }

  /* Poll on SDMMC flags */
  while(!__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
  {
    if(__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_RXFIFOHF))
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ffe2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d01c      	beq.n	8010024 <MMC_ReadExtCSD+0xd0>
    {
      /* Read data from SDMMC Rx FIFO */
      for(count = 0U; count < 8U; count++)
 800ffea:	2300      	movs	r3, #0
 800ffec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ffee:	e013      	b.n	8010018 <MMC_ReadExtCSD+0xc4>
      {
        tmp_data = SDIO_ReadFIFO(hmmc->Instance);
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	4618      	mov	r0, r3
 800fff6:	f005 f964 	bl	80152c2 <SDIO_ReadFIFO>
 800fffa:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* eg : SEC_COUNT   : FieldIndex = 212 => i+count = 53 */
        /*      DEVICE_TYPE : FieldIndex = 196 => i+count = 49 */
        if ((i + count) == ((uint32_t)FieldIndex/4U))
 800fffc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010000:	4413      	add	r3, r2
 8010002:	88fa      	ldrh	r2, [r7, #6]
 8010004:	0892      	lsrs	r2, r2, #2
 8010006:	b292      	uxth	r2, r2
 8010008:	4293      	cmp	r3, r2
 801000a:	d102      	bne.n	8010012 <MMC_ReadExtCSD+0xbe>
        {
          *pFieldData = tmp_data;
 801000c:	68bb      	ldr	r3, [r7, #8]
 801000e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010010:	601a      	str	r2, [r3, #0]
      for(count = 0U; count < 8U; count++)
 8010012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010014:	3301      	adds	r3, #1
 8010016:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801001a:	2b07      	cmp	r3, #7
 801001c:	d9e8      	bls.n	800fff0 <MMC_ReadExtCSD+0x9c>
        }
      }
      i += 8U;
 801001e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010020:	3308      	adds	r3, #8
 8010022:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8010024:	f7fc f986 	bl	800c334 <HAL_GetTick>
 8010028:	4602      	mov	r2, r0
 801002a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801002c:	1ad3      	subs	r3, r2, r3
 801002e:	683a      	ldr	r2, [r7, #0]
 8010030:	429a      	cmp	r2, r3
 8010032:	d902      	bls.n	801003a <MMC_ReadExtCSD+0xe6>
 8010034:	683b      	ldr	r3, [r7, #0]
 8010036:	2b00      	cmp	r3, #0
 8010038:	d10f      	bne.n	801005a <MMC_ReadExtCSD+0x106>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_FLAGS);
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	4a1b      	ldr	r2, [pc, #108]	@ (80100ac <MMC_ReadExtCSD+0x158>)
 8010040:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010046:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->State= HAL_MMC_STATE_READY;
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	2201      	movs	r2, #1
 8010052:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_TIMEOUT;
 8010056:	2303      	movs	r3, #3
 8010058:	e023      	b.n	80100a2 <MMC_ReadExtCSD+0x14e>
  while(!__HAL_MMC_GET_FLAG(hmmc, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010060:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8010064:	2b00      	cmp	r3, #0
 8010066:	d0b9      	beq.n	800ffdc <MMC_ReadExtCSD+0x88>
    }
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16));
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	681a      	ldr	r2, [r3, #0]
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010070:	041b      	lsls	r3, r3, #16
 8010072:	4619      	mov	r1, r3
 8010074:	4610      	mov	r0, r2
 8010076:	f005 fb51 	bl	801571c <SDMMC_CmdSendStatus>
 801007a:	6338      	str	r0, [r7, #48]	@ 0x30
  if(errorstate != HAL_MMC_ERROR_NONE)
 801007c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801007e:	2b00      	cmp	r3, #0
 8010080:	d005      	beq.n	801008e <MMC_ReadExtCSD+0x13a>
  {
    hmmc->ErrorCode |= errorstate;
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010088:	431a      	orrs	r2, r3
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Clear all the static flags */
  __HAL_MMC_CLEAR_FLAG(hmmc, SDIO_STATIC_DATA_FLAGS);
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	f240 523a 	movw	r2, #1338	@ 0x53a
 8010096:	639a      	str	r2, [r3, #56]	@ 0x38

  hmmc->State = HAL_MMC_STATE_READY;
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	2201      	movs	r2, #1
 801009c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80100a0:	2300      	movs	r3, #0
}
 80100a2:	4618      	mov	r0, r3
 80100a4:	3740      	adds	r7, #64	@ 0x40
 80100a6:	46bd      	mov	sp, r7
 80100a8:	bd80      	pop	{r7, pc}
 80100aa:	bf00      	nop
 80100ac:	004005ff 	.word	0x004005ff

080100b0 <MMC_Read_IT>:
  * @param  hmmc: pointer to a MMC_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void MMC_Read_IT(MMC_HandleTypeDef *hmmc)
{
 80100b0:	b580      	push	{r7, lr}
 80100b2:	b086      	sub	sp, #24
 80100b4:	af00      	add	r7, sp, #0
 80100b6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hmmc->pRxBuffPtr;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100bc:	60fb      	str	r3, [r7, #12]
  dataremaining = hmmc->RxXferSize;
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100c2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80100c4:	693b      	ldr	r3, [r7, #16]
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d03f      	beq.n	801014a <MMC_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80100ca:	2300      	movs	r3, #0
 80100cc:	617b      	str	r3, [r7, #20]
 80100ce:	e033      	b.n	8010138 <MMC_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hmmc->Instance);
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	4618      	mov	r0, r3
 80100d6:	f005 f8f4 	bl	80152c2 <SDIO_ReadFIFO>
 80100da:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80100dc:	68bb      	ldr	r3, [r7, #8]
 80100de:	b2da      	uxtb	r2, r3
 80100e0:	68fb      	ldr	r3, [r7, #12]
 80100e2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	3301      	adds	r3, #1
 80100e8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80100ea:	693b      	ldr	r3, [r7, #16]
 80100ec:	3b01      	subs	r3, #1
 80100ee:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80100f0:	68bb      	ldr	r3, [r7, #8]
 80100f2:	0a1b      	lsrs	r3, r3, #8
 80100f4:	b2da      	uxtb	r2, r3
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	3301      	adds	r3, #1
 80100fe:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010100:	693b      	ldr	r3, [r7, #16]
 8010102:	3b01      	subs	r3, #1
 8010104:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8010106:	68bb      	ldr	r3, [r7, #8]
 8010108:	0c1b      	lsrs	r3, r3, #16
 801010a:	b2da      	uxtb	r2, r3
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	3301      	adds	r3, #1
 8010114:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010116:	693b      	ldr	r3, [r7, #16]
 8010118:	3b01      	subs	r3, #1
 801011a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 801011c:	68bb      	ldr	r3, [r7, #8]
 801011e:	0e1b      	lsrs	r3, r3, #24
 8010120:	b2da      	uxtb	r2, r3
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	701a      	strb	r2, [r3, #0]
      tmp++;
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	3301      	adds	r3, #1
 801012a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 801012c:	693b      	ldr	r3, [r7, #16]
 801012e:	3b01      	subs	r3, #1
 8010130:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8010132:	697b      	ldr	r3, [r7, #20]
 8010134:	3301      	adds	r3, #1
 8010136:	617b      	str	r3, [r7, #20]
 8010138:	697b      	ldr	r3, [r7, #20]
 801013a:	2b07      	cmp	r3, #7
 801013c:	d9c8      	bls.n	80100d0 <MMC_Read_IT+0x20>
    }

    hmmc->pRxBuffPtr = tmp;
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	68fa      	ldr	r2, [r7, #12]
 8010142:	629a      	str	r2, [r3, #40]	@ 0x28
    hmmc->RxXferSize = dataremaining;
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	693a      	ldr	r2, [r7, #16]
 8010148:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 801014a:	bf00      	nop
 801014c:	3718      	adds	r7, #24
 801014e:	46bd      	mov	sp, r7
 8010150:	bd80      	pop	{r7, pc}

08010152 <MMC_Write_IT>:
  * @param  hmmc: pointer to a MMC_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void MMC_Write_IT(MMC_HandleTypeDef *hmmc)
{
 8010152:	b580      	push	{r7, lr}
 8010154:	b086      	sub	sp, #24
 8010156:	af00      	add	r7, sp, #0
 8010158:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hmmc->pTxBuffPtr;
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	6a1b      	ldr	r3, [r3, #32]
 801015e:	60fb      	str	r3, [r7, #12]
  dataremaining = hmmc->TxXferSize;
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010164:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8010166:	693b      	ldr	r3, [r7, #16]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d043      	beq.n	80101f4 <MMC_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 801016c:	2300      	movs	r3, #0
 801016e:	617b      	str	r3, [r7, #20]
 8010170:	e037      	b.n	80101e2 <MMC_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	781b      	ldrb	r3, [r3, #0]
 8010176:	60bb      	str	r3, [r7, #8]
      tmp++;
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	3301      	adds	r3, #1
 801017c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 801017e:	693b      	ldr	r3, [r7, #16]
 8010180:	3b01      	subs	r3, #1
 8010182:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	781b      	ldrb	r3, [r3, #0]
 8010188:	021a      	lsls	r2, r3, #8
 801018a:	68bb      	ldr	r3, [r7, #8]
 801018c:	4313      	orrs	r3, r2
 801018e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	3301      	adds	r3, #1
 8010194:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010196:	693b      	ldr	r3, [r7, #16]
 8010198:	3b01      	subs	r3, #1
 801019a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	781b      	ldrb	r3, [r3, #0]
 80101a0:	041a      	lsls	r2, r3, #16
 80101a2:	68bb      	ldr	r3, [r7, #8]
 80101a4:	4313      	orrs	r3, r2
 80101a6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	3301      	adds	r3, #1
 80101ac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80101ae:	693b      	ldr	r3, [r7, #16]
 80101b0:	3b01      	subs	r3, #1
 80101b2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	781b      	ldrb	r3, [r3, #0]
 80101b8:	061a      	lsls	r2, r3, #24
 80101ba:	68bb      	ldr	r3, [r7, #8]
 80101bc:	4313      	orrs	r3, r2
 80101be:	60bb      	str	r3, [r7, #8]
      tmp++;
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	3301      	adds	r3, #1
 80101c4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80101c6:	693b      	ldr	r3, [r7, #16]
 80101c8:	3b01      	subs	r3, #1
 80101ca:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hmmc->Instance, &data);
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	f107 0208 	add.w	r2, r7, #8
 80101d4:	4611      	mov	r1, r2
 80101d6:	4618      	mov	r0, r3
 80101d8:	f005 f880 	bl	80152dc <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80101dc:	697b      	ldr	r3, [r7, #20]
 80101de:	3301      	adds	r3, #1
 80101e0:	617b      	str	r3, [r7, #20]
 80101e2:	697b      	ldr	r3, [r7, #20]
 80101e4:	2b07      	cmp	r3, #7
 80101e6:	d9c4      	bls.n	8010172 <MMC_Write_IT+0x20>
    }

    hmmc->pTxBuffPtr = tmp;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	68fa      	ldr	r2, [r7, #12]
 80101ec:	621a      	str	r2, [r3, #32]
    hmmc->TxXferSize = dataremaining;
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	693a      	ldr	r2, [r7, #16]
 80101f2:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 80101f4:	bf00      	nop
 80101f6:	3718      	adds	r7, #24
 80101f8:	46bd      	mov	sp, r7
 80101fa:	bd80      	pop	{r7, pc}

080101fc <MMC_PwrClassUpdate>:
  * @param  Wide Wide of MMC bus
  * @param  Speed Speed of the MMC bus
  * @retval MMC Card error state
  */
static uint32_t MMC_PwrClassUpdate(MMC_HandleTypeDef *hmmc, uint32_t Wide)
{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b088      	sub	sp, #32
 8010200:	af00      	add	r7, sp, #0
 8010202:	6078      	str	r0, [r7, #4]
 8010204:	6039      	str	r1, [r7, #0]
  uint32_t count;
  uint32_t response = 0U;
 8010206:	2300      	movs	r3, #0
 8010208:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate = HAL_MMC_ERROR_NONE;
 801020a:	2300      	movs	r3, #0
 801020c:	617b      	str	r3, [r7, #20]
  uint32_t power_class, supported_pwr_class;

  if((Wide == SDIO_BUS_WIDE_8B) || (Wide == SDIO_BUS_WIDE_4B))
 801020e:	683b      	ldr	r3, [r7, #0]
 8010210:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010214:	d003      	beq.n	801021e <MMC_PwrClassUpdate+0x22>
 8010216:	683b      	ldr	r3, [r7, #0]
 8010218:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801021c:	d174      	bne.n	8010308 <MMC_PwrClassUpdate+0x10c>
  {
    power_class = 0U; /* Default value after power-on or software reset */
 801021e:	2300      	movs	r3, #0
 8010220:	60fb      	str	r3, [r7, #12]

    /* Read the PowerClass field of the Extended CSD register */
    if(MMC_ReadExtCSD(hmmc, &power_class, 187, SDMMC_DATATIMEOUT) != HAL_OK) /* Field POWER_CLASS [187] */
 8010222:	f107 010c 	add.w	r1, r7, #12
 8010226:	f04f 33ff 	mov.w	r3, #4294967295
 801022a:	22bb      	movs	r2, #187	@ 0xbb
 801022c:	6878      	ldr	r0, [r7, #4]
 801022e:	f7ff fe91 	bl	800ff54 <MMC_ReadExtCSD>
 8010232:	4603      	mov	r3, r0
 8010234:	2b00      	cmp	r3, #0
 8010236:	d003      	beq.n	8010240 <MMC_PwrClassUpdate+0x44>
    {
      errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010238:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 801023c:	617b      	str	r3, [r7, #20]
 801023e:	e002      	b.n	8010246 <MMC_PwrClassUpdate+0x4a>
    }
    else
    {
      power_class = ((power_class >> 24U) & 0x000000FFU);
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	0e1b      	lsrs	r3, r3, #24
 8010244:	60fb      	str	r3, [r7, #12]
    }

    /* Get the supported PowerClass field of the Extended CSD register */
    /* Field PWR_CL_26_xxx [201 or 203] */
    supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_26_INDEX/4)] >> MMC_EXT_CSD_PWR_CL_26_POS) & 0x000000FFU);
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 801024c:	0e1b      	lsrs	r3, r3, #24
 801024e:	613b      	str	r3, [r7, #16]

    if(errorstate == HAL_MMC_ERROR_NONE)
 8010250:	697b      	ldr	r3, [r7, #20]
 8010252:	2b00      	cmp	r3, #0
 8010254:	d158      	bne.n	8010308 <MMC_PwrClassUpdate+0x10c>
    {
      if(Wide == SDIO_BUS_WIDE_8B)
 8010256:	683b      	ldr	r3, [r7, #0]
 8010258:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801025c:	d102      	bne.n	8010264 <MMC_PwrClassUpdate+0x68>
      {
        /* Bit [7:4] : power class for 8-bits bus configuration - Bit [3:0] : power class for 4-bits bus configuration */
        supported_pwr_class = (supported_pwr_class >> 4U);
 801025e:	693b      	ldr	r3, [r7, #16]
 8010260:	091b      	lsrs	r3, r3, #4
 8010262:	613b      	str	r3, [r7, #16]
      }

      if ((power_class & 0x0FU) != (supported_pwr_class & 0x0FU))
 8010264:	68fa      	ldr	r2, [r7, #12]
 8010266:	693b      	ldr	r3, [r7, #16]
 8010268:	4053      	eors	r3, r2
 801026a:	f003 030f 	and.w	r3, r3, #15
 801026e:	2b00      	cmp	r3, #0
 8010270:	d04a      	beq.n	8010308 <MMC_PwrClassUpdate+0x10c>
      {
        /* Need to change current power class */
        errorstate = SDMMC_CmdSwitch(hmmc->Instance, (0x03BB0000U | ((supported_pwr_class & 0x0FU) << 8U)));
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681a      	ldr	r2, [r3, #0]
 8010276:	693b      	ldr	r3, [r7, #16]
 8010278:	021b      	lsls	r3, r3, #8
 801027a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801027e:	f043 736e 	orr.w	r3, r3, #62390272	@ 0x3b80000
 8010282:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8010286:	4619      	mov	r1, r3
 8010288:	4610      	mov	r0, r2
 801028a:	f005 fa88 	bl	801579e <SDMMC_CmdSwitch>
 801028e:	6178      	str	r0, [r7, #20]

        if(errorstate == HAL_MMC_ERROR_NONE)
 8010290:	697b      	ldr	r3, [r7, #20]
 8010292:	2b00      	cmp	r3, #0
 8010294:	d138      	bne.n	8010308 <MMC_PwrClassUpdate+0x10c>
        {
          /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
          count = SDMMC_MAX_TRIAL;
 8010296:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801029a:	61fb      	str	r3, [r7, #28]
          do
          {
            errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	681a      	ldr	r2, [r3, #0]
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80102a4:	041b      	lsls	r3, r3, #16
 80102a6:	4619      	mov	r1, r3
 80102a8:	4610      	mov	r0, r2
 80102aa:	f005 fa37 	bl	801571c <SDMMC_CmdSendStatus>
 80102ae:	6178      	str	r0, [r7, #20]
            if(errorstate != HAL_MMC_ERROR_NONE)
 80102b0:	697b      	ldr	r3, [r7, #20]
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d112      	bne.n	80102dc <MMC_PwrClassUpdate+0xe0>
            {
              break;
            }

            /* Get command response */
            response = SDIO_GetResponse(hmmc->Instance, SDIO_RESP1);
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	2100      	movs	r1, #0
 80102bc:	4618      	mov	r0, r3
 80102be:	f005 f87f 	bl	80153c0 <SDIO_GetResponse>
 80102c2:	61b8      	str	r0, [r7, #24]
            count--;
 80102c4:	69fb      	ldr	r3, [r7, #28]
 80102c6:	3b01      	subs	r3, #1
 80102c8:	61fb      	str	r3, [r7, #28]
          }while(((response & 0x100U) == 0U) && (count != 0U));
 80102ca:	69bb      	ldr	r3, [r7, #24]
 80102cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d104      	bne.n	80102de <MMC_PwrClassUpdate+0xe2>
 80102d4:	69fb      	ldr	r3, [r7, #28]
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d1e0      	bne.n	801029c <MMC_PwrClassUpdate+0xa0>
 80102da:	e000      	b.n	80102de <MMC_PwrClassUpdate+0xe2>
              break;
 80102dc:	bf00      	nop

          /* Check the status after the switch command execution */
          if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 80102de:	69fb      	ldr	r3, [r7, #28]
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d00b      	beq.n	80102fc <MMC_PwrClassUpdate+0x100>
 80102e4:	697b      	ldr	r3, [r7, #20]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d108      	bne.n	80102fc <MMC_PwrClassUpdate+0x100>
          {
            /* Check the bit SWITCH_ERROR of the device status */
            if ((response & 0x80U) != 0U)
 80102ea:	69bb      	ldr	r3, [r7, #24]
 80102ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d009      	beq.n	8010308 <MMC_PwrClassUpdate+0x10c>
            {
              errorstate = SDMMC_ERROR_UNSUPPORTED_FEATURE;
 80102f4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80102f8:	617b      	str	r3, [r7, #20]
            if ((response & 0x80U) != 0U)
 80102fa:	e005      	b.n	8010308 <MMC_PwrClassUpdate+0x10c>
            }
          }
          else if (count == 0U)
 80102fc:	69fb      	ldr	r3, [r7, #28]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d102      	bne.n	8010308 <MMC_PwrClassUpdate+0x10c>
          {
            errorstate = SDMMC_ERROR_TIMEOUT;
 8010302:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010306:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return errorstate;
 8010308:	697b      	ldr	r3, [r7, #20]
}
 801030a:	4618      	mov	r0, r3
 801030c:	3720      	adds	r7, #32
 801030e:	46bd      	mov	sp, r7
 8010310:	bd80      	pop	{r7, pc}
	...

08010314 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8010314:	b580      	push	{r7, lr}
 8010316:	b084      	sub	sp, #16
 8010318:	af00      	add	r7, sp, #0
 801031a:	6078      	str	r0, [r7, #4]
 801031c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d101      	bne.n	8010328 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8010324:	2301      	movs	r3, #1
 8010326:	e0cc      	b.n	80104c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8010328:	4b68      	ldr	r3, [pc, #416]	@ (80104cc <HAL_RCC_ClockConfig+0x1b8>)
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	f003 030f 	and.w	r3, r3, #15
 8010330:	683a      	ldr	r2, [r7, #0]
 8010332:	429a      	cmp	r2, r3
 8010334:	d90c      	bls.n	8010350 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010336:	4b65      	ldr	r3, [pc, #404]	@ (80104cc <HAL_RCC_ClockConfig+0x1b8>)
 8010338:	683a      	ldr	r2, [r7, #0]
 801033a:	b2d2      	uxtb	r2, r2
 801033c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801033e:	4b63      	ldr	r3, [pc, #396]	@ (80104cc <HAL_RCC_ClockConfig+0x1b8>)
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	f003 030f 	and.w	r3, r3, #15
 8010346:	683a      	ldr	r2, [r7, #0]
 8010348:	429a      	cmp	r2, r3
 801034a:	d001      	beq.n	8010350 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 801034c:	2301      	movs	r3, #1
 801034e:	e0b8      	b.n	80104c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	f003 0302 	and.w	r3, r3, #2
 8010358:	2b00      	cmp	r3, #0
 801035a:	d020      	beq.n	801039e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	f003 0304 	and.w	r3, r3, #4
 8010364:	2b00      	cmp	r3, #0
 8010366:	d005      	beq.n	8010374 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010368:	4b59      	ldr	r3, [pc, #356]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 801036a:	689b      	ldr	r3, [r3, #8]
 801036c:	4a58      	ldr	r2, [pc, #352]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 801036e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8010372:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	f003 0308 	and.w	r3, r3, #8
 801037c:	2b00      	cmp	r3, #0
 801037e:	d005      	beq.n	801038c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8010380:	4b53      	ldr	r3, [pc, #332]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 8010382:	689b      	ldr	r3, [r3, #8]
 8010384:	4a52      	ldr	r2, [pc, #328]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 8010386:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 801038a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801038c:	4b50      	ldr	r3, [pc, #320]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 801038e:	689b      	ldr	r3, [r3, #8]
 8010390:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	689b      	ldr	r3, [r3, #8]
 8010398:	494d      	ldr	r1, [pc, #308]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 801039a:	4313      	orrs	r3, r2
 801039c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	f003 0301 	and.w	r3, r3, #1
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d044      	beq.n	8010434 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	685b      	ldr	r3, [r3, #4]
 80103ae:	2b01      	cmp	r3, #1
 80103b0:	d107      	bne.n	80103c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80103b2:	4b47      	ldr	r3, [pc, #284]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d119      	bne.n	80103f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80103be:	2301      	movs	r3, #1
 80103c0:	e07f      	b.n	80104c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	685b      	ldr	r3, [r3, #4]
 80103c6:	2b02      	cmp	r3, #2
 80103c8:	d003      	beq.n	80103d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80103ce:	2b03      	cmp	r3, #3
 80103d0:	d107      	bne.n	80103e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80103d2:	4b3f      	ldr	r3, [pc, #252]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d109      	bne.n	80103f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80103de:	2301      	movs	r3, #1
 80103e0:	e06f      	b.n	80104c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80103e2:	4b3b      	ldr	r3, [pc, #236]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	f003 0302 	and.w	r3, r3, #2
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	d101      	bne.n	80103f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80103ee:	2301      	movs	r3, #1
 80103f0:	e067      	b.n	80104c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80103f2:	4b37      	ldr	r3, [pc, #220]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 80103f4:	689b      	ldr	r3, [r3, #8]
 80103f6:	f023 0203 	bic.w	r2, r3, #3
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	685b      	ldr	r3, [r3, #4]
 80103fe:	4934      	ldr	r1, [pc, #208]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 8010400:	4313      	orrs	r3, r2
 8010402:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8010404:	f7fb ff96 	bl	800c334 <HAL_GetTick>
 8010408:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801040a:	e00a      	b.n	8010422 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801040c:	f7fb ff92 	bl	800c334 <HAL_GetTick>
 8010410:	4602      	mov	r2, r0
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	1ad3      	subs	r3, r2, r3
 8010416:	f241 3288 	movw	r2, #5000	@ 0x1388
 801041a:	4293      	cmp	r3, r2
 801041c:	d901      	bls.n	8010422 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 801041e:	2303      	movs	r3, #3
 8010420:	e04f      	b.n	80104c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010422:	4b2b      	ldr	r3, [pc, #172]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 8010424:	689b      	ldr	r3, [r3, #8]
 8010426:	f003 020c 	and.w	r2, r3, #12
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	685b      	ldr	r3, [r3, #4]
 801042e:	009b      	lsls	r3, r3, #2
 8010430:	429a      	cmp	r2, r3
 8010432:	d1eb      	bne.n	801040c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8010434:	4b25      	ldr	r3, [pc, #148]	@ (80104cc <HAL_RCC_ClockConfig+0x1b8>)
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	f003 030f 	and.w	r3, r3, #15
 801043c:	683a      	ldr	r2, [r7, #0]
 801043e:	429a      	cmp	r2, r3
 8010440:	d20c      	bcs.n	801045c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010442:	4b22      	ldr	r3, [pc, #136]	@ (80104cc <HAL_RCC_ClockConfig+0x1b8>)
 8010444:	683a      	ldr	r2, [r7, #0]
 8010446:	b2d2      	uxtb	r2, r2
 8010448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801044a:	4b20      	ldr	r3, [pc, #128]	@ (80104cc <HAL_RCC_ClockConfig+0x1b8>)
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	f003 030f 	and.w	r3, r3, #15
 8010452:	683a      	ldr	r2, [r7, #0]
 8010454:	429a      	cmp	r2, r3
 8010456:	d001      	beq.n	801045c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8010458:	2301      	movs	r3, #1
 801045a:	e032      	b.n	80104c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	f003 0304 	and.w	r3, r3, #4
 8010464:	2b00      	cmp	r3, #0
 8010466:	d008      	beq.n	801047a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8010468:	4b19      	ldr	r3, [pc, #100]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 801046a:	689b      	ldr	r3, [r3, #8]
 801046c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	68db      	ldr	r3, [r3, #12]
 8010474:	4916      	ldr	r1, [pc, #88]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 8010476:	4313      	orrs	r3, r2
 8010478:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	f003 0308 	and.w	r3, r3, #8
 8010482:	2b00      	cmp	r3, #0
 8010484:	d009      	beq.n	801049a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8010486:	4b12      	ldr	r3, [pc, #72]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 8010488:	689b      	ldr	r3, [r3, #8]
 801048a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	691b      	ldr	r3, [r3, #16]
 8010492:	00db      	lsls	r3, r3, #3
 8010494:	490e      	ldr	r1, [pc, #56]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 8010496:	4313      	orrs	r3, r2
 8010498:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 801049a:	f000 fb7f 	bl	8010b9c <HAL_RCC_GetSysClockFreq>
 801049e:	4602      	mov	r2, r0
 80104a0:	4b0b      	ldr	r3, [pc, #44]	@ (80104d0 <HAL_RCC_ClockConfig+0x1bc>)
 80104a2:	689b      	ldr	r3, [r3, #8]
 80104a4:	091b      	lsrs	r3, r3, #4
 80104a6:	f003 030f 	and.w	r3, r3, #15
 80104aa:	490a      	ldr	r1, [pc, #40]	@ (80104d4 <HAL_RCC_ClockConfig+0x1c0>)
 80104ac:	5ccb      	ldrb	r3, [r1, r3]
 80104ae:	fa22 f303 	lsr.w	r3, r2, r3
 80104b2:	4a09      	ldr	r2, [pc, #36]	@ (80104d8 <HAL_RCC_ClockConfig+0x1c4>)
 80104b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80104b6:	4b09      	ldr	r3, [pc, #36]	@ (80104dc <HAL_RCC_ClockConfig+0x1c8>)
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	4618      	mov	r0, r3
 80104bc:	f7fb fef6 	bl	800c2ac <HAL_InitTick>

  return HAL_OK;
 80104c0:	2300      	movs	r3, #0
}
 80104c2:	4618      	mov	r0, r3
 80104c4:	3710      	adds	r7, #16
 80104c6:	46bd      	mov	sp, r7
 80104c8:	bd80      	pop	{r7, pc}
 80104ca:	bf00      	nop
 80104cc:	40023c00 	.word	0x40023c00
 80104d0:	40023800 	.word	0x40023800
 80104d4:	0801b0c4 	.word	0x0801b0c4
 80104d8:	20000200 	.word	0x20000200
 80104dc:	20000204 	.word	0x20000204

080104e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80104e0:	b480      	push	{r7}
 80104e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80104e4:	4b03      	ldr	r3, [pc, #12]	@ (80104f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80104e6:	681b      	ldr	r3, [r3, #0]
}
 80104e8:	4618      	mov	r0, r3
 80104ea:	46bd      	mov	sp, r7
 80104ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f0:	4770      	bx	lr
 80104f2:	bf00      	nop
 80104f4:	20000200 	.word	0x20000200

080104f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80104f8:	b580      	push	{r7, lr}
 80104fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80104fc:	f7ff fff0 	bl	80104e0 <HAL_RCC_GetHCLKFreq>
 8010500:	4602      	mov	r2, r0
 8010502:	4b05      	ldr	r3, [pc, #20]	@ (8010518 <HAL_RCC_GetPCLK1Freq+0x20>)
 8010504:	689b      	ldr	r3, [r3, #8]
 8010506:	0a9b      	lsrs	r3, r3, #10
 8010508:	f003 0307 	and.w	r3, r3, #7
 801050c:	4903      	ldr	r1, [pc, #12]	@ (801051c <HAL_RCC_GetPCLK1Freq+0x24>)
 801050e:	5ccb      	ldrb	r3, [r1, r3]
 8010510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010514:	4618      	mov	r0, r3
 8010516:	bd80      	pop	{r7, pc}
 8010518:	40023800 	.word	0x40023800
 801051c:	0801b0d4 	.word	0x0801b0d4

08010520 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8010520:	b580      	push	{r7, lr}
 8010522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8010524:	f7ff ffdc 	bl	80104e0 <HAL_RCC_GetHCLKFreq>
 8010528:	4602      	mov	r2, r0
 801052a:	4b05      	ldr	r3, [pc, #20]	@ (8010540 <HAL_RCC_GetPCLK2Freq+0x20>)
 801052c:	689b      	ldr	r3, [r3, #8]
 801052e:	0b5b      	lsrs	r3, r3, #13
 8010530:	f003 0307 	and.w	r3, r3, #7
 8010534:	4903      	ldr	r1, [pc, #12]	@ (8010544 <HAL_RCC_GetPCLK2Freq+0x24>)
 8010536:	5ccb      	ldrb	r3, [r1, r3]
 8010538:	fa22 f303 	lsr.w	r3, r2, r3
}
 801053c:	4618      	mov	r0, r3
 801053e:	bd80      	pop	{r7, pc}
 8010540:	40023800 	.word	0x40023800
 8010544:	0801b0d4 	.word	0x0801b0d4

08010548 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8010548:	b580      	push	{r7, lr}
 801054a:	b08c      	sub	sp, #48	@ 0x30
 801054c:	af00      	add	r7, sp, #0
 801054e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8010550:	2300      	movs	r3, #0
 8010552:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8010554:	2300      	movs	r3, #0
 8010556:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8010558:	2300      	movs	r3, #0
 801055a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 801055c:	2300      	movs	r3, #0
 801055e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8010560:	2300      	movs	r3, #0
 8010562:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8010564:	2300      	movs	r3, #0
 8010566:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8010568:	2300      	movs	r3, #0
 801056a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 801056c:	2300      	movs	r3, #0
 801056e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8010570:	2300      	movs	r3, #0
 8010572:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	f003 0301 	and.w	r3, r3, #1
 801057c:	2b00      	cmp	r3, #0
 801057e:	d010      	beq.n	80105a2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8010580:	4b6f      	ldr	r3, [pc, #444]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8010582:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010586:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801058e:	496c      	ldr	r1, [pc, #432]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8010590:	4313      	orrs	r3, r2
 8010592:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801059a:	2b00      	cmp	r3, #0
 801059c:	d101      	bne.n	80105a2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 801059e:	2301      	movs	r3, #1
 80105a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	f003 0302 	and.w	r3, r3, #2
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d010      	beq.n	80105d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80105ae:	4b64      	ldr	r3, [pc, #400]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80105b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80105b4:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80105bc:	4960      	ldr	r1, [pc, #384]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80105be:	4313      	orrs	r3, r2
 80105c0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d101      	bne.n	80105d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80105cc:	2301      	movs	r3, #1
 80105ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	f003 0304 	and.w	r3, r3, #4
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d017      	beq.n	801060c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80105dc:	4b58      	ldr	r3, [pc, #352]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80105de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80105e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80105ea:	4955      	ldr	r1, [pc, #340]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80105ec:	4313      	orrs	r3, r2
 80105ee:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80105f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80105fa:	d101      	bne.n	8010600 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80105fc:	2301      	movs	r3, #1
 80105fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010604:	2b00      	cmp	r3, #0
 8010606:	d101      	bne.n	801060c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8010608:	2301      	movs	r3, #1
 801060a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	f003 0308 	and.w	r3, r3, #8
 8010614:	2b00      	cmp	r3, #0
 8010616:	d017      	beq.n	8010648 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8010618:	4b49      	ldr	r3, [pc, #292]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 801061a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801061e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010626:	4946      	ldr	r1, [pc, #280]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8010628:	4313      	orrs	r3, r2
 801062a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010632:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010636:	d101      	bne.n	801063c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8010638:	2301      	movs	r3, #1
 801063a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010640:	2b00      	cmp	r3, #0
 8010642:	d101      	bne.n	8010648 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8010644:	2301      	movs	r3, #1
 8010646:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	f003 0320 	and.w	r3, r3, #32
 8010650:	2b00      	cmp	r3, #0
 8010652:	f000 808a 	beq.w	801076a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8010656:	2300      	movs	r3, #0
 8010658:	60bb      	str	r3, [r7, #8]
 801065a:	4b39      	ldr	r3, [pc, #228]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 801065c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801065e:	4a38      	ldr	r2, [pc, #224]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8010660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010664:	6413      	str	r3, [r2, #64]	@ 0x40
 8010666:	4b36      	ldr	r3, [pc, #216]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8010668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801066a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801066e:	60bb      	str	r3, [r7, #8]
 8010670:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8010672:	4b34      	ldr	r3, [pc, #208]	@ (8010744 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	4a33      	ldr	r2, [pc, #204]	@ (8010744 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8010678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801067c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 801067e:	f7fb fe59 	bl	800c334 <HAL_GetTick>
 8010682:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8010684:	e008      	b.n	8010698 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010686:	f7fb fe55 	bl	800c334 <HAL_GetTick>
 801068a:	4602      	mov	r2, r0
 801068c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801068e:	1ad3      	subs	r3, r2, r3
 8010690:	2b02      	cmp	r3, #2
 8010692:	d901      	bls.n	8010698 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8010694:	2303      	movs	r3, #3
 8010696:	e278      	b.n	8010b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8010698:	4b2a      	ldr	r3, [pc, #168]	@ (8010744 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d0f0      	beq.n	8010686 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80106a4:	4b26      	ldr	r3, [pc, #152]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80106a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80106a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80106ac:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80106ae:	6a3b      	ldr	r3, [r7, #32]
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	d02f      	beq.n	8010714 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80106bc:	6a3a      	ldr	r2, [r7, #32]
 80106be:	429a      	cmp	r2, r3
 80106c0:	d028      	beq.n	8010714 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80106c2:	4b1f      	ldr	r3, [pc, #124]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80106c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80106c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80106ca:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80106cc:	4b1e      	ldr	r3, [pc, #120]	@ (8010748 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80106ce:	2201      	movs	r2, #1
 80106d0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80106d2:	4b1d      	ldr	r3, [pc, #116]	@ (8010748 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80106d4:	2200      	movs	r2, #0
 80106d6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80106d8:	4a19      	ldr	r2, [pc, #100]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80106da:	6a3b      	ldr	r3, [r7, #32]
 80106dc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80106de:	4b18      	ldr	r3, [pc, #96]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80106e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80106e2:	f003 0301 	and.w	r3, r3, #1
 80106e6:	2b01      	cmp	r3, #1
 80106e8:	d114      	bne.n	8010714 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80106ea:	f7fb fe23 	bl	800c334 <HAL_GetTick>
 80106ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80106f0:	e00a      	b.n	8010708 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80106f2:	f7fb fe1f 	bl	800c334 <HAL_GetTick>
 80106f6:	4602      	mov	r2, r0
 80106f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106fa:	1ad3      	subs	r3, r2, r3
 80106fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010700:	4293      	cmp	r3, r2
 8010702:	d901      	bls.n	8010708 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8010704:	2303      	movs	r3, #3
 8010706:	e240      	b.n	8010b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010708:	4b0d      	ldr	r3, [pc, #52]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 801070a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801070c:	f003 0302 	and.w	r3, r3, #2
 8010710:	2b00      	cmp	r3, #0
 8010712:	d0ee      	beq.n	80106f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010718:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801071c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010720:	d114      	bne.n	801074c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8010722:	4b07      	ldr	r3, [pc, #28]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8010724:	689b      	ldr	r3, [r3, #8]
 8010726:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801072e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8010732:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010736:	4902      	ldr	r1, [pc, #8]	@ (8010740 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8010738:	4313      	orrs	r3, r2
 801073a:	608b      	str	r3, [r1, #8]
 801073c:	e00c      	b.n	8010758 <HAL_RCCEx_PeriphCLKConfig+0x210>
 801073e:	bf00      	nop
 8010740:	40023800 	.word	0x40023800
 8010744:	40007000 	.word	0x40007000
 8010748:	42470e40 	.word	0x42470e40
 801074c:	4b4a      	ldr	r3, [pc, #296]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 801074e:	689b      	ldr	r3, [r3, #8]
 8010750:	4a49      	ldr	r2, [pc, #292]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8010752:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8010756:	6093      	str	r3, [r2, #8]
 8010758:	4b47      	ldr	r3, [pc, #284]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 801075a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010764:	4944      	ldr	r1, [pc, #272]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8010766:	4313      	orrs	r3, r2
 8010768:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	f003 0310 	and.w	r3, r3, #16
 8010772:	2b00      	cmp	r3, #0
 8010774:	d004      	beq.n	8010780 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 801077c:	4b3f      	ldr	r3, [pc, #252]	@ (801087c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 801077e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010788:	2b00      	cmp	r3, #0
 801078a:	d00a      	beq.n	80107a2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 801078c:	4b3a      	ldr	r3, [pc, #232]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 801078e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010792:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801079a:	4937      	ldr	r1, [pc, #220]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 801079c:	4313      	orrs	r3, r2
 801079e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d00a      	beq.n	80107c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80107ae:	4b32      	ldr	r3, [pc, #200]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80107b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80107b4:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80107bc:	492e      	ldr	r1, [pc, #184]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80107be:	4313      	orrs	r3, r2
 80107c0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d011      	beq.n	80107f4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80107d0:	4b29      	ldr	r3, [pc, #164]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80107d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80107d6:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80107de:	4926      	ldr	r1, [pc, #152]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80107e0:	4313      	orrs	r3, r2
 80107e2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80107ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80107ee:	d101      	bne.n	80107f4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80107f0:	2301      	movs	r3, #1
 80107f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d00a      	beq.n	8010816 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8010800:	4b1d      	ldr	r3, [pc, #116]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8010802:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010806:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801080e:	491a      	ldr	r1, [pc, #104]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8010810:	4313      	orrs	r3, r2
 8010812:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	681b      	ldr	r3, [r3, #0]
 801081a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801081e:	2b00      	cmp	r3, #0
 8010820:	d011      	beq.n	8010846 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8010822:	4b15      	ldr	r3, [pc, #84]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8010824:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010828:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010830:	4911      	ldr	r1, [pc, #68]	@ (8010878 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8010832:	4313      	orrs	r3, r2
 8010834:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801083c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010840:	d101      	bne.n	8010846 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8010842:	2301      	movs	r3, #1
 8010844:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8010846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010848:	2b01      	cmp	r3, #1
 801084a:	d005      	beq.n	8010858 <HAL_RCCEx_PeriphCLKConfig+0x310>
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010854:	f040 80ff 	bne.w	8010a56 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8010858:	4b09      	ldr	r3, [pc, #36]	@ (8010880 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801085a:	2200      	movs	r2, #0
 801085c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 801085e:	f7fb fd69 	bl	800c334 <HAL_GetTick>
 8010862:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8010864:	e00e      	b.n	8010884 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8010866:	f7fb fd65 	bl	800c334 <HAL_GetTick>
 801086a:	4602      	mov	r2, r0
 801086c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801086e:	1ad3      	subs	r3, r2, r3
 8010870:	2b02      	cmp	r3, #2
 8010872:	d907      	bls.n	8010884 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8010874:	2303      	movs	r3, #3
 8010876:	e188      	b.n	8010b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8010878:	40023800 	.word	0x40023800
 801087c:	424711e0 	.word	0x424711e0
 8010880:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8010884:	4b7e      	ldr	r3, [pc, #504]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801088c:	2b00      	cmp	r3, #0
 801088e:	d1ea      	bne.n	8010866 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	f003 0301 	and.w	r3, r3, #1
 8010898:	2b00      	cmp	r3, #0
 801089a:	d003      	beq.n	80108a4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d009      	beq.n	80108b8 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d028      	beq.n	8010902 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d124      	bne.n	8010902 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80108b8:	4b71      	ldr	r3, [pc, #452]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80108ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80108be:	0c1b      	lsrs	r3, r3, #16
 80108c0:	f003 0303 	and.w	r3, r3, #3
 80108c4:	3301      	adds	r3, #1
 80108c6:	005b      	lsls	r3, r3, #1
 80108c8:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80108ca:	4b6d      	ldr	r3, [pc, #436]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80108cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80108d0:	0e1b      	lsrs	r3, r3, #24
 80108d2:	f003 030f 	and.w	r3, r3, #15
 80108d6:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	685a      	ldr	r2, [r3, #4]
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	689b      	ldr	r3, [r3, #8]
 80108e0:	019b      	lsls	r3, r3, #6
 80108e2:	431a      	orrs	r2, r3
 80108e4:	69fb      	ldr	r3, [r7, #28]
 80108e6:	085b      	lsrs	r3, r3, #1
 80108e8:	3b01      	subs	r3, #1
 80108ea:	041b      	lsls	r3, r3, #16
 80108ec:	431a      	orrs	r2, r3
 80108ee:	69bb      	ldr	r3, [r7, #24]
 80108f0:	061b      	lsls	r3, r3, #24
 80108f2:	431a      	orrs	r2, r3
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	695b      	ldr	r3, [r3, #20]
 80108f8:	071b      	lsls	r3, r3, #28
 80108fa:	4961      	ldr	r1, [pc, #388]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80108fc:	4313      	orrs	r3, r2
 80108fe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	f003 0304 	and.w	r3, r3, #4
 801090a:	2b00      	cmp	r3, #0
 801090c:	d004      	beq.n	8010918 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010912:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010916:	d00a      	beq.n	801092e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8010920:	2b00      	cmp	r3, #0
 8010922:	d035      	beq.n	8010990 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010928:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801092c:	d130      	bne.n	8010990 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 801092e:	4b54      	ldr	r3, [pc, #336]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8010930:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010934:	0c1b      	lsrs	r3, r3, #16
 8010936:	f003 0303 	and.w	r3, r3, #3
 801093a:	3301      	adds	r3, #1
 801093c:	005b      	lsls	r3, r3, #1
 801093e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8010940:	4b4f      	ldr	r3, [pc, #316]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8010942:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010946:	0f1b      	lsrs	r3, r3, #28
 8010948:	f003 0307 	and.w	r3, r3, #7
 801094c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	685a      	ldr	r2, [r3, #4]
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	689b      	ldr	r3, [r3, #8]
 8010956:	019b      	lsls	r3, r3, #6
 8010958:	431a      	orrs	r2, r3
 801095a:	69fb      	ldr	r3, [r7, #28]
 801095c:	085b      	lsrs	r3, r3, #1
 801095e:	3b01      	subs	r3, #1
 8010960:	041b      	lsls	r3, r3, #16
 8010962:	431a      	orrs	r2, r3
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	691b      	ldr	r3, [r3, #16]
 8010968:	061b      	lsls	r3, r3, #24
 801096a:	431a      	orrs	r2, r3
 801096c:	697b      	ldr	r3, [r7, #20]
 801096e:	071b      	lsls	r3, r3, #28
 8010970:	4943      	ldr	r1, [pc, #268]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8010972:	4313      	orrs	r3, r2
 8010974:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8010978:	4b41      	ldr	r3, [pc, #260]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 801097a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801097e:	f023 021f 	bic.w	r2, r3, #31
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010986:	3b01      	subs	r3, #1
 8010988:	493d      	ldr	r1, [pc, #244]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 801098a:	4313      	orrs	r3, r2
 801098c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	681b      	ldr	r3, [r3, #0]
 8010994:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010998:	2b00      	cmp	r3, #0
 801099a:	d029      	beq.n	80109f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80109a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80109a4:	d124      	bne.n	80109f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80109a6:	4b36      	ldr	r3, [pc, #216]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80109a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80109ac:	0c1b      	lsrs	r3, r3, #16
 80109ae:	f003 0303 	and.w	r3, r3, #3
 80109b2:	3301      	adds	r3, #1
 80109b4:	005b      	lsls	r3, r3, #1
 80109b6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80109b8:	4b31      	ldr	r3, [pc, #196]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80109ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80109be:	0f1b      	lsrs	r3, r3, #28
 80109c0:	f003 0307 	and.w	r3, r3, #7
 80109c4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	685a      	ldr	r2, [r3, #4]
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	689b      	ldr	r3, [r3, #8]
 80109ce:	019b      	lsls	r3, r3, #6
 80109d0:	431a      	orrs	r2, r3
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	68db      	ldr	r3, [r3, #12]
 80109d6:	085b      	lsrs	r3, r3, #1
 80109d8:	3b01      	subs	r3, #1
 80109da:	041b      	lsls	r3, r3, #16
 80109dc:	431a      	orrs	r2, r3
 80109de:	69bb      	ldr	r3, [r7, #24]
 80109e0:	061b      	lsls	r3, r3, #24
 80109e2:	431a      	orrs	r2, r3
 80109e4:	697b      	ldr	r3, [r7, #20]
 80109e6:	071b      	lsls	r3, r3, #28
 80109e8:	4925      	ldr	r1, [pc, #148]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80109ea:	4313      	orrs	r3, r2
 80109ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d016      	beq.n	8010a2a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	685a      	ldr	r2, [r3, #4]
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	689b      	ldr	r3, [r3, #8]
 8010a04:	019b      	lsls	r3, r3, #6
 8010a06:	431a      	orrs	r2, r3
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	68db      	ldr	r3, [r3, #12]
 8010a0c:	085b      	lsrs	r3, r3, #1
 8010a0e:	3b01      	subs	r3, #1
 8010a10:	041b      	lsls	r3, r3, #16
 8010a12:	431a      	orrs	r2, r3
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	691b      	ldr	r3, [r3, #16]
 8010a18:	061b      	lsls	r3, r3, #24
 8010a1a:	431a      	orrs	r2, r3
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	695b      	ldr	r3, [r3, #20]
 8010a20:	071b      	lsls	r3, r3, #28
 8010a22:	4917      	ldr	r1, [pc, #92]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8010a24:	4313      	orrs	r3, r2
 8010a26:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8010a2a:	4b16      	ldr	r3, [pc, #88]	@ (8010a84 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8010a2c:	2201      	movs	r2, #1
 8010a2e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8010a30:	f7fb fc80 	bl	800c334 <HAL_GetTick>
 8010a34:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8010a36:	e008      	b.n	8010a4a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8010a38:	f7fb fc7c 	bl	800c334 <HAL_GetTick>
 8010a3c:	4602      	mov	r2, r0
 8010a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a40:	1ad3      	subs	r3, r2, r3
 8010a42:	2b02      	cmp	r3, #2
 8010a44:	d901      	bls.n	8010a4a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8010a46:	2303      	movs	r3, #3
 8010a48:	e09f      	b.n	8010b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8010a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8010a80 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d0f0      	beq.n	8010a38 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8010a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a58:	2b01      	cmp	r3, #1
 8010a5a:	f040 8095 	bne.w	8010b88 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8010a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8010a88 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8010a60:	2200      	movs	r2, #0
 8010a62:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8010a64:	f7fb fc66 	bl	800c334 <HAL_GetTick>
 8010a68:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8010a6a:	e00f      	b.n	8010a8c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8010a6c:	f7fb fc62 	bl	800c334 <HAL_GetTick>
 8010a70:	4602      	mov	r2, r0
 8010a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a74:	1ad3      	subs	r3, r2, r3
 8010a76:	2b02      	cmp	r3, #2
 8010a78:	d908      	bls.n	8010a8c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8010a7a:	2303      	movs	r3, #3
 8010a7c:	e085      	b.n	8010b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8010a7e:	bf00      	nop
 8010a80:	40023800 	.word	0x40023800
 8010a84:	42470068 	.word	0x42470068
 8010a88:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8010a8c:	4b41      	ldr	r3, [pc, #260]	@ (8010b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010a94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010a98:	d0e8      	beq.n	8010a6c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	f003 0304 	and.w	r3, r3, #4
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d003      	beq.n	8010aae <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d009      	beq.n	8010ac2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d02b      	beq.n	8010b12 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d127      	bne.n	8010b12 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8010ac2:	4b34      	ldr	r3, [pc, #208]	@ (8010b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8010ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010ac8:	0c1b      	lsrs	r3, r3, #16
 8010aca:	f003 0303 	and.w	r3, r3, #3
 8010ace:	3301      	adds	r3, #1
 8010ad0:	005b      	lsls	r3, r3, #1
 8010ad2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	699a      	ldr	r2, [r3, #24]
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	69db      	ldr	r3, [r3, #28]
 8010adc:	019b      	lsls	r3, r3, #6
 8010ade:	431a      	orrs	r2, r3
 8010ae0:	693b      	ldr	r3, [r7, #16]
 8010ae2:	085b      	lsrs	r3, r3, #1
 8010ae4:	3b01      	subs	r3, #1
 8010ae6:	041b      	lsls	r3, r3, #16
 8010ae8:	431a      	orrs	r2, r3
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010aee:	061b      	lsls	r3, r3, #24
 8010af0:	4928      	ldr	r1, [pc, #160]	@ (8010b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8010af2:	4313      	orrs	r3, r2
 8010af4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8010af8:	4b26      	ldr	r3, [pc, #152]	@ (8010b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8010afa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010afe:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b06:	3b01      	subs	r3, #1
 8010b08:	021b      	lsls	r3, r3, #8
 8010b0a:	4922      	ldr	r1, [pc, #136]	@ (8010b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8010b0c:	4313      	orrs	r3, r2
 8010b0e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d01d      	beq.n	8010b5a <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010b22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010b26:	d118      	bne.n	8010b5a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8010b28:	4b1a      	ldr	r3, [pc, #104]	@ (8010b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8010b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010b2e:	0e1b      	lsrs	r3, r3, #24
 8010b30:	f003 030f 	and.w	r3, r3, #15
 8010b34:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	699a      	ldr	r2, [r3, #24]
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	69db      	ldr	r3, [r3, #28]
 8010b3e:	019b      	lsls	r3, r3, #6
 8010b40:	431a      	orrs	r2, r3
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	6a1b      	ldr	r3, [r3, #32]
 8010b46:	085b      	lsrs	r3, r3, #1
 8010b48:	3b01      	subs	r3, #1
 8010b4a:	041b      	lsls	r3, r3, #16
 8010b4c:	431a      	orrs	r2, r3
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	061b      	lsls	r3, r3, #24
 8010b52:	4910      	ldr	r1, [pc, #64]	@ (8010b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8010b54:	4313      	orrs	r3, r2
 8010b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8010b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8010b98 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8010b5c:	2201      	movs	r2, #1
 8010b5e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8010b60:	f7fb fbe8 	bl	800c334 <HAL_GetTick>
 8010b64:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8010b66:	e008      	b.n	8010b7a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8010b68:	f7fb fbe4 	bl	800c334 <HAL_GetTick>
 8010b6c:	4602      	mov	r2, r0
 8010b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b70:	1ad3      	subs	r3, r2, r3
 8010b72:	2b02      	cmp	r3, #2
 8010b74:	d901      	bls.n	8010b7a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8010b76:	2303      	movs	r3, #3
 8010b78:	e007      	b.n	8010b8a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8010b7a:	4b06      	ldr	r3, [pc, #24]	@ (8010b94 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010b82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010b86:	d1ef      	bne.n	8010b68 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8010b88:	2300      	movs	r3, #0
}
 8010b8a:	4618      	mov	r0, r3
 8010b8c:	3730      	adds	r7, #48	@ 0x30
 8010b8e:	46bd      	mov	sp, r7
 8010b90:	bd80      	pop	{r7, pc}
 8010b92:	bf00      	nop
 8010b94:	40023800 	.word	0x40023800
 8010b98:	42470070 	.word	0x42470070

08010b9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8010b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010ba0:	b0a6      	sub	sp, #152	@ 0x98
 8010ba2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8010ba4:	2300      	movs	r3, #0
 8010ba6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8010baa:	2300      	movs	r3, #0
 8010bac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8010bc2:	4bc8      	ldr	r3, [pc, #800]	@ (8010ee4 <HAL_RCC_GetSysClockFreq+0x348>)
 8010bc4:	689b      	ldr	r3, [r3, #8]
 8010bc6:	f003 030c 	and.w	r3, r3, #12
 8010bca:	2b0c      	cmp	r3, #12
 8010bcc:	f200 817e 	bhi.w	8010ecc <HAL_RCC_GetSysClockFreq+0x330>
 8010bd0:	a201      	add	r2, pc, #4	@ (adr r2, 8010bd8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8010bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bd6:	bf00      	nop
 8010bd8:	08010c0d 	.word	0x08010c0d
 8010bdc:	08010ecd 	.word	0x08010ecd
 8010be0:	08010ecd 	.word	0x08010ecd
 8010be4:	08010ecd 	.word	0x08010ecd
 8010be8:	08010c15 	.word	0x08010c15
 8010bec:	08010ecd 	.word	0x08010ecd
 8010bf0:	08010ecd 	.word	0x08010ecd
 8010bf4:	08010ecd 	.word	0x08010ecd
 8010bf8:	08010c1d 	.word	0x08010c1d
 8010bfc:	08010ecd 	.word	0x08010ecd
 8010c00:	08010ecd 	.word	0x08010ecd
 8010c04:	08010ecd 	.word	0x08010ecd
 8010c08:	08010d87 	.word	0x08010d87
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8010c0c:	4bb6      	ldr	r3, [pc, #728]	@ (8010ee8 <HAL_RCC_GetSysClockFreq+0x34c>)
 8010c0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8010c12:	e15f      	b.n	8010ed4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8010c14:	4bb5      	ldr	r3, [pc, #724]	@ (8010eec <HAL_RCC_GetSysClockFreq+0x350>)
 8010c16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8010c1a:	e15b      	b.n	8010ed4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010c1c:	4bb1      	ldr	r3, [pc, #708]	@ (8010ee4 <HAL_RCC_GetSysClockFreq+0x348>)
 8010c1e:	685b      	ldr	r3, [r3, #4]
 8010c20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010c24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8010c28:	4bae      	ldr	r3, [pc, #696]	@ (8010ee4 <HAL_RCC_GetSysClockFreq+0x348>)
 8010c2a:	685b      	ldr	r3, [r3, #4]
 8010c2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d031      	beq.n	8010c98 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010c34:	4bab      	ldr	r3, [pc, #684]	@ (8010ee4 <HAL_RCC_GetSysClockFreq+0x348>)
 8010c36:	685b      	ldr	r3, [r3, #4]
 8010c38:	099b      	lsrs	r3, r3, #6
 8010c3a:	2200      	movs	r2, #0
 8010c3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010c3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010c40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010c42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010c46:	663b      	str	r3, [r7, #96]	@ 0x60
 8010c48:	2300      	movs	r3, #0
 8010c4a:	667b      	str	r3, [r7, #100]	@ 0x64
 8010c4c:	4ba7      	ldr	r3, [pc, #668]	@ (8010eec <HAL_RCC_GetSysClockFreq+0x350>)
 8010c4e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8010c52:	462a      	mov	r2, r5
 8010c54:	fb03 f202 	mul.w	r2, r3, r2
 8010c58:	2300      	movs	r3, #0
 8010c5a:	4621      	mov	r1, r4
 8010c5c:	fb01 f303 	mul.w	r3, r1, r3
 8010c60:	4413      	add	r3, r2
 8010c62:	4aa2      	ldr	r2, [pc, #648]	@ (8010eec <HAL_RCC_GetSysClockFreq+0x350>)
 8010c64:	4621      	mov	r1, r4
 8010c66:	fba1 1202 	umull	r1, r2, r1, r2
 8010c6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8010c6c:	460a      	mov	r2, r1
 8010c6e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8010c70:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8010c72:	4413      	add	r3, r2
 8010c74:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010c76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010c7a:	2200      	movs	r2, #0
 8010c7c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010c7e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8010c80:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8010c84:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8010c88:	f7f0 f81e 	bl	8000cc8 <__aeabi_uldivmod>
 8010c8c:	4602      	mov	r2, r0
 8010c8e:	460b      	mov	r3, r1
 8010c90:	4613      	mov	r3, r2
 8010c92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010c96:	e064      	b.n	8010d62 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010c98:	4b92      	ldr	r3, [pc, #584]	@ (8010ee4 <HAL_RCC_GetSysClockFreq+0x348>)
 8010c9a:	685b      	ldr	r3, [r3, #4]
 8010c9c:	099b      	lsrs	r3, r3, #6
 8010c9e:	2200      	movs	r2, #0
 8010ca0:	653b      	str	r3, [r7, #80]	@ 0x50
 8010ca2:	657a      	str	r2, [r7, #84]	@ 0x54
 8010ca4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010caa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010cac:	2300      	movs	r3, #0
 8010cae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010cb0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8010cb4:	4622      	mov	r2, r4
 8010cb6:	462b      	mov	r3, r5
 8010cb8:	f04f 0000 	mov.w	r0, #0
 8010cbc:	f04f 0100 	mov.w	r1, #0
 8010cc0:	0159      	lsls	r1, r3, #5
 8010cc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8010cc6:	0150      	lsls	r0, r2, #5
 8010cc8:	4602      	mov	r2, r0
 8010cca:	460b      	mov	r3, r1
 8010ccc:	4621      	mov	r1, r4
 8010cce:	1a51      	subs	r1, r2, r1
 8010cd0:	6139      	str	r1, [r7, #16]
 8010cd2:	4629      	mov	r1, r5
 8010cd4:	eb63 0301 	sbc.w	r3, r3, r1
 8010cd8:	617b      	str	r3, [r7, #20]
 8010cda:	f04f 0200 	mov.w	r2, #0
 8010cde:	f04f 0300 	mov.w	r3, #0
 8010ce2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8010ce6:	4659      	mov	r1, fp
 8010ce8:	018b      	lsls	r3, r1, #6
 8010cea:	4651      	mov	r1, sl
 8010cec:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8010cf0:	4651      	mov	r1, sl
 8010cf2:	018a      	lsls	r2, r1, #6
 8010cf4:	4651      	mov	r1, sl
 8010cf6:	ebb2 0801 	subs.w	r8, r2, r1
 8010cfa:	4659      	mov	r1, fp
 8010cfc:	eb63 0901 	sbc.w	r9, r3, r1
 8010d00:	f04f 0200 	mov.w	r2, #0
 8010d04:	f04f 0300 	mov.w	r3, #0
 8010d08:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8010d0c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8010d10:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8010d14:	4690      	mov	r8, r2
 8010d16:	4699      	mov	r9, r3
 8010d18:	4623      	mov	r3, r4
 8010d1a:	eb18 0303 	adds.w	r3, r8, r3
 8010d1e:	60bb      	str	r3, [r7, #8]
 8010d20:	462b      	mov	r3, r5
 8010d22:	eb49 0303 	adc.w	r3, r9, r3
 8010d26:	60fb      	str	r3, [r7, #12]
 8010d28:	f04f 0200 	mov.w	r2, #0
 8010d2c:	f04f 0300 	mov.w	r3, #0
 8010d30:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8010d34:	4629      	mov	r1, r5
 8010d36:	028b      	lsls	r3, r1, #10
 8010d38:	4621      	mov	r1, r4
 8010d3a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8010d3e:	4621      	mov	r1, r4
 8010d40:	028a      	lsls	r2, r1, #10
 8010d42:	4610      	mov	r0, r2
 8010d44:	4619      	mov	r1, r3
 8010d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8010d4e:	647a      	str	r2, [r7, #68]	@ 0x44
 8010d50:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8010d54:	f7ef ffb8 	bl	8000cc8 <__aeabi_uldivmod>
 8010d58:	4602      	mov	r2, r0
 8010d5a:	460b      	mov	r3, r1
 8010d5c:	4613      	mov	r3, r2
 8010d5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8010d62:	4b60      	ldr	r3, [pc, #384]	@ (8010ee4 <HAL_RCC_GetSysClockFreq+0x348>)
 8010d64:	685b      	ldr	r3, [r3, #4]
 8010d66:	0c1b      	lsrs	r3, r3, #16
 8010d68:	f003 0303 	and.w	r3, r3, #3
 8010d6c:	3301      	adds	r3, #1
 8010d6e:	005b      	lsls	r3, r3, #1
 8010d70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8010d74:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010d78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010d80:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8010d84:	e0a6      	b.n	8010ed4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010d86:	4b57      	ldr	r3, [pc, #348]	@ (8010ee4 <HAL_RCC_GetSysClockFreq+0x348>)
 8010d88:	685b      	ldr	r3, [r3, #4]
 8010d8a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010d8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8010d92:	4b54      	ldr	r3, [pc, #336]	@ (8010ee4 <HAL_RCC_GetSysClockFreq+0x348>)
 8010d94:	685b      	ldr	r3, [r3, #4]
 8010d96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d02a      	beq.n	8010df4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010d9e:	4b51      	ldr	r3, [pc, #324]	@ (8010ee4 <HAL_RCC_GetSysClockFreq+0x348>)
 8010da0:	685b      	ldr	r3, [r3, #4]
 8010da2:	099b      	lsrs	r3, r3, #6
 8010da4:	2200      	movs	r2, #0
 8010da6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010da8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8010daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8010db0:	2100      	movs	r1, #0
 8010db2:	4b4e      	ldr	r3, [pc, #312]	@ (8010eec <HAL_RCC_GetSysClockFreq+0x350>)
 8010db4:	fb03 f201 	mul.w	r2, r3, r1
 8010db8:	2300      	movs	r3, #0
 8010dba:	fb00 f303 	mul.w	r3, r0, r3
 8010dbe:	4413      	add	r3, r2
 8010dc0:	4a4a      	ldr	r2, [pc, #296]	@ (8010eec <HAL_RCC_GetSysClockFreq+0x350>)
 8010dc2:	fba0 1202 	umull	r1, r2, r0, r2
 8010dc6:	677a      	str	r2, [r7, #116]	@ 0x74
 8010dc8:	460a      	mov	r2, r1
 8010dca:	673a      	str	r2, [r7, #112]	@ 0x70
 8010dcc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8010dce:	4413      	add	r3, r2
 8010dd0:	677b      	str	r3, [r7, #116]	@ 0x74
 8010dd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010dd6:	2200      	movs	r2, #0
 8010dd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8010dda:	637a      	str	r2, [r7, #52]	@ 0x34
 8010ddc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8010de0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8010de4:	f7ef ff70 	bl	8000cc8 <__aeabi_uldivmod>
 8010de8:	4602      	mov	r2, r0
 8010dea:	460b      	mov	r3, r1
 8010dec:	4613      	mov	r3, r2
 8010dee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010df2:	e05b      	b.n	8010eac <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010df4:	4b3b      	ldr	r3, [pc, #236]	@ (8010ee4 <HAL_RCC_GetSysClockFreq+0x348>)
 8010df6:	685b      	ldr	r3, [r3, #4]
 8010df8:	099b      	lsrs	r3, r3, #6
 8010dfa:	2200      	movs	r2, #0
 8010dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010dfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e06:	623b      	str	r3, [r7, #32]
 8010e08:	2300      	movs	r3, #0
 8010e0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8010e0c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8010e10:	4642      	mov	r2, r8
 8010e12:	464b      	mov	r3, r9
 8010e14:	f04f 0000 	mov.w	r0, #0
 8010e18:	f04f 0100 	mov.w	r1, #0
 8010e1c:	0159      	lsls	r1, r3, #5
 8010e1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8010e22:	0150      	lsls	r0, r2, #5
 8010e24:	4602      	mov	r2, r0
 8010e26:	460b      	mov	r3, r1
 8010e28:	4641      	mov	r1, r8
 8010e2a:	ebb2 0a01 	subs.w	sl, r2, r1
 8010e2e:	4649      	mov	r1, r9
 8010e30:	eb63 0b01 	sbc.w	fp, r3, r1
 8010e34:	f04f 0200 	mov.w	r2, #0
 8010e38:	f04f 0300 	mov.w	r3, #0
 8010e3c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8010e40:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8010e44:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8010e48:	ebb2 040a 	subs.w	r4, r2, sl
 8010e4c:	eb63 050b 	sbc.w	r5, r3, fp
 8010e50:	f04f 0200 	mov.w	r2, #0
 8010e54:	f04f 0300 	mov.w	r3, #0
 8010e58:	00eb      	lsls	r3, r5, #3
 8010e5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8010e5e:	00e2      	lsls	r2, r4, #3
 8010e60:	4614      	mov	r4, r2
 8010e62:	461d      	mov	r5, r3
 8010e64:	4643      	mov	r3, r8
 8010e66:	18e3      	adds	r3, r4, r3
 8010e68:	603b      	str	r3, [r7, #0]
 8010e6a:	464b      	mov	r3, r9
 8010e6c:	eb45 0303 	adc.w	r3, r5, r3
 8010e70:	607b      	str	r3, [r7, #4]
 8010e72:	f04f 0200 	mov.w	r2, #0
 8010e76:	f04f 0300 	mov.w	r3, #0
 8010e7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8010e7e:	4629      	mov	r1, r5
 8010e80:	028b      	lsls	r3, r1, #10
 8010e82:	4621      	mov	r1, r4
 8010e84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8010e88:	4621      	mov	r1, r4
 8010e8a:	028a      	lsls	r2, r1, #10
 8010e8c:	4610      	mov	r0, r2
 8010e8e:	4619      	mov	r1, r3
 8010e90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010e94:	2200      	movs	r2, #0
 8010e96:	61bb      	str	r3, [r7, #24]
 8010e98:	61fa      	str	r2, [r7, #28]
 8010e9a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8010e9e:	f7ef ff13 	bl	8000cc8 <__aeabi_uldivmod>
 8010ea2:	4602      	mov	r2, r0
 8010ea4:	460b      	mov	r3, r1
 8010ea6:	4613      	mov	r3, r2
 8010ea8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8010eac:	4b0d      	ldr	r3, [pc, #52]	@ (8010ee4 <HAL_RCC_GetSysClockFreq+0x348>)
 8010eae:	685b      	ldr	r3, [r3, #4]
 8010eb0:	0f1b      	lsrs	r3, r3, #28
 8010eb2:	f003 0307 	and.w	r3, r3, #7
 8010eb6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8010eba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010ebe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8010ec6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8010eca:	e003      	b.n	8010ed4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8010ecc:	4b06      	ldr	r3, [pc, #24]	@ (8010ee8 <HAL_RCC_GetSysClockFreq+0x34c>)
 8010ece:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8010ed2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8010ed4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8010ed8:	4618      	mov	r0, r3
 8010eda:	3798      	adds	r7, #152	@ 0x98
 8010edc:	46bd      	mov	sp, r7
 8010ede:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010ee2:	bf00      	nop
 8010ee4:	40023800 	.word	0x40023800
 8010ee8:	00f42400 	.word	0x00f42400
 8010eec:	017d7840 	.word	0x017d7840

08010ef0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8010ef0:	b580      	push	{r7, lr}
 8010ef2:	b086      	sub	sp, #24
 8010ef4:	af00      	add	r7, sp, #0
 8010ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d101      	bne.n	8010f02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8010efe:	2301      	movs	r3, #1
 8010f00:	e28d      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	f003 0301 	and.w	r3, r3, #1
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	f000 8083 	beq.w	8011016 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8010f10:	4b94      	ldr	r3, [pc, #592]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f12:	689b      	ldr	r3, [r3, #8]
 8010f14:	f003 030c 	and.w	r3, r3, #12
 8010f18:	2b04      	cmp	r3, #4
 8010f1a:	d019      	beq.n	8010f50 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8010f1c:	4b91      	ldr	r3, [pc, #580]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f1e:	689b      	ldr	r3, [r3, #8]
 8010f20:	f003 030c 	and.w	r3, r3, #12
        || \
 8010f24:	2b08      	cmp	r3, #8
 8010f26:	d106      	bne.n	8010f36 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8010f28:	4b8e      	ldr	r3, [pc, #568]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f2a:	685b      	ldr	r3, [r3, #4]
 8010f2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010f30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010f34:	d00c      	beq.n	8010f50 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010f36:	4b8b      	ldr	r3, [pc, #556]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f38:	689b      	ldr	r3, [r3, #8]
 8010f3a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8010f3e:	2b0c      	cmp	r3, #12
 8010f40:	d112      	bne.n	8010f68 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010f42:	4b88      	ldr	r3, [pc, #544]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f44:	685b      	ldr	r3, [r3, #4]
 8010f46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010f4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010f4e:	d10b      	bne.n	8010f68 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010f50:	4b84      	ldr	r3, [pc, #528]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d05b      	beq.n	8011014 <HAL_RCC_OscConfig+0x124>
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	685b      	ldr	r3, [r3, #4]
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d157      	bne.n	8011014 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8010f64:	2301      	movs	r3, #1
 8010f66:	e25a      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	685b      	ldr	r3, [r3, #4]
 8010f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010f70:	d106      	bne.n	8010f80 <HAL_RCC_OscConfig+0x90>
 8010f72:	4b7c      	ldr	r3, [pc, #496]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	4a7b      	ldr	r2, [pc, #492]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010f7c:	6013      	str	r3, [r2, #0]
 8010f7e:	e01d      	b.n	8010fbc <HAL_RCC_OscConfig+0xcc>
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	685b      	ldr	r3, [r3, #4]
 8010f84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010f88:	d10c      	bne.n	8010fa4 <HAL_RCC_OscConfig+0xb4>
 8010f8a:	4b76      	ldr	r3, [pc, #472]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	4a75      	ldr	r2, [pc, #468]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8010f94:	6013      	str	r3, [r2, #0]
 8010f96:	4b73      	ldr	r3, [pc, #460]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f98:	681b      	ldr	r3, [r3, #0]
 8010f9a:	4a72      	ldr	r2, [pc, #456]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010fa0:	6013      	str	r3, [r2, #0]
 8010fa2:	e00b      	b.n	8010fbc <HAL_RCC_OscConfig+0xcc>
 8010fa4:	4b6f      	ldr	r3, [pc, #444]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	4a6e      	ldr	r2, [pc, #440]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010fae:	6013      	str	r3, [r2, #0]
 8010fb0:	4b6c      	ldr	r3, [pc, #432]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	4a6b      	ldr	r2, [pc, #428]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8010fba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	685b      	ldr	r3, [r3, #4]
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d013      	beq.n	8010fec <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010fc4:	f7fb f9b6 	bl	800c334 <HAL_GetTick>
 8010fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010fca:	e008      	b.n	8010fde <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8010fcc:	f7fb f9b2 	bl	800c334 <HAL_GetTick>
 8010fd0:	4602      	mov	r2, r0
 8010fd2:	693b      	ldr	r3, [r7, #16]
 8010fd4:	1ad3      	subs	r3, r2, r3
 8010fd6:	2b64      	cmp	r3, #100	@ 0x64
 8010fd8:	d901      	bls.n	8010fde <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8010fda:	2303      	movs	r3, #3
 8010fdc:	e21f      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010fde:	4b61      	ldr	r3, [pc, #388]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d0f0      	beq.n	8010fcc <HAL_RCC_OscConfig+0xdc>
 8010fea:	e014      	b.n	8011016 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010fec:	f7fb f9a2 	bl	800c334 <HAL_GetTick>
 8010ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010ff2:	e008      	b.n	8011006 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8010ff4:	f7fb f99e 	bl	800c334 <HAL_GetTick>
 8010ff8:	4602      	mov	r2, r0
 8010ffa:	693b      	ldr	r3, [r7, #16]
 8010ffc:	1ad3      	subs	r3, r2, r3
 8010ffe:	2b64      	cmp	r3, #100	@ 0x64
 8011000:	d901      	bls.n	8011006 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8011002:	2303      	movs	r3, #3
 8011004:	e20b      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011006:	4b57      	ldr	r3, [pc, #348]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801100e:	2b00      	cmp	r3, #0
 8011010:	d1f0      	bne.n	8010ff4 <HAL_RCC_OscConfig+0x104>
 8011012:	e000      	b.n	8011016 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	f003 0302 	and.w	r3, r3, #2
 801101e:	2b00      	cmp	r3, #0
 8011020:	d06f      	beq.n	8011102 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8011022:	4b50      	ldr	r3, [pc, #320]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8011024:	689b      	ldr	r3, [r3, #8]
 8011026:	f003 030c 	and.w	r3, r3, #12
 801102a:	2b00      	cmp	r3, #0
 801102c:	d017      	beq.n	801105e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 801102e:	4b4d      	ldr	r3, [pc, #308]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8011030:	689b      	ldr	r3, [r3, #8]
 8011032:	f003 030c 	and.w	r3, r3, #12
        || \
 8011036:	2b08      	cmp	r3, #8
 8011038:	d105      	bne.n	8011046 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 801103a:	4b4a      	ldr	r3, [pc, #296]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 801103c:	685b      	ldr	r3, [r3, #4]
 801103e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011042:	2b00      	cmp	r3, #0
 8011044:	d00b      	beq.n	801105e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8011046:	4b47      	ldr	r3, [pc, #284]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8011048:	689b      	ldr	r3, [r3, #8]
 801104a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 801104e:	2b0c      	cmp	r3, #12
 8011050:	d11c      	bne.n	801108c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8011052:	4b44      	ldr	r3, [pc, #272]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8011054:	685b      	ldr	r3, [r3, #4]
 8011056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801105a:	2b00      	cmp	r3, #0
 801105c:	d116      	bne.n	801108c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801105e:	4b41      	ldr	r3, [pc, #260]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	f003 0302 	and.w	r3, r3, #2
 8011066:	2b00      	cmp	r3, #0
 8011068:	d005      	beq.n	8011076 <HAL_RCC_OscConfig+0x186>
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	68db      	ldr	r3, [r3, #12]
 801106e:	2b01      	cmp	r3, #1
 8011070:	d001      	beq.n	8011076 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8011072:	2301      	movs	r3, #1
 8011074:	e1d3      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011076:	4b3b      	ldr	r3, [pc, #236]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	691b      	ldr	r3, [r3, #16]
 8011082:	00db      	lsls	r3, r3, #3
 8011084:	4937      	ldr	r1, [pc, #220]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8011086:	4313      	orrs	r3, r2
 8011088:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801108a:	e03a      	b.n	8011102 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	68db      	ldr	r3, [r3, #12]
 8011090:	2b00      	cmp	r3, #0
 8011092:	d020      	beq.n	80110d6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8011094:	4b34      	ldr	r3, [pc, #208]	@ (8011168 <HAL_RCC_OscConfig+0x278>)
 8011096:	2201      	movs	r2, #1
 8011098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801109a:	f7fb f94b 	bl	800c334 <HAL_GetTick>
 801109e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80110a0:	e008      	b.n	80110b4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80110a2:	f7fb f947 	bl	800c334 <HAL_GetTick>
 80110a6:	4602      	mov	r2, r0
 80110a8:	693b      	ldr	r3, [r7, #16]
 80110aa:	1ad3      	subs	r3, r2, r3
 80110ac:	2b02      	cmp	r3, #2
 80110ae:	d901      	bls.n	80110b4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80110b0:	2303      	movs	r3, #3
 80110b2:	e1b4      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80110b4:	4b2b      	ldr	r3, [pc, #172]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	f003 0302 	and.w	r3, r3, #2
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d0f0      	beq.n	80110a2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80110c0:	4b28      	ldr	r3, [pc, #160]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	691b      	ldr	r3, [r3, #16]
 80110cc:	00db      	lsls	r3, r3, #3
 80110ce:	4925      	ldr	r1, [pc, #148]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 80110d0:	4313      	orrs	r3, r2
 80110d2:	600b      	str	r3, [r1, #0]
 80110d4:	e015      	b.n	8011102 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80110d6:	4b24      	ldr	r3, [pc, #144]	@ (8011168 <HAL_RCC_OscConfig+0x278>)
 80110d8:	2200      	movs	r2, #0
 80110da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80110dc:	f7fb f92a 	bl	800c334 <HAL_GetTick>
 80110e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80110e2:	e008      	b.n	80110f6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80110e4:	f7fb f926 	bl	800c334 <HAL_GetTick>
 80110e8:	4602      	mov	r2, r0
 80110ea:	693b      	ldr	r3, [r7, #16]
 80110ec:	1ad3      	subs	r3, r2, r3
 80110ee:	2b02      	cmp	r3, #2
 80110f0:	d901      	bls.n	80110f6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80110f2:	2303      	movs	r3, #3
 80110f4:	e193      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80110f6:	4b1b      	ldr	r3, [pc, #108]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 80110f8:	681b      	ldr	r3, [r3, #0]
 80110fa:	f003 0302 	and.w	r3, r3, #2
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d1f0      	bne.n	80110e4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	681b      	ldr	r3, [r3, #0]
 8011106:	f003 0308 	and.w	r3, r3, #8
 801110a:	2b00      	cmp	r3, #0
 801110c:	d036      	beq.n	801117c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	695b      	ldr	r3, [r3, #20]
 8011112:	2b00      	cmp	r3, #0
 8011114:	d016      	beq.n	8011144 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8011116:	4b15      	ldr	r3, [pc, #84]	@ (801116c <HAL_RCC_OscConfig+0x27c>)
 8011118:	2201      	movs	r2, #1
 801111a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801111c:	f7fb f90a 	bl	800c334 <HAL_GetTick>
 8011120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8011122:	e008      	b.n	8011136 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8011124:	f7fb f906 	bl	800c334 <HAL_GetTick>
 8011128:	4602      	mov	r2, r0
 801112a:	693b      	ldr	r3, [r7, #16]
 801112c:	1ad3      	subs	r3, r2, r3
 801112e:	2b02      	cmp	r3, #2
 8011130:	d901      	bls.n	8011136 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8011132:	2303      	movs	r3, #3
 8011134:	e173      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8011136:	4b0b      	ldr	r3, [pc, #44]	@ (8011164 <HAL_RCC_OscConfig+0x274>)
 8011138:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801113a:	f003 0302 	and.w	r3, r3, #2
 801113e:	2b00      	cmp	r3, #0
 8011140:	d0f0      	beq.n	8011124 <HAL_RCC_OscConfig+0x234>
 8011142:	e01b      	b.n	801117c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8011144:	4b09      	ldr	r3, [pc, #36]	@ (801116c <HAL_RCC_OscConfig+0x27c>)
 8011146:	2200      	movs	r2, #0
 8011148:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801114a:	f7fb f8f3 	bl	800c334 <HAL_GetTick>
 801114e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011150:	e00e      	b.n	8011170 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8011152:	f7fb f8ef 	bl	800c334 <HAL_GetTick>
 8011156:	4602      	mov	r2, r0
 8011158:	693b      	ldr	r3, [r7, #16]
 801115a:	1ad3      	subs	r3, r2, r3
 801115c:	2b02      	cmp	r3, #2
 801115e:	d907      	bls.n	8011170 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8011160:	2303      	movs	r3, #3
 8011162:	e15c      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
 8011164:	40023800 	.word	0x40023800
 8011168:	42470000 	.word	0x42470000
 801116c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011170:	4b8a      	ldr	r3, [pc, #552]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011172:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011174:	f003 0302 	and.w	r3, r3, #2
 8011178:	2b00      	cmp	r3, #0
 801117a:	d1ea      	bne.n	8011152 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	f003 0304 	and.w	r3, r3, #4
 8011184:	2b00      	cmp	r3, #0
 8011186:	f000 8097 	beq.w	80112b8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 801118a:	2300      	movs	r3, #0
 801118c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 801118e:	4b83      	ldr	r3, [pc, #524]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011196:	2b00      	cmp	r3, #0
 8011198:	d10f      	bne.n	80111ba <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801119a:	2300      	movs	r3, #0
 801119c:	60bb      	str	r3, [r7, #8]
 801119e:	4b7f      	ldr	r3, [pc, #508]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 80111a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80111a2:	4a7e      	ldr	r2, [pc, #504]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 80111a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80111a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80111aa:	4b7c      	ldr	r3, [pc, #496]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 80111ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80111ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80111b2:	60bb      	str	r3, [r7, #8]
 80111b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80111b6:	2301      	movs	r3, #1
 80111b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80111ba:	4b79      	ldr	r3, [pc, #484]	@ (80113a0 <HAL_RCC_OscConfig+0x4b0>)
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d118      	bne.n	80111f8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80111c6:	4b76      	ldr	r3, [pc, #472]	@ (80113a0 <HAL_RCC_OscConfig+0x4b0>)
 80111c8:	681b      	ldr	r3, [r3, #0]
 80111ca:	4a75      	ldr	r2, [pc, #468]	@ (80113a0 <HAL_RCC_OscConfig+0x4b0>)
 80111cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80111d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80111d2:	f7fb f8af 	bl	800c334 <HAL_GetTick>
 80111d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80111d8:	e008      	b.n	80111ec <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80111da:	f7fb f8ab 	bl	800c334 <HAL_GetTick>
 80111de:	4602      	mov	r2, r0
 80111e0:	693b      	ldr	r3, [r7, #16]
 80111e2:	1ad3      	subs	r3, r2, r3
 80111e4:	2b02      	cmp	r3, #2
 80111e6:	d901      	bls.n	80111ec <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80111e8:	2303      	movs	r3, #3
 80111ea:	e118      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80111ec:	4b6c      	ldr	r3, [pc, #432]	@ (80113a0 <HAL_RCC_OscConfig+0x4b0>)
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d0f0      	beq.n	80111da <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	689b      	ldr	r3, [r3, #8]
 80111fc:	2b01      	cmp	r3, #1
 80111fe:	d106      	bne.n	801120e <HAL_RCC_OscConfig+0x31e>
 8011200:	4b66      	ldr	r3, [pc, #408]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011204:	4a65      	ldr	r2, [pc, #404]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011206:	f043 0301 	orr.w	r3, r3, #1
 801120a:	6713      	str	r3, [r2, #112]	@ 0x70
 801120c:	e01c      	b.n	8011248 <HAL_RCC_OscConfig+0x358>
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	689b      	ldr	r3, [r3, #8]
 8011212:	2b05      	cmp	r3, #5
 8011214:	d10c      	bne.n	8011230 <HAL_RCC_OscConfig+0x340>
 8011216:	4b61      	ldr	r3, [pc, #388]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801121a:	4a60      	ldr	r2, [pc, #384]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 801121c:	f043 0304 	orr.w	r3, r3, #4
 8011220:	6713      	str	r3, [r2, #112]	@ 0x70
 8011222:	4b5e      	ldr	r3, [pc, #376]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011226:	4a5d      	ldr	r2, [pc, #372]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011228:	f043 0301 	orr.w	r3, r3, #1
 801122c:	6713      	str	r3, [r2, #112]	@ 0x70
 801122e:	e00b      	b.n	8011248 <HAL_RCC_OscConfig+0x358>
 8011230:	4b5a      	ldr	r3, [pc, #360]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011234:	4a59      	ldr	r2, [pc, #356]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011236:	f023 0301 	bic.w	r3, r3, #1
 801123a:	6713      	str	r3, [r2, #112]	@ 0x70
 801123c:	4b57      	ldr	r3, [pc, #348]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 801123e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011240:	4a56      	ldr	r2, [pc, #344]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011242:	f023 0304 	bic.w	r3, r3, #4
 8011246:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	689b      	ldr	r3, [r3, #8]
 801124c:	2b00      	cmp	r3, #0
 801124e:	d015      	beq.n	801127c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011250:	f7fb f870 	bl	800c334 <HAL_GetTick>
 8011254:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011256:	e00a      	b.n	801126e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011258:	f7fb f86c 	bl	800c334 <HAL_GetTick>
 801125c:	4602      	mov	r2, r0
 801125e:	693b      	ldr	r3, [r7, #16]
 8011260:	1ad3      	subs	r3, r2, r3
 8011262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011266:	4293      	cmp	r3, r2
 8011268:	d901      	bls.n	801126e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 801126a:	2303      	movs	r3, #3
 801126c:	e0d7      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801126e:	4b4b      	ldr	r3, [pc, #300]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011272:	f003 0302 	and.w	r3, r3, #2
 8011276:	2b00      	cmp	r3, #0
 8011278:	d0ee      	beq.n	8011258 <HAL_RCC_OscConfig+0x368>
 801127a:	e014      	b.n	80112a6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801127c:	f7fb f85a 	bl	800c334 <HAL_GetTick>
 8011280:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011282:	e00a      	b.n	801129a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011284:	f7fb f856 	bl	800c334 <HAL_GetTick>
 8011288:	4602      	mov	r2, r0
 801128a:	693b      	ldr	r3, [r7, #16]
 801128c:	1ad3      	subs	r3, r2, r3
 801128e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011292:	4293      	cmp	r3, r2
 8011294:	d901      	bls.n	801129a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8011296:	2303      	movs	r3, #3
 8011298:	e0c1      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801129a:	4b40      	ldr	r3, [pc, #256]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 801129c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801129e:	f003 0302 	and.w	r3, r3, #2
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d1ee      	bne.n	8011284 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80112a6:	7dfb      	ldrb	r3, [r7, #23]
 80112a8:	2b01      	cmp	r3, #1
 80112aa:	d105      	bne.n	80112b8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80112ac:	4b3b      	ldr	r3, [pc, #236]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 80112ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80112b0:	4a3a      	ldr	r2, [pc, #232]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 80112b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80112b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	699b      	ldr	r3, [r3, #24]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	f000 80ad 	beq.w	801141c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80112c2:	4b36      	ldr	r3, [pc, #216]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 80112c4:	689b      	ldr	r3, [r3, #8]
 80112c6:	f003 030c 	and.w	r3, r3, #12
 80112ca:	2b08      	cmp	r3, #8
 80112cc:	d060      	beq.n	8011390 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	699b      	ldr	r3, [r3, #24]
 80112d2:	2b02      	cmp	r3, #2
 80112d4:	d145      	bne.n	8011362 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80112d6:	4b33      	ldr	r3, [pc, #204]	@ (80113a4 <HAL_RCC_OscConfig+0x4b4>)
 80112d8:	2200      	movs	r2, #0
 80112da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80112dc:	f7fb f82a 	bl	800c334 <HAL_GetTick>
 80112e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80112e2:	e008      	b.n	80112f6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80112e4:	f7fb f826 	bl	800c334 <HAL_GetTick>
 80112e8:	4602      	mov	r2, r0
 80112ea:	693b      	ldr	r3, [r7, #16]
 80112ec:	1ad3      	subs	r3, r2, r3
 80112ee:	2b02      	cmp	r3, #2
 80112f0:	d901      	bls.n	80112f6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80112f2:	2303      	movs	r3, #3
 80112f4:	e093      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80112f6:	4b29      	ldr	r3, [pc, #164]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d1f0      	bne.n	80112e4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	69da      	ldr	r2, [r3, #28]
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	6a1b      	ldr	r3, [r3, #32]
 801130a:	431a      	orrs	r2, r3
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011310:	019b      	lsls	r3, r3, #6
 8011312:	431a      	orrs	r2, r3
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011318:	085b      	lsrs	r3, r3, #1
 801131a:	3b01      	subs	r3, #1
 801131c:	041b      	lsls	r3, r3, #16
 801131e:	431a      	orrs	r2, r3
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011324:	061b      	lsls	r3, r3, #24
 8011326:	431a      	orrs	r2, r3
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801132c:	071b      	lsls	r3, r3, #28
 801132e:	491b      	ldr	r1, [pc, #108]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011330:	4313      	orrs	r3, r2
 8011332:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8011334:	4b1b      	ldr	r3, [pc, #108]	@ (80113a4 <HAL_RCC_OscConfig+0x4b4>)
 8011336:	2201      	movs	r2, #1
 8011338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801133a:	f7fa fffb 	bl	800c334 <HAL_GetTick>
 801133e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011340:	e008      	b.n	8011354 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011342:	f7fa fff7 	bl	800c334 <HAL_GetTick>
 8011346:	4602      	mov	r2, r0
 8011348:	693b      	ldr	r3, [r7, #16]
 801134a:	1ad3      	subs	r3, r2, r3
 801134c:	2b02      	cmp	r3, #2
 801134e:	d901      	bls.n	8011354 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8011350:	2303      	movs	r3, #3
 8011352:	e064      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011354:	4b11      	ldr	r3, [pc, #68]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011356:	681b      	ldr	r3, [r3, #0]
 8011358:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801135c:	2b00      	cmp	r3, #0
 801135e:	d0f0      	beq.n	8011342 <HAL_RCC_OscConfig+0x452>
 8011360:	e05c      	b.n	801141c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011362:	4b10      	ldr	r3, [pc, #64]	@ (80113a4 <HAL_RCC_OscConfig+0x4b4>)
 8011364:	2200      	movs	r2, #0
 8011366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011368:	f7fa ffe4 	bl	800c334 <HAL_GetTick>
 801136c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801136e:	e008      	b.n	8011382 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011370:	f7fa ffe0 	bl	800c334 <HAL_GetTick>
 8011374:	4602      	mov	r2, r0
 8011376:	693b      	ldr	r3, [r7, #16]
 8011378:	1ad3      	subs	r3, r2, r3
 801137a:	2b02      	cmp	r3, #2
 801137c:	d901      	bls.n	8011382 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 801137e:	2303      	movs	r3, #3
 8011380:	e04d      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011382:	4b06      	ldr	r3, [pc, #24]	@ (801139c <HAL_RCC_OscConfig+0x4ac>)
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801138a:	2b00      	cmp	r3, #0
 801138c:	d1f0      	bne.n	8011370 <HAL_RCC_OscConfig+0x480>
 801138e:	e045      	b.n	801141c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	699b      	ldr	r3, [r3, #24]
 8011394:	2b01      	cmp	r3, #1
 8011396:	d107      	bne.n	80113a8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8011398:	2301      	movs	r3, #1
 801139a:	e040      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
 801139c:	40023800 	.word	0x40023800
 80113a0:	40007000 	.word	0x40007000
 80113a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80113a8:	4b1f      	ldr	r3, [pc, #124]	@ (8011428 <HAL_RCC_OscConfig+0x538>)
 80113aa:	685b      	ldr	r3, [r3, #4]
 80113ac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	699b      	ldr	r3, [r3, #24]
 80113b2:	2b01      	cmp	r3, #1
 80113b4:	d030      	beq.n	8011418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80113c0:	429a      	cmp	r2, r3
 80113c2:	d129      	bne.n	8011418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80113ce:	429a      	cmp	r2, r3
 80113d0:	d122      	bne.n	8011418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80113d2:	68fa      	ldr	r2, [r7, #12]
 80113d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80113d8:	4013      	ands	r3, r2
 80113da:	687a      	ldr	r2, [r7, #4]
 80113dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80113de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80113e0:	4293      	cmp	r3, r2
 80113e2:	d119      	bne.n	8011418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80113ee:	085b      	lsrs	r3, r3, #1
 80113f0:	3b01      	subs	r3, #1
 80113f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80113f4:	429a      	cmp	r2, r3
 80113f6:	d10f      	bne.n	8011418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011402:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8011404:	429a      	cmp	r2, r3
 8011406:	d107      	bne.n	8011418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011412:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8011414:	429a      	cmp	r2, r3
 8011416:	d001      	beq.n	801141c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8011418:	2301      	movs	r3, #1
 801141a:	e000      	b.n	801141e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 801141c:	2300      	movs	r3, #0
}
 801141e:	4618      	mov	r0, r3
 8011420:	3718      	adds	r7, #24
 8011422:	46bd      	mov	sp, r7
 8011424:	bd80      	pop	{r7, pc}
 8011426:	bf00      	nop
 8011428:	40023800 	.word	0x40023800

0801142c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 801142c:	b580      	push	{r7, lr}
 801142e:	b084      	sub	sp, #16
 8011430:	af00      	add	r7, sp, #0
 8011432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	2b00      	cmp	r3, #0
 8011438:	d101      	bne.n	801143e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 801143a:	2301      	movs	r3, #1
 801143c:	e073      	b.n	8011526 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	7f5b      	ldrb	r3, [r3, #29]
 8011442:	b2db      	uxtb	r3, r3
 8011444:	2b00      	cmp	r3, #0
 8011446:	d105      	bne.n	8011454 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	2200      	movs	r2, #0
 801144c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 801144e:	6878      	ldr	r0, [r7, #4]
 8011450:	f7f9 ffa6 	bl	800b3a0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	2202      	movs	r2, #2
 8011458:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	68db      	ldr	r3, [r3, #12]
 8011460:	f003 0310 	and.w	r3, r3, #16
 8011464:	2b10      	cmp	r3, #16
 8011466:	d055      	beq.n	8011514 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	22ca      	movs	r2, #202	@ 0xca
 801146e:	625a      	str	r2, [r3, #36]	@ 0x24
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	2253      	movs	r2, #83	@ 0x53
 8011476:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8011478:	6878      	ldr	r0, [r7, #4]
 801147a:	f000 fa49 	bl	8011910 <RTC_EnterInitMode>
 801147e:	4603      	mov	r3, r0
 8011480:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8011482:	7bfb      	ldrb	r3, [r7, #15]
 8011484:	2b00      	cmp	r3, #0
 8011486:	d12c      	bne.n	80114e2 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	689b      	ldr	r3, [r3, #8]
 801148e:	687a      	ldr	r2, [r7, #4]
 8011490:	6812      	ldr	r2, [r2, #0]
 8011492:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8011496:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801149a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	6899      	ldr	r1, [r3, #8]
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	685a      	ldr	r2, [r3, #4]
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	691b      	ldr	r3, [r3, #16]
 80114aa:	431a      	orrs	r2, r3
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	695b      	ldr	r3, [r3, #20]
 80114b0:	431a      	orrs	r2, r3
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	430a      	orrs	r2, r1
 80114b8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	687a      	ldr	r2, [r7, #4]
 80114c0:	68d2      	ldr	r2, [r2, #12]
 80114c2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	6919      	ldr	r1, [r3, #16]
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	689b      	ldr	r3, [r3, #8]
 80114ce:	041a      	lsls	r2, r3, #16
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	430a      	orrs	r2, r1
 80114d6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80114d8:	6878      	ldr	r0, [r7, #4]
 80114da:	f000 fa50 	bl	801197e <RTC_ExitInitMode>
 80114de:	4603      	mov	r3, r0
 80114e0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80114e2:	7bfb      	ldrb	r3, [r7, #15]
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	d110      	bne.n	801150a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80114f6:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	699a      	ldr	r2, [r3, #24]
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	430a      	orrs	r2, r1
 8011508:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	22ff      	movs	r2, #255	@ 0xff
 8011510:	625a      	str	r2, [r3, #36]	@ 0x24
 8011512:	e001      	b.n	8011518 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8011514:	2300      	movs	r3, #0
 8011516:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8011518:	7bfb      	ldrb	r3, [r7, #15]
 801151a:	2b00      	cmp	r3, #0
 801151c:	d102      	bne.n	8011524 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	2201      	movs	r2, #1
 8011522:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8011524:	7bfb      	ldrb	r3, [r7, #15]
}
 8011526:	4618      	mov	r0, r3
 8011528:	3710      	adds	r7, #16
 801152a:	46bd      	mov	sp, r7
 801152c:	bd80      	pop	{r7, pc}

0801152e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 801152e:	b590      	push	{r4, r7, lr}
 8011530:	b087      	sub	sp, #28
 8011532:	af00      	add	r7, sp, #0
 8011534:	60f8      	str	r0, [r7, #12]
 8011536:	60b9      	str	r1, [r7, #8]
 8011538:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 801153a:	2300      	movs	r3, #0
 801153c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	7f1b      	ldrb	r3, [r3, #28]
 8011542:	2b01      	cmp	r3, #1
 8011544:	d101      	bne.n	801154a <HAL_RTC_SetTime+0x1c>
 8011546:	2302      	movs	r3, #2
 8011548:	e087      	b.n	801165a <HAL_RTC_SetTime+0x12c>
 801154a:	68fb      	ldr	r3, [r7, #12]
 801154c:	2201      	movs	r2, #1
 801154e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	2202      	movs	r2, #2
 8011554:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	2b00      	cmp	r3, #0
 801155a:	d126      	bne.n	80115aa <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	689b      	ldr	r3, [r3, #8]
 8011562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011566:	2b00      	cmp	r3, #0
 8011568:	d102      	bne.n	8011570 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 801156a:	68bb      	ldr	r3, [r7, #8]
 801156c:	2200      	movs	r2, #0
 801156e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011570:	68bb      	ldr	r3, [r7, #8]
 8011572:	781b      	ldrb	r3, [r3, #0]
 8011574:	4618      	mov	r0, r3
 8011576:	f000 fa27 	bl	80119c8 <RTC_ByteToBcd2>
 801157a:	4603      	mov	r3, r0
 801157c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 801157e:	68bb      	ldr	r3, [r7, #8]
 8011580:	785b      	ldrb	r3, [r3, #1]
 8011582:	4618      	mov	r0, r3
 8011584:	f000 fa20 	bl	80119c8 <RTC_ByteToBcd2>
 8011588:	4603      	mov	r3, r0
 801158a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 801158c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 801158e:	68bb      	ldr	r3, [r7, #8]
 8011590:	789b      	ldrb	r3, [r3, #2]
 8011592:	4618      	mov	r0, r3
 8011594:	f000 fa18 	bl	80119c8 <RTC_ByteToBcd2>
 8011598:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 801159a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 801159e:	68bb      	ldr	r3, [r7, #8]
 80115a0:	78db      	ldrb	r3, [r3, #3]
 80115a2:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80115a4:	4313      	orrs	r3, r2
 80115a6:	617b      	str	r3, [r7, #20]
 80115a8:	e018      	b.n	80115dc <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	689b      	ldr	r3, [r3, #8]
 80115b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d102      	bne.n	80115be <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80115b8:	68bb      	ldr	r3, [r7, #8]
 80115ba:	2200      	movs	r2, #0
 80115bc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80115be:	68bb      	ldr	r3, [r7, #8]
 80115c0:	781b      	ldrb	r3, [r3, #0]
 80115c2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80115c4:	68bb      	ldr	r3, [r7, #8]
 80115c6:	785b      	ldrb	r3, [r3, #1]
 80115c8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80115ca:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80115cc:	68ba      	ldr	r2, [r7, #8]
 80115ce:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80115d0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80115d2:	68bb      	ldr	r3, [r7, #8]
 80115d4:	78db      	ldrb	r3, [r3, #3]
 80115d6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80115d8:	4313      	orrs	r3, r2
 80115da:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80115dc:	68fb      	ldr	r3, [r7, #12]
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	22ca      	movs	r2, #202	@ 0xca
 80115e2:	625a      	str	r2, [r3, #36]	@ 0x24
 80115e4:	68fb      	ldr	r3, [r7, #12]
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	2253      	movs	r2, #83	@ 0x53
 80115ea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80115ec:	68f8      	ldr	r0, [r7, #12]
 80115ee:	f000 f98f 	bl	8011910 <RTC_EnterInitMode>
 80115f2:	4603      	mov	r3, r0
 80115f4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80115f6:	7cfb      	ldrb	r3, [r7, #19]
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d120      	bne.n	801163e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	681a      	ldr	r2, [r3, #0]
 8011600:	697b      	ldr	r3, [r7, #20]
 8011602:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8011606:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 801160a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	689a      	ldr	r2, [r3, #8]
 8011612:	68fb      	ldr	r3, [r7, #12]
 8011614:	681b      	ldr	r3, [r3, #0]
 8011616:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 801161a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	6899      	ldr	r1, [r3, #8]
 8011622:	68bb      	ldr	r3, [r7, #8]
 8011624:	68da      	ldr	r2, [r3, #12]
 8011626:	68bb      	ldr	r3, [r7, #8]
 8011628:	691b      	ldr	r3, [r3, #16]
 801162a:	431a      	orrs	r2, r3
 801162c:	68fb      	ldr	r3, [r7, #12]
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	430a      	orrs	r2, r1
 8011632:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8011634:	68f8      	ldr	r0, [r7, #12]
 8011636:	f000 f9a2 	bl	801197e <RTC_ExitInitMode>
 801163a:	4603      	mov	r3, r0
 801163c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 801163e:	7cfb      	ldrb	r3, [r7, #19]
 8011640:	2b00      	cmp	r3, #0
 8011642:	d102      	bne.n	801164a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8011644:	68fb      	ldr	r3, [r7, #12]
 8011646:	2201      	movs	r2, #1
 8011648:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	22ff      	movs	r2, #255	@ 0xff
 8011650:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	2200      	movs	r2, #0
 8011656:	771a      	strb	r2, [r3, #28]

  return status;
 8011658:	7cfb      	ldrb	r3, [r7, #19]
}
 801165a:	4618      	mov	r0, r3
 801165c:	371c      	adds	r7, #28
 801165e:	46bd      	mov	sp, r7
 8011660:	bd90      	pop	{r4, r7, pc}

08011662 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8011662:	b580      	push	{r7, lr}
 8011664:	b086      	sub	sp, #24
 8011666:	af00      	add	r7, sp, #0
 8011668:	60f8      	str	r0, [r7, #12]
 801166a:	60b9      	str	r1, [r7, #8]
 801166c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 801166e:	2300      	movs	r3, #0
 8011670:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8011672:	68fb      	ldr	r3, [r7, #12]
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011678:	68bb      	ldr	r3, [r7, #8]
 801167a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	691b      	ldr	r3, [r3, #16]
 8011682:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8011686:	68bb      	ldr	r3, [r7, #8]
 8011688:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	681b      	ldr	r3, [r3, #0]
 8011690:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8011694:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8011698:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 801169a:	697b      	ldr	r3, [r7, #20]
 801169c:	0c1b      	lsrs	r3, r3, #16
 801169e:	b2db      	uxtb	r3, r3
 80116a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80116a4:	b2da      	uxtb	r2, r3
 80116a6:	68bb      	ldr	r3, [r7, #8]
 80116a8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80116aa:	697b      	ldr	r3, [r7, #20]
 80116ac:	0a1b      	lsrs	r3, r3, #8
 80116ae:	b2db      	uxtb	r3, r3
 80116b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80116b4:	b2da      	uxtb	r2, r3
 80116b6:	68bb      	ldr	r3, [r7, #8]
 80116b8:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80116ba:	697b      	ldr	r3, [r7, #20]
 80116bc:	b2db      	uxtb	r3, r3
 80116be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80116c2:	b2da      	uxtb	r2, r3
 80116c4:	68bb      	ldr	r3, [r7, #8]
 80116c6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80116c8:	697b      	ldr	r3, [r7, #20]
 80116ca:	0d9b      	lsrs	r3, r3, #22
 80116cc:	b2db      	uxtb	r3, r3
 80116ce:	f003 0301 	and.w	r3, r3, #1
 80116d2:	b2da      	uxtb	r2, r3
 80116d4:	68bb      	ldr	r3, [r7, #8]
 80116d6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d11a      	bne.n	8011714 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80116de:	68bb      	ldr	r3, [r7, #8]
 80116e0:	781b      	ldrb	r3, [r3, #0]
 80116e2:	4618      	mov	r0, r3
 80116e4:	f000 f98e 	bl	8011a04 <RTC_Bcd2ToByte>
 80116e8:	4603      	mov	r3, r0
 80116ea:	461a      	mov	r2, r3
 80116ec:	68bb      	ldr	r3, [r7, #8]
 80116ee:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80116f0:	68bb      	ldr	r3, [r7, #8]
 80116f2:	785b      	ldrb	r3, [r3, #1]
 80116f4:	4618      	mov	r0, r3
 80116f6:	f000 f985 	bl	8011a04 <RTC_Bcd2ToByte>
 80116fa:	4603      	mov	r3, r0
 80116fc:	461a      	mov	r2, r3
 80116fe:	68bb      	ldr	r3, [r7, #8]
 8011700:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8011702:	68bb      	ldr	r3, [r7, #8]
 8011704:	789b      	ldrb	r3, [r3, #2]
 8011706:	4618      	mov	r0, r3
 8011708:	f000 f97c 	bl	8011a04 <RTC_Bcd2ToByte>
 801170c:	4603      	mov	r3, r0
 801170e:	461a      	mov	r2, r3
 8011710:	68bb      	ldr	r3, [r7, #8]
 8011712:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8011714:	2300      	movs	r3, #0
}
 8011716:	4618      	mov	r0, r3
 8011718:	3718      	adds	r7, #24
 801171a:	46bd      	mov	sp, r7
 801171c:	bd80      	pop	{r7, pc}

0801171e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 801171e:	b590      	push	{r4, r7, lr}
 8011720:	b087      	sub	sp, #28
 8011722:	af00      	add	r7, sp, #0
 8011724:	60f8      	str	r0, [r7, #12]
 8011726:	60b9      	str	r1, [r7, #8]
 8011728:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 801172a:	2300      	movs	r3, #0
 801172c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	7f1b      	ldrb	r3, [r3, #28]
 8011732:	2b01      	cmp	r3, #1
 8011734:	d101      	bne.n	801173a <HAL_RTC_SetDate+0x1c>
 8011736:	2302      	movs	r3, #2
 8011738:	e071      	b.n	801181e <HAL_RTC_SetDate+0x100>
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	2201      	movs	r2, #1
 801173e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	2202      	movs	r2, #2
 8011744:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	2b00      	cmp	r3, #0
 801174a:	d10e      	bne.n	801176a <HAL_RTC_SetDate+0x4c>
 801174c:	68bb      	ldr	r3, [r7, #8]
 801174e:	785b      	ldrb	r3, [r3, #1]
 8011750:	f003 0310 	and.w	r3, r3, #16
 8011754:	2b00      	cmp	r3, #0
 8011756:	d008      	beq.n	801176a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8011758:	68bb      	ldr	r3, [r7, #8]
 801175a:	785b      	ldrb	r3, [r3, #1]
 801175c:	f023 0310 	bic.w	r3, r3, #16
 8011760:	b2db      	uxtb	r3, r3
 8011762:	330a      	adds	r3, #10
 8011764:	b2da      	uxtb	r2, r3
 8011766:	68bb      	ldr	r3, [r7, #8]
 8011768:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	2b00      	cmp	r3, #0
 801176e:	d11c      	bne.n	80117aa <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8011770:	68bb      	ldr	r3, [r7, #8]
 8011772:	78db      	ldrb	r3, [r3, #3]
 8011774:	4618      	mov	r0, r3
 8011776:	f000 f927 	bl	80119c8 <RTC_ByteToBcd2>
 801177a:	4603      	mov	r3, r0
 801177c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 801177e:	68bb      	ldr	r3, [r7, #8]
 8011780:	785b      	ldrb	r3, [r3, #1]
 8011782:	4618      	mov	r0, r3
 8011784:	f000 f920 	bl	80119c8 <RTC_ByteToBcd2>
 8011788:	4603      	mov	r3, r0
 801178a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 801178c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 801178e:	68bb      	ldr	r3, [r7, #8]
 8011790:	789b      	ldrb	r3, [r3, #2]
 8011792:	4618      	mov	r0, r3
 8011794:	f000 f918 	bl	80119c8 <RTC_ByteToBcd2>
 8011798:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 801179a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 801179e:	68bb      	ldr	r3, [r7, #8]
 80117a0:	781b      	ldrb	r3, [r3, #0]
 80117a2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80117a4:	4313      	orrs	r3, r2
 80117a6:	617b      	str	r3, [r7, #20]
 80117a8:	e00e      	b.n	80117c8 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80117aa:	68bb      	ldr	r3, [r7, #8]
 80117ac:	78db      	ldrb	r3, [r3, #3]
 80117ae:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80117b0:	68bb      	ldr	r3, [r7, #8]
 80117b2:	785b      	ldrb	r3, [r3, #1]
 80117b4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80117b6:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80117b8:	68ba      	ldr	r2, [r7, #8]
 80117ba:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80117bc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80117be:	68bb      	ldr	r3, [r7, #8]
 80117c0:	781b      	ldrb	r3, [r3, #0]
 80117c2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80117c4:	4313      	orrs	r3, r2
 80117c6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80117c8:	68fb      	ldr	r3, [r7, #12]
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	22ca      	movs	r2, #202	@ 0xca
 80117ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80117d0:	68fb      	ldr	r3, [r7, #12]
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	2253      	movs	r2, #83	@ 0x53
 80117d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80117d8:	68f8      	ldr	r0, [r7, #12]
 80117da:	f000 f899 	bl	8011910 <RTC_EnterInitMode>
 80117de:	4603      	mov	r3, r0
 80117e0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80117e2:	7cfb      	ldrb	r3, [r7, #19]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d10c      	bne.n	8011802 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	681a      	ldr	r2, [r3, #0]
 80117ec:	697b      	ldr	r3, [r7, #20]
 80117ee:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80117f2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80117f6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80117f8:	68f8      	ldr	r0, [r7, #12]
 80117fa:	f000 f8c0 	bl	801197e <RTC_ExitInitMode>
 80117fe:	4603      	mov	r3, r0
 8011800:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8011802:	7cfb      	ldrb	r3, [r7, #19]
 8011804:	2b00      	cmp	r3, #0
 8011806:	d102      	bne.n	801180e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	2201      	movs	r2, #1
 801180c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	22ff      	movs	r2, #255	@ 0xff
 8011814:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	2200      	movs	r2, #0
 801181a:	771a      	strb	r2, [r3, #28]

  return status;
 801181c:	7cfb      	ldrb	r3, [r7, #19]
}
 801181e:	4618      	mov	r0, r3
 8011820:	371c      	adds	r7, #28
 8011822:	46bd      	mov	sp, r7
 8011824:	bd90      	pop	{r4, r7, pc}

08011826 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8011826:	b580      	push	{r7, lr}
 8011828:	b086      	sub	sp, #24
 801182a:	af00      	add	r7, sp, #0
 801182c:	60f8      	str	r0, [r7, #12]
 801182e:	60b9      	str	r1, [r7, #8]
 8011830:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8011832:	2300      	movs	r3, #0
 8011834:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8011836:	68fb      	ldr	r3, [r7, #12]
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	685b      	ldr	r3, [r3, #4]
 801183c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011840:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8011844:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8011846:	697b      	ldr	r3, [r7, #20]
 8011848:	0c1b      	lsrs	r3, r3, #16
 801184a:	b2da      	uxtb	r2, r3
 801184c:	68bb      	ldr	r3, [r7, #8]
 801184e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8011850:	697b      	ldr	r3, [r7, #20]
 8011852:	0a1b      	lsrs	r3, r3, #8
 8011854:	b2db      	uxtb	r3, r3
 8011856:	f003 031f 	and.w	r3, r3, #31
 801185a:	b2da      	uxtb	r2, r3
 801185c:	68bb      	ldr	r3, [r7, #8]
 801185e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8011860:	697b      	ldr	r3, [r7, #20]
 8011862:	b2db      	uxtb	r3, r3
 8011864:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011868:	b2da      	uxtb	r2, r3
 801186a:	68bb      	ldr	r3, [r7, #8]
 801186c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 801186e:	697b      	ldr	r3, [r7, #20]
 8011870:	0b5b      	lsrs	r3, r3, #13
 8011872:	b2db      	uxtb	r3, r3
 8011874:	f003 0307 	and.w	r3, r3, #7
 8011878:	b2da      	uxtb	r2, r3
 801187a:	68bb      	ldr	r3, [r7, #8]
 801187c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	2b00      	cmp	r3, #0
 8011882:	d11a      	bne.n	80118ba <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8011884:	68bb      	ldr	r3, [r7, #8]
 8011886:	78db      	ldrb	r3, [r3, #3]
 8011888:	4618      	mov	r0, r3
 801188a:	f000 f8bb 	bl	8011a04 <RTC_Bcd2ToByte>
 801188e:	4603      	mov	r3, r0
 8011890:	461a      	mov	r2, r3
 8011892:	68bb      	ldr	r3, [r7, #8]
 8011894:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8011896:	68bb      	ldr	r3, [r7, #8]
 8011898:	785b      	ldrb	r3, [r3, #1]
 801189a:	4618      	mov	r0, r3
 801189c:	f000 f8b2 	bl	8011a04 <RTC_Bcd2ToByte>
 80118a0:	4603      	mov	r3, r0
 80118a2:	461a      	mov	r2, r3
 80118a4:	68bb      	ldr	r3, [r7, #8]
 80118a6:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80118a8:	68bb      	ldr	r3, [r7, #8]
 80118aa:	789b      	ldrb	r3, [r3, #2]
 80118ac:	4618      	mov	r0, r3
 80118ae:	f000 f8a9 	bl	8011a04 <RTC_Bcd2ToByte>
 80118b2:	4603      	mov	r3, r0
 80118b4:	461a      	mov	r2, r3
 80118b6:	68bb      	ldr	r3, [r7, #8]
 80118b8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80118ba:	2300      	movs	r3, #0
}
 80118bc:	4618      	mov	r0, r3
 80118be:	3718      	adds	r7, #24
 80118c0:	46bd      	mov	sp, r7
 80118c2:	bd80      	pop	{r7, pc}

080118c4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80118c4:	b580      	push	{r7, lr}
 80118c6:	b084      	sub	sp, #16
 80118c8:	af00      	add	r7, sp, #0
 80118ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80118cc:	2300      	movs	r3, #0
 80118ce:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	681b      	ldr	r3, [r3, #0]
 80118d4:	4a0d      	ldr	r2, [pc, #52]	@ (801190c <HAL_RTC_WaitForSynchro+0x48>)
 80118d6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80118d8:	f7fa fd2c 	bl	800c334 <HAL_GetTick>
 80118dc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80118de:	e009      	b.n	80118f4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80118e0:	f7fa fd28 	bl	800c334 <HAL_GetTick>
 80118e4:	4602      	mov	r2, r0
 80118e6:	68fb      	ldr	r3, [r7, #12]
 80118e8:	1ad3      	subs	r3, r2, r3
 80118ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80118ee:	d901      	bls.n	80118f4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80118f0:	2303      	movs	r3, #3
 80118f2:	e007      	b.n	8011904 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	68db      	ldr	r3, [r3, #12]
 80118fa:	f003 0320 	and.w	r3, r3, #32
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d0ee      	beq.n	80118e0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8011902:	2300      	movs	r3, #0
}
 8011904:	4618      	mov	r0, r3
 8011906:	3710      	adds	r7, #16
 8011908:	46bd      	mov	sp, r7
 801190a:	bd80      	pop	{r7, pc}
 801190c:	00017f5f 	.word	0x00017f5f

08011910 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8011910:	b580      	push	{r7, lr}
 8011912:	b084      	sub	sp, #16
 8011914:	af00      	add	r7, sp, #0
 8011916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8011918:	2300      	movs	r3, #0
 801191a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 801191c:	2300      	movs	r3, #0
 801191e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	68db      	ldr	r3, [r3, #12]
 8011926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801192a:	2b00      	cmp	r3, #0
 801192c:	d122      	bne.n	8011974 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	68da      	ldr	r2, [r3, #12]
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	681b      	ldr	r3, [r3, #0]
 8011938:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 801193c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 801193e:	f7fa fcf9 	bl	800c334 <HAL_GetTick>
 8011942:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8011944:	e00c      	b.n	8011960 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8011946:	f7fa fcf5 	bl	800c334 <HAL_GetTick>
 801194a:	4602      	mov	r2, r0
 801194c:	68bb      	ldr	r3, [r7, #8]
 801194e:	1ad3      	subs	r3, r2, r3
 8011950:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011954:	d904      	bls.n	8011960 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	2204      	movs	r2, #4
 801195a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 801195c:	2301      	movs	r3, #1
 801195e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	68db      	ldr	r3, [r3, #12]
 8011966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801196a:	2b00      	cmp	r3, #0
 801196c:	d102      	bne.n	8011974 <RTC_EnterInitMode+0x64>
 801196e:	7bfb      	ldrb	r3, [r7, #15]
 8011970:	2b01      	cmp	r3, #1
 8011972:	d1e8      	bne.n	8011946 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8011974:	7bfb      	ldrb	r3, [r7, #15]
}
 8011976:	4618      	mov	r0, r3
 8011978:	3710      	adds	r7, #16
 801197a:	46bd      	mov	sp, r7
 801197c:	bd80      	pop	{r7, pc}

0801197e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 801197e:	b580      	push	{r7, lr}
 8011980:	b084      	sub	sp, #16
 8011982:	af00      	add	r7, sp, #0
 8011984:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011986:	2300      	movs	r3, #0
 8011988:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	68da      	ldr	r2, [r3, #12]
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	681b      	ldr	r3, [r3, #0]
 8011994:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8011998:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	689b      	ldr	r3, [r3, #8]
 80119a0:	f003 0320 	and.w	r3, r3, #32
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d10a      	bne.n	80119be <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80119a8:	6878      	ldr	r0, [r7, #4]
 80119aa:	f7ff ff8b 	bl	80118c4 <HAL_RTC_WaitForSynchro>
 80119ae:	4603      	mov	r3, r0
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d004      	beq.n	80119be <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	2204      	movs	r2, #4
 80119b8:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80119ba:	2301      	movs	r3, #1
 80119bc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80119be:	7bfb      	ldrb	r3, [r7, #15]
}
 80119c0:	4618      	mov	r0, r3
 80119c2:	3710      	adds	r7, #16
 80119c4:	46bd      	mov	sp, r7
 80119c6:	bd80      	pop	{r7, pc}

080119c8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80119c8:	b480      	push	{r7}
 80119ca:	b085      	sub	sp, #20
 80119cc:	af00      	add	r7, sp, #0
 80119ce:	4603      	mov	r3, r0
 80119d0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80119d2:	2300      	movs	r3, #0
 80119d4:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80119d6:	e005      	b.n	80119e4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	3301      	adds	r3, #1
 80119dc:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80119de:	79fb      	ldrb	r3, [r7, #7]
 80119e0:	3b0a      	subs	r3, #10
 80119e2:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80119e4:	79fb      	ldrb	r3, [r7, #7]
 80119e6:	2b09      	cmp	r3, #9
 80119e8:	d8f6      	bhi.n	80119d8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80119ea:	68fb      	ldr	r3, [r7, #12]
 80119ec:	b2db      	uxtb	r3, r3
 80119ee:	011b      	lsls	r3, r3, #4
 80119f0:	b2da      	uxtb	r2, r3
 80119f2:	79fb      	ldrb	r3, [r7, #7]
 80119f4:	4313      	orrs	r3, r2
 80119f6:	b2db      	uxtb	r3, r3
}
 80119f8:	4618      	mov	r0, r3
 80119fa:	3714      	adds	r7, #20
 80119fc:	46bd      	mov	sp, r7
 80119fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a02:	4770      	bx	lr

08011a04 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8011a04:	b480      	push	{r7}
 8011a06:	b085      	sub	sp, #20
 8011a08:	af00      	add	r7, sp, #0
 8011a0a:	4603      	mov	r3, r0
 8011a0c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8011a0e:	2300      	movs	r3, #0
 8011a10:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8011a12:	79fb      	ldrb	r3, [r7, #7]
 8011a14:	091b      	lsrs	r3, r3, #4
 8011a16:	b2db      	uxtb	r3, r3
 8011a18:	461a      	mov	r2, r3
 8011a1a:	4613      	mov	r3, r2
 8011a1c:	009b      	lsls	r3, r3, #2
 8011a1e:	4413      	add	r3, r2
 8011a20:	005b      	lsls	r3, r3, #1
 8011a22:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8011a24:	68fb      	ldr	r3, [r7, #12]
 8011a26:	b2da      	uxtb	r2, r3
 8011a28:	79fb      	ldrb	r3, [r7, #7]
 8011a2a:	f003 030f 	and.w	r3, r3, #15
 8011a2e:	b2db      	uxtb	r3, r3
 8011a30:	4413      	add	r3, r2
 8011a32:	b2db      	uxtb	r3, r3
}
 8011a34:	4618      	mov	r0, r3
 8011a36:	3714      	adds	r7, #20
 8011a38:	46bd      	mov	sp, r7
 8011a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a3e:	4770      	bx	lr

08011a40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011a40:	b580      	push	{r7, lr}
 8011a42:	b082      	sub	sp, #8
 8011a44:	af00      	add	r7, sp, #0
 8011a46:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d101      	bne.n	8011a52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8011a4e:	2301      	movs	r3, #1
 8011a50:	e07b      	b.n	8011b4a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d108      	bne.n	8011a6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	685b      	ldr	r3, [r3, #4]
 8011a5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011a62:	d009      	beq.n	8011a78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	2200      	movs	r2, #0
 8011a68:	61da      	str	r2, [r3, #28]
 8011a6a:	e005      	b.n	8011a78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	2200      	movs	r2, #0
 8011a70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	2200      	movs	r2, #0
 8011a76:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011a84:	b2db      	uxtb	r3, r3
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	d106      	bne.n	8011a98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	2200      	movs	r2, #0
 8011a8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8011a92:	6878      	ldr	r0, [r7, #4]
 8011a94:	f7f9 fe16 	bl	800b6c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	2202      	movs	r2, #2
 8011a9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	681b      	ldr	r3, [r3, #0]
 8011aa4:	681a      	ldr	r2, [r3, #0]
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011aae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	685b      	ldr	r3, [r3, #4]
 8011ab4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	689b      	ldr	r3, [r3, #8]
 8011abc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8011ac0:	431a      	orrs	r2, r3
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	68db      	ldr	r3, [r3, #12]
 8011ac6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011aca:	431a      	orrs	r2, r3
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	691b      	ldr	r3, [r3, #16]
 8011ad0:	f003 0302 	and.w	r3, r3, #2
 8011ad4:	431a      	orrs	r2, r3
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	695b      	ldr	r3, [r3, #20]
 8011ada:	f003 0301 	and.w	r3, r3, #1
 8011ade:	431a      	orrs	r2, r3
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	699b      	ldr	r3, [r3, #24]
 8011ae4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8011ae8:	431a      	orrs	r2, r3
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	69db      	ldr	r3, [r3, #28]
 8011aee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011af2:	431a      	orrs	r2, r3
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	6a1b      	ldr	r3, [r3, #32]
 8011af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011afc:	ea42 0103 	orr.w	r1, r2, r3
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b04:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	430a      	orrs	r2, r1
 8011b0e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	699b      	ldr	r3, [r3, #24]
 8011b14:	0c1b      	lsrs	r3, r3, #16
 8011b16:	f003 0104 	and.w	r1, r3, #4
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011b1e:	f003 0210 	and.w	r2, r3, #16
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	681b      	ldr	r3, [r3, #0]
 8011b26:	430a      	orrs	r2, r1
 8011b28:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	69da      	ldr	r2, [r3, #28]
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8011b38:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	2200      	movs	r2, #0
 8011b3e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	2201      	movs	r2, #1
 8011b44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8011b48:	2300      	movs	r3, #0
}
 8011b4a:	4618      	mov	r0, r3
 8011b4c:	3708      	adds	r7, #8
 8011b4e:	46bd      	mov	sp, r7
 8011b50:	bd80      	pop	{r7, pc}

08011b52 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8011b52:	b580      	push	{r7, lr}
 8011b54:	b082      	sub	sp, #8
 8011b56:	af00      	add	r7, sp, #0
 8011b58:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d101      	bne.n	8011b64 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8011b60:	2301      	movs	r3, #1
 8011b62:	e01a      	b.n	8011b9a <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	2202      	movs	r2, #2
 8011b68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	681a      	ldr	r2, [r3, #0]
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011b7a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8011b7c:	6878      	ldr	r0, [r7, #4]
 8011b7e:	f7f9 fee9 	bl	800b954 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	2200      	movs	r2, #0
 8011b86:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	2200      	movs	r2, #0
 8011b8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	2200      	movs	r2, #0
 8011b94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8011b98:	2300      	movs	r3, #0
}
 8011b9a:	4618      	mov	r0, r3
 8011b9c:	3708      	adds	r7, #8
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	bd80      	pop	{r7, pc}

08011ba2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8011ba2:	b580      	push	{r7, lr}
 8011ba4:	b08a      	sub	sp, #40	@ 0x28
 8011ba6:	af00      	add	r7, sp, #0
 8011ba8:	60f8      	str	r0, [r7, #12]
 8011baa:	60b9      	str	r1, [r7, #8]
 8011bac:	607a      	str	r2, [r7, #4]
 8011bae:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8011bb0:	2301      	movs	r3, #1
 8011bb2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011bb4:	f7fa fbbe 	bl	800c334 <HAL_GetTick>
 8011bb8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011bc0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	685b      	ldr	r3, [r3, #4]
 8011bc6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8011bc8:	887b      	ldrh	r3, [r7, #2]
 8011bca:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8011bcc:	7ffb      	ldrb	r3, [r7, #31]
 8011bce:	2b01      	cmp	r3, #1
 8011bd0:	d00c      	beq.n	8011bec <HAL_SPI_TransmitReceive+0x4a>
 8011bd2:	69bb      	ldr	r3, [r7, #24]
 8011bd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011bd8:	d106      	bne.n	8011be8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	689b      	ldr	r3, [r3, #8]
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d102      	bne.n	8011be8 <HAL_SPI_TransmitReceive+0x46>
 8011be2:	7ffb      	ldrb	r3, [r7, #31]
 8011be4:	2b04      	cmp	r3, #4
 8011be6:	d001      	beq.n	8011bec <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8011be8:	2302      	movs	r3, #2
 8011bea:	e17f      	b.n	8011eec <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8011bec:	68bb      	ldr	r3, [r7, #8]
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d005      	beq.n	8011bfe <HAL_SPI_TransmitReceive+0x5c>
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d002      	beq.n	8011bfe <HAL_SPI_TransmitReceive+0x5c>
 8011bf8:	887b      	ldrh	r3, [r7, #2]
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d101      	bne.n	8011c02 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8011bfe:	2301      	movs	r3, #1
 8011c00:	e174      	b.n	8011eec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8011c08:	2b01      	cmp	r3, #1
 8011c0a:	d101      	bne.n	8011c10 <HAL_SPI_TransmitReceive+0x6e>
 8011c0c:	2302      	movs	r3, #2
 8011c0e:	e16d      	b.n	8011eec <HAL_SPI_TransmitReceive+0x34a>
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	2201      	movs	r2, #1
 8011c14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011c1e:	b2db      	uxtb	r3, r3
 8011c20:	2b04      	cmp	r3, #4
 8011c22:	d003      	beq.n	8011c2c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	2205      	movs	r2, #5
 8011c28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	2200      	movs	r2, #0
 8011c30:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8011c32:	68fb      	ldr	r3, [r7, #12]
 8011c34:	687a      	ldr	r2, [r7, #4]
 8011c36:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	887a      	ldrh	r2, [r7, #2]
 8011c3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	887a      	ldrh	r2, [r7, #2]
 8011c42:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	68ba      	ldr	r2, [r7, #8]
 8011c48:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	887a      	ldrh	r2, [r7, #2]
 8011c4e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	887a      	ldrh	r2, [r7, #2]
 8011c54:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8011c56:	68fb      	ldr	r3, [r7, #12]
 8011c58:	2200      	movs	r2, #0
 8011c5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	2200      	movs	r2, #0
 8011c60:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011c62:	68fb      	ldr	r3, [r7, #12]
 8011c64:	681b      	ldr	r3, [r3, #0]
 8011c66:	681b      	ldr	r3, [r3, #0]
 8011c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011c6c:	2b40      	cmp	r3, #64	@ 0x40
 8011c6e:	d007      	beq.n	8011c80 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011c70:	68fb      	ldr	r3, [r7, #12]
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	681a      	ldr	r2, [r3, #0]
 8011c76:	68fb      	ldr	r3, [r7, #12]
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011c7e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8011c80:	68fb      	ldr	r3, [r7, #12]
 8011c82:	68db      	ldr	r3, [r3, #12]
 8011c84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011c88:	d17e      	bne.n	8011d88 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011c8a:	68fb      	ldr	r3, [r7, #12]
 8011c8c:	685b      	ldr	r3, [r3, #4]
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d002      	beq.n	8011c98 <HAL_SPI_TransmitReceive+0xf6>
 8011c92:	8afb      	ldrh	r3, [r7, #22]
 8011c94:	2b01      	cmp	r3, #1
 8011c96:	d16c      	bne.n	8011d72 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011c9c:	881a      	ldrh	r2, [r3, #0]
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8011ca4:	68fb      	ldr	r3, [r7, #12]
 8011ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ca8:	1c9a      	adds	r2, r3, #2
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8011cae:	68fb      	ldr	r3, [r7, #12]
 8011cb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8011cb2:	b29b      	uxth	r3, r3
 8011cb4:	3b01      	subs	r3, #1
 8011cb6:	b29a      	uxth	r2, r3
 8011cb8:	68fb      	ldr	r3, [r7, #12]
 8011cba:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011cbc:	e059      	b.n	8011d72 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	689b      	ldr	r3, [r3, #8]
 8011cc4:	f003 0302 	and.w	r3, r3, #2
 8011cc8:	2b02      	cmp	r3, #2
 8011cca:	d11b      	bne.n	8011d04 <HAL_SPI_TransmitReceive+0x162>
 8011ccc:	68fb      	ldr	r3, [r7, #12]
 8011cce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8011cd0:	b29b      	uxth	r3, r3
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d016      	beq.n	8011d04 <HAL_SPI_TransmitReceive+0x162>
 8011cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cd8:	2b01      	cmp	r3, #1
 8011cda:	d113      	bne.n	8011d04 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8011cdc:	68fb      	ldr	r3, [r7, #12]
 8011cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ce0:	881a      	ldrh	r2, [r3, #0]
 8011ce2:	68fb      	ldr	r3, [r7, #12]
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011ce8:	68fb      	ldr	r3, [r7, #12]
 8011cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011cec:	1c9a      	adds	r2, r3, #2
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8011cf2:	68fb      	ldr	r3, [r7, #12]
 8011cf4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8011cf6:	b29b      	uxth	r3, r3
 8011cf8:	3b01      	subs	r3, #1
 8011cfa:	b29a      	uxth	r2, r3
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8011d00:	2300      	movs	r3, #0
 8011d02:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	689b      	ldr	r3, [r3, #8]
 8011d0a:	f003 0301 	and.w	r3, r3, #1
 8011d0e:	2b01      	cmp	r3, #1
 8011d10:	d119      	bne.n	8011d46 <HAL_SPI_TransmitReceive+0x1a4>
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011d16:	b29b      	uxth	r3, r3
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d014      	beq.n	8011d46 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	68da      	ldr	r2, [r3, #12]
 8011d22:	68fb      	ldr	r3, [r7, #12]
 8011d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011d26:	b292      	uxth	r2, r2
 8011d28:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011d2e:	1c9a      	adds	r2, r3, #2
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011d38:	b29b      	uxth	r3, r3
 8011d3a:	3b01      	subs	r3, #1
 8011d3c:	b29a      	uxth	r2, r3
 8011d3e:	68fb      	ldr	r3, [r7, #12]
 8011d40:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8011d42:	2301      	movs	r3, #1
 8011d44:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8011d46:	f7fa faf5 	bl	800c334 <HAL_GetTick>
 8011d4a:	4602      	mov	r2, r0
 8011d4c:	6a3b      	ldr	r3, [r7, #32]
 8011d4e:	1ad3      	subs	r3, r2, r3
 8011d50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011d52:	429a      	cmp	r2, r3
 8011d54:	d80d      	bhi.n	8011d72 <HAL_SPI_TransmitReceive+0x1d0>
 8011d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d5c:	d009      	beq.n	8011d72 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	2201      	movs	r2, #1
 8011d62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	2200      	movs	r2, #0
 8011d6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8011d6e:	2303      	movs	r3, #3
 8011d70:	e0bc      	b.n	8011eec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011d72:	68fb      	ldr	r3, [r7, #12]
 8011d74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8011d76:	b29b      	uxth	r3, r3
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	d1a0      	bne.n	8011cbe <HAL_SPI_TransmitReceive+0x11c>
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011d80:	b29b      	uxth	r3, r3
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d19b      	bne.n	8011cbe <HAL_SPI_TransmitReceive+0x11c>
 8011d86:	e082      	b.n	8011e8e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	685b      	ldr	r3, [r3, #4]
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d002      	beq.n	8011d96 <HAL_SPI_TransmitReceive+0x1f4>
 8011d90:	8afb      	ldrh	r3, [r7, #22]
 8011d92:	2b01      	cmp	r3, #1
 8011d94:	d171      	bne.n	8011e7a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011d9a:	68fb      	ldr	r3, [r7, #12]
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	330c      	adds	r3, #12
 8011da0:	7812      	ldrb	r2, [r2, #0]
 8011da2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8011da4:	68fb      	ldr	r3, [r7, #12]
 8011da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011da8:	1c5a      	adds	r2, r3, #1
 8011daa:	68fb      	ldr	r3, [r7, #12]
 8011dac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8011dae:	68fb      	ldr	r3, [r7, #12]
 8011db0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8011db2:	b29b      	uxth	r3, r3
 8011db4:	3b01      	subs	r3, #1
 8011db6:	b29a      	uxth	r2, r3
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011dbc:	e05d      	b.n	8011e7a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011dbe:	68fb      	ldr	r3, [r7, #12]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	689b      	ldr	r3, [r3, #8]
 8011dc4:	f003 0302 	and.w	r3, r3, #2
 8011dc8:	2b02      	cmp	r3, #2
 8011dca:	d11c      	bne.n	8011e06 <HAL_SPI_TransmitReceive+0x264>
 8011dcc:	68fb      	ldr	r3, [r7, #12]
 8011dce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8011dd0:	b29b      	uxth	r3, r3
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d017      	beq.n	8011e06 <HAL_SPI_TransmitReceive+0x264>
 8011dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011dd8:	2b01      	cmp	r3, #1
 8011dda:	d114      	bne.n	8011e06 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8011ddc:	68fb      	ldr	r3, [r7, #12]
 8011dde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011de0:	68fb      	ldr	r3, [r7, #12]
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	330c      	adds	r3, #12
 8011de6:	7812      	ldrb	r2, [r2, #0]
 8011de8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8011dea:	68fb      	ldr	r3, [r7, #12]
 8011dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011dee:	1c5a      	adds	r2, r3, #1
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8011df4:	68fb      	ldr	r3, [r7, #12]
 8011df6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8011df8:	b29b      	uxth	r3, r3
 8011dfa:	3b01      	subs	r3, #1
 8011dfc:	b29a      	uxth	r2, r3
 8011dfe:	68fb      	ldr	r3, [r7, #12]
 8011e00:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8011e02:	2300      	movs	r3, #0
 8011e04:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	689b      	ldr	r3, [r3, #8]
 8011e0c:	f003 0301 	and.w	r3, r3, #1
 8011e10:	2b01      	cmp	r3, #1
 8011e12:	d119      	bne.n	8011e48 <HAL_SPI_TransmitReceive+0x2a6>
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011e18:	b29b      	uxth	r3, r3
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d014      	beq.n	8011e48 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	681b      	ldr	r3, [r3, #0]
 8011e22:	68da      	ldr	r2, [r3, #12]
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e28:	b2d2      	uxtb	r2, r2
 8011e2a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8011e2c:	68fb      	ldr	r3, [r7, #12]
 8011e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e30:	1c5a      	adds	r2, r3, #1
 8011e32:	68fb      	ldr	r3, [r7, #12]
 8011e34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011e3a:	b29b      	uxth	r3, r3
 8011e3c:	3b01      	subs	r3, #1
 8011e3e:	b29a      	uxth	r2, r3
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8011e44:	2301      	movs	r3, #1
 8011e46:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8011e48:	f7fa fa74 	bl	800c334 <HAL_GetTick>
 8011e4c:	4602      	mov	r2, r0
 8011e4e:	6a3b      	ldr	r3, [r7, #32]
 8011e50:	1ad3      	subs	r3, r2, r3
 8011e52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011e54:	429a      	cmp	r2, r3
 8011e56:	d803      	bhi.n	8011e60 <HAL_SPI_TransmitReceive+0x2be>
 8011e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e5e:	d102      	bne.n	8011e66 <HAL_SPI_TransmitReceive+0x2c4>
 8011e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	d109      	bne.n	8011e7a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8011e66:	68fb      	ldr	r3, [r7, #12]
 8011e68:	2201      	movs	r2, #1
 8011e6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8011e6e:	68fb      	ldr	r3, [r7, #12]
 8011e70:	2200      	movs	r2, #0
 8011e72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8011e76:	2303      	movs	r3, #3
 8011e78:	e038      	b.n	8011eec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8011e7e:	b29b      	uxth	r3, r3
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d19c      	bne.n	8011dbe <HAL_SPI_TransmitReceive+0x21c>
 8011e84:	68fb      	ldr	r3, [r7, #12]
 8011e86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011e88:	b29b      	uxth	r3, r3
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d197      	bne.n	8011dbe <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011e8e:	6a3a      	ldr	r2, [r7, #32]
 8011e90:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011e92:	68f8      	ldr	r0, [r7, #12]
 8011e94:	f000 fd04 	bl	80128a0 <SPI_EndRxTxTransaction>
 8011e98:	4603      	mov	r3, r0
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d008      	beq.n	8011eb0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011e9e:	68fb      	ldr	r3, [r7, #12]
 8011ea0:	2220      	movs	r2, #32
 8011ea2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	2200      	movs	r2, #0
 8011ea8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8011eac:	2301      	movs	r3, #1
 8011eae:	e01d      	b.n	8011eec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011eb0:	68fb      	ldr	r3, [r7, #12]
 8011eb2:	689b      	ldr	r3, [r3, #8]
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	d10a      	bne.n	8011ece <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011eb8:	2300      	movs	r3, #0
 8011eba:	613b      	str	r3, [r7, #16]
 8011ebc:	68fb      	ldr	r3, [r7, #12]
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	68db      	ldr	r3, [r3, #12]
 8011ec2:	613b      	str	r3, [r7, #16]
 8011ec4:	68fb      	ldr	r3, [r7, #12]
 8011ec6:	681b      	ldr	r3, [r3, #0]
 8011ec8:	689b      	ldr	r3, [r3, #8]
 8011eca:	613b      	str	r3, [r7, #16]
 8011ecc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8011ece:	68fb      	ldr	r3, [r7, #12]
 8011ed0:	2201      	movs	r2, #1
 8011ed2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8011ed6:	68fb      	ldr	r3, [r7, #12]
 8011ed8:	2200      	movs	r2, #0
 8011eda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011ede:	68fb      	ldr	r3, [r7, #12]
 8011ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d001      	beq.n	8011eea <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8011ee6:	2301      	movs	r3, #1
 8011ee8:	e000      	b.n	8011eec <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8011eea:	2300      	movs	r3, #0
  }
}
 8011eec:	4618      	mov	r0, r3
 8011eee:	3728      	adds	r7, #40	@ 0x28
 8011ef0:	46bd      	mov	sp, r7
 8011ef2:	bd80      	pop	{r7, pc}

08011ef4 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8011ef4:	b580      	push	{r7, lr}
 8011ef6:	b084      	sub	sp, #16
 8011ef8:	af00      	add	r7, sp, #0
 8011efa:	60f8      	str	r0, [r7, #12]
 8011efc:	60b9      	str	r1, [r7, #8]
 8011efe:	4613      	mov	r3, r2
 8011f00:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011f08:	b2db      	uxtb	r3, r3
 8011f0a:	2b01      	cmp	r3, #1
 8011f0c:	d001      	beq.n	8011f12 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8011f0e:	2302      	movs	r3, #2
 8011f10:	e097      	b.n	8012042 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8011f12:	68bb      	ldr	r3, [r7, #8]
 8011f14:	2b00      	cmp	r3, #0
 8011f16:	d002      	beq.n	8011f1e <HAL_SPI_Transmit_DMA+0x2a>
 8011f18:	88fb      	ldrh	r3, [r7, #6]
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	d101      	bne.n	8011f22 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8011f1e:	2301      	movs	r3, #1
 8011f20:	e08f      	b.n	8012042 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8011f28:	2b01      	cmp	r3, #1
 8011f2a:	d101      	bne.n	8011f30 <HAL_SPI_Transmit_DMA+0x3c>
 8011f2c:	2302      	movs	r3, #2
 8011f2e:	e088      	b.n	8012042 <HAL_SPI_Transmit_DMA+0x14e>
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	2201      	movs	r2, #1
 8011f34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8011f38:	68fb      	ldr	r3, [r7, #12]
 8011f3a:	2203      	movs	r2, #3
 8011f3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011f40:	68fb      	ldr	r3, [r7, #12]
 8011f42:	2200      	movs	r2, #0
 8011f44:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	68ba      	ldr	r2, [r7, #8]
 8011f4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	88fa      	ldrh	r2, [r7, #6]
 8011f50:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	88fa      	ldrh	r2, [r7, #6]
 8011f56:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	2200      	movs	r2, #0
 8011f5c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	2200      	movs	r2, #0
 8011f62:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	2200      	movs	r2, #0
 8011f68:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8011f6a:	68fb      	ldr	r3, [r7, #12]
 8011f6c:	2200      	movs	r2, #0
 8011f6e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	2200      	movs	r2, #0
 8011f74:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	689b      	ldr	r3, [r3, #8]
 8011f7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011f7e:	d10f      	bne.n	8011fa0 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	681b      	ldr	r3, [r3, #0]
 8011f84:	681a      	ldr	r2, [r3, #0]
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011f8e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8011f90:	68fb      	ldr	r3, [r7, #12]
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	681a      	ldr	r2, [r3, #0]
 8011f96:	68fb      	ldr	r3, [r7, #12]
 8011f98:	681b      	ldr	r3, [r3, #0]
 8011f9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8011f9e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8011fa0:	68fb      	ldr	r3, [r7, #12]
 8011fa2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011fa4:	4a29      	ldr	r2, [pc, #164]	@ (801204c <HAL_SPI_Transmit_DMA+0x158>)
 8011fa6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8011fa8:	68fb      	ldr	r3, [r7, #12]
 8011faa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011fac:	4a28      	ldr	r2, [pc, #160]	@ (8012050 <HAL_SPI_Transmit_DMA+0x15c>)
 8011fae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8011fb0:	68fb      	ldr	r3, [r7, #12]
 8011fb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011fb4:	4a27      	ldr	r2, [pc, #156]	@ (8012054 <HAL_SPI_Transmit_DMA+0x160>)
 8011fb6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8011fb8:	68fb      	ldr	r3, [r7, #12]
 8011fba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011fbc:	2200      	movs	r2, #0
 8011fbe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011fc8:	4619      	mov	r1, r3
 8011fca:	68fb      	ldr	r3, [r7, #12]
 8011fcc:	681b      	ldr	r3, [r3, #0]
 8011fce:	330c      	adds	r3, #12
 8011fd0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8011fd6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8011fd8:	f7fb ff8e 	bl	800def8 <HAL_DMA_Start_IT>
 8011fdc:	4603      	mov	r3, r0
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d00b      	beq.n	8011ffa <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011fe6:	f043 0210 	orr.w	r2, r3, #16
 8011fea:	68fb      	ldr	r3, [r7, #12]
 8011fec:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8011fee:	68fb      	ldr	r3, [r7, #12]
 8011ff0:	2200      	movs	r2, #0
 8011ff2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8011ff6:	2301      	movs	r3, #1
 8011ff8:	e023      	b.n	8012042 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	681b      	ldr	r3, [r3, #0]
 8012000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012004:	2b40      	cmp	r3, #64	@ 0x40
 8012006:	d007      	beq.n	8012018 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	681a      	ldr	r2, [r3, #0]
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012016:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	2200      	movs	r2, #0
 801201c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	681b      	ldr	r3, [r3, #0]
 8012024:	685a      	ldr	r2, [r3, #4]
 8012026:	68fb      	ldr	r3, [r7, #12]
 8012028:	681b      	ldr	r3, [r3, #0]
 801202a:	f042 0220 	orr.w	r2, r2, #32
 801202e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8012030:	68fb      	ldr	r3, [r7, #12]
 8012032:	681b      	ldr	r3, [r3, #0]
 8012034:	685a      	ldr	r2, [r3, #4]
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	f042 0202 	orr.w	r2, r2, #2
 801203e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8012040:	2300      	movs	r3, #0
}
 8012042:	4618      	mov	r0, r3
 8012044:	3710      	adds	r7, #16
 8012046:	46bd      	mov	sp, r7
 8012048:	bd80      	pop	{r7, pc}
 801204a:	bf00      	nop
 801204c:	08012631 	.word	0x08012631
 8012050:	08012451 	.word	0x08012451
 8012054:	08012685 	.word	0x08012685

08012058 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8012058:	b580      	push	{r7, lr}
 801205a:	b084      	sub	sp, #16
 801205c:	af00      	add	r7, sp, #0
 801205e:	60f8      	str	r0, [r7, #12]
 8012060:	60b9      	str	r1, [r7, #8]
 8012062:	4613      	mov	r3, r2
 8012064:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8012066:	68fb      	ldr	r3, [r7, #12]
 8012068:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801206c:	b2db      	uxtb	r3, r3
 801206e:	2b01      	cmp	r3, #1
 8012070:	d001      	beq.n	8012076 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8012072:	2302      	movs	r3, #2
 8012074:	e0a9      	b.n	80121ca <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8012076:	68bb      	ldr	r3, [r7, #8]
 8012078:	2b00      	cmp	r3, #0
 801207a:	d002      	beq.n	8012082 <HAL_SPI_Receive_DMA+0x2a>
 801207c:	88fb      	ldrh	r3, [r7, #6]
 801207e:	2b00      	cmp	r3, #0
 8012080:	d101      	bne.n	8012086 <HAL_SPI_Receive_DMA+0x2e>
  {
    return HAL_ERROR;
 8012082:	2301      	movs	r3, #1
 8012084:	e0a1      	b.n	80121ca <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	689b      	ldr	r3, [r3, #8]
 801208a:	2b00      	cmp	r3, #0
 801208c:	d110      	bne.n	80120b0 <HAL_SPI_Receive_DMA+0x58>
 801208e:	68fb      	ldr	r3, [r7, #12]
 8012090:	685b      	ldr	r3, [r3, #4]
 8012092:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8012096:	d10b      	bne.n	80120b0 <HAL_SPI_Receive_DMA+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	2204      	movs	r2, #4
 801209c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80120a0:	88fb      	ldrh	r3, [r7, #6]
 80120a2:	68ba      	ldr	r2, [r7, #8]
 80120a4:	68b9      	ldr	r1, [r7, #8]
 80120a6:	68f8      	ldr	r0, [r7, #12]
 80120a8:	f000 f89a 	bl	80121e0 <HAL_SPI_TransmitReceive_DMA>
 80120ac:	4603      	mov	r3, r0
 80120ae:	e08c      	b.n	80121ca <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80120b6:	2b01      	cmp	r3, #1
 80120b8:	d101      	bne.n	80120be <HAL_SPI_Receive_DMA+0x66>
 80120ba:	2302      	movs	r3, #2
 80120bc:	e085      	b.n	80121ca <HAL_SPI_Receive_DMA+0x172>
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	2201      	movs	r2, #1
 80120c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	2204      	movs	r2, #4
 80120ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80120ce:	68fb      	ldr	r3, [r7, #12]
 80120d0:	2200      	movs	r2, #0
 80120d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80120d4:	68fb      	ldr	r3, [r7, #12]
 80120d6:	68ba      	ldr	r2, [r7, #8]
 80120d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80120da:	68fb      	ldr	r3, [r7, #12]
 80120dc:	88fa      	ldrh	r2, [r7, #6]
 80120de:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80120e0:	68fb      	ldr	r3, [r7, #12]
 80120e2:	88fa      	ldrh	r2, [r7, #6]
 80120e4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80120e6:	68fb      	ldr	r3, [r7, #12]
 80120e8:	2200      	movs	r2, #0
 80120ea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	2200      	movs	r2, #0
 80120f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 80120f2:	68fb      	ldr	r3, [r7, #12]
 80120f4:	2200      	movs	r2, #0
 80120f6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80120f8:	68fb      	ldr	r3, [r7, #12]
 80120fa:	2200      	movs	r2, #0
 80120fc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	689b      	ldr	r3, [r3, #8]
 8012102:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012106:	d10f      	bne.n	8012128 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8012108:	68fb      	ldr	r3, [r7, #12]
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	681a      	ldr	r2, [r3, #0]
 801210e:	68fb      	ldr	r3, [r7, #12]
 8012110:	681b      	ldr	r3, [r3, #0]
 8012112:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012116:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	681a      	ldr	r2, [r3, #0]
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8012126:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8012128:	68fb      	ldr	r3, [r7, #12]
 801212a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801212c:	4a29      	ldr	r2, [pc, #164]	@ (80121d4 <HAL_SPI_Receive_DMA+0x17c>)
 801212e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012134:	4a28      	ldr	r2, [pc, #160]	@ (80121d8 <HAL_SPI_Receive_DMA+0x180>)
 8012136:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8012138:	68fb      	ldr	r3, [r7, #12]
 801213a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801213c:	4a27      	ldr	r2, [pc, #156]	@ (80121dc <HAL_SPI_Receive_DMA+0x184>)
 801213e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8012140:	68fb      	ldr	r3, [r7, #12]
 8012142:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012144:	2200      	movs	r2, #0
 8012146:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	330c      	adds	r3, #12
 8012152:	4619      	mov	r1, r3
 8012154:	68fb      	ldr	r3, [r7, #12]
 8012156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012158:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 801215a:	68fb      	ldr	r3, [r7, #12]
 801215c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801215e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8012160:	f7fb feca 	bl	800def8 <HAL_DMA_Start_IT>
 8012164:	4603      	mov	r3, r0
 8012166:	2b00      	cmp	r3, #0
 8012168:	d00b      	beq.n	8012182 <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801216a:	68fb      	ldr	r3, [r7, #12]
 801216c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801216e:	f043 0210 	orr.w	r2, r3, #16
 8012172:	68fb      	ldr	r3, [r7, #12]
 8012174:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8012176:	68fb      	ldr	r3, [r7, #12]
 8012178:	2200      	movs	r2, #0
 801217a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 801217e:	2301      	movs	r3, #1
 8012180:	e023      	b.n	80121ca <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801218c:	2b40      	cmp	r3, #64	@ 0x40
 801218e:	d007      	beq.n	80121a0 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	681b      	ldr	r3, [r3, #0]
 8012194:	681a      	ldr	r2, [r3, #0]
 8012196:	68fb      	ldr	r3, [r7, #12]
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801219e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80121a0:	68fb      	ldr	r3, [r7, #12]
 80121a2:	2200      	movs	r2, #0
 80121a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80121a8:	68fb      	ldr	r3, [r7, #12]
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	685a      	ldr	r2, [r3, #4]
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	681b      	ldr	r3, [r3, #0]
 80121b2:	f042 0220 	orr.w	r2, r2, #32
 80121b6:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	685a      	ldr	r2, [r3, #4]
 80121be:	68fb      	ldr	r3, [r7, #12]
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	f042 0201 	orr.w	r2, r2, #1
 80121c6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80121c8:	2300      	movs	r3, #0
}
 80121ca:	4618      	mov	r0, r3
 80121cc:	3710      	adds	r7, #16
 80121ce:	46bd      	mov	sp, r7
 80121d0:	bd80      	pop	{r7, pc}
 80121d2:	bf00      	nop
 80121d4:	0801264d 	.word	0x0801264d
 80121d8:	080124f9 	.word	0x080124f9
 80121dc:	08012685 	.word	0x08012685

080121e0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80121e0:	b580      	push	{r7, lr}
 80121e2:	b086      	sub	sp, #24
 80121e4:	af00      	add	r7, sp, #0
 80121e6:	60f8      	str	r0, [r7, #12]
 80121e8:	60b9      	str	r1, [r7, #8]
 80121ea:	607a      	str	r2, [r7, #4]
 80121ec:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80121ee:	68fb      	ldr	r3, [r7, #12]
 80121f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80121f4:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80121f6:	68fb      	ldr	r3, [r7, #12]
 80121f8:	685b      	ldr	r3, [r3, #4]
 80121fa:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80121fc:	7dfb      	ldrb	r3, [r7, #23]
 80121fe:	2b01      	cmp	r3, #1
 8012200:	d00c      	beq.n	801221c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8012202:	693b      	ldr	r3, [r7, #16]
 8012204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8012208:	d106      	bne.n	8012218 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	689b      	ldr	r3, [r3, #8]
 801220e:	2b00      	cmp	r3, #0
 8012210:	d102      	bne.n	8012218 <HAL_SPI_TransmitReceive_DMA+0x38>
 8012212:	7dfb      	ldrb	r3, [r7, #23]
 8012214:	2b04      	cmp	r3, #4
 8012216:	d001      	beq.n	801221c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8012218:	2302      	movs	r3, #2
 801221a:	e0cf      	b.n	80123bc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 801221c:	68bb      	ldr	r3, [r7, #8]
 801221e:	2b00      	cmp	r3, #0
 8012220:	d005      	beq.n	801222e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	2b00      	cmp	r3, #0
 8012226:	d002      	beq.n	801222e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8012228:	887b      	ldrh	r3, [r7, #2]
 801222a:	2b00      	cmp	r3, #0
 801222c:	d101      	bne.n	8012232 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 801222e:	2301      	movs	r3, #1
 8012230:	e0c4      	b.n	80123bc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8012232:	68fb      	ldr	r3, [r7, #12]
 8012234:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8012238:	2b01      	cmp	r3, #1
 801223a:	d101      	bne.n	8012240 <HAL_SPI_TransmitReceive_DMA+0x60>
 801223c:	2302      	movs	r3, #2
 801223e:	e0bd      	b.n	80123bc <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8012240:	68fb      	ldr	r3, [r7, #12]
 8012242:	2201      	movs	r2, #1
 8012244:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8012248:	68fb      	ldr	r3, [r7, #12]
 801224a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801224e:	b2db      	uxtb	r3, r3
 8012250:	2b04      	cmp	r3, #4
 8012252:	d003      	beq.n	801225c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	2205      	movs	r2, #5
 8012258:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801225c:	68fb      	ldr	r3, [r7, #12]
 801225e:	2200      	movs	r2, #0
 8012260:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8012262:	68fb      	ldr	r3, [r7, #12]
 8012264:	68ba      	ldr	r2, [r7, #8]
 8012266:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8012268:	68fb      	ldr	r3, [r7, #12]
 801226a:	887a      	ldrh	r2, [r7, #2]
 801226c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	887a      	ldrh	r2, [r7, #2]
 8012272:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8012274:	68fb      	ldr	r3, [r7, #12]
 8012276:	687a      	ldr	r2, [r7, #4]
 8012278:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 801227a:	68fb      	ldr	r3, [r7, #12]
 801227c:	887a      	ldrh	r2, [r7, #2]
 801227e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8012280:	68fb      	ldr	r3, [r7, #12]
 8012282:	887a      	ldrh	r2, [r7, #2]
 8012284:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	2200      	movs	r2, #0
 801228a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	2200      	movs	r2, #0
 8012290:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8012298:	b2db      	uxtb	r3, r3
 801229a:	2b04      	cmp	r3, #4
 801229c:	d108      	bne.n	80122b0 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 801229e:	68fb      	ldr	r3, [r7, #12]
 80122a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80122a2:	4a48      	ldr	r2, [pc, #288]	@ (80123c4 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80122a4:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80122a6:	68fb      	ldr	r3, [r7, #12]
 80122a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80122aa:	4a47      	ldr	r2, [pc, #284]	@ (80123c8 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80122ac:	63da      	str	r2, [r3, #60]	@ 0x3c
 80122ae:	e007      	b.n	80122c0 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80122b4:	4a45      	ldr	r2, [pc, #276]	@ (80123cc <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80122b6:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80122b8:	68fb      	ldr	r3, [r7, #12]
 80122ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80122bc:	4a44      	ldr	r2, [pc, #272]	@ (80123d0 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80122be:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80122c0:	68fb      	ldr	r3, [r7, #12]
 80122c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80122c4:	4a43      	ldr	r2, [pc, #268]	@ (80123d4 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80122c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80122c8:	68fb      	ldr	r3, [r7, #12]
 80122ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80122cc:	2200      	movs	r2, #0
 80122ce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	681b      	ldr	r3, [r3, #0]
 80122d8:	330c      	adds	r3, #12
 80122da:	4619      	mov	r1, r3
 80122dc:	68fb      	ldr	r3, [r7, #12]
 80122de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80122e0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80122e2:	68fb      	ldr	r3, [r7, #12]
 80122e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80122e6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80122e8:	f7fb fe06 	bl	800def8 <HAL_DMA_Start_IT>
 80122ec:	4603      	mov	r3, r0
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d00b      	beq.n	801230a <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80122f2:	68fb      	ldr	r3, [r7, #12]
 80122f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80122f6:	f043 0210 	orr.w	r2, r3, #16
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	2200      	movs	r2, #0
 8012302:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8012306:	2301      	movs	r3, #1
 8012308:	e058      	b.n	80123bc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 801230a:	68fb      	ldr	r3, [r7, #12]
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	685a      	ldr	r2, [r3, #4]
 8012310:	68fb      	ldr	r3, [r7, #12]
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	f042 0201 	orr.w	r2, r2, #1
 8012318:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 801231a:	68fb      	ldr	r3, [r7, #12]
 801231c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801231e:	2200      	movs	r2, #0
 8012320:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8012322:	68fb      	ldr	r3, [r7, #12]
 8012324:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012326:	2200      	movs	r2, #0
 8012328:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801232e:	2200      	movs	r2, #0
 8012330:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012336:	2200      	movs	r2, #0
 8012338:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 801233a:	68fb      	ldr	r3, [r7, #12]
 801233c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 801233e:	68fb      	ldr	r3, [r7, #12]
 8012340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012342:	4619      	mov	r1, r3
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	330c      	adds	r3, #12
 801234a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8012350:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8012352:	f7fb fdd1 	bl	800def8 <HAL_DMA_Start_IT>
 8012356:	4603      	mov	r3, r0
 8012358:	2b00      	cmp	r3, #0
 801235a:	d00b      	beq.n	8012374 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012360:	f043 0210 	orr.w	r2, r3, #16
 8012364:	68fb      	ldr	r3, [r7, #12]
 8012366:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	2200      	movs	r2, #0
 801236c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8012370:	2301      	movs	r3, #1
 8012372:	e023      	b.n	80123bc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012374:	68fb      	ldr	r3, [r7, #12]
 8012376:	681b      	ldr	r3, [r3, #0]
 8012378:	681b      	ldr	r3, [r3, #0]
 801237a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801237e:	2b40      	cmp	r3, #64	@ 0x40
 8012380:	d007      	beq.n	8012392 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	681b      	ldr	r3, [r3, #0]
 8012386:	681a      	ldr	r2, [r3, #0]
 8012388:	68fb      	ldr	r3, [r7, #12]
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012390:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8012392:	68fb      	ldr	r3, [r7, #12]
 8012394:	2200      	movs	r2, #0
 8012396:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 801239a:	68fb      	ldr	r3, [r7, #12]
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	685a      	ldr	r2, [r3, #4]
 80123a0:	68fb      	ldr	r3, [r7, #12]
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	f042 0220 	orr.w	r2, r2, #32
 80123a8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80123aa:	68fb      	ldr	r3, [r7, #12]
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	685a      	ldr	r2, [r3, #4]
 80123b0:	68fb      	ldr	r3, [r7, #12]
 80123b2:	681b      	ldr	r3, [r3, #0]
 80123b4:	f042 0202 	orr.w	r2, r2, #2
 80123b8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80123ba:	2300      	movs	r3, #0
}
 80123bc:	4618      	mov	r0, r3
 80123be:	3718      	adds	r7, #24
 80123c0:	46bd      	mov	sp, r7
 80123c2:	bd80      	pop	{r7, pc}
 80123c4:	0801264d 	.word	0x0801264d
 80123c8:	080124f9 	.word	0x080124f9
 80123cc:	08012669 	.word	0x08012669
 80123d0:	080125a1 	.word	0x080125a1
 80123d4:	08012685 	.word	0x08012685

080123d8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80123d8:	b480      	push	{r7}
 80123da:	b083      	sub	sp, #12
 80123dc:	af00      	add	r7, sp, #0
 80123de:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80123e0:	bf00      	nop
 80123e2:	370c      	adds	r7, #12
 80123e4:	46bd      	mov	sp, r7
 80123e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ea:	4770      	bx	lr

080123ec <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80123ec:	b480      	push	{r7}
 80123ee:	b083      	sub	sp, #12
 80123f0:	af00      	add	r7, sp, #0
 80123f2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80123f4:	bf00      	nop
 80123f6:	370c      	adds	r7, #12
 80123f8:	46bd      	mov	sp, r7
 80123fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123fe:	4770      	bx	lr

08012400 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8012400:	b480      	push	{r7}
 8012402:	b083      	sub	sp, #12
 8012404:	af00      	add	r7, sp, #0
 8012406:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8012408:	bf00      	nop
 801240a:	370c      	adds	r7, #12
 801240c:	46bd      	mov	sp, r7
 801240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012412:	4770      	bx	lr

08012414 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8012414:	b480      	push	{r7}
 8012416:	b083      	sub	sp, #12
 8012418:	af00      	add	r7, sp, #0
 801241a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 801241c:	bf00      	nop
 801241e:	370c      	adds	r7, #12
 8012420:	46bd      	mov	sp, r7
 8012422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012426:	4770      	bx	lr

08012428 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8012428:	b480      	push	{r7}
 801242a:	b083      	sub	sp, #12
 801242c:	af00      	add	r7, sp, #0
 801242e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8012430:	bf00      	nop
 8012432:	370c      	adds	r7, #12
 8012434:	46bd      	mov	sp, r7
 8012436:	f85d 7b04 	ldr.w	r7, [sp], #4
 801243a:	4770      	bx	lr

0801243c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 801243c:	b480      	push	{r7}
 801243e:	b083      	sub	sp, #12
 8012440:	af00      	add	r7, sp, #0
 8012442:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8012444:	bf00      	nop
 8012446:	370c      	adds	r7, #12
 8012448:	46bd      	mov	sp, r7
 801244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801244e:	4770      	bx	lr

08012450 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8012450:	b580      	push	{r7, lr}
 8012452:	b086      	sub	sp, #24
 8012454:	af00      	add	r7, sp, #0
 8012456:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801245c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801245e:	f7f9 ff69 	bl	800c334 <HAL_GetTick>
 8012462:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801246e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012472:	d03b      	beq.n	80124ec <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8012474:	697b      	ldr	r3, [r7, #20]
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	685a      	ldr	r2, [r3, #4]
 801247a:	697b      	ldr	r3, [r7, #20]
 801247c:	681b      	ldr	r3, [r3, #0]
 801247e:	f022 0220 	bic.w	r2, r2, #32
 8012482:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8012484:	697b      	ldr	r3, [r7, #20]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	685a      	ldr	r2, [r3, #4]
 801248a:	697b      	ldr	r3, [r7, #20]
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	f022 0202 	bic.w	r2, r2, #2
 8012492:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8012494:	693a      	ldr	r2, [r7, #16]
 8012496:	2164      	movs	r1, #100	@ 0x64
 8012498:	6978      	ldr	r0, [r7, #20]
 801249a:	f000 fa01 	bl	80128a0 <SPI_EndRxTxTransaction>
 801249e:	4603      	mov	r3, r0
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d005      	beq.n	80124b0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80124a4:	697b      	ldr	r3, [r7, #20]
 80124a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80124a8:	f043 0220 	orr.w	r2, r3, #32
 80124ac:	697b      	ldr	r3, [r7, #20]
 80124ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80124b0:	697b      	ldr	r3, [r7, #20]
 80124b2:	689b      	ldr	r3, [r3, #8]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d10a      	bne.n	80124ce <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80124b8:	2300      	movs	r3, #0
 80124ba:	60fb      	str	r3, [r7, #12]
 80124bc:	697b      	ldr	r3, [r7, #20]
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	68db      	ldr	r3, [r3, #12]
 80124c2:	60fb      	str	r3, [r7, #12]
 80124c4:	697b      	ldr	r3, [r7, #20]
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	689b      	ldr	r3, [r3, #8]
 80124ca:	60fb      	str	r3, [r7, #12]
 80124cc:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80124ce:	697b      	ldr	r3, [r7, #20]
 80124d0:	2200      	movs	r2, #0
 80124d2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80124d4:	697b      	ldr	r3, [r7, #20]
 80124d6:	2201      	movs	r2, #1
 80124d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80124dc:	697b      	ldr	r3, [r7, #20]
 80124de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d003      	beq.n	80124ec <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80124e4:	6978      	ldr	r0, [r7, #20]
 80124e6:	f7ff ffa9 	bl	801243c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80124ea:	e002      	b.n	80124f2 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80124ec:	6978      	ldr	r0, [r7, #20]
 80124ee:	f7ff ff73 	bl	80123d8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80124f2:	3718      	adds	r7, #24
 80124f4:	46bd      	mov	sp, r7
 80124f6:	bd80      	pop	{r7, pc}

080124f8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80124f8:	b580      	push	{r7, lr}
 80124fa:	b084      	sub	sp, #16
 80124fc:	af00      	add	r7, sp, #0
 80124fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012504:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012506:	f7f9 ff15 	bl	800c334 <HAL_GetTick>
 801250a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012516:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801251a:	d03b      	beq.n	8012594 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 801251c:	68fb      	ldr	r3, [r7, #12]
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	685a      	ldr	r2, [r3, #4]
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	681b      	ldr	r3, [r3, #0]
 8012526:	f022 0220 	bic.w	r2, r2, #32
 801252a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	689b      	ldr	r3, [r3, #8]
 8012530:	2b00      	cmp	r3, #0
 8012532:	d10d      	bne.n	8012550 <SPI_DMAReceiveCplt+0x58>
 8012534:	68fb      	ldr	r3, [r7, #12]
 8012536:	685b      	ldr	r3, [r3, #4]
 8012538:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801253c:	d108      	bne.n	8012550 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	685a      	ldr	r2, [r3, #4]
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	f022 0203 	bic.w	r2, r2, #3
 801254c:	605a      	str	r2, [r3, #4]
 801254e:	e007      	b.n	8012560 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8012550:	68fb      	ldr	r3, [r7, #12]
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	685a      	ldr	r2, [r3, #4]
 8012556:	68fb      	ldr	r3, [r7, #12]
 8012558:	681b      	ldr	r3, [r3, #0]
 801255a:	f022 0201 	bic.w	r2, r2, #1
 801255e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8012560:	68ba      	ldr	r2, [r7, #8]
 8012562:	2164      	movs	r1, #100	@ 0x64
 8012564:	68f8      	ldr	r0, [r7, #12]
 8012566:	f000 f935 	bl	80127d4 <SPI_EndRxTransaction>
 801256a:	4603      	mov	r3, r0
 801256c:	2b00      	cmp	r3, #0
 801256e:	d002      	beq.n	8012576 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012570:	68fb      	ldr	r3, [r7, #12]
 8012572:	2220      	movs	r2, #32
 8012574:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8012576:	68fb      	ldr	r3, [r7, #12]
 8012578:	2200      	movs	r2, #0
 801257a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	2201      	movs	r2, #1
 8012580:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012584:	68fb      	ldr	r3, [r7, #12]
 8012586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012588:	2b00      	cmp	r3, #0
 801258a:	d003      	beq.n	8012594 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 801258c:	68f8      	ldr	r0, [r7, #12]
 801258e:	f7ff ff55 	bl	801243c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8012592:	e002      	b.n	801259a <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8012594:	68f8      	ldr	r0, [r7, #12]
 8012596:	f7ff ff29 	bl	80123ec <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801259a:	3710      	adds	r7, #16
 801259c:	46bd      	mov	sp, r7
 801259e:	bd80      	pop	{r7, pc}

080125a0 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80125a0:	b580      	push	{r7, lr}
 80125a2:	b084      	sub	sp, #16
 80125a4:	af00      	add	r7, sp, #0
 80125a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80125ac:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80125ae:	f7f9 fec1 	bl	800c334 <HAL_GetTick>
 80125b2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	681b      	ldr	r3, [r3, #0]
 80125ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80125be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80125c2:	d02f      	beq.n	8012624 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	685a      	ldr	r2, [r3, #4]
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	f022 0220 	bic.w	r2, r2, #32
 80125d2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80125d4:	68ba      	ldr	r2, [r7, #8]
 80125d6:	2164      	movs	r1, #100	@ 0x64
 80125d8:	68f8      	ldr	r0, [r7, #12]
 80125da:	f000 f961 	bl	80128a0 <SPI_EndRxTxTransaction>
 80125de:	4603      	mov	r3, r0
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	d005      	beq.n	80125f0 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80125e8:	f043 0220 	orr.w	r2, r3, #32
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80125f0:	68fb      	ldr	r3, [r7, #12]
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	685a      	ldr	r2, [r3, #4]
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	f022 0203 	bic.w	r2, r2, #3
 80125fe:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	2200      	movs	r2, #0
 8012604:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	2200      	movs	r2, #0
 801260a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	2201      	movs	r2, #1
 8012610:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012618:	2b00      	cmp	r3, #0
 801261a:	d003      	beq.n	8012624 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 801261c:	68f8      	ldr	r0, [r7, #12]
 801261e:	f7ff ff0d 	bl	801243c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8012622:	e002      	b.n	801262a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8012624:	68f8      	ldr	r0, [r7, #12]
 8012626:	f7f7 faef 	bl	8009c08 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801262a:	3710      	adds	r7, #16
 801262c:	46bd      	mov	sp, r7
 801262e:	bd80      	pop	{r7, pc}

08012630 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8012630:	b580      	push	{r7, lr}
 8012632:	b084      	sub	sp, #16
 8012634:	af00      	add	r7, sp, #0
 8012636:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801263c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 801263e:	68f8      	ldr	r0, [r7, #12]
 8012640:	f7ff fede 	bl	8012400 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8012644:	bf00      	nop
 8012646:	3710      	adds	r7, #16
 8012648:	46bd      	mov	sp, r7
 801264a:	bd80      	pop	{r7, pc}

0801264c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801264c:	b580      	push	{r7, lr}
 801264e:	b084      	sub	sp, #16
 8012650:	af00      	add	r7, sp, #0
 8012652:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012658:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 801265a:	68f8      	ldr	r0, [r7, #12]
 801265c:	f7ff feda 	bl	8012414 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8012660:	bf00      	nop
 8012662:	3710      	adds	r7, #16
 8012664:	46bd      	mov	sp, r7
 8012666:	bd80      	pop	{r7, pc}

08012668 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8012668:	b580      	push	{r7, lr}
 801266a:	b084      	sub	sp, #16
 801266c:	af00      	add	r7, sp, #0
 801266e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012674:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8012676:	68f8      	ldr	r0, [r7, #12]
 8012678:	f7ff fed6 	bl	8012428 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801267c:	bf00      	nop
 801267e:	3710      	adds	r7, #16
 8012680:	46bd      	mov	sp, r7
 8012682:	bd80      	pop	{r7, pc}

08012684 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8012684:	b580      	push	{r7, lr}
 8012686:	b084      	sub	sp, #16
 8012688:	af00      	add	r7, sp, #0
 801268a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012690:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	681b      	ldr	r3, [r3, #0]
 8012696:	685a      	ldr	r2, [r3, #4]
 8012698:	68fb      	ldr	r3, [r7, #12]
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	f022 0203 	bic.w	r2, r2, #3
 80126a0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80126a2:	68fb      	ldr	r3, [r7, #12]
 80126a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80126a6:	f043 0210 	orr.w	r2, r3, #16
 80126aa:	68fb      	ldr	r3, [r7, #12]
 80126ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	2201      	movs	r2, #1
 80126b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80126b6:	68f8      	ldr	r0, [r7, #12]
 80126b8:	f7ff fec0 	bl	801243c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80126bc:	bf00      	nop
 80126be:	3710      	adds	r7, #16
 80126c0:	46bd      	mov	sp, r7
 80126c2:	bd80      	pop	{r7, pc}

080126c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80126c4:	b580      	push	{r7, lr}
 80126c6:	b088      	sub	sp, #32
 80126c8:	af00      	add	r7, sp, #0
 80126ca:	60f8      	str	r0, [r7, #12]
 80126cc:	60b9      	str	r1, [r7, #8]
 80126ce:	603b      	str	r3, [r7, #0]
 80126d0:	4613      	mov	r3, r2
 80126d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80126d4:	f7f9 fe2e 	bl	800c334 <HAL_GetTick>
 80126d8:	4602      	mov	r2, r0
 80126da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126dc:	1a9b      	subs	r3, r3, r2
 80126de:	683a      	ldr	r2, [r7, #0]
 80126e0:	4413      	add	r3, r2
 80126e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80126e4:	f7f9 fe26 	bl	800c334 <HAL_GetTick>
 80126e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80126ea:	4b39      	ldr	r3, [pc, #228]	@ (80127d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80126ec:	681b      	ldr	r3, [r3, #0]
 80126ee:	015b      	lsls	r3, r3, #5
 80126f0:	0d1b      	lsrs	r3, r3, #20
 80126f2:	69fa      	ldr	r2, [r7, #28]
 80126f4:	fb02 f303 	mul.w	r3, r2, r3
 80126f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80126fa:	e055      	b.n	80127a8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80126fc:	683b      	ldr	r3, [r7, #0]
 80126fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012702:	d051      	beq.n	80127a8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8012704:	f7f9 fe16 	bl	800c334 <HAL_GetTick>
 8012708:	4602      	mov	r2, r0
 801270a:	69bb      	ldr	r3, [r7, #24]
 801270c:	1ad3      	subs	r3, r2, r3
 801270e:	69fa      	ldr	r2, [r7, #28]
 8012710:	429a      	cmp	r2, r3
 8012712:	d902      	bls.n	801271a <SPI_WaitFlagStateUntilTimeout+0x56>
 8012714:	69fb      	ldr	r3, [r7, #28]
 8012716:	2b00      	cmp	r3, #0
 8012718:	d13d      	bne.n	8012796 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801271a:	68fb      	ldr	r3, [r7, #12]
 801271c:	681b      	ldr	r3, [r3, #0]
 801271e:	685a      	ldr	r2, [r3, #4]
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8012728:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	685b      	ldr	r3, [r3, #4]
 801272e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8012732:	d111      	bne.n	8012758 <SPI_WaitFlagStateUntilTimeout+0x94>
 8012734:	68fb      	ldr	r3, [r7, #12]
 8012736:	689b      	ldr	r3, [r3, #8]
 8012738:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801273c:	d004      	beq.n	8012748 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801273e:	68fb      	ldr	r3, [r7, #12]
 8012740:	689b      	ldr	r3, [r3, #8]
 8012742:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012746:	d107      	bne.n	8012758 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8012748:	68fb      	ldr	r3, [r7, #12]
 801274a:	681b      	ldr	r3, [r3, #0]
 801274c:	681a      	ldr	r2, [r3, #0]
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012756:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8012758:	68fb      	ldr	r3, [r7, #12]
 801275a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801275c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012760:	d10f      	bne.n	8012782 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8012762:	68fb      	ldr	r3, [r7, #12]
 8012764:	681b      	ldr	r3, [r3, #0]
 8012766:	681a      	ldr	r2, [r3, #0]
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8012770:	601a      	str	r2, [r3, #0]
 8012772:	68fb      	ldr	r3, [r7, #12]
 8012774:	681b      	ldr	r3, [r3, #0]
 8012776:	681a      	ldr	r2, [r3, #0]
 8012778:	68fb      	ldr	r3, [r7, #12]
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8012780:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8012782:	68fb      	ldr	r3, [r7, #12]
 8012784:	2201      	movs	r2, #1
 8012786:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	2200      	movs	r2, #0
 801278e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8012792:	2303      	movs	r3, #3
 8012794:	e018      	b.n	80127c8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8012796:	697b      	ldr	r3, [r7, #20]
 8012798:	2b00      	cmp	r3, #0
 801279a:	d102      	bne.n	80127a2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 801279c:	2300      	movs	r3, #0
 801279e:	61fb      	str	r3, [r7, #28]
 80127a0:	e002      	b.n	80127a8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80127a2:	697b      	ldr	r3, [r7, #20]
 80127a4:	3b01      	subs	r3, #1
 80127a6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80127a8:	68fb      	ldr	r3, [r7, #12]
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	689a      	ldr	r2, [r3, #8]
 80127ae:	68bb      	ldr	r3, [r7, #8]
 80127b0:	4013      	ands	r3, r2
 80127b2:	68ba      	ldr	r2, [r7, #8]
 80127b4:	429a      	cmp	r2, r3
 80127b6:	bf0c      	ite	eq
 80127b8:	2301      	moveq	r3, #1
 80127ba:	2300      	movne	r3, #0
 80127bc:	b2db      	uxtb	r3, r3
 80127be:	461a      	mov	r2, r3
 80127c0:	79fb      	ldrb	r3, [r7, #7]
 80127c2:	429a      	cmp	r2, r3
 80127c4:	d19a      	bne.n	80126fc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80127c6:	2300      	movs	r3, #0
}
 80127c8:	4618      	mov	r0, r3
 80127ca:	3720      	adds	r7, #32
 80127cc:	46bd      	mov	sp, r7
 80127ce:	bd80      	pop	{r7, pc}
 80127d0:	20000200 	.word	0x20000200

080127d4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80127d4:	b580      	push	{r7, lr}
 80127d6:	b086      	sub	sp, #24
 80127d8:	af02      	add	r7, sp, #8
 80127da:	60f8      	str	r0, [r7, #12]
 80127dc:	60b9      	str	r1, [r7, #8]
 80127de:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80127e0:	68fb      	ldr	r3, [r7, #12]
 80127e2:	685b      	ldr	r3, [r3, #4]
 80127e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80127e8:	d111      	bne.n	801280e <SPI_EndRxTransaction+0x3a>
 80127ea:	68fb      	ldr	r3, [r7, #12]
 80127ec:	689b      	ldr	r3, [r3, #8]
 80127ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80127f2:	d004      	beq.n	80127fe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80127f4:	68fb      	ldr	r3, [r7, #12]
 80127f6:	689b      	ldr	r3, [r3, #8]
 80127f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80127fc:	d107      	bne.n	801280e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	681a      	ldr	r2, [r3, #0]
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	681b      	ldr	r3, [r3, #0]
 8012808:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801280c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	685b      	ldr	r3, [r3, #4]
 8012812:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8012816:	d12a      	bne.n	801286e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	689b      	ldr	r3, [r3, #8]
 801281c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012820:	d012      	beq.n	8012848 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	9300      	str	r3, [sp, #0]
 8012826:	68bb      	ldr	r3, [r7, #8]
 8012828:	2200      	movs	r2, #0
 801282a:	2180      	movs	r1, #128	@ 0x80
 801282c:	68f8      	ldr	r0, [r7, #12]
 801282e:	f7ff ff49 	bl	80126c4 <SPI_WaitFlagStateUntilTimeout>
 8012832:	4603      	mov	r3, r0
 8012834:	2b00      	cmp	r3, #0
 8012836:	d02d      	beq.n	8012894 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801283c:	f043 0220 	orr.w	r2, r3, #32
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8012844:	2303      	movs	r3, #3
 8012846:	e026      	b.n	8012896 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	9300      	str	r3, [sp, #0]
 801284c:	68bb      	ldr	r3, [r7, #8]
 801284e:	2200      	movs	r2, #0
 8012850:	2101      	movs	r1, #1
 8012852:	68f8      	ldr	r0, [r7, #12]
 8012854:	f7ff ff36 	bl	80126c4 <SPI_WaitFlagStateUntilTimeout>
 8012858:	4603      	mov	r3, r0
 801285a:	2b00      	cmp	r3, #0
 801285c:	d01a      	beq.n	8012894 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012862:	f043 0220 	orr.w	r2, r3, #32
 8012866:	68fb      	ldr	r3, [r7, #12]
 8012868:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 801286a:	2303      	movs	r3, #3
 801286c:	e013      	b.n	8012896 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	9300      	str	r3, [sp, #0]
 8012872:	68bb      	ldr	r3, [r7, #8]
 8012874:	2200      	movs	r2, #0
 8012876:	2101      	movs	r1, #1
 8012878:	68f8      	ldr	r0, [r7, #12]
 801287a:	f7ff ff23 	bl	80126c4 <SPI_WaitFlagStateUntilTimeout>
 801287e:	4603      	mov	r3, r0
 8012880:	2b00      	cmp	r3, #0
 8012882:	d007      	beq.n	8012894 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012884:	68fb      	ldr	r3, [r7, #12]
 8012886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012888:	f043 0220 	orr.w	r2, r3, #32
 801288c:	68fb      	ldr	r3, [r7, #12]
 801288e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8012890:	2303      	movs	r3, #3
 8012892:	e000      	b.n	8012896 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8012894:	2300      	movs	r3, #0
}
 8012896:	4618      	mov	r0, r3
 8012898:	3710      	adds	r7, #16
 801289a:	46bd      	mov	sp, r7
 801289c:	bd80      	pop	{r7, pc}
	...

080128a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80128a0:	b580      	push	{r7, lr}
 80128a2:	b088      	sub	sp, #32
 80128a4:	af02      	add	r7, sp, #8
 80128a6:	60f8      	str	r0, [r7, #12]
 80128a8:	60b9      	str	r1, [r7, #8]
 80128aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	9300      	str	r3, [sp, #0]
 80128b0:	68bb      	ldr	r3, [r7, #8]
 80128b2:	2201      	movs	r2, #1
 80128b4:	2102      	movs	r1, #2
 80128b6:	68f8      	ldr	r0, [r7, #12]
 80128b8:	f7ff ff04 	bl	80126c4 <SPI_WaitFlagStateUntilTimeout>
 80128bc:	4603      	mov	r3, r0
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d007      	beq.n	80128d2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80128c6:	f043 0220 	orr.w	r2, r3, #32
 80128ca:	68fb      	ldr	r3, [r7, #12]
 80128cc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80128ce:	2303      	movs	r3, #3
 80128d0:	e032      	b.n	8012938 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80128d2:	4b1b      	ldr	r3, [pc, #108]	@ (8012940 <SPI_EndRxTxTransaction+0xa0>)
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	4a1b      	ldr	r2, [pc, #108]	@ (8012944 <SPI_EndRxTxTransaction+0xa4>)
 80128d8:	fba2 2303 	umull	r2, r3, r2, r3
 80128dc:	0d5b      	lsrs	r3, r3, #21
 80128de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80128e2:	fb02 f303 	mul.w	r3, r2, r3
 80128e6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	685b      	ldr	r3, [r3, #4]
 80128ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80128f0:	d112      	bne.n	8012918 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	9300      	str	r3, [sp, #0]
 80128f6:	68bb      	ldr	r3, [r7, #8]
 80128f8:	2200      	movs	r2, #0
 80128fa:	2180      	movs	r1, #128	@ 0x80
 80128fc:	68f8      	ldr	r0, [r7, #12]
 80128fe:	f7ff fee1 	bl	80126c4 <SPI_WaitFlagStateUntilTimeout>
 8012902:	4603      	mov	r3, r0
 8012904:	2b00      	cmp	r3, #0
 8012906:	d016      	beq.n	8012936 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012908:	68fb      	ldr	r3, [r7, #12]
 801290a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801290c:	f043 0220 	orr.w	r2, r3, #32
 8012910:	68fb      	ldr	r3, [r7, #12]
 8012912:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8012914:	2303      	movs	r3, #3
 8012916:	e00f      	b.n	8012938 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8012918:	697b      	ldr	r3, [r7, #20]
 801291a:	2b00      	cmp	r3, #0
 801291c:	d00a      	beq.n	8012934 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 801291e:	697b      	ldr	r3, [r7, #20]
 8012920:	3b01      	subs	r3, #1
 8012922:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8012924:	68fb      	ldr	r3, [r7, #12]
 8012926:	681b      	ldr	r3, [r3, #0]
 8012928:	689b      	ldr	r3, [r3, #8]
 801292a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801292e:	2b80      	cmp	r3, #128	@ 0x80
 8012930:	d0f2      	beq.n	8012918 <SPI_EndRxTxTransaction+0x78>
 8012932:	e000      	b.n	8012936 <SPI_EndRxTxTransaction+0x96>
        break;
 8012934:	bf00      	nop
  }

  return HAL_OK;
 8012936:	2300      	movs	r3, #0
}
 8012938:	4618      	mov	r0, r3
 801293a:	3718      	adds	r7, #24
 801293c:	46bd      	mov	sp, r7
 801293e:	bd80      	pop	{r7, pc}
 8012940:	20000200 	.word	0x20000200
 8012944:	165e9f81 	.word	0x165e9f81

08012948 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012948:	b580      	push	{r7, lr}
 801294a:	b082      	sub	sp, #8
 801294c:	af00      	add	r7, sp, #0
 801294e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	2b00      	cmp	r3, #0
 8012954:	d101      	bne.n	801295a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012956:	2301      	movs	r3, #1
 8012958:	e041      	b.n	80129de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012960:	b2db      	uxtb	r3, r3
 8012962:	2b00      	cmp	r3, #0
 8012964:	d106      	bne.n	8012974 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	2200      	movs	r2, #0
 801296a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801296e:	6878      	ldr	r0, [r7, #4]
 8012970:	f7f9 f836 	bl	800b9e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	2202      	movs	r2, #2
 8012978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	681a      	ldr	r2, [r3, #0]
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	3304      	adds	r3, #4
 8012984:	4619      	mov	r1, r3
 8012986:	4610      	mov	r0, r2
 8012988:	f000 fe84 	bl	8013694 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	2201      	movs	r2, #1
 8012990:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	2201      	movs	r2, #1
 8012998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	2201      	movs	r2, #1
 80129a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	2201      	movs	r2, #1
 80129a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	2201      	movs	r2, #1
 80129b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	2201      	movs	r2, #1
 80129b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	2201      	movs	r2, #1
 80129c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	2201      	movs	r2, #1
 80129c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	2201      	movs	r2, #1
 80129d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	2201      	movs	r2, #1
 80129d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80129dc:	2300      	movs	r3, #0
}
 80129de:	4618      	mov	r0, r3
 80129e0:	3708      	adds	r7, #8
 80129e2:	46bd      	mov	sp, r7
 80129e4:	bd80      	pop	{r7, pc}
	...

080129e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80129e8:	b480      	push	{r7}
 80129ea:	b085      	sub	sp, #20
 80129ec:	af00      	add	r7, sp, #0
 80129ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80129f6:	b2db      	uxtb	r3, r3
 80129f8:	2b01      	cmp	r3, #1
 80129fa:	d001      	beq.n	8012a00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80129fc:	2301      	movs	r3, #1
 80129fe:	e04e      	b.n	8012a9e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	2202      	movs	r2, #2
 8012a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	68da      	ldr	r2, [r3, #12]
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	f042 0201 	orr.w	r2, r2, #1
 8012a16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	4a23      	ldr	r2, [pc, #140]	@ (8012aac <HAL_TIM_Base_Start_IT+0xc4>)
 8012a1e:	4293      	cmp	r3, r2
 8012a20:	d022      	beq.n	8012a68 <HAL_TIM_Base_Start_IT+0x80>
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	681b      	ldr	r3, [r3, #0]
 8012a26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012a2a:	d01d      	beq.n	8012a68 <HAL_TIM_Base_Start_IT+0x80>
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	681b      	ldr	r3, [r3, #0]
 8012a30:	4a1f      	ldr	r2, [pc, #124]	@ (8012ab0 <HAL_TIM_Base_Start_IT+0xc8>)
 8012a32:	4293      	cmp	r3, r2
 8012a34:	d018      	beq.n	8012a68 <HAL_TIM_Base_Start_IT+0x80>
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	4a1e      	ldr	r2, [pc, #120]	@ (8012ab4 <HAL_TIM_Base_Start_IT+0xcc>)
 8012a3c:	4293      	cmp	r3, r2
 8012a3e:	d013      	beq.n	8012a68 <HAL_TIM_Base_Start_IT+0x80>
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	681b      	ldr	r3, [r3, #0]
 8012a44:	4a1c      	ldr	r2, [pc, #112]	@ (8012ab8 <HAL_TIM_Base_Start_IT+0xd0>)
 8012a46:	4293      	cmp	r3, r2
 8012a48:	d00e      	beq.n	8012a68 <HAL_TIM_Base_Start_IT+0x80>
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	681b      	ldr	r3, [r3, #0]
 8012a4e:	4a1b      	ldr	r2, [pc, #108]	@ (8012abc <HAL_TIM_Base_Start_IT+0xd4>)
 8012a50:	4293      	cmp	r3, r2
 8012a52:	d009      	beq.n	8012a68 <HAL_TIM_Base_Start_IT+0x80>
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	4a19      	ldr	r2, [pc, #100]	@ (8012ac0 <HAL_TIM_Base_Start_IT+0xd8>)
 8012a5a:	4293      	cmp	r3, r2
 8012a5c:	d004      	beq.n	8012a68 <HAL_TIM_Base_Start_IT+0x80>
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	4a18      	ldr	r2, [pc, #96]	@ (8012ac4 <HAL_TIM_Base_Start_IT+0xdc>)
 8012a64:	4293      	cmp	r3, r2
 8012a66:	d111      	bne.n	8012a8c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	681b      	ldr	r3, [r3, #0]
 8012a6c:	689b      	ldr	r3, [r3, #8]
 8012a6e:	f003 0307 	and.w	r3, r3, #7
 8012a72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	2b06      	cmp	r3, #6
 8012a78:	d010      	beq.n	8012a9c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	681b      	ldr	r3, [r3, #0]
 8012a7e:	681a      	ldr	r2, [r3, #0]
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	681b      	ldr	r3, [r3, #0]
 8012a84:	f042 0201 	orr.w	r2, r2, #1
 8012a88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012a8a:	e007      	b.n	8012a9c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	681b      	ldr	r3, [r3, #0]
 8012a90:	681a      	ldr	r2, [r3, #0]
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	681b      	ldr	r3, [r3, #0]
 8012a96:	f042 0201 	orr.w	r2, r2, #1
 8012a9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012a9c:	2300      	movs	r3, #0
}
 8012a9e:	4618      	mov	r0, r3
 8012aa0:	3714      	adds	r7, #20
 8012aa2:	46bd      	mov	sp, r7
 8012aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aa8:	4770      	bx	lr
 8012aaa:	bf00      	nop
 8012aac:	40010000 	.word	0x40010000
 8012ab0:	40000400 	.word	0x40000400
 8012ab4:	40000800 	.word	0x40000800
 8012ab8:	40000c00 	.word	0x40000c00
 8012abc:	40010400 	.word	0x40010400
 8012ac0:	40014000 	.word	0x40014000
 8012ac4:	40001800 	.word	0x40001800

08012ac8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8012ac8:	b480      	push	{r7}
 8012aca:	b083      	sub	sp, #12
 8012acc:	af00      	add	r7, sp, #0
 8012ace:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	68da      	ldr	r2, [r3, #12]
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	681b      	ldr	r3, [r3, #0]
 8012ada:	f022 0201 	bic.w	r2, r2, #1
 8012ade:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	681b      	ldr	r3, [r3, #0]
 8012ae4:	6a1a      	ldr	r2, [r3, #32]
 8012ae6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8012aea:	4013      	ands	r3, r2
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d10f      	bne.n	8012b10 <HAL_TIM_Base_Stop_IT+0x48>
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	6a1a      	ldr	r2, [r3, #32]
 8012af6:	f240 4344 	movw	r3, #1092	@ 0x444
 8012afa:	4013      	ands	r3, r2
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	d107      	bne.n	8012b10 <HAL_TIM_Base_Stop_IT+0x48>
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	681a      	ldr	r2, [r3, #0]
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	681b      	ldr	r3, [r3, #0]
 8012b0a:	f022 0201 	bic.w	r2, r2, #1
 8012b0e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	2201      	movs	r2, #1
 8012b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8012b18:	2300      	movs	r3, #0
}
 8012b1a:	4618      	mov	r0, r3
 8012b1c:	370c      	adds	r7, #12
 8012b1e:	46bd      	mov	sp, r7
 8012b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b24:	4770      	bx	lr

08012b26 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8012b26:	b580      	push	{r7, lr}
 8012b28:	b082      	sub	sp, #8
 8012b2a:	af00      	add	r7, sp, #0
 8012b2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	d101      	bne.n	8012b38 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8012b34:	2301      	movs	r3, #1
 8012b36:	e041      	b.n	8012bbc <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012b3e:	b2db      	uxtb	r3, r3
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d106      	bne.n	8012b52 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	2200      	movs	r2, #0
 8012b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8012b4c:	6878      	ldr	r0, [r7, #4]
 8012b4e:	f000 f839 	bl	8012bc4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	2202      	movs	r2, #2
 8012b56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	681a      	ldr	r2, [r3, #0]
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	3304      	adds	r3, #4
 8012b62:	4619      	mov	r1, r3
 8012b64:	4610      	mov	r0, r2
 8012b66:	f000 fd95 	bl	8013694 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	2201      	movs	r2, #1
 8012b6e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	2201      	movs	r2, #1
 8012b76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	2201      	movs	r2, #1
 8012b7e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	2201      	movs	r2, #1
 8012b86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	2201      	movs	r2, #1
 8012b8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	2201      	movs	r2, #1
 8012b96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	2201      	movs	r2, #1
 8012b9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	2201      	movs	r2, #1
 8012ba6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	2201      	movs	r2, #1
 8012bae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	2201      	movs	r2, #1
 8012bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8012bba:	2300      	movs	r3, #0
}
 8012bbc:	4618      	mov	r0, r3
 8012bbe:	3708      	adds	r7, #8
 8012bc0:	46bd      	mov	sp, r7
 8012bc2:	bd80      	pop	{r7, pc}

08012bc4 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8012bc4:	b480      	push	{r7}
 8012bc6:	b083      	sub	sp, #12
 8012bc8:	af00      	add	r7, sp, #0
 8012bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8012bcc:	bf00      	nop
 8012bce:	370c      	adds	r7, #12
 8012bd0:	46bd      	mov	sp, r7
 8012bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bd6:	4770      	bx	lr

08012bd8 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012bd8:	b580      	push	{r7, lr}
 8012bda:	b084      	sub	sp, #16
 8012bdc:	af00      	add	r7, sp, #0
 8012bde:	6078      	str	r0, [r7, #4]
 8012be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8012be2:	683b      	ldr	r3, [r7, #0]
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d104      	bne.n	8012bf2 <HAL_TIM_IC_Start+0x1a>
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8012bee:	b2db      	uxtb	r3, r3
 8012bf0:	e013      	b.n	8012c1a <HAL_TIM_IC_Start+0x42>
 8012bf2:	683b      	ldr	r3, [r7, #0]
 8012bf4:	2b04      	cmp	r3, #4
 8012bf6:	d104      	bne.n	8012c02 <HAL_TIM_IC_Start+0x2a>
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8012bfe:	b2db      	uxtb	r3, r3
 8012c00:	e00b      	b.n	8012c1a <HAL_TIM_IC_Start+0x42>
 8012c02:	683b      	ldr	r3, [r7, #0]
 8012c04:	2b08      	cmp	r3, #8
 8012c06:	d104      	bne.n	8012c12 <HAL_TIM_IC_Start+0x3a>
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012c0e:	b2db      	uxtb	r3, r3
 8012c10:	e003      	b.n	8012c1a <HAL_TIM_IC_Start+0x42>
 8012c12:	687b      	ldr	r3, [r7, #4]
 8012c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012c18:	b2db      	uxtb	r3, r3
 8012c1a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8012c1c:	683b      	ldr	r3, [r7, #0]
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d104      	bne.n	8012c2c <HAL_TIM_IC_Start+0x54>
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012c28:	b2db      	uxtb	r3, r3
 8012c2a:	e013      	b.n	8012c54 <HAL_TIM_IC_Start+0x7c>
 8012c2c:	683b      	ldr	r3, [r7, #0]
 8012c2e:	2b04      	cmp	r3, #4
 8012c30:	d104      	bne.n	8012c3c <HAL_TIM_IC_Start+0x64>
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8012c38:	b2db      	uxtb	r3, r3
 8012c3a:	e00b      	b.n	8012c54 <HAL_TIM_IC_Start+0x7c>
 8012c3c:	683b      	ldr	r3, [r7, #0]
 8012c3e:	2b08      	cmp	r3, #8
 8012c40:	d104      	bne.n	8012c4c <HAL_TIM_IC_Start+0x74>
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012c48:	b2db      	uxtb	r3, r3
 8012c4a:	e003      	b.n	8012c54 <HAL_TIM_IC_Start+0x7c>
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012c52:	b2db      	uxtb	r3, r3
 8012c54:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8012c56:	7bfb      	ldrb	r3, [r7, #15]
 8012c58:	2b01      	cmp	r3, #1
 8012c5a:	d102      	bne.n	8012c62 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8012c5c:	7bbb      	ldrb	r3, [r7, #14]
 8012c5e:	2b01      	cmp	r3, #1
 8012c60:	d001      	beq.n	8012c66 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8012c62:	2301      	movs	r3, #1
 8012c64:	e081      	b.n	8012d6a <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012c66:	683b      	ldr	r3, [r7, #0]
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	d104      	bne.n	8012c76 <HAL_TIM_IC_Start+0x9e>
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	2202      	movs	r2, #2
 8012c70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012c74:	e013      	b.n	8012c9e <HAL_TIM_IC_Start+0xc6>
 8012c76:	683b      	ldr	r3, [r7, #0]
 8012c78:	2b04      	cmp	r3, #4
 8012c7a:	d104      	bne.n	8012c86 <HAL_TIM_IC_Start+0xae>
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	2202      	movs	r2, #2
 8012c80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012c84:	e00b      	b.n	8012c9e <HAL_TIM_IC_Start+0xc6>
 8012c86:	683b      	ldr	r3, [r7, #0]
 8012c88:	2b08      	cmp	r3, #8
 8012c8a:	d104      	bne.n	8012c96 <HAL_TIM_IC_Start+0xbe>
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	2202      	movs	r2, #2
 8012c90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012c94:	e003      	b.n	8012c9e <HAL_TIM_IC_Start+0xc6>
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	2202      	movs	r2, #2
 8012c9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012c9e:	683b      	ldr	r3, [r7, #0]
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	d104      	bne.n	8012cae <HAL_TIM_IC_Start+0xd6>
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	2202      	movs	r2, #2
 8012ca8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012cac:	e013      	b.n	8012cd6 <HAL_TIM_IC_Start+0xfe>
 8012cae:	683b      	ldr	r3, [r7, #0]
 8012cb0:	2b04      	cmp	r3, #4
 8012cb2:	d104      	bne.n	8012cbe <HAL_TIM_IC_Start+0xe6>
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	2202      	movs	r2, #2
 8012cb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012cbc:	e00b      	b.n	8012cd6 <HAL_TIM_IC_Start+0xfe>
 8012cbe:	683b      	ldr	r3, [r7, #0]
 8012cc0:	2b08      	cmp	r3, #8
 8012cc2:	d104      	bne.n	8012cce <HAL_TIM_IC_Start+0xf6>
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	2202      	movs	r2, #2
 8012cc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012ccc:	e003      	b.n	8012cd6 <HAL_TIM_IC_Start+0xfe>
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	2202      	movs	r2, #2
 8012cd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	681b      	ldr	r3, [r3, #0]
 8012cda:	2201      	movs	r2, #1
 8012cdc:	6839      	ldr	r1, [r7, #0]
 8012cde:	4618      	mov	r0, r3
 8012ce0:	f000 ffd4 	bl	8013c8c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	681b      	ldr	r3, [r3, #0]
 8012ce8:	4a22      	ldr	r2, [pc, #136]	@ (8012d74 <HAL_TIM_IC_Start+0x19c>)
 8012cea:	4293      	cmp	r3, r2
 8012cec:	d022      	beq.n	8012d34 <HAL_TIM_IC_Start+0x15c>
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012cf6:	d01d      	beq.n	8012d34 <HAL_TIM_IC_Start+0x15c>
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	4a1e      	ldr	r2, [pc, #120]	@ (8012d78 <HAL_TIM_IC_Start+0x1a0>)
 8012cfe:	4293      	cmp	r3, r2
 8012d00:	d018      	beq.n	8012d34 <HAL_TIM_IC_Start+0x15c>
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	681b      	ldr	r3, [r3, #0]
 8012d06:	4a1d      	ldr	r2, [pc, #116]	@ (8012d7c <HAL_TIM_IC_Start+0x1a4>)
 8012d08:	4293      	cmp	r3, r2
 8012d0a:	d013      	beq.n	8012d34 <HAL_TIM_IC_Start+0x15c>
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	4a1b      	ldr	r2, [pc, #108]	@ (8012d80 <HAL_TIM_IC_Start+0x1a8>)
 8012d12:	4293      	cmp	r3, r2
 8012d14:	d00e      	beq.n	8012d34 <HAL_TIM_IC_Start+0x15c>
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	4a1a      	ldr	r2, [pc, #104]	@ (8012d84 <HAL_TIM_IC_Start+0x1ac>)
 8012d1c:	4293      	cmp	r3, r2
 8012d1e:	d009      	beq.n	8012d34 <HAL_TIM_IC_Start+0x15c>
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	681b      	ldr	r3, [r3, #0]
 8012d24:	4a18      	ldr	r2, [pc, #96]	@ (8012d88 <HAL_TIM_IC_Start+0x1b0>)
 8012d26:	4293      	cmp	r3, r2
 8012d28:	d004      	beq.n	8012d34 <HAL_TIM_IC_Start+0x15c>
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	4a17      	ldr	r2, [pc, #92]	@ (8012d8c <HAL_TIM_IC_Start+0x1b4>)
 8012d30:	4293      	cmp	r3, r2
 8012d32:	d111      	bne.n	8012d58 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	681b      	ldr	r3, [r3, #0]
 8012d38:	689b      	ldr	r3, [r3, #8]
 8012d3a:	f003 0307 	and.w	r3, r3, #7
 8012d3e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012d40:	68bb      	ldr	r3, [r7, #8]
 8012d42:	2b06      	cmp	r3, #6
 8012d44:	d010      	beq.n	8012d68 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	681a      	ldr	r2, [r3, #0]
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	f042 0201 	orr.w	r2, r2, #1
 8012d54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012d56:	e007      	b.n	8012d68 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	681b      	ldr	r3, [r3, #0]
 8012d5c:	681a      	ldr	r2, [r3, #0]
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	f042 0201 	orr.w	r2, r2, #1
 8012d66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012d68:	2300      	movs	r3, #0
}
 8012d6a:	4618      	mov	r0, r3
 8012d6c:	3710      	adds	r7, #16
 8012d6e:	46bd      	mov	sp, r7
 8012d70:	bd80      	pop	{r7, pc}
 8012d72:	bf00      	nop
 8012d74:	40010000 	.word	0x40010000
 8012d78:	40000400 	.word	0x40000400
 8012d7c:	40000800 	.word	0x40000800
 8012d80:	40000c00 	.word	0x40000c00
 8012d84:	40010400 	.word	0x40010400
 8012d88:	40014000 	.word	0x40014000
 8012d8c:	40001800 	.word	0x40001800

08012d90 <HAL_TIM_IC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012d90:	b580      	push	{r7, lr}
 8012d92:	b082      	sub	sp, #8
 8012d94:	af00      	add	r7, sp, #0
 8012d96:	6078      	str	r0, [r7, #4]
 8012d98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	2200      	movs	r2, #0
 8012da0:	6839      	ldr	r1, [r7, #0]
 8012da2:	4618      	mov	r0, r3
 8012da4:	f000 ff72 	bl	8013c8c <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	6a1a      	ldr	r2, [r3, #32]
 8012dae:	f241 1311 	movw	r3, #4369	@ 0x1111
 8012db2:	4013      	ands	r3, r2
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d10f      	bne.n	8012dd8 <HAL_TIM_IC_Stop+0x48>
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	681b      	ldr	r3, [r3, #0]
 8012dbc:	6a1a      	ldr	r2, [r3, #32]
 8012dbe:	f240 4344 	movw	r3, #1092	@ 0x444
 8012dc2:	4013      	ands	r3, r2
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d107      	bne.n	8012dd8 <HAL_TIM_IC_Stop+0x48>
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	681b      	ldr	r3, [r3, #0]
 8012dcc:	681a      	ldr	r2, [r3, #0]
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	681b      	ldr	r3, [r3, #0]
 8012dd2:	f022 0201 	bic.w	r2, r2, #1
 8012dd6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012dd8:	683b      	ldr	r3, [r7, #0]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d104      	bne.n	8012de8 <HAL_TIM_IC_Stop+0x58>
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	2201      	movs	r2, #1
 8012de2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012de6:	e013      	b.n	8012e10 <HAL_TIM_IC_Stop+0x80>
 8012de8:	683b      	ldr	r3, [r7, #0]
 8012dea:	2b04      	cmp	r3, #4
 8012dec:	d104      	bne.n	8012df8 <HAL_TIM_IC_Stop+0x68>
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	2201      	movs	r2, #1
 8012df2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012df6:	e00b      	b.n	8012e10 <HAL_TIM_IC_Stop+0x80>
 8012df8:	683b      	ldr	r3, [r7, #0]
 8012dfa:	2b08      	cmp	r3, #8
 8012dfc:	d104      	bne.n	8012e08 <HAL_TIM_IC_Stop+0x78>
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	2201      	movs	r2, #1
 8012e02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012e06:	e003      	b.n	8012e10 <HAL_TIM_IC_Stop+0x80>
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	2201      	movs	r2, #1
 8012e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012e10:	683b      	ldr	r3, [r7, #0]
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	d104      	bne.n	8012e20 <HAL_TIM_IC_Stop+0x90>
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	2201      	movs	r2, #1
 8012e1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012e1e:	e013      	b.n	8012e48 <HAL_TIM_IC_Stop+0xb8>
 8012e20:	683b      	ldr	r3, [r7, #0]
 8012e22:	2b04      	cmp	r3, #4
 8012e24:	d104      	bne.n	8012e30 <HAL_TIM_IC_Stop+0xa0>
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	2201      	movs	r2, #1
 8012e2a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012e2e:	e00b      	b.n	8012e48 <HAL_TIM_IC_Stop+0xb8>
 8012e30:	683b      	ldr	r3, [r7, #0]
 8012e32:	2b08      	cmp	r3, #8
 8012e34:	d104      	bne.n	8012e40 <HAL_TIM_IC_Stop+0xb0>
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	2201      	movs	r2, #1
 8012e3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012e3e:	e003      	b.n	8012e48 <HAL_TIM_IC_Stop+0xb8>
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	2201      	movs	r2, #1
 8012e44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 8012e48:	2300      	movs	r3, #0
}
 8012e4a:	4618      	mov	r0, r3
 8012e4c:	3708      	adds	r7, #8
 8012e4e:	46bd      	mov	sp, r7
 8012e50:	bd80      	pop	{r7, pc}
	...

08012e54 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012e54:	b580      	push	{r7, lr}
 8012e56:	b084      	sub	sp, #16
 8012e58:	af00      	add	r7, sp, #0
 8012e5a:	6078      	str	r0, [r7, #4]
 8012e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012e5e:	2300      	movs	r3, #0
 8012e60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8012e62:	683b      	ldr	r3, [r7, #0]
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d104      	bne.n	8012e72 <HAL_TIM_IC_Start_IT+0x1e>
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8012e6e:	b2db      	uxtb	r3, r3
 8012e70:	e013      	b.n	8012e9a <HAL_TIM_IC_Start_IT+0x46>
 8012e72:	683b      	ldr	r3, [r7, #0]
 8012e74:	2b04      	cmp	r3, #4
 8012e76:	d104      	bne.n	8012e82 <HAL_TIM_IC_Start_IT+0x2e>
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8012e7e:	b2db      	uxtb	r3, r3
 8012e80:	e00b      	b.n	8012e9a <HAL_TIM_IC_Start_IT+0x46>
 8012e82:	683b      	ldr	r3, [r7, #0]
 8012e84:	2b08      	cmp	r3, #8
 8012e86:	d104      	bne.n	8012e92 <HAL_TIM_IC_Start_IT+0x3e>
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012e8e:	b2db      	uxtb	r3, r3
 8012e90:	e003      	b.n	8012e9a <HAL_TIM_IC_Start_IT+0x46>
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012e98:	b2db      	uxtb	r3, r3
 8012e9a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8012e9c:	683b      	ldr	r3, [r7, #0]
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d104      	bne.n	8012eac <HAL_TIM_IC_Start_IT+0x58>
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012ea8:	b2db      	uxtb	r3, r3
 8012eaa:	e013      	b.n	8012ed4 <HAL_TIM_IC_Start_IT+0x80>
 8012eac:	683b      	ldr	r3, [r7, #0]
 8012eae:	2b04      	cmp	r3, #4
 8012eb0:	d104      	bne.n	8012ebc <HAL_TIM_IC_Start_IT+0x68>
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8012eb8:	b2db      	uxtb	r3, r3
 8012eba:	e00b      	b.n	8012ed4 <HAL_TIM_IC_Start_IT+0x80>
 8012ebc:	683b      	ldr	r3, [r7, #0]
 8012ebe:	2b08      	cmp	r3, #8
 8012ec0:	d104      	bne.n	8012ecc <HAL_TIM_IC_Start_IT+0x78>
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012ec8:	b2db      	uxtb	r3, r3
 8012eca:	e003      	b.n	8012ed4 <HAL_TIM_IC_Start_IT+0x80>
 8012ecc:	687b      	ldr	r3, [r7, #4]
 8012ece:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012ed2:	b2db      	uxtb	r3, r3
 8012ed4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8012ed6:	7bbb      	ldrb	r3, [r7, #14]
 8012ed8:	2b01      	cmp	r3, #1
 8012eda:	d102      	bne.n	8012ee2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8012edc:	7b7b      	ldrb	r3, [r7, #13]
 8012ede:	2b01      	cmp	r3, #1
 8012ee0:	d001      	beq.n	8012ee6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8012ee2:	2301      	movs	r3, #1
 8012ee4:	e0cc      	b.n	8013080 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012ee6:	683b      	ldr	r3, [r7, #0]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d104      	bne.n	8012ef6 <HAL_TIM_IC_Start_IT+0xa2>
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	2202      	movs	r2, #2
 8012ef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012ef4:	e013      	b.n	8012f1e <HAL_TIM_IC_Start_IT+0xca>
 8012ef6:	683b      	ldr	r3, [r7, #0]
 8012ef8:	2b04      	cmp	r3, #4
 8012efa:	d104      	bne.n	8012f06 <HAL_TIM_IC_Start_IT+0xb2>
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	2202      	movs	r2, #2
 8012f00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012f04:	e00b      	b.n	8012f1e <HAL_TIM_IC_Start_IT+0xca>
 8012f06:	683b      	ldr	r3, [r7, #0]
 8012f08:	2b08      	cmp	r3, #8
 8012f0a:	d104      	bne.n	8012f16 <HAL_TIM_IC_Start_IT+0xc2>
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	2202      	movs	r2, #2
 8012f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012f14:	e003      	b.n	8012f1e <HAL_TIM_IC_Start_IT+0xca>
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	2202      	movs	r2, #2
 8012f1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012f1e:	683b      	ldr	r3, [r7, #0]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d104      	bne.n	8012f2e <HAL_TIM_IC_Start_IT+0xda>
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	2202      	movs	r2, #2
 8012f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012f2c:	e013      	b.n	8012f56 <HAL_TIM_IC_Start_IT+0x102>
 8012f2e:	683b      	ldr	r3, [r7, #0]
 8012f30:	2b04      	cmp	r3, #4
 8012f32:	d104      	bne.n	8012f3e <HAL_TIM_IC_Start_IT+0xea>
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	2202      	movs	r2, #2
 8012f38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012f3c:	e00b      	b.n	8012f56 <HAL_TIM_IC_Start_IT+0x102>
 8012f3e:	683b      	ldr	r3, [r7, #0]
 8012f40:	2b08      	cmp	r3, #8
 8012f42:	d104      	bne.n	8012f4e <HAL_TIM_IC_Start_IT+0xfa>
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	2202      	movs	r2, #2
 8012f48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012f4c:	e003      	b.n	8012f56 <HAL_TIM_IC_Start_IT+0x102>
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	2202      	movs	r2, #2
 8012f52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8012f56:	683b      	ldr	r3, [r7, #0]
 8012f58:	2b0c      	cmp	r3, #12
 8012f5a:	d841      	bhi.n	8012fe0 <HAL_TIM_IC_Start_IT+0x18c>
 8012f5c:	a201      	add	r2, pc, #4	@ (adr r2, 8012f64 <HAL_TIM_IC_Start_IT+0x110>)
 8012f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f62:	bf00      	nop
 8012f64:	08012f99 	.word	0x08012f99
 8012f68:	08012fe1 	.word	0x08012fe1
 8012f6c:	08012fe1 	.word	0x08012fe1
 8012f70:	08012fe1 	.word	0x08012fe1
 8012f74:	08012fab 	.word	0x08012fab
 8012f78:	08012fe1 	.word	0x08012fe1
 8012f7c:	08012fe1 	.word	0x08012fe1
 8012f80:	08012fe1 	.word	0x08012fe1
 8012f84:	08012fbd 	.word	0x08012fbd
 8012f88:	08012fe1 	.word	0x08012fe1
 8012f8c:	08012fe1 	.word	0x08012fe1
 8012f90:	08012fe1 	.word	0x08012fe1
 8012f94:	08012fcf 	.word	0x08012fcf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	68da      	ldr	r2, [r3, #12]
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	681b      	ldr	r3, [r3, #0]
 8012fa2:	f042 0202 	orr.w	r2, r2, #2
 8012fa6:	60da      	str	r2, [r3, #12]
      break;
 8012fa8:	e01d      	b.n	8012fe6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	68da      	ldr	r2, [r3, #12]
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	681b      	ldr	r3, [r3, #0]
 8012fb4:	f042 0204 	orr.w	r2, r2, #4
 8012fb8:	60da      	str	r2, [r3, #12]
      break;
 8012fba:	e014      	b.n	8012fe6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	681b      	ldr	r3, [r3, #0]
 8012fc0:	68da      	ldr	r2, [r3, #12]
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	f042 0208 	orr.w	r2, r2, #8
 8012fca:	60da      	str	r2, [r3, #12]
      break;
 8012fcc:	e00b      	b.n	8012fe6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	681b      	ldr	r3, [r3, #0]
 8012fd2:	68da      	ldr	r2, [r3, #12]
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	681b      	ldr	r3, [r3, #0]
 8012fd8:	f042 0210 	orr.w	r2, r2, #16
 8012fdc:	60da      	str	r2, [r3, #12]
      break;
 8012fde:	e002      	b.n	8012fe6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8012fe0:	2301      	movs	r3, #1
 8012fe2:	73fb      	strb	r3, [r7, #15]
      break;
 8012fe4:	bf00      	nop
  }

  if (status == HAL_OK)
 8012fe6:	7bfb      	ldrb	r3, [r7, #15]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d148      	bne.n	801307e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	681b      	ldr	r3, [r3, #0]
 8012ff0:	2201      	movs	r2, #1
 8012ff2:	6839      	ldr	r1, [r7, #0]
 8012ff4:	4618      	mov	r0, r3
 8012ff6:	f000 fe49 	bl	8013c8c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	4a22      	ldr	r2, [pc, #136]	@ (8013088 <HAL_TIM_IC_Start_IT+0x234>)
 8013000:	4293      	cmp	r3, r2
 8013002:	d022      	beq.n	801304a <HAL_TIM_IC_Start_IT+0x1f6>
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	681b      	ldr	r3, [r3, #0]
 8013008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801300c:	d01d      	beq.n	801304a <HAL_TIM_IC_Start_IT+0x1f6>
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	681b      	ldr	r3, [r3, #0]
 8013012:	4a1e      	ldr	r2, [pc, #120]	@ (801308c <HAL_TIM_IC_Start_IT+0x238>)
 8013014:	4293      	cmp	r3, r2
 8013016:	d018      	beq.n	801304a <HAL_TIM_IC_Start_IT+0x1f6>
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	681b      	ldr	r3, [r3, #0]
 801301c:	4a1c      	ldr	r2, [pc, #112]	@ (8013090 <HAL_TIM_IC_Start_IT+0x23c>)
 801301e:	4293      	cmp	r3, r2
 8013020:	d013      	beq.n	801304a <HAL_TIM_IC_Start_IT+0x1f6>
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	681b      	ldr	r3, [r3, #0]
 8013026:	4a1b      	ldr	r2, [pc, #108]	@ (8013094 <HAL_TIM_IC_Start_IT+0x240>)
 8013028:	4293      	cmp	r3, r2
 801302a:	d00e      	beq.n	801304a <HAL_TIM_IC_Start_IT+0x1f6>
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	681b      	ldr	r3, [r3, #0]
 8013030:	4a19      	ldr	r2, [pc, #100]	@ (8013098 <HAL_TIM_IC_Start_IT+0x244>)
 8013032:	4293      	cmp	r3, r2
 8013034:	d009      	beq.n	801304a <HAL_TIM_IC_Start_IT+0x1f6>
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	4a18      	ldr	r2, [pc, #96]	@ (801309c <HAL_TIM_IC_Start_IT+0x248>)
 801303c:	4293      	cmp	r3, r2
 801303e:	d004      	beq.n	801304a <HAL_TIM_IC_Start_IT+0x1f6>
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	4a16      	ldr	r2, [pc, #88]	@ (80130a0 <HAL_TIM_IC_Start_IT+0x24c>)
 8013046:	4293      	cmp	r3, r2
 8013048:	d111      	bne.n	801306e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	681b      	ldr	r3, [r3, #0]
 801304e:	689b      	ldr	r3, [r3, #8]
 8013050:	f003 0307 	and.w	r3, r3, #7
 8013054:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013056:	68bb      	ldr	r3, [r7, #8]
 8013058:	2b06      	cmp	r3, #6
 801305a:	d010      	beq.n	801307e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	681a      	ldr	r2, [r3, #0]
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	681b      	ldr	r3, [r3, #0]
 8013066:	f042 0201 	orr.w	r2, r2, #1
 801306a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801306c:	e007      	b.n	801307e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	681b      	ldr	r3, [r3, #0]
 8013072:	681a      	ldr	r2, [r3, #0]
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	681b      	ldr	r3, [r3, #0]
 8013078:	f042 0201 	orr.w	r2, r2, #1
 801307c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 801307e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013080:	4618      	mov	r0, r3
 8013082:	3710      	adds	r7, #16
 8013084:	46bd      	mov	sp, r7
 8013086:	bd80      	pop	{r7, pc}
 8013088:	40010000 	.word	0x40010000
 801308c:	40000400 	.word	0x40000400
 8013090:	40000800 	.word	0x40000800
 8013094:	40000c00 	.word	0x40000c00
 8013098:	40010400 	.word	0x40010400
 801309c:	40014000 	.word	0x40014000
 80130a0:	40001800 	.word	0x40001800

080130a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80130a4:	b580      	push	{r7, lr}
 80130a6:	b084      	sub	sp, #16
 80130a8:	af00      	add	r7, sp, #0
 80130aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	681b      	ldr	r3, [r3, #0]
 80130b0:	68db      	ldr	r3, [r3, #12]
 80130b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	691b      	ldr	r3, [r3, #16]
 80130ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80130bc:	68bb      	ldr	r3, [r7, #8]
 80130be:	f003 0302 	and.w	r3, r3, #2
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d020      	beq.n	8013108 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80130c6:	68fb      	ldr	r3, [r7, #12]
 80130c8:	f003 0302 	and.w	r3, r3, #2
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	d01b      	beq.n	8013108 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	681b      	ldr	r3, [r3, #0]
 80130d4:	f06f 0202 	mvn.w	r2, #2
 80130d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	2201      	movs	r2, #1
 80130de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	699b      	ldr	r3, [r3, #24]
 80130e6:	f003 0303 	and.w	r3, r3, #3
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d003      	beq.n	80130f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80130ee:	6878      	ldr	r0, [r7, #4]
 80130f0:	f7f5 fc26 	bl	8008940 <HAL_TIM_IC_CaptureCallback>
 80130f4:	e005      	b.n	8013102 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80130f6:	6878      	ldr	r0, [r7, #4]
 80130f8:	f000 faae 	bl	8013658 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80130fc:	6878      	ldr	r0, [r7, #4]
 80130fe:	f000 fab5 	bl	801366c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	2200      	movs	r2, #0
 8013106:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8013108:	68bb      	ldr	r3, [r7, #8]
 801310a:	f003 0304 	and.w	r3, r3, #4
 801310e:	2b00      	cmp	r3, #0
 8013110:	d020      	beq.n	8013154 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8013112:	68fb      	ldr	r3, [r7, #12]
 8013114:	f003 0304 	and.w	r3, r3, #4
 8013118:	2b00      	cmp	r3, #0
 801311a:	d01b      	beq.n	8013154 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	f06f 0204 	mvn.w	r2, #4
 8013124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	2202      	movs	r2, #2
 801312a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	681b      	ldr	r3, [r3, #0]
 8013130:	699b      	ldr	r3, [r3, #24]
 8013132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8013136:	2b00      	cmp	r3, #0
 8013138:	d003      	beq.n	8013142 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801313a:	6878      	ldr	r0, [r7, #4]
 801313c:	f7f5 fc00 	bl	8008940 <HAL_TIM_IC_CaptureCallback>
 8013140:	e005      	b.n	801314e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013142:	6878      	ldr	r0, [r7, #4]
 8013144:	f000 fa88 	bl	8013658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013148:	6878      	ldr	r0, [r7, #4]
 801314a:	f000 fa8f 	bl	801366c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	2200      	movs	r2, #0
 8013152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8013154:	68bb      	ldr	r3, [r7, #8]
 8013156:	f003 0308 	and.w	r3, r3, #8
 801315a:	2b00      	cmp	r3, #0
 801315c:	d020      	beq.n	80131a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	f003 0308 	and.w	r3, r3, #8
 8013164:	2b00      	cmp	r3, #0
 8013166:	d01b      	beq.n	80131a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	681b      	ldr	r3, [r3, #0]
 801316c:	f06f 0208 	mvn.w	r2, #8
 8013170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	2204      	movs	r2, #4
 8013176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	681b      	ldr	r3, [r3, #0]
 801317c:	69db      	ldr	r3, [r3, #28]
 801317e:	f003 0303 	and.w	r3, r3, #3
 8013182:	2b00      	cmp	r3, #0
 8013184:	d003      	beq.n	801318e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013186:	6878      	ldr	r0, [r7, #4]
 8013188:	f7f5 fbda 	bl	8008940 <HAL_TIM_IC_CaptureCallback>
 801318c:	e005      	b.n	801319a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801318e:	6878      	ldr	r0, [r7, #4]
 8013190:	f000 fa62 	bl	8013658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013194:	6878      	ldr	r0, [r7, #4]
 8013196:	f000 fa69 	bl	801366c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	2200      	movs	r2, #0
 801319e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80131a0:	68bb      	ldr	r3, [r7, #8]
 80131a2:	f003 0310 	and.w	r3, r3, #16
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d020      	beq.n	80131ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80131aa:	68fb      	ldr	r3, [r7, #12]
 80131ac:	f003 0310 	and.w	r3, r3, #16
 80131b0:	2b00      	cmp	r3, #0
 80131b2:	d01b      	beq.n	80131ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	f06f 0210 	mvn.w	r2, #16
 80131bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	2208      	movs	r2, #8
 80131c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	69db      	ldr	r3, [r3, #28]
 80131ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d003      	beq.n	80131da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80131d2:	6878      	ldr	r0, [r7, #4]
 80131d4:	f7f5 fbb4 	bl	8008940 <HAL_TIM_IC_CaptureCallback>
 80131d8:	e005      	b.n	80131e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80131da:	6878      	ldr	r0, [r7, #4]
 80131dc:	f000 fa3c 	bl	8013658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80131e0:	6878      	ldr	r0, [r7, #4]
 80131e2:	f000 fa43 	bl	801366c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	2200      	movs	r2, #0
 80131ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80131ec:	68bb      	ldr	r3, [r7, #8]
 80131ee:	f003 0301 	and.w	r3, r3, #1
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	d00c      	beq.n	8013210 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80131f6:	68fb      	ldr	r3, [r7, #12]
 80131f8:	f003 0301 	and.w	r3, r3, #1
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d007      	beq.n	8013210 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	f06f 0201 	mvn.w	r2, #1
 8013208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801320a:	6878      	ldr	r0, [r7, #4]
 801320c:	f7f6 fd0e 	bl	8009c2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8013210:	68bb      	ldr	r3, [r7, #8]
 8013212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013216:	2b00      	cmp	r3, #0
 8013218:	d00c      	beq.n	8013234 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801321a:	68fb      	ldr	r3, [r7, #12]
 801321c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013220:	2b00      	cmp	r3, #0
 8013222:	d007      	beq.n	8013234 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 801322c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801322e:	6878      	ldr	r0, [r7, #4]
 8013230:	f000 fdd8 	bl	8013de4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8013234:	68bb      	ldr	r3, [r7, #8]
 8013236:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801323a:	2b00      	cmp	r3, #0
 801323c:	d00c      	beq.n	8013258 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801323e:	68fb      	ldr	r3, [r7, #12]
 8013240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013244:	2b00      	cmp	r3, #0
 8013246:	d007      	beq.n	8013258 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	681b      	ldr	r3, [r3, #0]
 801324c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8013250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8013252:	6878      	ldr	r0, [r7, #4]
 8013254:	f000 fa14 	bl	8013680 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8013258:	68bb      	ldr	r3, [r7, #8]
 801325a:	f003 0320 	and.w	r3, r3, #32
 801325e:	2b00      	cmp	r3, #0
 8013260:	d00c      	beq.n	801327c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8013262:	68fb      	ldr	r3, [r7, #12]
 8013264:	f003 0320 	and.w	r3, r3, #32
 8013268:	2b00      	cmp	r3, #0
 801326a:	d007      	beq.n	801327c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	681b      	ldr	r3, [r3, #0]
 8013270:	f06f 0220 	mvn.w	r2, #32
 8013274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8013276:	6878      	ldr	r0, [r7, #4]
 8013278:	f000 fdaa 	bl	8013dd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801327c:	bf00      	nop
 801327e:	3710      	adds	r7, #16
 8013280:	46bd      	mov	sp, r7
 8013282:	bd80      	pop	{r7, pc}

08013284 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8013284:	b580      	push	{r7, lr}
 8013286:	b086      	sub	sp, #24
 8013288:	af00      	add	r7, sp, #0
 801328a:	60f8      	str	r0, [r7, #12]
 801328c:	60b9      	str	r1, [r7, #8]
 801328e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8013290:	2300      	movs	r3, #0
 8013292:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8013294:	68fb      	ldr	r3, [r7, #12]
 8013296:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801329a:	2b01      	cmp	r3, #1
 801329c:	d101      	bne.n	80132a2 <HAL_TIM_IC_ConfigChannel+0x1e>
 801329e:	2302      	movs	r3, #2
 80132a0:	e088      	b.n	80133b4 <HAL_TIM_IC_ConfigChannel+0x130>
 80132a2:	68fb      	ldr	r3, [r7, #12]
 80132a4:	2201      	movs	r2, #1
 80132a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d11b      	bne.n	80132e8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80132b0:	68fb      	ldr	r3, [r7, #12]
 80132b2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80132b4:	68bb      	ldr	r3, [r7, #8]
 80132b6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80132b8:	68bb      	ldr	r3, [r7, #8]
 80132ba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80132bc:	68bb      	ldr	r3, [r7, #8]
 80132be:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80132c0:	f000 fb20 	bl	8013904 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80132c4:	68fb      	ldr	r3, [r7, #12]
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	699a      	ldr	r2, [r3, #24]
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	681b      	ldr	r3, [r3, #0]
 80132ce:	f022 020c 	bic.w	r2, r2, #12
 80132d2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80132d4:	68fb      	ldr	r3, [r7, #12]
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	6999      	ldr	r1, [r3, #24]
 80132da:	68bb      	ldr	r3, [r7, #8]
 80132dc:	689a      	ldr	r2, [r3, #8]
 80132de:	68fb      	ldr	r3, [r7, #12]
 80132e0:	681b      	ldr	r3, [r3, #0]
 80132e2:	430a      	orrs	r2, r1
 80132e4:	619a      	str	r2, [r3, #24]
 80132e6:	e060      	b.n	80133aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	2b04      	cmp	r3, #4
 80132ec:	d11c      	bne.n	8013328 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80132ee:	68fb      	ldr	r3, [r7, #12]
 80132f0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80132f2:	68bb      	ldr	r3, [r7, #8]
 80132f4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80132f6:	68bb      	ldr	r3, [r7, #8]
 80132f8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80132fa:	68bb      	ldr	r3, [r7, #8]
 80132fc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80132fe:	f000 fba4 	bl	8013a4a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8013302:	68fb      	ldr	r3, [r7, #12]
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	699a      	ldr	r2, [r3, #24]
 8013308:	68fb      	ldr	r3, [r7, #12]
 801330a:	681b      	ldr	r3, [r3, #0]
 801330c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8013310:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8013312:	68fb      	ldr	r3, [r7, #12]
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	6999      	ldr	r1, [r3, #24]
 8013318:	68bb      	ldr	r3, [r7, #8]
 801331a:	689b      	ldr	r3, [r3, #8]
 801331c:	021a      	lsls	r2, r3, #8
 801331e:	68fb      	ldr	r3, [r7, #12]
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	430a      	orrs	r2, r1
 8013324:	619a      	str	r2, [r3, #24]
 8013326:	e040      	b.n	80133aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	2b08      	cmp	r3, #8
 801332c:	d11b      	bne.n	8013366 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 801332e:	68fb      	ldr	r3, [r7, #12]
 8013330:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8013332:	68bb      	ldr	r3, [r7, #8]
 8013334:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8013336:	68bb      	ldr	r3, [r7, #8]
 8013338:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 801333a:	68bb      	ldr	r3, [r7, #8]
 801333c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 801333e:	f000 fbf1 	bl	8013b24 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8013342:	68fb      	ldr	r3, [r7, #12]
 8013344:	681b      	ldr	r3, [r3, #0]
 8013346:	69da      	ldr	r2, [r3, #28]
 8013348:	68fb      	ldr	r3, [r7, #12]
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	f022 020c 	bic.w	r2, r2, #12
 8013350:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	681b      	ldr	r3, [r3, #0]
 8013356:	69d9      	ldr	r1, [r3, #28]
 8013358:	68bb      	ldr	r3, [r7, #8]
 801335a:	689a      	ldr	r2, [r3, #8]
 801335c:	68fb      	ldr	r3, [r7, #12]
 801335e:	681b      	ldr	r3, [r3, #0]
 8013360:	430a      	orrs	r2, r1
 8013362:	61da      	str	r2, [r3, #28]
 8013364:	e021      	b.n	80133aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	2b0c      	cmp	r3, #12
 801336a:	d11c      	bne.n	80133a6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 801336c:	68fb      	ldr	r3, [r7, #12]
 801336e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8013370:	68bb      	ldr	r3, [r7, #8]
 8013372:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8013374:	68bb      	ldr	r3, [r7, #8]
 8013376:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8013378:	68bb      	ldr	r3, [r7, #8]
 801337a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 801337c:	f000 fc0e 	bl	8013b9c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8013380:	68fb      	ldr	r3, [r7, #12]
 8013382:	681b      	ldr	r3, [r3, #0]
 8013384:	69da      	ldr	r2, [r3, #28]
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 801338e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8013390:	68fb      	ldr	r3, [r7, #12]
 8013392:	681b      	ldr	r3, [r3, #0]
 8013394:	69d9      	ldr	r1, [r3, #28]
 8013396:	68bb      	ldr	r3, [r7, #8]
 8013398:	689b      	ldr	r3, [r3, #8]
 801339a:	021a      	lsls	r2, r3, #8
 801339c:	68fb      	ldr	r3, [r7, #12]
 801339e:	681b      	ldr	r3, [r3, #0]
 80133a0:	430a      	orrs	r2, r1
 80133a2:	61da      	str	r2, [r3, #28]
 80133a4:	e001      	b.n	80133aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80133a6:	2301      	movs	r3, #1
 80133a8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	2200      	movs	r2, #0
 80133ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80133b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80133b4:	4618      	mov	r0, r3
 80133b6:	3718      	adds	r7, #24
 80133b8:	46bd      	mov	sp, r7
 80133ba:	bd80      	pop	{r7, pc}

080133bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80133bc:	b580      	push	{r7, lr}
 80133be:	b084      	sub	sp, #16
 80133c0:	af00      	add	r7, sp, #0
 80133c2:	6078      	str	r0, [r7, #4]
 80133c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80133c6:	2300      	movs	r3, #0
 80133c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80133d0:	2b01      	cmp	r3, #1
 80133d2:	d101      	bne.n	80133d8 <HAL_TIM_ConfigClockSource+0x1c>
 80133d4:	2302      	movs	r3, #2
 80133d6:	e0b4      	b.n	8013542 <HAL_TIM_ConfigClockSource+0x186>
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	2201      	movs	r2, #1
 80133dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	2202      	movs	r2, #2
 80133e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	689b      	ldr	r3, [r3, #8]
 80133ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80133f0:	68bb      	ldr	r3, [r7, #8]
 80133f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80133f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80133f8:	68bb      	ldr	r3, [r7, #8]
 80133fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80133fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	681b      	ldr	r3, [r3, #0]
 8013404:	68ba      	ldr	r2, [r7, #8]
 8013406:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8013408:	683b      	ldr	r3, [r7, #0]
 801340a:	681b      	ldr	r3, [r3, #0]
 801340c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8013410:	d03e      	beq.n	8013490 <HAL_TIM_ConfigClockSource+0xd4>
 8013412:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8013416:	f200 8087 	bhi.w	8013528 <HAL_TIM_ConfigClockSource+0x16c>
 801341a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801341e:	f000 8086 	beq.w	801352e <HAL_TIM_ConfigClockSource+0x172>
 8013422:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013426:	d87f      	bhi.n	8013528 <HAL_TIM_ConfigClockSource+0x16c>
 8013428:	2b70      	cmp	r3, #112	@ 0x70
 801342a:	d01a      	beq.n	8013462 <HAL_TIM_ConfigClockSource+0xa6>
 801342c:	2b70      	cmp	r3, #112	@ 0x70
 801342e:	d87b      	bhi.n	8013528 <HAL_TIM_ConfigClockSource+0x16c>
 8013430:	2b60      	cmp	r3, #96	@ 0x60
 8013432:	d050      	beq.n	80134d6 <HAL_TIM_ConfigClockSource+0x11a>
 8013434:	2b60      	cmp	r3, #96	@ 0x60
 8013436:	d877      	bhi.n	8013528 <HAL_TIM_ConfigClockSource+0x16c>
 8013438:	2b50      	cmp	r3, #80	@ 0x50
 801343a:	d03c      	beq.n	80134b6 <HAL_TIM_ConfigClockSource+0xfa>
 801343c:	2b50      	cmp	r3, #80	@ 0x50
 801343e:	d873      	bhi.n	8013528 <HAL_TIM_ConfigClockSource+0x16c>
 8013440:	2b40      	cmp	r3, #64	@ 0x40
 8013442:	d058      	beq.n	80134f6 <HAL_TIM_ConfigClockSource+0x13a>
 8013444:	2b40      	cmp	r3, #64	@ 0x40
 8013446:	d86f      	bhi.n	8013528 <HAL_TIM_ConfigClockSource+0x16c>
 8013448:	2b30      	cmp	r3, #48	@ 0x30
 801344a:	d064      	beq.n	8013516 <HAL_TIM_ConfigClockSource+0x15a>
 801344c:	2b30      	cmp	r3, #48	@ 0x30
 801344e:	d86b      	bhi.n	8013528 <HAL_TIM_ConfigClockSource+0x16c>
 8013450:	2b20      	cmp	r3, #32
 8013452:	d060      	beq.n	8013516 <HAL_TIM_ConfigClockSource+0x15a>
 8013454:	2b20      	cmp	r3, #32
 8013456:	d867      	bhi.n	8013528 <HAL_TIM_ConfigClockSource+0x16c>
 8013458:	2b00      	cmp	r3, #0
 801345a:	d05c      	beq.n	8013516 <HAL_TIM_ConfigClockSource+0x15a>
 801345c:	2b10      	cmp	r3, #16
 801345e:	d05a      	beq.n	8013516 <HAL_TIM_ConfigClockSource+0x15a>
 8013460:	e062      	b.n	8013528 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8013466:	683b      	ldr	r3, [r7, #0]
 8013468:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801346a:	683b      	ldr	r3, [r7, #0]
 801346c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801346e:	683b      	ldr	r3, [r7, #0]
 8013470:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8013472:	f000 fbeb 	bl	8013c4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	681b      	ldr	r3, [r3, #0]
 801347a:	689b      	ldr	r3, [r3, #8]
 801347c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801347e:	68bb      	ldr	r3, [r7, #8]
 8013480:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8013484:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	68ba      	ldr	r2, [r7, #8]
 801348c:	609a      	str	r2, [r3, #8]
      break;
 801348e:	e04f      	b.n	8013530 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8013494:	683b      	ldr	r3, [r7, #0]
 8013496:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8013498:	683b      	ldr	r3, [r7, #0]
 801349a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801349c:	683b      	ldr	r3, [r7, #0]
 801349e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80134a0:	f000 fbd4 	bl	8013c4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	681b      	ldr	r3, [r3, #0]
 80134a8:	689a      	ldr	r2, [r3, #8]
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	681b      	ldr	r3, [r3, #0]
 80134ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80134b2:	609a      	str	r2, [r3, #8]
      break;
 80134b4:	e03c      	b.n	8013530 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80134ba:	683b      	ldr	r3, [r7, #0]
 80134bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80134be:	683b      	ldr	r3, [r7, #0]
 80134c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80134c2:	461a      	mov	r2, r3
 80134c4:	f000 fa92 	bl	80139ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	2150      	movs	r1, #80	@ 0x50
 80134ce:	4618      	mov	r0, r3
 80134d0:	f000 fba1 	bl	8013c16 <TIM_ITRx_SetConfig>
      break;
 80134d4:	e02c      	b.n	8013530 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80134da:	683b      	ldr	r3, [r7, #0]
 80134dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80134de:	683b      	ldr	r3, [r7, #0]
 80134e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80134e2:	461a      	mov	r2, r3
 80134e4:	f000 faee 	bl	8013ac4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	2160      	movs	r1, #96	@ 0x60
 80134ee:	4618      	mov	r0, r3
 80134f0:	f000 fb91 	bl	8013c16 <TIM_ITRx_SetConfig>
      break;
 80134f4:	e01c      	b.n	8013530 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80134fa:	683b      	ldr	r3, [r7, #0]
 80134fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80134fe:	683b      	ldr	r3, [r7, #0]
 8013500:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013502:	461a      	mov	r2, r3
 8013504:	f000 fa72 	bl	80139ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	681b      	ldr	r3, [r3, #0]
 801350c:	2140      	movs	r1, #64	@ 0x40
 801350e:	4618      	mov	r0, r3
 8013510:	f000 fb81 	bl	8013c16 <TIM_ITRx_SetConfig>
      break;
 8013514:	e00c      	b.n	8013530 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	681a      	ldr	r2, [r3, #0]
 801351a:	683b      	ldr	r3, [r7, #0]
 801351c:	681b      	ldr	r3, [r3, #0]
 801351e:	4619      	mov	r1, r3
 8013520:	4610      	mov	r0, r2
 8013522:	f000 fb78 	bl	8013c16 <TIM_ITRx_SetConfig>
      break;
 8013526:	e003      	b.n	8013530 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8013528:	2301      	movs	r3, #1
 801352a:	73fb      	strb	r3, [r7, #15]
      break;
 801352c:	e000      	b.n	8013530 <HAL_TIM_ConfigClockSource+0x174>
      break;
 801352e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	2201      	movs	r2, #1
 8013534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	2200      	movs	r2, #0
 801353c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8013540:	7bfb      	ldrb	r3, [r7, #15]
}
 8013542:	4618      	mov	r0, r3
 8013544:	3710      	adds	r7, #16
 8013546:	46bd      	mov	sp, r7
 8013548:	bd80      	pop	{r7, pc}

0801354a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 801354a:	b580      	push	{r7, lr}
 801354c:	b082      	sub	sp, #8
 801354e:	af00      	add	r7, sp, #0
 8013550:	6078      	str	r0, [r7, #4]
 8013552:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801355a:	2b01      	cmp	r3, #1
 801355c:	d101      	bne.n	8013562 <HAL_TIM_SlaveConfigSynchro+0x18>
 801355e:	2302      	movs	r3, #2
 8013560:	e031      	b.n	80135c6 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	2201      	movs	r2, #1
 8013566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	2202      	movs	r2, #2
 801356e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8013572:	6839      	ldr	r1, [r7, #0]
 8013574:	6878      	ldr	r0, [r7, #4]
 8013576:	f000 f933 	bl	80137e0 <TIM_SlaveTimer_SetConfig>
 801357a:	4603      	mov	r3, r0
 801357c:	2b00      	cmp	r3, #0
 801357e:	d009      	beq.n	8013594 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	2201      	movs	r2, #1
 8013584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	2200      	movs	r2, #0
 801358c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8013590:	2301      	movs	r3, #1
 8013592:	e018      	b.n	80135c6 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	68da      	ldr	r2, [r3, #12]
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80135a2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	681b      	ldr	r3, [r3, #0]
 80135a8:	68da      	ldr	r2, [r3, #12]
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80135b2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	2201      	movs	r2, #1
 80135b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	2200      	movs	r2, #0
 80135c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80135c4:	2300      	movs	r3, #0
}
 80135c6:	4618      	mov	r0, r3
 80135c8:	3708      	adds	r7, #8
 80135ca:	46bd      	mov	sp, r7
 80135cc:	bd80      	pop	{r7, pc}
	...

080135d0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80135d0:	b480      	push	{r7}
 80135d2:	b085      	sub	sp, #20
 80135d4:	af00      	add	r7, sp, #0
 80135d6:	6078      	str	r0, [r7, #4]
 80135d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80135da:	2300      	movs	r3, #0
 80135dc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80135de:	683b      	ldr	r3, [r7, #0]
 80135e0:	2b0c      	cmp	r3, #12
 80135e2:	d831      	bhi.n	8013648 <HAL_TIM_ReadCapturedValue+0x78>
 80135e4:	a201      	add	r2, pc, #4	@ (adr r2, 80135ec <HAL_TIM_ReadCapturedValue+0x1c>)
 80135e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80135ea:	bf00      	nop
 80135ec:	08013621 	.word	0x08013621
 80135f0:	08013649 	.word	0x08013649
 80135f4:	08013649 	.word	0x08013649
 80135f8:	08013649 	.word	0x08013649
 80135fc:	0801362b 	.word	0x0801362b
 8013600:	08013649 	.word	0x08013649
 8013604:	08013649 	.word	0x08013649
 8013608:	08013649 	.word	0x08013649
 801360c:	08013635 	.word	0x08013635
 8013610:	08013649 	.word	0x08013649
 8013614:	08013649 	.word	0x08013649
 8013618:	08013649 	.word	0x08013649
 801361c:	0801363f 	.word	0x0801363f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	681b      	ldr	r3, [r3, #0]
 8013624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013626:	60fb      	str	r3, [r7, #12]

      break;
 8013628:	e00f      	b.n	801364a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	681b      	ldr	r3, [r3, #0]
 801362e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013630:	60fb      	str	r3, [r7, #12]

      break;
 8013632:	e00a      	b.n	801364a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	681b      	ldr	r3, [r3, #0]
 8013638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801363a:	60fb      	str	r3, [r7, #12]

      break;
 801363c:	e005      	b.n	801364a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	681b      	ldr	r3, [r3, #0]
 8013642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013644:	60fb      	str	r3, [r7, #12]

      break;
 8013646:	e000      	b.n	801364a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8013648:	bf00      	nop
  }

  return tmpreg;
 801364a:	68fb      	ldr	r3, [r7, #12]
}
 801364c:	4618      	mov	r0, r3
 801364e:	3714      	adds	r7, #20
 8013650:	46bd      	mov	sp, r7
 8013652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013656:	4770      	bx	lr

08013658 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8013658:	b480      	push	{r7}
 801365a:	b083      	sub	sp, #12
 801365c:	af00      	add	r7, sp, #0
 801365e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8013660:	bf00      	nop
 8013662:	370c      	adds	r7, #12
 8013664:	46bd      	mov	sp, r7
 8013666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801366a:	4770      	bx	lr

0801366c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801366c:	b480      	push	{r7}
 801366e:	b083      	sub	sp, #12
 8013670:	af00      	add	r7, sp, #0
 8013672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8013674:	bf00      	nop
 8013676:	370c      	adds	r7, #12
 8013678:	46bd      	mov	sp, r7
 801367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801367e:	4770      	bx	lr

08013680 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8013680:	b480      	push	{r7}
 8013682:	b083      	sub	sp, #12
 8013684:	af00      	add	r7, sp, #0
 8013686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8013688:	bf00      	nop
 801368a:	370c      	adds	r7, #12
 801368c:	46bd      	mov	sp, r7
 801368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013692:	4770      	bx	lr

08013694 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8013694:	b480      	push	{r7}
 8013696:	b085      	sub	sp, #20
 8013698:	af00      	add	r7, sp, #0
 801369a:	6078      	str	r0, [r7, #4]
 801369c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	681b      	ldr	r3, [r3, #0]
 80136a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	4a43      	ldr	r2, [pc, #268]	@ (80137b4 <TIM_Base_SetConfig+0x120>)
 80136a8:	4293      	cmp	r3, r2
 80136aa:	d013      	beq.n	80136d4 <TIM_Base_SetConfig+0x40>
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80136b2:	d00f      	beq.n	80136d4 <TIM_Base_SetConfig+0x40>
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	4a40      	ldr	r2, [pc, #256]	@ (80137b8 <TIM_Base_SetConfig+0x124>)
 80136b8:	4293      	cmp	r3, r2
 80136ba:	d00b      	beq.n	80136d4 <TIM_Base_SetConfig+0x40>
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	4a3f      	ldr	r2, [pc, #252]	@ (80137bc <TIM_Base_SetConfig+0x128>)
 80136c0:	4293      	cmp	r3, r2
 80136c2:	d007      	beq.n	80136d4 <TIM_Base_SetConfig+0x40>
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	4a3e      	ldr	r2, [pc, #248]	@ (80137c0 <TIM_Base_SetConfig+0x12c>)
 80136c8:	4293      	cmp	r3, r2
 80136ca:	d003      	beq.n	80136d4 <TIM_Base_SetConfig+0x40>
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	4a3d      	ldr	r2, [pc, #244]	@ (80137c4 <TIM_Base_SetConfig+0x130>)
 80136d0:	4293      	cmp	r3, r2
 80136d2:	d108      	bne.n	80136e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80136da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80136dc:	683b      	ldr	r3, [r7, #0]
 80136de:	685b      	ldr	r3, [r3, #4]
 80136e0:	68fa      	ldr	r2, [r7, #12]
 80136e2:	4313      	orrs	r3, r2
 80136e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	4a32      	ldr	r2, [pc, #200]	@ (80137b4 <TIM_Base_SetConfig+0x120>)
 80136ea:	4293      	cmp	r3, r2
 80136ec:	d02b      	beq.n	8013746 <TIM_Base_SetConfig+0xb2>
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80136f4:	d027      	beq.n	8013746 <TIM_Base_SetConfig+0xb2>
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	4a2f      	ldr	r2, [pc, #188]	@ (80137b8 <TIM_Base_SetConfig+0x124>)
 80136fa:	4293      	cmp	r3, r2
 80136fc:	d023      	beq.n	8013746 <TIM_Base_SetConfig+0xb2>
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	4a2e      	ldr	r2, [pc, #184]	@ (80137bc <TIM_Base_SetConfig+0x128>)
 8013702:	4293      	cmp	r3, r2
 8013704:	d01f      	beq.n	8013746 <TIM_Base_SetConfig+0xb2>
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	4a2d      	ldr	r2, [pc, #180]	@ (80137c0 <TIM_Base_SetConfig+0x12c>)
 801370a:	4293      	cmp	r3, r2
 801370c:	d01b      	beq.n	8013746 <TIM_Base_SetConfig+0xb2>
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	4a2c      	ldr	r2, [pc, #176]	@ (80137c4 <TIM_Base_SetConfig+0x130>)
 8013712:	4293      	cmp	r3, r2
 8013714:	d017      	beq.n	8013746 <TIM_Base_SetConfig+0xb2>
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	4a2b      	ldr	r2, [pc, #172]	@ (80137c8 <TIM_Base_SetConfig+0x134>)
 801371a:	4293      	cmp	r3, r2
 801371c:	d013      	beq.n	8013746 <TIM_Base_SetConfig+0xb2>
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	4a2a      	ldr	r2, [pc, #168]	@ (80137cc <TIM_Base_SetConfig+0x138>)
 8013722:	4293      	cmp	r3, r2
 8013724:	d00f      	beq.n	8013746 <TIM_Base_SetConfig+0xb2>
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	4a29      	ldr	r2, [pc, #164]	@ (80137d0 <TIM_Base_SetConfig+0x13c>)
 801372a:	4293      	cmp	r3, r2
 801372c:	d00b      	beq.n	8013746 <TIM_Base_SetConfig+0xb2>
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	4a28      	ldr	r2, [pc, #160]	@ (80137d4 <TIM_Base_SetConfig+0x140>)
 8013732:	4293      	cmp	r3, r2
 8013734:	d007      	beq.n	8013746 <TIM_Base_SetConfig+0xb2>
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	4a27      	ldr	r2, [pc, #156]	@ (80137d8 <TIM_Base_SetConfig+0x144>)
 801373a:	4293      	cmp	r3, r2
 801373c:	d003      	beq.n	8013746 <TIM_Base_SetConfig+0xb2>
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	4a26      	ldr	r2, [pc, #152]	@ (80137dc <TIM_Base_SetConfig+0x148>)
 8013742:	4293      	cmp	r3, r2
 8013744:	d108      	bne.n	8013758 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801374c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801374e:	683b      	ldr	r3, [r7, #0]
 8013750:	68db      	ldr	r3, [r3, #12]
 8013752:	68fa      	ldr	r2, [r7, #12]
 8013754:	4313      	orrs	r3, r2
 8013756:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013758:	68fb      	ldr	r3, [r7, #12]
 801375a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801375e:	683b      	ldr	r3, [r7, #0]
 8013760:	695b      	ldr	r3, [r3, #20]
 8013762:	4313      	orrs	r3, r2
 8013764:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8013766:	683b      	ldr	r3, [r7, #0]
 8013768:	689a      	ldr	r2, [r3, #8]
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801376e:	683b      	ldr	r3, [r7, #0]
 8013770:	681a      	ldr	r2, [r3, #0]
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	4a0e      	ldr	r2, [pc, #56]	@ (80137b4 <TIM_Base_SetConfig+0x120>)
 801377a:	4293      	cmp	r3, r2
 801377c:	d003      	beq.n	8013786 <TIM_Base_SetConfig+0xf2>
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	4a10      	ldr	r2, [pc, #64]	@ (80137c4 <TIM_Base_SetConfig+0x130>)
 8013782:	4293      	cmp	r3, r2
 8013784:	d103      	bne.n	801378e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8013786:	683b      	ldr	r3, [r7, #0]
 8013788:	691a      	ldr	r2, [r3, #16]
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	681b      	ldr	r3, [r3, #0]
 8013792:	f043 0204 	orr.w	r2, r3, #4
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	2201      	movs	r2, #1
 801379e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	68fa      	ldr	r2, [r7, #12]
 80137a4:	601a      	str	r2, [r3, #0]
}
 80137a6:	bf00      	nop
 80137a8:	3714      	adds	r7, #20
 80137aa:	46bd      	mov	sp, r7
 80137ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137b0:	4770      	bx	lr
 80137b2:	bf00      	nop
 80137b4:	40010000 	.word	0x40010000
 80137b8:	40000400 	.word	0x40000400
 80137bc:	40000800 	.word	0x40000800
 80137c0:	40000c00 	.word	0x40000c00
 80137c4:	40010400 	.word	0x40010400
 80137c8:	40014000 	.word	0x40014000
 80137cc:	40014400 	.word	0x40014400
 80137d0:	40014800 	.word	0x40014800
 80137d4:	40001800 	.word	0x40001800
 80137d8:	40001c00 	.word	0x40001c00
 80137dc:	40002000 	.word	0x40002000

080137e0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80137e0:	b580      	push	{r7, lr}
 80137e2:	b086      	sub	sp, #24
 80137e4:	af00      	add	r7, sp, #0
 80137e6:	6078      	str	r0, [r7, #4]
 80137e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80137ea:	2300      	movs	r3, #0
 80137ec:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	681b      	ldr	r3, [r3, #0]
 80137f2:	689b      	ldr	r3, [r3, #8]
 80137f4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80137f6:	693b      	ldr	r3, [r7, #16]
 80137f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80137fc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80137fe:	683b      	ldr	r3, [r7, #0]
 8013800:	685b      	ldr	r3, [r3, #4]
 8013802:	693a      	ldr	r2, [r7, #16]
 8013804:	4313      	orrs	r3, r2
 8013806:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8013808:	693b      	ldr	r3, [r7, #16]
 801380a:	f023 0307 	bic.w	r3, r3, #7
 801380e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8013810:	683b      	ldr	r3, [r7, #0]
 8013812:	681b      	ldr	r3, [r3, #0]
 8013814:	693a      	ldr	r2, [r7, #16]
 8013816:	4313      	orrs	r3, r2
 8013818:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 801381a:	687b      	ldr	r3, [r7, #4]
 801381c:	681b      	ldr	r3, [r3, #0]
 801381e:	693a      	ldr	r2, [r7, #16]
 8013820:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8013822:	683b      	ldr	r3, [r7, #0]
 8013824:	685b      	ldr	r3, [r3, #4]
 8013826:	2b70      	cmp	r3, #112	@ 0x70
 8013828:	d01a      	beq.n	8013860 <TIM_SlaveTimer_SetConfig+0x80>
 801382a:	2b70      	cmp	r3, #112	@ 0x70
 801382c:	d860      	bhi.n	80138f0 <TIM_SlaveTimer_SetConfig+0x110>
 801382e:	2b60      	cmp	r3, #96	@ 0x60
 8013830:	d054      	beq.n	80138dc <TIM_SlaveTimer_SetConfig+0xfc>
 8013832:	2b60      	cmp	r3, #96	@ 0x60
 8013834:	d85c      	bhi.n	80138f0 <TIM_SlaveTimer_SetConfig+0x110>
 8013836:	2b50      	cmp	r3, #80	@ 0x50
 8013838:	d046      	beq.n	80138c8 <TIM_SlaveTimer_SetConfig+0xe8>
 801383a:	2b50      	cmp	r3, #80	@ 0x50
 801383c:	d858      	bhi.n	80138f0 <TIM_SlaveTimer_SetConfig+0x110>
 801383e:	2b40      	cmp	r3, #64	@ 0x40
 8013840:	d019      	beq.n	8013876 <TIM_SlaveTimer_SetConfig+0x96>
 8013842:	2b40      	cmp	r3, #64	@ 0x40
 8013844:	d854      	bhi.n	80138f0 <TIM_SlaveTimer_SetConfig+0x110>
 8013846:	2b30      	cmp	r3, #48	@ 0x30
 8013848:	d055      	beq.n	80138f6 <TIM_SlaveTimer_SetConfig+0x116>
 801384a:	2b30      	cmp	r3, #48	@ 0x30
 801384c:	d850      	bhi.n	80138f0 <TIM_SlaveTimer_SetConfig+0x110>
 801384e:	2b20      	cmp	r3, #32
 8013850:	d051      	beq.n	80138f6 <TIM_SlaveTimer_SetConfig+0x116>
 8013852:	2b20      	cmp	r3, #32
 8013854:	d84c      	bhi.n	80138f0 <TIM_SlaveTimer_SetConfig+0x110>
 8013856:	2b00      	cmp	r3, #0
 8013858:	d04d      	beq.n	80138f6 <TIM_SlaveTimer_SetConfig+0x116>
 801385a:	2b10      	cmp	r3, #16
 801385c:	d04b      	beq.n	80138f6 <TIM_SlaveTimer_SetConfig+0x116>
 801385e:	e047      	b.n	80138f0 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8013864:	683b      	ldr	r3, [r7, #0]
 8013866:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8013868:	683b      	ldr	r3, [r7, #0]
 801386a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 801386c:	683b      	ldr	r3, [r7, #0]
 801386e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8013870:	f000 f9ec 	bl	8013c4c <TIM_ETR_SetConfig>
      break;
 8013874:	e040      	b.n	80138f8 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8013876:	683b      	ldr	r3, [r7, #0]
 8013878:	681b      	ldr	r3, [r3, #0]
 801387a:	2b05      	cmp	r3, #5
 801387c:	d101      	bne.n	8013882 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 801387e:	2301      	movs	r3, #1
 8013880:	e03b      	b.n	80138fa <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	681b      	ldr	r3, [r3, #0]
 8013886:	6a1b      	ldr	r3, [r3, #32]
 8013888:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	681b      	ldr	r3, [r3, #0]
 801388e:	6a1a      	ldr	r2, [r3, #32]
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	681b      	ldr	r3, [r3, #0]
 8013894:	f022 0201 	bic.w	r2, r2, #1
 8013898:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	681b      	ldr	r3, [r3, #0]
 801389e:	699b      	ldr	r3, [r3, #24]
 80138a0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80138a2:	68bb      	ldr	r3, [r7, #8]
 80138a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80138a8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80138aa:	683b      	ldr	r3, [r7, #0]
 80138ac:	691b      	ldr	r3, [r3, #16]
 80138ae:	011b      	lsls	r3, r3, #4
 80138b0:	68ba      	ldr	r2, [r7, #8]
 80138b2:	4313      	orrs	r3, r2
 80138b4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	681b      	ldr	r3, [r3, #0]
 80138ba:	68ba      	ldr	r2, [r7, #8]
 80138bc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	681b      	ldr	r3, [r3, #0]
 80138c2:	68fa      	ldr	r2, [r7, #12]
 80138c4:	621a      	str	r2, [r3, #32]
      break;
 80138c6:	e017      	b.n	80138f8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80138cc:	683b      	ldr	r3, [r7, #0]
 80138ce:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80138d0:	683b      	ldr	r3, [r7, #0]
 80138d2:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80138d4:	461a      	mov	r2, r3
 80138d6:	f000 f889 	bl	80139ec <TIM_TI1_ConfigInputStage>
      break;
 80138da:	e00d      	b.n	80138f8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80138e0:	683b      	ldr	r3, [r7, #0]
 80138e2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80138e4:	683b      	ldr	r3, [r7, #0]
 80138e6:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80138e8:	461a      	mov	r2, r3
 80138ea:	f000 f8eb 	bl	8013ac4 <TIM_TI2_ConfigInputStage>
      break;
 80138ee:	e003      	b.n	80138f8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80138f0:	2301      	movs	r3, #1
 80138f2:	75fb      	strb	r3, [r7, #23]
      break;
 80138f4:	e000      	b.n	80138f8 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80138f6:	bf00      	nop
  }

  return status;
 80138f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80138fa:	4618      	mov	r0, r3
 80138fc:	3718      	adds	r7, #24
 80138fe:	46bd      	mov	sp, r7
 8013900:	bd80      	pop	{r7, pc}
	...

08013904 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8013904:	b480      	push	{r7}
 8013906:	b087      	sub	sp, #28
 8013908:	af00      	add	r7, sp, #0
 801390a:	60f8      	str	r0, [r7, #12]
 801390c:	60b9      	str	r1, [r7, #8]
 801390e:	607a      	str	r2, [r7, #4]
 8013910:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	6a1b      	ldr	r3, [r3, #32]
 8013916:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013918:	68fb      	ldr	r3, [r7, #12]
 801391a:	6a1b      	ldr	r3, [r3, #32]
 801391c:	f023 0201 	bic.w	r2, r3, #1
 8013920:	68fb      	ldr	r3, [r7, #12]
 8013922:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013924:	68fb      	ldr	r3, [r7, #12]
 8013926:	699b      	ldr	r3, [r3, #24]
 8013928:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 801392a:	68fb      	ldr	r3, [r7, #12]
 801392c:	4a28      	ldr	r2, [pc, #160]	@ (80139d0 <TIM_TI1_SetConfig+0xcc>)
 801392e:	4293      	cmp	r3, r2
 8013930:	d01b      	beq.n	801396a <TIM_TI1_SetConfig+0x66>
 8013932:	68fb      	ldr	r3, [r7, #12]
 8013934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013938:	d017      	beq.n	801396a <TIM_TI1_SetConfig+0x66>
 801393a:	68fb      	ldr	r3, [r7, #12]
 801393c:	4a25      	ldr	r2, [pc, #148]	@ (80139d4 <TIM_TI1_SetConfig+0xd0>)
 801393e:	4293      	cmp	r3, r2
 8013940:	d013      	beq.n	801396a <TIM_TI1_SetConfig+0x66>
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	4a24      	ldr	r2, [pc, #144]	@ (80139d8 <TIM_TI1_SetConfig+0xd4>)
 8013946:	4293      	cmp	r3, r2
 8013948:	d00f      	beq.n	801396a <TIM_TI1_SetConfig+0x66>
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	4a23      	ldr	r2, [pc, #140]	@ (80139dc <TIM_TI1_SetConfig+0xd8>)
 801394e:	4293      	cmp	r3, r2
 8013950:	d00b      	beq.n	801396a <TIM_TI1_SetConfig+0x66>
 8013952:	68fb      	ldr	r3, [r7, #12]
 8013954:	4a22      	ldr	r2, [pc, #136]	@ (80139e0 <TIM_TI1_SetConfig+0xdc>)
 8013956:	4293      	cmp	r3, r2
 8013958:	d007      	beq.n	801396a <TIM_TI1_SetConfig+0x66>
 801395a:	68fb      	ldr	r3, [r7, #12]
 801395c:	4a21      	ldr	r2, [pc, #132]	@ (80139e4 <TIM_TI1_SetConfig+0xe0>)
 801395e:	4293      	cmp	r3, r2
 8013960:	d003      	beq.n	801396a <TIM_TI1_SetConfig+0x66>
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	4a20      	ldr	r2, [pc, #128]	@ (80139e8 <TIM_TI1_SetConfig+0xe4>)
 8013966:	4293      	cmp	r3, r2
 8013968:	d101      	bne.n	801396e <TIM_TI1_SetConfig+0x6a>
 801396a:	2301      	movs	r3, #1
 801396c:	e000      	b.n	8013970 <TIM_TI1_SetConfig+0x6c>
 801396e:	2300      	movs	r3, #0
 8013970:	2b00      	cmp	r3, #0
 8013972:	d008      	beq.n	8013986 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8013974:	697b      	ldr	r3, [r7, #20]
 8013976:	f023 0303 	bic.w	r3, r3, #3
 801397a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 801397c:	697a      	ldr	r2, [r7, #20]
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	4313      	orrs	r3, r2
 8013982:	617b      	str	r3, [r7, #20]
 8013984:	e003      	b.n	801398e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8013986:	697b      	ldr	r3, [r7, #20]
 8013988:	f043 0301 	orr.w	r3, r3, #1
 801398c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801398e:	697b      	ldr	r3, [r7, #20]
 8013990:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8013994:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8013996:	683b      	ldr	r3, [r7, #0]
 8013998:	011b      	lsls	r3, r3, #4
 801399a:	b2db      	uxtb	r3, r3
 801399c:	697a      	ldr	r2, [r7, #20]
 801399e:	4313      	orrs	r3, r2
 80139a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80139a2:	693b      	ldr	r3, [r7, #16]
 80139a4:	f023 030a 	bic.w	r3, r3, #10
 80139a8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80139aa:	68bb      	ldr	r3, [r7, #8]
 80139ac:	f003 030a 	and.w	r3, r3, #10
 80139b0:	693a      	ldr	r2, [r7, #16]
 80139b2:	4313      	orrs	r3, r2
 80139b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80139b6:	68fb      	ldr	r3, [r7, #12]
 80139b8:	697a      	ldr	r2, [r7, #20]
 80139ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	693a      	ldr	r2, [r7, #16]
 80139c0:	621a      	str	r2, [r3, #32]
}
 80139c2:	bf00      	nop
 80139c4:	371c      	adds	r7, #28
 80139c6:	46bd      	mov	sp, r7
 80139c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139cc:	4770      	bx	lr
 80139ce:	bf00      	nop
 80139d0:	40010000 	.word	0x40010000
 80139d4:	40000400 	.word	0x40000400
 80139d8:	40000800 	.word	0x40000800
 80139dc:	40000c00 	.word	0x40000c00
 80139e0:	40010400 	.word	0x40010400
 80139e4:	40014000 	.word	0x40014000
 80139e8:	40001800 	.word	0x40001800

080139ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80139ec:	b480      	push	{r7}
 80139ee:	b087      	sub	sp, #28
 80139f0:	af00      	add	r7, sp, #0
 80139f2:	60f8      	str	r0, [r7, #12]
 80139f4:	60b9      	str	r1, [r7, #8]
 80139f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	6a1b      	ldr	r3, [r3, #32]
 80139fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80139fe:	68fb      	ldr	r3, [r7, #12]
 8013a00:	6a1b      	ldr	r3, [r3, #32]
 8013a02:	f023 0201 	bic.w	r2, r3, #1
 8013a06:	68fb      	ldr	r3, [r7, #12]
 8013a08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013a0a:	68fb      	ldr	r3, [r7, #12]
 8013a0c:	699b      	ldr	r3, [r3, #24]
 8013a0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8013a10:	693b      	ldr	r3, [r7, #16]
 8013a12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8013a16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	011b      	lsls	r3, r3, #4
 8013a1c:	693a      	ldr	r2, [r7, #16]
 8013a1e:	4313      	orrs	r3, r2
 8013a20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8013a22:	697b      	ldr	r3, [r7, #20]
 8013a24:	f023 030a 	bic.w	r3, r3, #10
 8013a28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8013a2a:	697a      	ldr	r2, [r7, #20]
 8013a2c:	68bb      	ldr	r3, [r7, #8]
 8013a2e:	4313      	orrs	r3, r2
 8013a30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8013a32:	68fb      	ldr	r3, [r7, #12]
 8013a34:	693a      	ldr	r2, [r7, #16]
 8013a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013a38:	68fb      	ldr	r3, [r7, #12]
 8013a3a:	697a      	ldr	r2, [r7, #20]
 8013a3c:	621a      	str	r2, [r3, #32]
}
 8013a3e:	bf00      	nop
 8013a40:	371c      	adds	r7, #28
 8013a42:	46bd      	mov	sp, r7
 8013a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a48:	4770      	bx	lr

08013a4a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8013a4a:	b480      	push	{r7}
 8013a4c:	b087      	sub	sp, #28
 8013a4e:	af00      	add	r7, sp, #0
 8013a50:	60f8      	str	r0, [r7, #12]
 8013a52:	60b9      	str	r1, [r7, #8]
 8013a54:	607a      	str	r2, [r7, #4]
 8013a56:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8013a58:	68fb      	ldr	r3, [r7, #12]
 8013a5a:	6a1b      	ldr	r3, [r3, #32]
 8013a5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013a5e:	68fb      	ldr	r3, [r7, #12]
 8013a60:	6a1b      	ldr	r3, [r3, #32]
 8013a62:	f023 0210 	bic.w	r2, r3, #16
 8013a66:	68fb      	ldr	r3, [r7, #12]
 8013a68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013a6a:	68fb      	ldr	r3, [r7, #12]
 8013a6c:	699b      	ldr	r3, [r3, #24]
 8013a6e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8013a70:	693b      	ldr	r3, [r7, #16]
 8013a72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8013a76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	021b      	lsls	r3, r3, #8
 8013a7c:	693a      	ldr	r2, [r7, #16]
 8013a7e:	4313      	orrs	r3, r2
 8013a80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8013a82:	693b      	ldr	r3, [r7, #16]
 8013a84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8013a88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8013a8a:	683b      	ldr	r3, [r7, #0]
 8013a8c:	031b      	lsls	r3, r3, #12
 8013a8e:	b29b      	uxth	r3, r3
 8013a90:	693a      	ldr	r2, [r7, #16]
 8013a92:	4313      	orrs	r3, r2
 8013a94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013a96:	697b      	ldr	r3, [r7, #20]
 8013a98:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8013a9c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8013a9e:	68bb      	ldr	r3, [r7, #8]
 8013aa0:	011b      	lsls	r3, r3, #4
 8013aa2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8013aa6:	697a      	ldr	r2, [r7, #20]
 8013aa8:	4313      	orrs	r3, r2
 8013aaa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8013aac:	68fb      	ldr	r3, [r7, #12]
 8013aae:	693a      	ldr	r2, [r7, #16]
 8013ab0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013ab2:	68fb      	ldr	r3, [r7, #12]
 8013ab4:	697a      	ldr	r2, [r7, #20]
 8013ab6:	621a      	str	r2, [r3, #32]
}
 8013ab8:	bf00      	nop
 8013aba:	371c      	adds	r7, #28
 8013abc:	46bd      	mov	sp, r7
 8013abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ac2:	4770      	bx	lr

08013ac4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013ac4:	b480      	push	{r7}
 8013ac6:	b087      	sub	sp, #28
 8013ac8:	af00      	add	r7, sp, #0
 8013aca:	60f8      	str	r0, [r7, #12]
 8013acc:	60b9      	str	r1, [r7, #8]
 8013ace:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	6a1b      	ldr	r3, [r3, #32]
 8013ad4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013ad6:	68fb      	ldr	r3, [r7, #12]
 8013ad8:	6a1b      	ldr	r3, [r3, #32]
 8013ada:	f023 0210 	bic.w	r2, r3, #16
 8013ade:	68fb      	ldr	r3, [r7, #12]
 8013ae0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013ae2:	68fb      	ldr	r3, [r7, #12]
 8013ae4:	699b      	ldr	r3, [r3, #24]
 8013ae6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8013ae8:	693b      	ldr	r3, [r7, #16]
 8013aea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8013aee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	031b      	lsls	r3, r3, #12
 8013af4:	693a      	ldr	r2, [r7, #16]
 8013af6:	4313      	orrs	r3, r2
 8013af8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013afa:	697b      	ldr	r3, [r7, #20]
 8013afc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8013b00:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8013b02:	68bb      	ldr	r3, [r7, #8]
 8013b04:	011b      	lsls	r3, r3, #4
 8013b06:	697a      	ldr	r2, [r7, #20]
 8013b08:	4313      	orrs	r3, r2
 8013b0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8013b0c:	68fb      	ldr	r3, [r7, #12]
 8013b0e:	693a      	ldr	r2, [r7, #16]
 8013b10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	697a      	ldr	r2, [r7, #20]
 8013b16:	621a      	str	r2, [r3, #32]
}
 8013b18:	bf00      	nop
 8013b1a:	371c      	adds	r7, #28
 8013b1c:	46bd      	mov	sp, r7
 8013b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b22:	4770      	bx	lr

08013b24 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8013b24:	b480      	push	{r7}
 8013b26:	b087      	sub	sp, #28
 8013b28:	af00      	add	r7, sp, #0
 8013b2a:	60f8      	str	r0, [r7, #12]
 8013b2c:	60b9      	str	r1, [r7, #8]
 8013b2e:	607a      	str	r2, [r7, #4]
 8013b30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	6a1b      	ldr	r3, [r3, #32]
 8013b36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8013b38:	68fb      	ldr	r3, [r7, #12]
 8013b3a:	6a1b      	ldr	r3, [r3, #32]
 8013b3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8013b40:	68fb      	ldr	r3, [r7, #12]
 8013b42:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8013b44:	68fb      	ldr	r3, [r7, #12]
 8013b46:	69db      	ldr	r3, [r3, #28]
 8013b48:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8013b4a:	693b      	ldr	r3, [r7, #16]
 8013b4c:	f023 0303 	bic.w	r3, r3, #3
 8013b50:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8013b52:	693a      	ldr	r2, [r7, #16]
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	4313      	orrs	r3, r2
 8013b58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8013b5a:	693b      	ldr	r3, [r7, #16]
 8013b5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8013b60:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8013b62:	683b      	ldr	r3, [r7, #0]
 8013b64:	011b      	lsls	r3, r3, #4
 8013b66:	b2db      	uxtb	r3, r3
 8013b68:	693a      	ldr	r2, [r7, #16]
 8013b6a:	4313      	orrs	r3, r2
 8013b6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8013b6e:	697b      	ldr	r3, [r7, #20]
 8013b70:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8013b74:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8013b76:	68bb      	ldr	r3, [r7, #8]
 8013b78:	021b      	lsls	r3, r3, #8
 8013b7a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8013b7e:	697a      	ldr	r2, [r7, #20]
 8013b80:	4313      	orrs	r3, r2
 8013b82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8013b84:	68fb      	ldr	r3, [r7, #12]
 8013b86:	693a      	ldr	r2, [r7, #16]
 8013b88:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8013b8a:	68fb      	ldr	r3, [r7, #12]
 8013b8c:	697a      	ldr	r2, [r7, #20]
 8013b8e:	621a      	str	r2, [r3, #32]
}
 8013b90:	bf00      	nop
 8013b92:	371c      	adds	r7, #28
 8013b94:	46bd      	mov	sp, r7
 8013b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b9a:	4770      	bx	lr

08013b9c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8013b9c:	b480      	push	{r7}
 8013b9e:	b087      	sub	sp, #28
 8013ba0:	af00      	add	r7, sp, #0
 8013ba2:	60f8      	str	r0, [r7, #12]
 8013ba4:	60b9      	str	r1, [r7, #8]
 8013ba6:	607a      	str	r2, [r7, #4]
 8013ba8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8013baa:	68fb      	ldr	r3, [r7, #12]
 8013bac:	6a1b      	ldr	r3, [r3, #32]
 8013bae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8013bb0:	68fb      	ldr	r3, [r7, #12]
 8013bb2:	6a1b      	ldr	r3, [r3, #32]
 8013bb4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8013bb8:	68fb      	ldr	r3, [r7, #12]
 8013bba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	69db      	ldr	r3, [r3, #28]
 8013bc0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8013bc2:	693b      	ldr	r3, [r7, #16]
 8013bc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8013bc8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	021b      	lsls	r3, r3, #8
 8013bce:	693a      	ldr	r2, [r7, #16]
 8013bd0:	4313      	orrs	r3, r2
 8013bd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8013bd4:	693b      	ldr	r3, [r7, #16]
 8013bd6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8013bda:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8013bdc:	683b      	ldr	r3, [r7, #0]
 8013bde:	031b      	lsls	r3, r3, #12
 8013be0:	b29b      	uxth	r3, r3
 8013be2:	693a      	ldr	r2, [r7, #16]
 8013be4:	4313      	orrs	r3, r2
 8013be6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8013be8:	697b      	ldr	r3, [r7, #20]
 8013bea:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8013bee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8013bf0:	68bb      	ldr	r3, [r7, #8]
 8013bf2:	031b      	lsls	r3, r3, #12
 8013bf4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8013bf8:	697a      	ldr	r2, [r7, #20]
 8013bfa:	4313      	orrs	r3, r2
 8013bfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	693a      	ldr	r2, [r7, #16]
 8013c02:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8013c04:	68fb      	ldr	r3, [r7, #12]
 8013c06:	697a      	ldr	r2, [r7, #20]
 8013c08:	621a      	str	r2, [r3, #32]
}
 8013c0a:	bf00      	nop
 8013c0c:	371c      	adds	r7, #28
 8013c0e:	46bd      	mov	sp, r7
 8013c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c14:	4770      	bx	lr

08013c16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8013c16:	b480      	push	{r7}
 8013c18:	b085      	sub	sp, #20
 8013c1a:	af00      	add	r7, sp, #0
 8013c1c:	6078      	str	r0, [r7, #4]
 8013c1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	689b      	ldr	r3, [r3, #8]
 8013c24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8013c26:	68fb      	ldr	r3, [r7, #12]
 8013c28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013c2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8013c2e:	683a      	ldr	r2, [r7, #0]
 8013c30:	68fb      	ldr	r3, [r7, #12]
 8013c32:	4313      	orrs	r3, r2
 8013c34:	f043 0307 	orr.w	r3, r3, #7
 8013c38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	68fa      	ldr	r2, [r7, #12]
 8013c3e:	609a      	str	r2, [r3, #8]
}
 8013c40:	bf00      	nop
 8013c42:	3714      	adds	r7, #20
 8013c44:	46bd      	mov	sp, r7
 8013c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c4a:	4770      	bx	lr

08013c4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8013c4c:	b480      	push	{r7}
 8013c4e:	b087      	sub	sp, #28
 8013c50:	af00      	add	r7, sp, #0
 8013c52:	60f8      	str	r0, [r7, #12]
 8013c54:	60b9      	str	r1, [r7, #8]
 8013c56:	607a      	str	r2, [r7, #4]
 8013c58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	689b      	ldr	r3, [r3, #8]
 8013c5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013c60:	697b      	ldr	r3, [r7, #20]
 8013c62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8013c66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8013c68:	683b      	ldr	r3, [r7, #0]
 8013c6a:	021a      	lsls	r2, r3, #8
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	431a      	orrs	r2, r3
 8013c70:	68bb      	ldr	r3, [r7, #8]
 8013c72:	4313      	orrs	r3, r2
 8013c74:	697a      	ldr	r2, [r7, #20]
 8013c76:	4313      	orrs	r3, r2
 8013c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013c7a:	68fb      	ldr	r3, [r7, #12]
 8013c7c:	697a      	ldr	r2, [r7, #20]
 8013c7e:	609a      	str	r2, [r3, #8]
}
 8013c80:	bf00      	nop
 8013c82:	371c      	adds	r7, #28
 8013c84:	46bd      	mov	sp, r7
 8013c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c8a:	4770      	bx	lr

08013c8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8013c8c:	b480      	push	{r7}
 8013c8e:	b087      	sub	sp, #28
 8013c90:	af00      	add	r7, sp, #0
 8013c92:	60f8      	str	r0, [r7, #12]
 8013c94:	60b9      	str	r1, [r7, #8]
 8013c96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8013c98:	68bb      	ldr	r3, [r7, #8]
 8013c9a:	f003 031f 	and.w	r3, r3, #31
 8013c9e:	2201      	movs	r2, #1
 8013ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8013ca4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8013ca6:	68fb      	ldr	r3, [r7, #12]
 8013ca8:	6a1a      	ldr	r2, [r3, #32]
 8013caa:	697b      	ldr	r3, [r7, #20]
 8013cac:	43db      	mvns	r3, r3
 8013cae:	401a      	ands	r2, r3
 8013cb0:	68fb      	ldr	r3, [r7, #12]
 8013cb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	6a1a      	ldr	r2, [r3, #32]
 8013cb8:	68bb      	ldr	r3, [r7, #8]
 8013cba:	f003 031f 	and.w	r3, r3, #31
 8013cbe:	6879      	ldr	r1, [r7, #4]
 8013cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8013cc4:	431a      	orrs	r2, r3
 8013cc6:	68fb      	ldr	r3, [r7, #12]
 8013cc8:	621a      	str	r2, [r3, #32]
}
 8013cca:	bf00      	nop
 8013ccc:	371c      	adds	r7, #28
 8013cce:	46bd      	mov	sp, r7
 8013cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cd4:	4770      	bx	lr
	...

08013cd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8013cd8:	b480      	push	{r7}
 8013cda:	b085      	sub	sp, #20
 8013cdc:	af00      	add	r7, sp, #0
 8013cde:	6078      	str	r0, [r7, #4]
 8013ce0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013ce8:	2b01      	cmp	r3, #1
 8013cea:	d101      	bne.n	8013cf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013cec:	2302      	movs	r3, #2
 8013cee:	e05a      	b.n	8013da6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	2201      	movs	r2, #1
 8013cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	2202      	movs	r2, #2
 8013cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	681b      	ldr	r3, [r3, #0]
 8013d04:	685b      	ldr	r3, [r3, #4]
 8013d06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	689b      	ldr	r3, [r3, #8]
 8013d0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8013d10:	68fb      	ldr	r3, [r7, #12]
 8013d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013d16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8013d18:	683b      	ldr	r3, [r7, #0]
 8013d1a:	681b      	ldr	r3, [r3, #0]
 8013d1c:	68fa      	ldr	r2, [r7, #12]
 8013d1e:	4313      	orrs	r3, r2
 8013d20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	681b      	ldr	r3, [r3, #0]
 8013d26:	68fa      	ldr	r2, [r7, #12]
 8013d28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	681b      	ldr	r3, [r3, #0]
 8013d2e:	4a21      	ldr	r2, [pc, #132]	@ (8013db4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8013d30:	4293      	cmp	r3, r2
 8013d32:	d022      	beq.n	8013d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	681b      	ldr	r3, [r3, #0]
 8013d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013d3c:	d01d      	beq.n	8013d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	681b      	ldr	r3, [r3, #0]
 8013d42:	4a1d      	ldr	r2, [pc, #116]	@ (8013db8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8013d44:	4293      	cmp	r3, r2
 8013d46:	d018      	beq.n	8013d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	681b      	ldr	r3, [r3, #0]
 8013d4c:	4a1b      	ldr	r2, [pc, #108]	@ (8013dbc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8013d4e:	4293      	cmp	r3, r2
 8013d50:	d013      	beq.n	8013d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	681b      	ldr	r3, [r3, #0]
 8013d56:	4a1a      	ldr	r2, [pc, #104]	@ (8013dc0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8013d58:	4293      	cmp	r3, r2
 8013d5a:	d00e      	beq.n	8013d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013d5c:	687b      	ldr	r3, [r7, #4]
 8013d5e:	681b      	ldr	r3, [r3, #0]
 8013d60:	4a18      	ldr	r2, [pc, #96]	@ (8013dc4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8013d62:	4293      	cmp	r3, r2
 8013d64:	d009      	beq.n	8013d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	681b      	ldr	r3, [r3, #0]
 8013d6a:	4a17      	ldr	r2, [pc, #92]	@ (8013dc8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8013d6c:	4293      	cmp	r3, r2
 8013d6e:	d004      	beq.n	8013d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	681b      	ldr	r3, [r3, #0]
 8013d74:	4a15      	ldr	r2, [pc, #84]	@ (8013dcc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8013d76:	4293      	cmp	r3, r2
 8013d78:	d10c      	bne.n	8013d94 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013d7a:	68bb      	ldr	r3, [r7, #8]
 8013d7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013d80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8013d82:	683b      	ldr	r3, [r7, #0]
 8013d84:	685b      	ldr	r3, [r3, #4]
 8013d86:	68ba      	ldr	r2, [r7, #8]
 8013d88:	4313      	orrs	r3, r2
 8013d8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	681b      	ldr	r3, [r3, #0]
 8013d90:	68ba      	ldr	r2, [r7, #8]
 8013d92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	2201      	movs	r2, #1
 8013d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	2200      	movs	r2, #0
 8013da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013da4:	2300      	movs	r3, #0
}
 8013da6:	4618      	mov	r0, r3
 8013da8:	3714      	adds	r7, #20
 8013daa:	46bd      	mov	sp, r7
 8013dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013db0:	4770      	bx	lr
 8013db2:	bf00      	nop
 8013db4:	40010000 	.word	0x40010000
 8013db8:	40000400 	.word	0x40000400
 8013dbc:	40000800 	.word	0x40000800
 8013dc0:	40000c00 	.word	0x40000c00
 8013dc4:	40010400 	.word	0x40010400
 8013dc8:	40014000 	.word	0x40014000
 8013dcc:	40001800 	.word	0x40001800

08013dd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013dd0:	b480      	push	{r7}
 8013dd2:	b083      	sub	sp, #12
 8013dd4:	af00      	add	r7, sp, #0
 8013dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8013dd8:	bf00      	nop
 8013dda:	370c      	adds	r7, #12
 8013ddc:	46bd      	mov	sp, r7
 8013dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013de2:	4770      	bx	lr

08013de4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8013de4:	b480      	push	{r7}
 8013de6:	b083      	sub	sp, #12
 8013de8:	af00      	add	r7, sp, #0
 8013dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8013dec:	bf00      	nop
 8013dee:	370c      	adds	r7, #12
 8013df0:	46bd      	mov	sp, r7
 8013df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df6:	4770      	bx	lr

08013df8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013df8:	b580      	push	{r7, lr}
 8013dfa:	b082      	sub	sp, #8
 8013dfc:	af00      	add	r7, sp, #0
 8013dfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8013e00:	687b      	ldr	r3, [r7, #4]
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d101      	bne.n	8013e0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8013e06:	2301      	movs	r3, #1
 8013e08:	e042      	b.n	8013e90 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013e10:	b2db      	uxtb	r3, r3
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	d106      	bne.n	8013e24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8013e16:	687b      	ldr	r3, [r7, #4]
 8013e18:	2200      	movs	r2, #0
 8013e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013e1e:	6878      	ldr	r0, [r7, #4]
 8013e20:	f7f7 ff50 	bl	800bcc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	2224      	movs	r2, #36	@ 0x24
 8013e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	68da      	ldr	r2, [r3, #12]
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8013e3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8013e3c:	6878      	ldr	r0, [r7, #4]
 8013e3e:	f000 ffa1 	bl	8014d84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	681b      	ldr	r3, [r3, #0]
 8013e46:	691a      	ldr	r2, [r3, #16]
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	681b      	ldr	r3, [r3, #0]
 8013e4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8013e50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	681b      	ldr	r3, [r3, #0]
 8013e56:	695a      	ldr	r2, [r3, #20]
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	681b      	ldr	r3, [r3, #0]
 8013e5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8013e60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	68da      	ldr	r2, [r3, #12]
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	681b      	ldr	r3, [r3, #0]
 8013e6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8013e70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	2200      	movs	r2, #0
 8013e76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8013e78:	687b      	ldr	r3, [r7, #4]
 8013e7a:	2220      	movs	r2, #32
 8013e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	2220      	movs	r2, #32
 8013e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	2200      	movs	r2, #0
 8013e8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8013e8e:	2300      	movs	r3, #0
}
 8013e90:	4618      	mov	r0, r3
 8013e92:	3708      	adds	r7, #8
 8013e94:	46bd      	mov	sp, r7
 8013e96:	bd80      	pop	{r7, pc}

08013e98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013e98:	b580      	push	{r7, lr}
 8013e9a:	b08a      	sub	sp, #40	@ 0x28
 8013e9c:	af02      	add	r7, sp, #8
 8013e9e:	60f8      	str	r0, [r7, #12]
 8013ea0:	60b9      	str	r1, [r7, #8]
 8013ea2:	603b      	str	r3, [r7, #0]
 8013ea4:	4613      	mov	r3, r2
 8013ea6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8013ea8:	2300      	movs	r3, #0
 8013eaa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8013eac:	68fb      	ldr	r3, [r7, #12]
 8013eae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013eb2:	b2db      	uxtb	r3, r3
 8013eb4:	2b20      	cmp	r3, #32
 8013eb6:	d175      	bne.n	8013fa4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8013eb8:	68bb      	ldr	r3, [r7, #8]
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d002      	beq.n	8013ec4 <HAL_UART_Transmit+0x2c>
 8013ebe:	88fb      	ldrh	r3, [r7, #6]
 8013ec0:	2b00      	cmp	r3, #0
 8013ec2:	d101      	bne.n	8013ec8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8013ec4:	2301      	movs	r3, #1
 8013ec6:	e06e      	b.n	8013fa6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013ec8:	68fb      	ldr	r3, [r7, #12]
 8013eca:	2200      	movs	r2, #0
 8013ecc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8013ece:	68fb      	ldr	r3, [r7, #12]
 8013ed0:	2221      	movs	r2, #33	@ 0x21
 8013ed2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8013ed6:	f7f8 fa2d 	bl	800c334 <HAL_GetTick>
 8013eda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8013edc:	68fb      	ldr	r3, [r7, #12]
 8013ede:	88fa      	ldrh	r2, [r7, #6]
 8013ee0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	88fa      	ldrh	r2, [r7, #6]
 8013ee6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013ee8:	68fb      	ldr	r3, [r7, #12]
 8013eea:	689b      	ldr	r3, [r3, #8]
 8013eec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013ef0:	d108      	bne.n	8013f04 <HAL_UART_Transmit+0x6c>
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	691b      	ldr	r3, [r3, #16]
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d104      	bne.n	8013f04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8013efa:	2300      	movs	r3, #0
 8013efc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8013efe:	68bb      	ldr	r3, [r7, #8]
 8013f00:	61bb      	str	r3, [r7, #24]
 8013f02:	e003      	b.n	8013f0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8013f04:	68bb      	ldr	r3, [r7, #8]
 8013f06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8013f08:	2300      	movs	r3, #0
 8013f0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8013f0c:	e02e      	b.n	8013f6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8013f0e:	683b      	ldr	r3, [r7, #0]
 8013f10:	9300      	str	r3, [sp, #0]
 8013f12:	697b      	ldr	r3, [r7, #20]
 8013f14:	2200      	movs	r2, #0
 8013f16:	2180      	movs	r1, #128	@ 0x80
 8013f18:	68f8      	ldr	r0, [r7, #12]
 8013f1a:	f000 fc71 	bl	8014800 <UART_WaitOnFlagUntilTimeout>
 8013f1e:	4603      	mov	r3, r0
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	d005      	beq.n	8013f30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8013f24:	68fb      	ldr	r3, [r7, #12]
 8013f26:	2220      	movs	r2, #32
 8013f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8013f2c:	2303      	movs	r3, #3
 8013f2e:	e03a      	b.n	8013fa6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8013f30:	69fb      	ldr	r3, [r7, #28]
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d10b      	bne.n	8013f4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8013f36:	69bb      	ldr	r3, [r7, #24]
 8013f38:	881b      	ldrh	r3, [r3, #0]
 8013f3a:	461a      	mov	r2, r3
 8013f3c:	68fb      	ldr	r3, [r7, #12]
 8013f3e:	681b      	ldr	r3, [r3, #0]
 8013f40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8013f44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8013f46:	69bb      	ldr	r3, [r7, #24]
 8013f48:	3302      	adds	r3, #2
 8013f4a:	61bb      	str	r3, [r7, #24]
 8013f4c:	e007      	b.n	8013f5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8013f4e:	69fb      	ldr	r3, [r7, #28]
 8013f50:	781a      	ldrb	r2, [r3, #0]
 8013f52:	68fb      	ldr	r3, [r7, #12]
 8013f54:	681b      	ldr	r3, [r3, #0]
 8013f56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8013f58:	69fb      	ldr	r3, [r7, #28]
 8013f5a:	3301      	adds	r3, #1
 8013f5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8013f5e:	68fb      	ldr	r3, [r7, #12]
 8013f60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8013f62:	b29b      	uxth	r3, r3
 8013f64:	3b01      	subs	r3, #1
 8013f66:	b29a      	uxth	r2, r3
 8013f68:	68fb      	ldr	r3, [r7, #12]
 8013f6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8013f6c:	68fb      	ldr	r3, [r7, #12]
 8013f6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8013f70:	b29b      	uxth	r3, r3
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d1cb      	bne.n	8013f0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8013f76:	683b      	ldr	r3, [r7, #0]
 8013f78:	9300      	str	r3, [sp, #0]
 8013f7a:	697b      	ldr	r3, [r7, #20]
 8013f7c:	2200      	movs	r2, #0
 8013f7e:	2140      	movs	r1, #64	@ 0x40
 8013f80:	68f8      	ldr	r0, [r7, #12]
 8013f82:	f000 fc3d 	bl	8014800 <UART_WaitOnFlagUntilTimeout>
 8013f86:	4603      	mov	r3, r0
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d005      	beq.n	8013f98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8013f8c:	68fb      	ldr	r3, [r7, #12]
 8013f8e:	2220      	movs	r2, #32
 8013f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8013f94:	2303      	movs	r3, #3
 8013f96:	e006      	b.n	8013fa6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	2220      	movs	r2, #32
 8013f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8013fa0:	2300      	movs	r3, #0
 8013fa2:	e000      	b.n	8013fa6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8013fa4:	2302      	movs	r3, #2
  }
}
 8013fa6:	4618      	mov	r0, r3
 8013fa8:	3720      	adds	r7, #32
 8013faa:	46bd      	mov	sp, r7
 8013fac:	bd80      	pop	{r7, pc}

08013fae <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013fae:	b580      	push	{r7, lr}
 8013fb0:	b08c      	sub	sp, #48	@ 0x30
 8013fb2:	af00      	add	r7, sp, #0
 8013fb4:	60f8      	str	r0, [r7, #12]
 8013fb6:	60b9      	str	r1, [r7, #8]
 8013fb8:	4613      	mov	r3, r2
 8013fba:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8013fbc:	68fb      	ldr	r3, [r7, #12]
 8013fbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013fc2:	b2db      	uxtb	r3, r3
 8013fc4:	2b20      	cmp	r3, #32
 8013fc6:	d146      	bne.n	8014056 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8013fc8:	68bb      	ldr	r3, [r7, #8]
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	d002      	beq.n	8013fd4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8013fce:	88fb      	ldrh	r3, [r7, #6]
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	d101      	bne.n	8013fd8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8013fd4:	2301      	movs	r3, #1
 8013fd6:	e03f      	b.n	8014058 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	2201      	movs	r2, #1
 8013fdc:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013fde:	68fb      	ldr	r3, [r7, #12]
 8013fe0:	2200      	movs	r2, #0
 8013fe2:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8013fe4:	88fb      	ldrh	r3, [r7, #6]
 8013fe6:	461a      	mov	r2, r3
 8013fe8:	68b9      	ldr	r1, [r7, #8]
 8013fea:	68f8      	ldr	r0, [r7, #12]
 8013fec:	f000 fc62 	bl	80148b4 <UART_Start_Receive_DMA>
 8013ff0:	4603      	mov	r3, r0
 8013ff2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013ff6:	68fb      	ldr	r3, [r7, #12]
 8013ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013ffa:	2b01      	cmp	r3, #1
 8013ffc:	d125      	bne.n	801404a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8013ffe:	2300      	movs	r3, #0
 8014000:	613b      	str	r3, [r7, #16]
 8014002:	68fb      	ldr	r3, [r7, #12]
 8014004:	681b      	ldr	r3, [r3, #0]
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	613b      	str	r3, [r7, #16]
 801400a:	68fb      	ldr	r3, [r7, #12]
 801400c:	681b      	ldr	r3, [r3, #0]
 801400e:	685b      	ldr	r3, [r3, #4]
 8014010:	613b      	str	r3, [r7, #16]
 8014012:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014014:	68fb      	ldr	r3, [r7, #12]
 8014016:	681b      	ldr	r3, [r3, #0]
 8014018:	330c      	adds	r3, #12
 801401a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801401c:	69bb      	ldr	r3, [r7, #24]
 801401e:	e853 3f00 	ldrex	r3, [r3]
 8014022:	617b      	str	r3, [r7, #20]
   return(result);
 8014024:	697b      	ldr	r3, [r7, #20]
 8014026:	f043 0310 	orr.w	r3, r3, #16
 801402a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801402c:	68fb      	ldr	r3, [r7, #12]
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	330c      	adds	r3, #12
 8014032:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014034:	627a      	str	r2, [r7, #36]	@ 0x24
 8014036:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014038:	6a39      	ldr	r1, [r7, #32]
 801403a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801403c:	e841 2300 	strex	r3, r2, [r1]
 8014040:	61fb      	str	r3, [r7, #28]
   return(result);
 8014042:	69fb      	ldr	r3, [r7, #28]
 8014044:	2b00      	cmp	r3, #0
 8014046:	d1e5      	bne.n	8014014 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8014048:	e002      	b.n	8014050 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 801404a:	2301      	movs	r3, #1
 801404c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8014050:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014054:	e000      	b.n	8014058 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8014056:	2302      	movs	r3, #2
  }
}
 8014058:	4618      	mov	r0, r3
 801405a:	3730      	adds	r7, #48	@ 0x30
 801405c:	46bd      	mov	sp, r7
 801405e:	bd80      	pop	{r7, pc}

08014060 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8014060:	b580      	push	{r7, lr}
 8014062:	b0ba      	sub	sp, #232	@ 0xe8
 8014064:	af00      	add	r7, sp, #0
 8014066:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8014068:	687b      	ldr	r3, [r7, #4]
 801406a:	681b      	ldr	r3, [r3, #0]
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	681b      	ldr	r3, [r3, #0]
 8014076:	68db      	ldr	r3, [r3, #12]
 8014078:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	681b      	ldr	r3, [r3, #0]
 8014080:	695b      	ldr	r3, [r3, #20]
 8014082:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8014086:	2300      	movs	r3, #0
 8014088:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 801408c:	2300      	movs	r3, #0
 801408e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8014092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014096:	f003 030f 	and.w	r3, r3, #15
 801409a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 801409e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d10f      	bne.n	80140c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80140a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80140aa:	f003 0320 	and.w	r3, r3, #32
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	d009      	beq.n	80140c6 <HAL_UART_IRQHandler+0x66>
 80140b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80140b6:	f003 0320 	and.w	r3, r3, #32
 80140ba:	2b00      	cmp	r3, #0
 80140bc:	d003      	beq.n	80140c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80140be:	6878      	ldr	r0, [r7, #4]
 80140c0:	f000 fda2 	bl	8014c08 <UART_Receive_IT>
      return;
 80140c4:	e273      	b.n	80145ae <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80140c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	f000 80de 	beq.w	801428c <HAL_UART_IRQHandler+0x22c>
 80140d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80140d4:	f003 0301 	and.w	r3, r3, #1
 80140d8:	2b00      	cmp	r3, #0
 80140da:	d106      	bne.n	80140ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80140dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80140e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80140e4:	2b00      	cmp	r3, #0
 80140e6:	f000 80d1 	beq.w	801428c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80140ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80140ee:	f003 0301 	and.w	r3, r3, #1
 80140f2:	2b00      	cmp	r3, #0
 80140f4:	d00b      	beq.n	801410e <HAL_UART_IRQHandler+0xae>
 80140f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80140fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80140fe:	2b00      	cmp	r3, #0
 8014100:	d005      	beq.n	801410e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014106:	f043 0201 	orr.w	r2, r3, #1
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801410e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014112:	f003 0304 	and.w	r3, r3, #4
 8014116:	2b00      	cmp	r3, #0
 8014118:	d00b      	beq.n	8014132 <HAL_UART_IRQHandler+0xd2>
 801411a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801411e:	f003 0301 	and.w	r3, r3, #1
 8014122:	2b00      	cmp	r3, #0
 8014124:	d005      	beq.n	8014132 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801412a:	f043 0202 	orr.w	r2, r3, #2
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8014132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014136:	f003 0302 	and.w	r3, r3, #2
 801413a:	2b00      	cmp	r3, #0
 801413c:	d00b      	beq.n	8014156 <HAL_UART_IRQHandler+0xf6>
 801413e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8014142:	f003 0301 	and.w	r3, r3, #1
 8014146:	2b00      	cmp	r3, #0
 8014148:	d005      	beq.n	8014156 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801414e:	f043 0204 	orr.w	r2, r3, #4
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8014156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801415a:	f003 0308 	and.w	r3, r3, #8
 801415e:	2b00      	cmp	r3, #0
 8014160:	d011      	beq.n	8014186 <HAL_UART_IRQHandler+0x126>
 8014162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014166:	f003 0320 	and.w	r3, r3, #32
 801416a:	2b00      	cmp	r3, #0
 801416c:	d105      	bne.n	801417a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 801416e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8014172:	f003 0301 	and.w	r3, r3, #1
 8014176:	2b00      	cmp	r3, #0
 8014178:	d005      	beq.n	8014186 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801417e:	f043 0208 	orr.w	r2, r3, #8
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801418a:	2b00      	cmp	r3, #0
 801418c:	f000 820a 	beq.w	80145a4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8014190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014194:	f003 0320 	and.w	r3, r3, #32
 8014198:	2b00      	cmp	r3, #0
 801419a:	d008      	beq.n	80141ae <HAL_UART_IRQHandler+0x14e>
 801419c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80141a0:	f003 0320 	and.w	r3, r3, #32
 80141a4:	2b00      	cmp	r3, #0
 80141a6:	d002      	beq.n	80141ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80141a8:	6878      	ldr	r0, [r7, #4]
 80141aa:	f000 fd2d 	bl	8014c08 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	681b      	ldr	r3, [r3, #0]
 80141b2:	695b      	ldr	r3, [r3, #20]
 80141b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80141b8:	2b40      	cmp	r3, #64	@ 0x40
 80141ba:	bf0c      	ite	eq
 80141bc:	2301      	moveq	r3, #1
 80141be:	2300      	movne	r3, #0
 80141c0:	b2db      	uxtb	r3, r3
 80141c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80141c6:	687b      	ldr	r3, [r7, #4]
 80141c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80141ca:	f003 0308 	and.w	r3, r3, #8
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d103      	bne.n	80141da <HAL_UART_IRQHandler+0x17a>
 80141d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d04f      	beq.n	801427a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80141da:	6878      	ldr	r0, [r7, #4]
 80141dc:	f000 fc38 	bl	8014a50 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	681b      	ldr	r3, [r3, #0]
 80141e4:	695b      	ldr	r3, [r3, #20]
 80141e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80141ea:	2b40      	cmp	r3, #64	@ 0x40
 80141ec:	d141      	bne.n	8014272 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	681b      	ldr	r3, [r3, #0]
 80141f2:	3314      	adds	r3, #20
 80141f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80141f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80141fc:	e853 3f00 	ldrex	r3, [r3]
 8014200:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8014204:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8014208:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801420c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	681b      	ldr	r3, [r3, #0]
 8014214:	3314      	adds	r3, #20
 8014216:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 801421a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801421e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014222:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8014226:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801422a:	e841 2300 	strex	r3, r2, [r1]
 801422e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8014232:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8014236:	2b00      	cmp	r3, #0
 8014238:	d1d9      	bne.n	80141ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801423e:	2b00      	cmp	r3, #0
 8014240:	d013      	beq.n	801426a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014246:	4a8a      	ldr	r2, [pc, #552]	@ (8014470 <HAL_UART_IRQHandler+0x410>)
 8014248:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801424e:	4618      	mov	r0, r3
 8014250:	f7f9 ff1a 	bl	800e088 <HAL_DMA_Abort_IT>
 8014254:	4603      	mov	r3, r0
 8014256:	2b00      	cmp	r3, #0
 8014258:	d016      	beq.n	8014288 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801425e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014260:	687a      	ldr	r2, [r7, #4]
 8014262:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8014264:	4610      	mov	r0, r2
 8014266:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014268:	e00e      	b.n	8014288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801426a:	6878      	ldr	r0, [r7, #4]
 801426c:	f000 f9c0 	bl	80145f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014270:	e00a      	b.n	8014288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8014272:	6878      	ldr	r0, [r7, #4]
 8014274:	f000 f9bc 	bl	80145f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014278:	e006      	b.n	8014288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801427a:	6878      	ldr	r0, [r7, #4]
 801427c:	f000 f9b8 	bl	80145f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	2200      	movs	r2, #0
 8014284:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8014286:	e18d      	b.n	80145a4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014288:	bf00      	nop
    return;
 801428a:	e18b      	b.n	80145a4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014290:	2b01      	cmp	r3, #1
 8014292:	f040 8167 	bne.w	8014564 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8014296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801429a:	f003 0310 	and.w	r3, r3, #16
 801429e:	2b00      	cmp	r3, #0
 80142a0:	f000 8160 	beq.w	8014564 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80142a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80142a8:	f003 0310 	and.w	r3, r3, #16
 80142ac:	2b00      	cmp	r3, #0
 80142ae:	f000 8159 	beq.w	8014564 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80142b2:	2300      	movs	r3, #0
 80142b4:	60bb      	str	r3, [r7, #8]
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	681b      	ldr	r3, [r3, #0]
 80142ba:	681b      	ldr	r3, [r3, #0]
 80142bc:	60bb      	str	r3, [r7, #8]
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	681b      	ldr	r3, [r3, #0]
 80142c2:	685b      	ldr	r3, [r3, #4]
 80142c4:	60bb      	str	r3, [r7, #8]
 80142c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	681b      	ldr	r3, [r3, #0]
 80142cc:	695b      	ldr	r3, [r3, #20]
 80142ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80142d2:	2b40      	cmp	r3, #64	@ 0x40
 80142d4:	f040 80ce 	bne.w	8014474 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80142dc:	681b      	ldr	r3, [r3, #0]
 80142de:	685b      	ldr	r3, [r3, #4]
 80142e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80142e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	f000 80a9 	beq.w	8014440 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80142f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80142f6:	429a      	cmp	r2, r3
 80142f8:	f080 80a2 	bcs.w	8014440 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8014302:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014308:	69db      	ldr	r3, [r3, #28]
 801430a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801430e:	f000 8088 	beq.w	8014422 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	681b      	ldr	r3, [r3, #0]
 8014316:	330c      	adds	r3, #12
 8014318:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801431c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8014320:	e853 3f00 	ldrex	r3, [r3]
 8014324:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8014328:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801432c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014330:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	681b      	ldr	r3, [r3, #0]
 8014338:	330c      	adds	r3, #12
 801433a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 801433e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8014342:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014346:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801434a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801434e:	e841 2300 	strex	r3, r2, [r1]
 8014352:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8014356:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801435a:	2b00      	cmp	r3, #0
 801435c:	d1d9      	bne.n	8014312 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	681b      	ldr	r3, [r3, #0]
 8014362:	3314      	adds	r3, #20
 8014364:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014366:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014368:	e853 3f00 	ldrex	r3, [r3]
 801436c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801436e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014370:	f023 0301 	bic.w	r3, r3, #1
 8014374:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	681b      	ldr	r3, [r3, #0]
 801437c:	3314      	adds	r3, #20
 801437e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8014382:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8014386:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014388:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801438a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801438e:	e841 2300 	strex	r3, r2, [r1]
 8014392:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8014394:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014396:	2b00      	cmp	r3, #0
 8014398:	d1e1      	bne.n	801435e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	681b      	ldr	r3, [r3, #0]
 801439e:	3314      	adds	r3, #20
 80143a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80143a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80143a4:	e853 3f00 	ldrex	r3, [r3]
 80143a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80143aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80143ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80143b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	681b      	ldr	r3, [r3, #0]
 80143b8:	3314      	adds	r3, #20
 80143ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80143be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80143c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80143c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80143c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80143c6:	e841 2300 	strex	r3, r2, [r1]
 80143ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80143cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d1e3      	bne.n	801439a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	2220      	movs	r2, #32
 80143d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	2200      	movs	r2, #0
 80143de:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	681b      	ldr	r3, [r3, #0]
 80143e4:	330c      	adds	r3, #12
 80143e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80143e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80143ea:	e853 3f00 	ldrex	r3, [r3]
 80143ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80143f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80143f2:	f023 0310 	bic.w	r3, r3, #16
 80143f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	681b      	ldr	r3, [r3, #0]
 80143fe:	330c      	adds	r3, #12
 8014400:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8014404:	65ba      	str	r2, [r7, #88]	@ 0x58
 8014406:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014408:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801440a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801440c:	e841 2300 	strex	r3, r2, [r1]
 8014410:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8014412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014414:	2b00      	cmp	r3, #0
 8014416:	d1e3      	bne.n	80143e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801441c:	4618      	mov	r0, r3
 801441e:	f7f9 fdc3 	bl	800dfa8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	2202      	movs	r2, #2
 8014426:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 801442c:	687b      	ldr	r3, [r7, #4]
 801442e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8014430:	b29b      	uxth	r3, r3
 8014432:	1ad3      	subs	r3, r2, r3
 8014434:	b29b      	uxth	r3, r3
 8014436:	4619      	mov	r1, r3
 8014438:	6878      	ldr	r0, [r7, #4]
 801443a:	f7f5 fbc5 	bl	8009bc8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 801443e:	e0b3      	b.n	80145a8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8014444:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8014448:	429a      	cmp	r2, r3
 801444a:	f040 80ad 	bne.w	80145a8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 801444e:	687b      	ldr	r3, [r7, #4]
 8014450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014452:	69db      	ldr	r3, [r3, #28]
 8014454:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014458:	f040 80a6 	bne.w	80145a8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801445c:	687b      	ldr	r3, [r7, #4]
 801445e:	2202      	movs	r2, #2
 8014460:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014462:	687b      	ldr	r3, [r7, #4]
 8014464:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8014466:	4619      	mov	r1, r3
 8014468:	6878      	ldr	r0, [r7, #4]
 801446a:	f7f5 fbad 	bl	8009bc8 <HAL_UARTEx_RxEventCallback>
      return;
 801446e:	e09b      	b.n	80145a8 <HAL_UART_IRQHandler+0x548>
 8014470:	08014b17 	.word	0x08014b17
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8014478:	687b      	ldr	r3, [r7, #4]
 801447a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 801447c:	b29b      	uxth	r3, r3
 801447e:	1ad3      	subs	r3, r2, r3
 8014480:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8014484:	687b      	ldr	r3, [r7, #4]
 8014486:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8014488:	b29b      	uxth	r3, r3
 801448a:	2b00      	cmp	r3, #0
 801448c:	f000 808e 	beq.w	80145ac <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8014490:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8014494:	2b00      	cmp	r3, #0
 8014496:	f000 8089 	beq.w	80145ac <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801449a:	687b      	ldr	r3, [r7, #4]
 801449c:	681b      	ldr	r3, [r3, #0]
 801449e:	330c      	adds	r3, #12
 80144a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80144a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144a4:	e853 3f00 	ldrex	r3, [r3]
 80144a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80144aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80144ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80144b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	681b      	ldr	r3, [r3, #0]
 80144b8:	330c      	adds	r3, #12
 80144ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80144be:	647a      	str	r2, [r7, #68]	@ 0x44
 80144c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80144c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80144c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80144c6:	e841 2300 	strex	r3, r2, [r1]
 80144ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80144cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d1e3      	bne.n	801449a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	681b      	ldr	r3, [r3, #0]
 80144d6:	3314      	adds	r3, #20
 80144d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80144da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80144dc:	e853 3f00 	ldrex	r3, [r3]
 80144e0:	623b      	str	r3, [r7, #32]
   return(result);
 80144e2:	6a3b      	ldr	r3, [r7, #32]
 80144e4:	f023 0301 	bic.w	r3, r3, #1
 80144e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	681b      	ldr	r3, [r3, #0]
 80144f0:	3314      	adds	r3, #20
 80144f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80144f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80144f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80144fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80144fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80144fe:	e841 2300 	strex	r3, r2, [r1]
 8014502:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014506:	2b00      	cmp	r3, #0
 8014508:	d1e3      	bne.n	80144d2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	2220      	movs	r2, #32
 801450e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014512:	687b      	ldr	r3, [r7, #4]
 8014514:	2200      	movs	r2, #0
 8014516:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	330c      	adds	r3, #12
 801451e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014520:	693b      	ldr	r3, [r7, #16]
 8014522:	e853 3f00 	ldrex	r3, [r3]
 8014526:	60fb      	str	r3, [r7, #12]
   return(result);
 8014528:	68fb      	ldr	r3, [r7, #12]
 801452a:	f023 0310 	bic.w	r3, r3, #16
 801452e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	681b      	ldr	r3, [r3, #0]
 8014536:	330c      	adds	r3, #12
 8014538:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 801453c:	61fa      	str	r2, [r7, #28]
 801453e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014540:	69b9      	ldr	r1, [r7, #24]
 8014542:	69fa      	ldr	r2, [r7, #28]
 8014544:	e841 2300 	strex	r3, r2, [r1]
 8014548:	617b      	str	r3, [r7, #20]
   return(result);
 801454a:	697b      	ldr	r3, [r7, #20]
 801454c:	2b00      	cmp	r3, #0
 801454e:	d1e3      	bne.n	8014518 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	2202      	movs	r2, #2
 8014554:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8014556:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801455a:	4619      	mov	r1, r3
 801455c:	6878      	ldr	r0, [r7, #4]
 801455e:	f7f5 fb33 	bl	8009bc8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8014562:	e023      	b.n	80145ac <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8014564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801456c:	2b00      	cmp	r3, #0
 801456e:	d009      	beq.n	8014584 <HAL_UART_IRQHandler+0x524>
 8014570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014578:	2b00      	cmp	r3, #0
 801457a:	d003      	beq.n	8014584 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 801457c:	6878      	ldr	r0, [r7, #4]
 801457e:	f000 fadb 	bl	8014b38 <UART_Transmit_IT>
    return;
 8014582:	e014      	b.n	80145ae <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8014584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801458c:	2b00      	cmp	r3, #0
 801458e:	d00e      	beq.n	80145ae <HAL_UART_IRQHandler+0x54e>
 8014590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014598:	2b00      	cmp	r3, #0
 801459a:	d008      	beq.n	80145ae <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 801459c:	6878      	ldr	r0, [r7, #4]
 801459e:	f000 fb1b 	bl	8014bd8 <UART_EndTransmit_IT>
    return;
 80145a2:	e004      	b.n	80145ae <HAL_UART_IRQHandler+0x54e>
    return;
 80145a4:	bf00      	nop
 80145a6:	e002      	b.n	80145ae <HAL_UART_IRQHandler+0x54e>
      return;
 80145a8:	bf00      	nop
 80145aa:	e000      	b.n	80145ae <HAL_UART_IRQHandler+0x54e>
      return;
 80145ac:	bf00      	nop
  }
}
 80145ae:	37e8      	adds	r7, #232	@ 0xe8
 80145b0:	46bd      	mov	sp, r7
 80145b2:	bd80      	pop	{r7, pc}

080145b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80145b4:	b480      	push	{r7}
 80145b6:	b083      	sub	sp, #12
 80145b8:	af00      	add	r7, sp, #0
 80145ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80145bc:	bf00      	nop
 80145be:	370c      	adds	r7, #12
 80145c0:	46bd      	mov	sp, r7
 80145c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145c6:	4770      	bx	lr

080145c8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80145c8:	b480      	push	{r7}
 80145ca:	b083      	sub	sp, #12
 80145cc:	af00      	add	r7, sp, #0
 80145ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80145d0:	bf00      	nop
 80145d2:	370c      	adds	r7, #12
 80145d4:	46bd      	mov	sp, r7
 80145d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145da:	4770      	bx	lr

080145dc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80145dc:	b480      	push	{r7}
 80145de:	b083      	sub	sp, #12
 80145e0:	af00      	add	r7, sp, #0
 80145e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80145e4:	bf00      	nop
 80145e6:	370c      	adds	r7, #12
 80145e8:	46bd      	mov	sp, r7
 80145ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145ee:	4770      	bx	lr

080145f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80145f0:	b480      	push	{r7}
 80145f2:	b083      	sub	sp, #12
 80145f4:	af00      	add	r7, sp, #0
 80145f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80145f8:	bf00      	nop
 80145fa:	370c      	adds	r7, #12
 80145fc:	46bd      	mov	sp, r7
 80145fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014602:	4770      	bx	lr

08014604 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8014604:	b580      	push	{r7, lr}
 8014606:	b09c      	sub	sp, #112	@ 0x70
 8014608:	af00      	add	r7, sp, #0
 801460a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014610:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	681b      	ldr	r3, [r3, #0]
 8014616:	681b      	ldr	r3, [r3, #0]
 8014618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801461c:	2b00      	cmp	r3, #0
 801461e:	d172      	bne.n	8014706 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8014620:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014622:	2200      	movs	r2, #0
 8014624:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014626:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014628:	681b      	ldr	r3, [r3, #0]
 801462a:	330c      	adds	r3, #12
 801462c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801462e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014630:	e853 3f00 	ldrex	r3, [r3]
 8014634:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8014636:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014638:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801463c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801463e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014640:	681b      	ldr	r3, [r3, #0]
 8014642:	330c      	adds	r3, #12
 8014644:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8014646:	65ba      	str	r2, [r7, #88]	@ 0x58
 8014648:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801464a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801464c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801464e:	e841 2300 	strex	r3, r2, [r1]
 8014652:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8014654:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014656:	2b00      	cmp	r3, #0
 8014658:	d1e5      	bne.n	8014626 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801465a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801465c:	681b      	ldr	r3, [r3, #0]
 801465e:	3314      	adds	r3, #20
 8014660:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014664:	e853 3f00 	ldrex	r3, [r3]
 8014668:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801466a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801466c:	f023 0301 	bic.w	r3, r3, #1
 8014670:	667b      	str	r3, [r7, #100]	@ 0x64
 8014672:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014674:	681b      	ldr	r3, [r3, #0]
 8014676:	3314      	adds	r3, #20
 8014678:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801467a:	647a      	str	r2, [r7, #68]	@ 0x44
 801467c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801467e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014680:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014682:	e841 2300 	strex	r3, r2, [r1]
 8014686:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801468a:	2b00      	cmp	r3, #0
 801468c:	d1e5      	bne.n	801465a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801468e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014690:	681b      	ldr	r3, [r3, #0]
 8014692:	3314      	adds	r3, #20
 8014694:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014698:	e853 3f00 	ldrex	r3, [r3]
 801469c:	623b      	str	r3, [r7, #32]
   return(result);
 801469e:	6a3b      	ldr	r3, [r7, #32]
 80146a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80146a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80146a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80146a8:	681b      	ldr	r3, [r3, #0]
 80146aa:	3314      	adds	r3, #20
 80146ac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80146ae:	633a      	str	r2, [r7, #48]	@ 0x30
 80146b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80146b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80146b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80146b6:	e841 2300 	strex	r3, r2, [r1]
 80146ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80146bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146be:	2b00      	cmp	r3, #0
 80146c0:	d1e5      	bne.n	801468e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80146c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80146c4:	2220      	movs	r2, #32
 80146c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80146ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80146cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80146ce:	2b01      	cmp	r3, #1
 80146d0:	d119      	bne.n	8014706 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80146d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	330c      	adds	r3, #12
 80146d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80146da:	693b      	ldr	r3, [r7, #16]
 80146dc:	e853 3f00 	ldrex	r3, [r3]
 80146e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80146e2:	68fb      	ldr	r3, [r7, #12]
 80146e4:	f023 0310 	bic.w	r3, r3, #16
 80146e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80146ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80146ec:	681b      	ldr	r3, [r3, #0]
 80146ee:	330c      	adds	r3, #12
 80146f0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80146f2:	61fa      	str	r2, [r7, #28]
 80146f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80146f6:	69b9      	ldr	r1, [r7, #24]
 80146f8:	69fa      	ldr	r2, [r7, #28]
 80146fa:	e841 2300 	strex	r3, r2, [r1]
 80146fe:	617b      	str	r3, [r7, #20]
   return(result);
 8014700:	697b      	ldr	r3, [r7, #20]
 8014702:	2b00      	cmp	r3, #0
 8014704:	d1e5      	bne.n	80146d2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014706:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014708:	2200      	movs	r2, #0
 801470a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801470c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801470e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014710:	2b01      	cmp	r3, #1
 8014712:	d106      	bne.n	8014722 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014714:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014716:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8014718:	4619      	mov	r1, r3
 801471a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801471c:	f7f5 fa54 	bl	8009bc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8014720:	e002      	b.n	8014728 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8014722:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014724:	f7ff ff50 	bl	80145c8 <HAL_UART_RxCpltCallback>
}
 8014728:	bf00      	nop
 801472a:	3770      	adds	r7, #112	@ 0x70
 801472c:	46bd      	mov	sp, r7
 801472e:	bd80      	pop	{r7, pc}

08014730 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8014730:	b580      	push	{r7, lr}
 8014732:	b084      	sub	sp, #16
 8014734:	af00      	add	r7, sp, #0
 8014736:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801473c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 801473e:	68fb      	ldr	r3, [r7, #12]
 8014740:	2201      	movs	r2, #1
 8014742:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014748:	2b01      	cmp	r3, #1
 801474a:	d108      	bne.n	801475e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801474c:	68fb      	ldr	r3, [r7, #12]
 801474e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8014750:	085b      	lsrs	r3, r3, #1
 8014752:	b29b      	uxth	r3, r3
 8014754:	4619      	mov	r1, r3
 8014756:	68f8      	ldr	r0, [r7, #12]
 8014758:	f7f5 fa36 	bl	8009bc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801475c:	e002      	b.n	8014764 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 801475e:	68f8      	ldr	r0, [r7, #12]
 8014760:	f7ff ff3c 	bl	80145dc <HAL_UART_RxHalfCpltCallback>
}
 8014764:	bf00      	nop
 8014766:	3710      	adds	r7, #16
 8014768:	46bd      	mov	sp, r7
 801476a:	bd80      	pop	{r7, pc}

0801476c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801476c:	b580      	push	{r7, lr}
 801476e:	b084      	sub	sp, #16
 8014770:	af00      	add	r7, sp, #0
 8014772:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8014774:	2300      	movs	r3, #0
 8014776:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8014778:	687b      	ldr	r3, [r7, #4]
 801477a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801477c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 801477e:	68bb      	ldr	r3, [r7, #8]
 8014780:	681b      	ldr	r3, [r3, #0]
 8014782:	695b      	ldr	r3, [r3, #20]
 8014784:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014788:	2b80      	cmp	r3, #128	@ 0x80
 801478a:	bf0c      	ite	eq
 801478c:	2301      	moveq	r3, #1
 801478e:	2300      	movne	r3, #0
 8014790:	b2db      	uxtb	r3, r3
 8014792:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8014794:	68bb      	ldr	r3, [r7, #8]
 8014796:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801479a:	b2db      	uxtb	r3, r3
 801479c:	2b21      	cmp	r3, #33	@ 0x21
 801479e:	d108      	bne.n	80147b2 <UART_DMAError+0x46>
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d005      	beq.n	80147b2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80147a6:	68bb      	ldr	r3, [r7, #8]
 80147a8:	2200      	movs	r2, #0
 80147aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80147ac:	68b8      	ldr	r0, [r7, #8]
 80147ae:	f000 f927 	bl	8014a00 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80147b2:	68bb      	ldr	r3, [r7, #8]
 80147b4:	681b      	ldr	r3, [r3, #0]
 80147b6:	695b      	ldr	r3, [r3, #20]
 80147b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80147bc:	2b40      	cmp	r3, #64	@ 0x40
 80147be:	bf0c      	ite	eq
 80147c0:	2301      	moveq	r3, #1
 80147c2:	2300      	movne	r3, #0
 80147c4:	b2db      	uxtb	r3, r3
 80147c6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80147c8:	68bb      	ldr	r3, [r7, #8]
 80147ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80147ce:	b2db      	uxtb	r3, r3
 80147d0:	2b22      	cmp	r3, #34	@ 0x22
 80147d2:	d108      	bne.n	80147e6 <UART_DMAError+0x7a>
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	d005      	beq.n	80147e6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80147da:	68bb      	ldr	r3, [r7, #8]
 80147dc:	2200      	movs	r2, #0
 80147de:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80147e0:	68b8      	ldr	r0, [r7, #8]
 80147e2:	f000 f935 	bl	8014a50 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80147e6:	68bb      	ldr	r3, [r7, #8]
 80147e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80147ea:	f043 0210 	orr.w	r2, r3, #16
 80147ee:	68bb      	ldr	r3, [r7, #8]
 80147f0:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80147f2:	68b8      	ldr	r0, [r7, #8]
 80147f4:	f7ff fefc 	bl	80145f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80147f8:	bf00      	nop
 80147fa:	3710      	adds	r7, #16
 80147fc:	46bd      	mov	sp, r7
 80147fe:	bd80      	pop	{r7, pc}

08014800 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8014800:	b580      	push	{r7, lr}
 8014802:	b086      	sub	sp, #24
 8014804:	af00      	add	r7, sp, #0
 8014806:	60f8      	str	r0, [r7, #12]
 8014808:	60b9      	str	r1, [r7, #8]
 801480a:	603b      	str	r3, [r7, #0]
 801480c:	4613      	mov	r3, r2
 801480e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014810:	e03b      	b.n	801488a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014812:	6a3b      	ldr	r3, [r7, #32]
 8014814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014818:	d037      	beq.n	801488a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801481a:	f7f7 fd8b 	bl	800c334 <HAL_GetTick>
 801481e:	4602      	mov	r2, r0
 8014820:	683b      	ldr	r3, [r7, #0]
 8014822:	1ad3      	subs	r3, r2, r3
 8014824:	6a3a      	ldr	r2, [r7, #32]
 8014826:	429a      	cmp	r2, r3
 8014828:	d302      	bcc.n	8014830 <UART_WaitOnFlagUntilTimeout+0x30>
 801482a:	6a3b      	ldr	r3, [r7, #32]
 801482c:	2b00      	cmp	r3, #0
 801482e:	d101      	bne.n	8014834 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8014830:	2303      	movs	r3, #3
 8014832:	e03a      	b.n	80148aa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8014834:	68fb      	ldr	r3, [r7, #12]
 8014836:	681b      	ldr	r3, [r3, #0]
 8014838:	68db      	ldr	r3, [r3, #12]
 801483a:	f003 0304 	and.w	r3, r3, #4
 801483e:	2b00      	cmp	r3, #0
 8014840:	d023      	beq.n	801488a <UART_WaitOnFlagUntilTimeout+0x8a>
 8014842:	68bb      	ldr	r3, [r7, #8]
 8014844:	2b80      	cmp	r3, #128	@ 0x80
 8014846:	d020      	beq.n	801488a <UART_WaitOnFlagUntilTimeout+0x8a>
 8014848:	68bb      	ldr	r3, [r7, #8]
 801484a:	2b40      	cmp	r3, #64	@ 0x40
 801484c:	d01d      	beq.n	801488a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801484e:	68fb      	ldr	r3, [r7, #12]
 8014850:	681b      	ldr	r3, [r3, #0]
 8014852:	681b      	ldr	r3, [r3, #0]
 8014854:	f003 0308 	and.w	r3, r3, #8
 8014858:	2b08      	cmp	r3, #8
 801485a:	d116      	bne.n	801488a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 801485c:	2300      	movs	r3, #0
 801485e:	617b      	str	r3, [r7, #20]
 8014860:	68fb      	ldr	r3, [r7, #12]
 8014862:	681b      	ldr	r3, [r3, #0]
 8014864:	681b      	ldr	r3, [r3, #0]
 8014866:	617b      	str	r3, [r7, #20]
 8014868:	68fb      	ldr	r3, [r7, #12]
 801486a:	681b      	ldr	r3, [r3, #0]
 801486c:	685b      	ldr	r3, [r3, #4]
 801486e:	617b      	str	r3, [r7, #20]
 8014870:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014872:	68f8      	ldr	r0, [r7, #12]
 8014874:	f000 f8ec 	bl	8014a50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8014878:	68fb      	ldr	r3, [r7, #12]
 801487a:	2208      	movs	r2, #8
 801487c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801487e:	68fb      	ldr	r3, [r7, #12]
 8014880:	2200      	movs	r2, #0
 8014882:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8014886:	2301      	movs	r3, #1
 8014888:	e00f      	b.n	80148aa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801488a:	68fb      	ldr	r3, [r7, #12]
 801488c:	681b      	ldr	r3, [r3, #0]
 801488e:	681a      	ldr	r2, [r3, #0]
 8014890:	68bb      	ldr	r3, [r7, #8]
 8014892:	4013      	ands	r3, r2
 8014894:	68ba      	ldr	r2, [r7, #8]
 8014896:	429a      	cmp	r2, r3
 8014898:	bf0c      	ite	eq
 801489a:	2301      	moveq	r3, #1
 801489c:	2300      	movne	r3, #0
 801489e:	b2db      	uxtb	r3, r3
 80148a0:	461a      	mov	r2, r3
 80148a2:	79fb      	ldrb	r3, [r7, #7]
 80148a4:	429a      	cmp	r2, r3
 80148a6:	d0b4      	beq.n	8014812 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80148a8:	2300      	movs	r3, #0
}
 80148aa:	4618      	mov	r0, r3
 80148ac:	3718      	adds	r7, #24
 80148ae:	46bd      	mov	sp, r7
 80148b0:	bd80      	pop	{r7, pc}
	...

080148b4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80148b4:	b580      	push	{r7, lr}
 80148b6:	b098      	sub	sp, #96	@ 0x60
 80148b8:	af00      	add	r7, sp, #0
 80148ba:	60f8      	str	r0, [r7, #12]
 80148bc:	60b9      	str	r1, [r7, #8]
 80148be:	4613      	mov	r3, r2
 80148c0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80148c2:	68ba      	ldr	r2, [r7, #8]
 80148c4:	68fb      	ldr	r3, [r7, #12]
 80148c6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80148c8:	68fb      	ldr	r3, [r7, #12]
 80148ca:	88fa      	ldrh	r2, [r7, #6]
 80148cc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80148ce:	68fb      	ldr	r3, [r7, #12]
 80148d0:	2200      	movs	r2, #0
 80148d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80148d4:	68fb      	ldr	r3, [r7, #12]
 80148d6:	2222      	movs	r2, #34	@ 0x22
 80148d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80148dc:	68fb      	ldr	r3, [r7, #12]
 80148de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80148e0:	4a44      	ldr	r2, [pc, #272]	@ (80149f4 <UART_Start_Receive_DMA+0x140>)
 80148e2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80148e4:	68fb      	ldr	r3, [r7, #12]
 80148e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80148e8:	4a43      	ldr	r2, [pc, #268]	@ (80149f8 <UART_Start_Receive_DMA+0x144>)
 80148ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80148ec:	68fb      	ldr	r3, [r7, #12]
 80148ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80148f0:	4a42      	ldr	r2, [pc, #264]	@ (80149fc <UART_Start_Receive_DMA+0x148>)
 80148f2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80148f4:	68fb      	ldr	r3, [r7, #12]
 80148f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80148f8:	2200      	movs	r2, #0
 80148fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80148fc:	f107 0308 	add.w	r3, r7, #8
 8014900:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8014902:	68fb      	ldr	r3, [r7, #12]
 8014904:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8014906:	68fb      	ldr	r3, [r7, #12]
 8014908:	681b      	ldr	r3, [r3, #0]
 801490a:	3304      	adds	r3, #4
 801490c:	4619      	mov	r1, r3
 801490e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014910:	681a      	ldr	r2, [r3, #0]
 8014912:	88fb      	ldrh	r3, [r7, #6]
 8014914:	f7f9 faf0 	bl	800def8 <HAL_DMA_Start_IT>
 8014918:	4603      	mov	r3, r0
 801491a:	2b00      	cmp	r3, #0
 801491c:	d008      	beq.n	8014930 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 801491e:	68fb      	ldr	r3, [r7, #12]
 8014920:	2210      	movs	r2, #16
 8014922:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8014924:	68fb      	ldr	r3, [r7, #12]
 8014926:	2220      	movs	r2, #32
 8014928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 801492c:	2301      	movs	r3, #1
 801492e:	e05d      	b.n	80149ec <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8014930:	2300      	movs	r3, #0
 8014932:	613b      	str	r3, [r7, #16]
 8014934:	68fb      	ldr	r3, [r7, #12]
 8014936:	681b      	ldr	r3, [r3, #0]
 8014938:	681b      	ldr	r3, [r3, #0]
 801493a:	613b      	str	r3, [r7, #16]
 801493c:	68fb      	ldr	r3, [r7, #12]
 801493e:	681b      	ldr	r3, [r3, #0]
 8014940:	685b      	ldr	r3, [r3, #4]
 8014942:	613b      	str	r3, [r7, #16]
 8014944:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8014946:	68fb      	ldr	r3, [r7, #12]
 8014948:	691b      	ldr	r3, [r3, #16]
 801494a:	2b00      	cmp	r3, #0
 801494c:	d019      	beq.n	8014982 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801494e:	68fb      	ldr	r3, [r7, #12]
 8014950:	681b      	ldr	r3, [r3, #0]
 8014952:	330c      	adds	r3, #12
 8014954:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014956:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014958:	e853 3f00 	ldrex	r3, [r3]
 801495c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801495e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014960:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014964:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014966:	68fb      	ldr	r3, [r7, #12]
 8014968:	681b      	ldr	r3, [r3, #0]
 801496a:	330c      	adds	r3, #12
 801496c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801496e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8014970:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014972:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8014974:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8014976:	e841 2300 	strex	r3, r2, [r1]
 801497a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801497c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801497e:	2b00      	cmp	r3, #0
 8014980:	d1e5      	bne.n	801494e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014982:	68fb      	ldr	r3, [r7, #12]
 8014984:	681b      	ldr	r3, [r3, #0]
 8014986:	3314      	adds	r3, #20
 8014988:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801498a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801498c:	e853 3f00 	ldrex	r3, [r3]
 8014990:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014994:	f043 0301 	orr.w	r3, r3, #1
 8014998:	657b      	str	r3, [r7, #84]	@ 0x54
 801499a:	68fb      	ldr	r3, [r7, #12]
 801499c:	681b      	ldr	r3, [r3, #0]
 801499e:	3314      	adds	r3, #20
 80149a0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80149a2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80149a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80149a6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80149a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80149aa:	e841 2300 	strex	r3, r2, [r1]
 80149ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80149b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	d1e5      	bne.n	8014982 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80149b6:	68fb      	ldr	r3, [r7, #12]
 80149b8:	681b      	ldr	r3, [r3, #0]
 80149ba:	3314      	adds	r3, #20
 80149bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80149be:	69bb      	ldr	r3, [r7, #24]
 80149c0:	e853 3f00 	ldrex	r3, [r3]
 80149c4:	617b      	str	r3, [r7, #20]
   return(result);
 80149c6:	697b      	ldr	r3, [r7, #20]
 80149c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80149cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80149ce:	68fb      	ldr	r3, [r7, #12]
 80149d0:	681b      	ldr	r3, [r3, #0]
 80149d2:	3314      	adds	r3, #20
 80149d4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80149d6:	627a      	str	r2, [r7, #36]	@ 0x24
 80149d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80149da:	6a39      	ldr	r1, [r7, #32]
 80149dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80149de:	e841 2300 	strex	r3, r2, [r1]
 80149e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80149e4:	69fb      	ldr	r3, [r7, #28]
 80149e6:	2b00      	cmp	r3, #0
 80149e8:	d1e5      	bne.n	80149b6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80149ea:	2300      	movs	r3, #0
}
 80149ec:	4618      	mov	r0, r3
 80149ee:	3760      	adds	r7, #96	@ 0x60
 80149f0:	46bd      	mov	sp, r7
 80149f2:	bd80      	pop	{r7, pc}
 80149f4:	08014605 	.word	0x08014605
 80149f8:	08014731 	.word	0x08014731
 80149fc:	0801476d 	.word	0x0801476d

08014a00 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8014a00:	b480      	push	{r7}
 8014a02:	b089      	sub	sp, #36	@ 0x24
 8014a04:	af00      	add	r7, sp, #0
 8014a06:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	681b      	ldr	r3, [r3, #0]
 8014a0c:	330c      	adds	r3, #12
 8014a0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014a10:	68fb      	ldr	r3, [r7, #12]
 8014a12:	e853 3f00 	ldrex	r3, [r3]
 8014a16:	60bb      	str	r3, [r7, #8]
   return(result);
 8014a18:	68bb      	ldr	r3, [r7, #8]
 8014a1a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8014a1e:	61fb      	str	r3, [r7, #28]
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	681b      	ldr	r3, [r3, #0]
 8014a24:	330c      	adds	r3, #12
 8014a26:	69fa      	ldr	r2, [r7, #28]
 8014a28:	61ba      	str	r2, [r7, #24]
 8014a2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014a2c:	6979      	ldr	r1, [r7, #20]
 8014a2e:	69ba      	ldr	r2, [r7, #24]
 8014a30:	e841 2300 	strex	r3, r2, [r1]
 8014a34:	613b      	str	r3, [r7, #16]
   return(result);
 8014a36:	693b      	ldr	r3, [r7, #16]
 8014a38:	2b00      	cmp	r3, #0
 8014a3a:	d1e5      	bne.n	8014a08 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	2220      	movs	r2, #32
 8014a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8014a44:	bf00      	nop
 8014a46:	3724      	adds	r7, #36	@ 0x24
 8014a48:	46bd      	mov	sp, r7
 8014a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a4e:	4770      	bx	lr

08014a50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8014a50:	b480      	push	{r7}
 8014a52:	b095      	sub	sp, #84	@ 0x54
 8014a54:	af00      	add	r7, sp, #0
 8014a56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	681b      	ldr	r3, [r3, #0]
 8014a5c:	330c      	adds	r3, #12
 8014a5e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014a62:	e853 3f00 	ldrex	r3, [r3]
 8014a66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8014a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	681b      	ldr	r3, [r3, #0]
 8014a74:	330c      	adds	r3, #12
 8014a76:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8014a78:	643a      	str	r2, [r7, #64]	@ 0x40
 8014a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014a7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014a7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014a80:	e841 2300 	strex	r3, r2, [r1]
 8014a84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d1e5      	bne.n	8014a58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	3314      	adds	r3, #20
 8014a92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014a94:	6a3b      	ldr	r3, [r7, #32]
 8014a96:	e853 3f00 	ldrex	r3, [r3]
 8014a9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8014a9c:	69fb      	ldr	r3, [r7, #28]
 8014a9e:	f023 0301 	bic.w	r3, r3, #1
 8014aa2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	681b      	ldr	r3, [r3, #0]
 8014aa8:	3314      	adds	r3, #20
 8014aaa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014aac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014aae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ab0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014ab2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014ab4:	e841 2300 	strex	r3, r2, [r1]
 8014ab8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d1e5      	bne.n	8014a8c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014ac4:	2b01      	cmp	r3, #1
 8014ac6:	d119      	bne.n	8014afc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	681b      	ldr	r3, [r3, #0]
 8014acc:	330c      	adds	r3, #12
 8014ace:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	e853 3f00 	ldrex	r3, [r3]
 8014ad6:	60bb      	str	r3, [r7, #8]
   return(result);
 8014ad8:	68bb      	ldr	r3, [r7, #8]
 8014ada:	f023 0310 	bic.w	r3, r3, #16
 8014ade:	647b      	str	r3, [r7, #68]	@ 0x44
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	681b      	ldr	r3, [r3, #0]
 8014ae4:	330c      	adds	r3, #12
 8014ae6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014ae8:	61ba      	str	r2, [r7, #24]
 8014aea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014aec:	6979      	ldr	r1, [r7, #20]
 8014aee:	69ba      	ldr	r2, [r7, #24]
 8014af0:	e841 2300 	strex	r3, r2, [r1]
 8014af4:	613b      	str	r3, [r7, #16]
   return(result);
 8014af6:	693b      	ldr	r3, [r7, #16]
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	d1e5      	bne.n	8014ac8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	2220      	movs	r2, #32
 8014b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	2200      	movs	r2, #0
 8014b08:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8014b0a:	bf00      	nop
 8014b0c:	3754      	adds	r7, #84	@ 0x54
 8014b0e:	46bd      	mov	sp, r7
 8014b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b14:	4770      	bx	lr

08014b16 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8014b16:	b580      	push	{r7, lr}
 8014b18:	b084      	sub	sp, #16
 8014b1a:	af00      	add	r7, sp, #0
 8014b1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014b22:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8014b24:	68fb      	ldr	r3, [r7, #12]
 8014b26:	2200      	movs	r2, #0
 8014b28:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8014b2a:	68f8      	ldr	r0, [r7, #12]
 8014b2c:	f7ff fd60 	bl	80145f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014b30:	bf00      	nop
 8014b32:	3710      	adds	r7, #16
 8014b34:	46bd      	mov	sp, r7
 8014b36:	bd80      	pop	{r7, pc}

08014b38 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8014b38:	b480      	push	{r7}
 8014b3a:	b085      	sub	sp, #20
 8014b3c:	af00      	add	r7, sp, #0
 8014b3e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014b46:	b2db      	uxtb	r3, r3
 8014b48:	2b21      	cmp	r3, #33	@ 0x21
 8014b4a:	d13e      	bne.n	8014bca <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	689b      	ldr	r3, [r3, #8]
 8014b50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014b54:	d114      	bne.n	8014b80 <UART_Transmit_IT+0x48>
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	691b      	ldr	r3, [r3, #16]
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	d110      	bne.n	8014b80 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	6a1b      	ldr	r3, [r3, #32]
 8014b62:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8014b64:	68fb      	ldr	r3, [r7, #12]
 8014b66:	881b      	ldrh	r3, [r3, #0]
 8014b68:	461a      	mov	r2, r3
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	681b      	ldr	r3, [r3, #0]
 8014b6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8014b72:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	6a1b      	ldr	r3, [r3, #32]
 8014b78:	1c9a      	adds	r2, r3, #2
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	621a      	str	r2, [r3, #32]
 8014b7e:	e008      	b.n	8014b92 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	6a1b      	ldr	r3, [r3, #32]
 8014b84:	1c59      	adds	r1, r3, #1
 8014b86:	687a      	ldr	r2, [r7, #4]
 8014b88:	6211      	str	r1, [r2, #32]
 8014b8a:	781a      	ldrb	r2, [r3, #0]
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	681b      	ldr	r3, [r3, #0]
 8014b90:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8014b96:	b29b      	uxth	r3, r3
 8014b98:	3b01      	subs	r3, #1
 8014b9a:	b29b      	uxth	r3, r3
 8014b9c:	687a      	ldr	r2, [r7, #4]
 8014b9e:	4619      	mov	r1, r3
 8014ba0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	d10f      	bne.n	8014bc6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8014ba6:	687b      	ldr	r3, [r7, #4]
 8014ba8:	681b      	ldr	r3, [r3, #0]
 8014baa:	68da      	ldr	r2, [r3, #12]
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	681b      	ldr	r3, [r3, #0]
 8014bb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014bb4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	681b      	ldr	r3, [r3, #0]
 8014bba:	68da      	ldr	r2, [r3, #12]
 8014bbc:	687b      	ldr	r3, [r7, #4]
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8014bc4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8014bc6:	2300      	movs	r3, #0
 8014bc8:	e000      	b.n	8014bcc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8014bca:	2302      	movs	r3, #2
  }
}
 8014bcc:	4618      	mov	r0, r3
 8014bce:	3714      	adds	r7, #20
 8014bd0:	46bd      	mov	sp, r7
 8014bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bd6:	4770      	bx	lr

08014bd8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8014bd8:	b580      	push	{r7, lr}
 8014bda:	b082      	sub	sp, #8
 8014bdc:	af00      	add	r7, sp, #0
 8014bde:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	681b      	ldr	r3, [r3, #0]
 8014be4:	68da      	ldr	r2, [r3, #12]
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8014bee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	2220      	movs	r2, #32
 8014bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8014bf8:	6878      	ldr	r0, [r7, #4]
 8014bfa:	f7ff fcdb 	bl	80145b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8014bfe:	2300      	movs	r3, #0
}
 8014c00:	4618      	mov	r0, r3
 8014c02:	3708      	adds	r7, #8
 8014c04:	46bd      	mov	sp, r7
 8014c06:	bd80      	pop	{r7, pc}

08014c08 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8014c08:	b580      	push	{r7, lr}
 8014c0a:	b08c      	sub	sp, #48	@ 0x30
 8014c0c:	af00      	add	r7, sp, #0
 8014c0e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8014c10:	2300      	movs	r3, #0
 8014c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8014c14:	2300      	movs	r3, #0
 8014c16:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014c18:	687b      	ldr	r3, [r7, #4]
 8014c1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014c1e:	b2db      	uxtb	r3, r3
 8014c20:	2b22      	cmp	r3, #34	@ 0x22
 8014c22:	f040 80aa 	bne.w	8014d7a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	689b      	ldr	r3, [r3, #8]
 8014c2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014c2e:	d115      	bne.n	8014c5c <UART_Receive_IT+0x54>
 8014c30:	687b      	ldr	r3, [r7, #4]
 8014c32:	691b      	ldr	r3, [r3, #16]
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d111      	bne.n	8014c5c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	681b      	ldr	r3, [r3, #0]
 8014c42:	685b      	ldr	r3, [r3, #4]
 8014c44:	b29b      	uxth	r3, r3
 8014c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014c4a:	b29a      	uxth	r2, r3
 8014c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c4e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c54:	1c9a      	adds	r2, r3, #2
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	629a      	str	r2, [r3, #40]	@ 0x28
 8014c5a:	e024      	b.n	8014ca6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8014c62:	687b      	ldr	r3, [r7, #4]
 8014c64:	689b      	ldr	r3, [r3, #8]
 8014c66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014c6a:	d007      	beq.n	8014c7c <UART_Receive_IT+0x74>
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	689b      	ldr	r3, [r3, #8]
 8014c70:	2b00      	cmp	r3, #0
 8014c72:	d10a      	bne.n	8014c8a <UART_Receive_IT+0x82>
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	691b      	ldr	r3, [r3, #16]
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	d106      	bne.n	8014c8a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	681b      	ldr	r3, [r3, #0]
 8014c80:	685b      	ldr	r3, [r3, #4]
 8014c82:	b2da      	uxtb	r2, r3
 8014c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c86:	701a      	strb	r2, [r3, #0]
 8014c88:	e008      	b.n	8014c9c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	681b      	ldr	r3, [r3, #0]
 8014c8e:	685b      	ldr	r3, [r3, #4]
 8014c90:	b2db      	uxtb	r3, r3
 8014c92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014c96:	b2da      	uxtb	r2, r3
 8014c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c9a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014ca0:	1c5a      	adds	r2, r3, #1
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8014caa:	b29b      	uxth	r3, r3
 8014cac:	3b01      	subs	r3, #1
 8014cae:	b29b      	uxth	r3, r3
 8014cb0:	687a      	ldr	r2, [r7, #4]
 8014cb2:	4619      	mov	r1, r3
 8014cb4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d15d      	bne.n	8014d76 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	681b      	ldr	r3, [r3, #0]
 8014cbe:	68da      	ldr	r2, [r3, #12]
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	681b      	ldr	r3, [r3, #0]
 8014cc4:	f022 0220 	bic.w	r2, r2, #32
 8014cc8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	681b      	ldr	r3, [r3, #0]
 8014cce:	68da      	ldr	r2, [r3, #12]
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	681b      	ldr	r3, [r3, #0]
 8014cd4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8014cd8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	681b      	ldr	r3, [r3, #0]
 8014cde:	695a      	ldr	r2, [r3, #20]
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	681b      	ldr	r3, [r3, #0]
 8014ce4:	f022 0201 	bic.w	r2, r2, #1
 8014ce8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	2220      	movs	r2, #32
 8014cee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	2200      	movs	r2, #0
 8014cf6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014cfc:	2b01      	cmp	r3, #1
 8014cfe:	d135      	bne.n	8014d6c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	2200      	movs	r2, #0
 8014d04:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	330c      	adds	r3, #12
 8014d0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d0e:	697b      	ldr	r3, [r7, #20]
 8014d10:	e853 3f00 	ldrex	r3, [r3]
 8014d14:	613b      	str	r3, [r7, #16]
   return(result);
 8014d16:	693b      	ldr	r3, [r7, #16]
 8014d18:	f023 0310 	bic.w	r3, r3, #16
 8014d1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	681b      	ldr	r3, [r3, #0]
 8014d22:	330c      	adds	r3, #12
 8014d24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014d26:	623a      	str	r2, [r7, #32]
 8014d28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d2a:	69f9      	ldr	r1, [r7, #28]
 8014d2c:	6a3a      	ldr	r2, [r7, #32]
 8014d2e:	e841 2300 	strex	r3, r2, [r1]
 8014d32:	61bb      	str	r3, [r7, #24]
   return(result);
 8014d34:	69bb      	ldr	r3, [r7, #24]
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d1e5      	bne.n	8014d06 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	681b      	ldr	r3, [r3, #0]
 8014d3e:	681b      	ldr	r3, [r3, #0]
 8014d40:	f003 0310 	and.w	r3, r3, #16
 8014d44:	2b10      	cmp	r3, #16
 8014d46:	d10a      	bne.n	8014d5e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8014d48:	2300      	movs	r3, #0
 8014d4a:	60fb      	str	r3, [r7, #12]
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	681b      	ldr	r3, [r3, #0]
 8014d50:	681b      	ldr	r3, [r3, #0]
 8014d52:	60fb      	str	r3, [r7, #12]
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	681b      	ldr	r3, [r3, #0]
 8014d58:	685b      	ldr	r3, [r3, #4]
 8014d5a:	60fb      	str	r3, [r7, #12]
 8014d5c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8014d62:	4619      	mov	r1, r3
 8014d64:	6878      	ldr	r0, [r7, #4]
 8014d66:	f7f4 ff2f 	bl	8009bc8 <HAL_UARTEx_RxEventCallback>
 8014d6a:	e002      	b.n	8014d72 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8014d6c:	6878      	ldr	r0, [r7, #4]
 8014d6e:	f7ff fc2b 	bl	80145c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8014d72:	2300      	movs	r3, #0
 8014d74:	e002      	b.n	8014d7c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8014d76:	2300      	movs	r3, #0
 8014d78:	e000      	b.n	8014d7c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8014d7a:	2302      	movs	r3, #2
  }
}
 8014d7c:	4618      	mov	r0, r3
 8014d7e:	3730      	adds	r7, #48	@ 0x30
 8014d80:	46bd      	mov	sp, r7
 8014d82:	bd80      	pop	{r7, pc}

08014d84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8014d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8014d88:	b0c0      	sub	sp, #256	@ 0x100
 8014d8a:	af00      	add	r7, sp, #0
 8014d8c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8014d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014d94:	681b      	ldr	r3, [r3, #0]
 8014d96:	691b      	ldr	r3, [r3, #16]
 8014d98:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8014d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014da0:	68d9      	ldr	r1, [r3, #12]
 8014da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014da6:	681a      	ldr	r2, [r3, #0]
 8014da8:	ea40 0301 	orr.w	r3, r0, r1
 8014dac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8014dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014db2:	689a      	ldr	r2, [r3, #8]
 8014db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014db8:	691b      	ldr	r3, [r3, #16]
 8014dba:	431a      	orrs	r2, r3
 8014dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014dc0:	695b      	ldr	r3, [r3, #20]
 8014dc2:	431a      	orrs	r2, r3
 8014dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014dc8:	69db      	ldr	r3, [r3, #28]
 8014dca:	4313      	orrs	r3, r2
 8014dcc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8014dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	68db      	ldr	r3, [r3, #12]
 8014dd8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8014ddc:	f021 010c 	bic.w	r1, r1, #12
 8014de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014de4:	681a      	ldr	r2, [r3, #0]
 8014de6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8014dea:	430b      	orrs	r3, r1
 8014dec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8014dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014df2:	681b      	ldr	r3, [r3, #0]
 8014df4:	695b      	ldr	r3, [r3, #20]
 8014df6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8014dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014dfe:	6999      	ldr	r1, [r3, #24]
 8014e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014e04:	681a      	ldr	r2, [r3, #0]
 8014e06:	ea40 0301 	orr.w	r3, r0, r1
 8014e0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8014e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014e10:	681a      	ldr	r2, [r3, #0]
 8014e12:	4b8f      	ldr	r3, [pc, #572]	@ (8015050 <UART_SetConfig+0x2cc>)
 8014e14:	429a      	cmp	r2, r3
 8014e16:	d005      	beq.n	8014e24 <UART_SetConfig+0xa0>
 8014e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014e1c:	681a      	ldr	r2, [r3, #0]
 8014e1e:	4b8d      	ldr	r3, [pc, #564]	@ (8015054 <UART_SetConfig+0x2d0>)
 8014e20:	429a      	cmp	r2, r3
 8014e22:	d104      	bne.n	8014e2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8014e24:	f7fb fb7c 	bl	8010520 <HAL_RCC_GetPCLK2Freq>
 8014e28:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8014e2c:	e003      	b.n	8014e36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8014e2e:	f7fb fb63 	bl	80104f8 <HAL_RCC_GetPCLK1Freq>
 8014e32:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014e3a:	69db      	ldr	r3, [r3, #28]
 8014e3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8014e40:	f040 810c 	bne.w	801505c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8014e44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8014e48:	2200      	movs	r2, #0
 8014e4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8014e4e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8014e52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8014e56:	4622      	mov	r2, r4
 8014e58:	462b      	mov	r3, r5
 8014e5a:	1891      	adds	r1, r2, r2
 8014e5c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8014e5e:	415b      	adcs	r3, r3
 8014e60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014e62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8014e66:	4621      	mov	r1, r4
 8014e68:	eb12 0801 	adds.w	r8, r2, r1
 8014e6c:	4629      	mov	r1, r5
 8014e6e:	eb43 0901 	adc.w	r9, r3, r1
 8014e72:	f04f 0200 	mov.w	r2, #0
 8014e76:	f04f 0300 	mov.w	r3, #0
 8014e7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8014e7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8014e82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8014e86:	4690      	mov	r8, r2
 8014e88:	4699      	mov	r9, r3
 8014e8a:	4623      	mov	r3, r4
 8014e8c:	eb18 0303 	adds.w	r3, r8, r3
 8014e90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8014e94:	462b      	mov	r3, r5
 8014e96:	eb49 0303 	adc.w	r3, r9, r3
 8014e9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8014e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014ea2:	685b      	ldr	r3, [r3, #4]
 8014ea4:	2200      	movs	r2, #0
 8014ea6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8014eaa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8014eae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8014eb2:	460b      	mov	r3, r1
 8014eb4:	18db      	adds	r3, r3, r3
 8014eb6:	653b      	str	r3, [r7, #80]	@ 0x50
 8014eb8:	4613      	mov	r3, r2
 8014eba:	eb42 0303 	adc.w	r3, r2, r3
 8014ebe:	657b      	str	r3, [r7, #84]	@ 0x54
 8014ec0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8014ec4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8014ec8:	f7eb fefe 	bl	8000cc8 <__aeabi_uldivmod>
 8014ecc:	4602      	mov	r2, r0
 8014ece:	460b      	mov	r3, r1
 8014ed0:	4b61      	ldr	r3, [pc, #388]	@ (8015058 <UART_SetConfig+0x2d4>)
 8014ed2:	fba3 2302 	umull	r2, r3, r3, r2
 8014ed6:	095b      	lsrs	r3, r3, #5
 8014ed8:	011c      	lsls	r4, r3, #4
 8014eda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8014ede:	2200      	movs	r2, #0
 8014ee0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8014ee4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8014ee8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8014eec:	4642      	mov	r2, r8
 8014eee:	464b      	mov	r3, r9
 8014ef0:	1891      	adds	r1, r2, r2
 8014ef2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8014ef4:	415b      	adcs	r3, r3
 8014ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014ef8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8014efc:	4641      	mov	r1, r8
 8014efe:	eb12 0a01 	adds.w	sl, r2, r1
 8014f02:	4649      	mov	r1, r9
 8014f04:	eb43 0b01 	adc.w	fp, r3, r1
 8014f08:	f04f 0200 	mov.w	r2, #0
 8014f0c:	f04f 0300 	mov.w	r3, #0
 8014f10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8014f14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8014f18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014f1c:	4692      	mov	sl, r2
 8014f1e:	469b      	mov	fp, r3
 8014f20:	4643      	mov	r3, r8
 8014f22:	eb1a 0303 	adds.w	r3, sl, r3
 8014f26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8014f2a:	464b      	mov	r3, r9
 8014f2c:	eb4b 0303 	adc.w	r3, fp, r3
 8014f30:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8014f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014f38:	685b      	ldr	r3, [r3, #4]
 8014f3a:	2200      	movs	r2, #0
 8014f3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8014f40:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8014f44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8014f48:	460b      	mov	r3, r1
 8014f4a:	18db      	adds	r3, r3, r3
 8014f4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8014f4e:	4613      	mov	r3, r2
 8014f50:	eb42 0303 	adc.w	r3, r2, r3
 8014f54:	647b      	str	r3, [r7, #68]	@ 0x44
 8014f56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8014f5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8014f5e:	f7eb feb3 	bl	8000cc8 <__aeabi_uldivmod>
 8014f62:	4602      	mov	r2, r0
 8014f64:	460b      	mov	r3, r1
 8014f66:	4611      	mov	r1, r2
 8014f68:	4b3b      	ldr	r3, [pc, #236]	@ (8015058 <UART_SetConfig+0x2d4>)
 8014f6a:	fba3 2301 	umull	r2, r3, r3, r1
 8014f6e:	095b      	lsrs	r3, r3, #5
 8014f70:	2264      	movs	r2, #100	@ 0x64
 8014f72:	fb02 f303 	mul.w	r3, r2, r3
 8014f76:	1acb      	subs	r3, r1, r3
 8014f78:	00db      	lsls	r3, r3, #3
 8014f7a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8014f7e:	4b36      	ldr	r3, [pc, #216]	@ (8015058 <UART_SetConfig+0x2d4>)
 8014f80:	fba3 2302 	umull	r2, r3, r3, r2
 8014f84:	095b      	lsrs	r3, r3, #5
 8014f86:	005b      	lsls	r3, r3, #1
 8014f88:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8014f8c:	441c      	add	r4, r3
 8014f8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8014f92:	2200      	movs	r2, #0
 8014f94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8014f98:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8014f9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8014fa0:	4642      	mov	r2, r8
 8014fa2:	464b      	mov	r3, r9
 8014fa4:	1891      	adds	r1, r2, r2
 8014fa6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8014fa8:	415b      	adcs	r3, r3
 8014faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014fac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8014fb0:	4641      	mov	r1, r8
 8014fb2:	1851      	adds	r1, r2, r1
 8014fb4:	6339      	str	r1, [r7, #48]	@ 0x30
 8014fb6:	4649      	mov	r1, r9
 8014fb8:	414b      	adcs	r3, r1
 8014fba:	637b      	str	r3, [r7, #52]	@ 0x34
 8014fbc:	f04f 0200 	mov.w	r2, #0
 8014fc0:	f04f 0300 	mov.w	r3, #0
 8014fc4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8014fc8:	4659      	mov	r1, fp
 8014fca:	00cb      	lsls	r3, r1, #3
 8014fcc:	4651      	mov	r1, sl
 8014fce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8014fd2:	4651      	mov	r1, sl
 8014fd4:	00ca      	lsls	r2, r1, #3
 8014fd6:	4610      	mov	r0, r2
 8014fd8:	4619      	mov	r1, r3
 8014fda:	4603      	mov	r3, r0
 8014fdc:	4642      	mov	r2, r8
 8014fde:	189b      	adds	r3, r3, r2
 8014fe0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8014fe4:	464b      	mov	r3, r9
 8014fe6:	460a      	mov	r2, r1
 8014fe8:	eb42 0303 	adc.w	r3, r2, r3
 8014fec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8014ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014ff4:	685b      	ldr	r3, [r3, #4]
 8014ff6:	2200      	movs	r2, #0
 8014ff8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8014ffc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8015000:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8015004:	460b      	mov	r3, r1
 8015006:	18db      	adds	r3, r3, r3
 8015008:	62bb      	str	r3, [r7, #40]	@ 0x28
 801500a:	4613      	mov	r3, r2
 801500c:	eb42 0303 	adc.w	r3, r2, r3
 8015010:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015012:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8015016:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 801501a:	f7eb fe55 	bl	8000cc8 <__aeabi_uldivmod>
 801501e:	4602      	mov	r2, r0
 8015020:	460b      	mov	r3, r1
 8015022:	4b0d      	ldr	r3, [pc, #52]	@ (8015058 <UART_SetConfig+0x2d4>)
 8015024:	fba3 1302 	umull	r1, r3, r3, r2
 8015028:	095b      	lsrs	r3, r3, #5
 801502a:	2164      	movs	r1, #100	@ 0x64
 801502c:	fb01 f303 	mul.w	r3, r1, r3
 8015030:	1ad3      	subs	r3, r2, r3
 8015032:	00db      	lsls	r3, r3, #3
 8015034:	3332      	adds	r3, #50	@ 0x32
 8015036:	4a08      	ldr	r2, [pc, #32]	@ (8015058 <UART_SetConfig+0x2d4>)
 8015038:	fba2 2303 	umull	r2, r3, r2, r3
 801503c:	095b      	lsrs	r3, r3, #5
 801503e:	f003 0207 	and.w	r2, r3, #7
 8015042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015046:	681b      	ldr	r3, [r3, #0]
 8015048:	4422      	add	r2, r4
 801504a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 801504c:	e106      	b.n	801525c <UART_SetConfig+0x4d8>
 801504e:	bf00      	nop
 8015050:	40011000 	.word	0x40011000
 8015054:	40011400 	.word	0x40011400
 8015058:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 801505c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8015060:	2200      	movs	r2, #0
 8015062:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8015066:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 801506a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 801506e:	4642      	mov	r2, r8
 8015070:	464b      	mov	r3, r9
 8015072:	1891      	adds	r1, r2, r2
 8015074:	6239      	str	r1, [r7, #32]
 8015076:	415b      	adcs	r3, r3
 8015078:	627b      	str	r3, [r7, #36]	@ 0x24
 801507a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801507e:	4641      	mov	r1, r8
 8015080:	1854      	adds	r4, r2, r1
 8015082:	4649      	mov	r1, r9
 8015084:	eb43 0501 	adc.w	r5, r3, r1
 8015088:	f04f 0200 	mov.w	r2, #0
 801508c:	f04f 0300 	mov.w	r3, #0
 8015090:	00eb      	lsls	r3, r5, #3
 8015092:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8015096:	00e2      	lsls	r2, r4, #3
 8015098:	4614      	mov	r4, r2
 801509a:	461d      	mov	r5, r3
 801509c:	4643      	mov	r3, r8
 801509e:	18e3      	adds	r3, r4, r3
 80150a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80150a4:	464b      	mov	r3, r9
 80150a6:	eb45 0303 	adc.w	r3, r5, r3
 80150aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80150ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80150b2:	685b      	ldr	r3, [r3, #4]
 80150b4:	2200      	movs	r2, #0
 80150b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80150ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80150be:	f04f 0200 	mov.w	r2, #0
 80150c2:	f04f 0300 	mov.w	r3, #0
 80150c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80150ca:	4629      	mov	r1, r5
 80150cc:	008b      	lsls	r3, r1, #2
 80150ce:	4621      	mov	r1, r4
 80150d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80150d4:	4621      	mov	r1, r4
 80150d6:	008a      	lsls	r2, r1, #2
 80150d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80150dc:	f7eb fdf4 	bl	8000cc8 <__aeabi_uldivmod>
 80150e0:	4602      	mov	r2, r0
 80150e2:	460b      	mov	r3, r1
 80150e4:	4b60      	ldr	r3, [pc, #384]	@ (8015268 <UART_SetConfig+0x4e4>)
 80150e6:	fba3 2302 	umull	r2, r3, r3, r2
 80150ea:	095b      	lsrs	r3, r3, #5
 80150ec:	011c      	lsls	r4, r3, #4
 80150ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80150f2:	2200      	movs	r2, #0
 80150f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80150f8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80150fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8015100:	4642      	mov	r2, r8
 8015102:	464b      	mov	r3, r9
 8015104:	1891      	adds	r1, r2, r2
 8015106:	61b9      	str	r1, [r7, #24]
 8015108:	415b      	adcs	r3, r3
 801510a:	61fb      	str	r3, [r7, #28]
 801510c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8015110:	4641      	mov	r1, r8
 8015112:	1851      	adds	r1, r2, r1
 8015114:	6139      	str	r1, [r7, #16]
 8015116:	4649      	mov	r1, r9
 8015118:	414b      	adcs	r3, r1
 801511a:	617b      	str	r3, [r7, #20]
 801511c:	f04f 0200 	mov.w	r2, #0
 8015120:	f04f 0300 	mov.w	r3, #0
 8015124:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8015128:	4659      	mov	r1, fp
 801512a:	00cb      	lsls	r3, r1, #3
 801512c:	4651      	mov	r1, sl
 801512e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8015132:	4651      	mov	r1, sl
 8015134:	00ca      	lsls	r2, r1, #3
 8015136:	4610      	mov	r0, r2
 8015138:	4619      	mov	r1, r3
 801513a:	4603      	mov	r3, r0
 801513c:	4642      	mov	r2, r8
 801513e:	189b      	adds	r3, r3, r2
 8015140:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015144:	464b      	mov	r3, r9
 8015146:	460a      	mov	r2, r1
 8015148:	eb42 0303 	adc.w	r3, r2, r3
 801514c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8015150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015154:	685b      	ldr	r3, [r3, #4]
 8015156:	2200      	movs	r2, #0
 8015158:	67bb      	str	r3, [r7, #120]	@ 0x78
 801515a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 801515c:	f04f 0200 	mov.w	r2, #0
 8015160:	f04f 0300 	mov.w	r3, #0
 8015164:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8015168:	4649      	mov	r1, r9
 801516a:	008b      	lsls	r3, r1, #2
 801516c:	4641      	mov	r1, r8
 801516e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8015172:	4641      	mov	r1, r8
 8015174:	008a      	lsls	r2, r1, #2
 8015176:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 801517a:	f7eb fda5 	bl	8000cc8 <__aeabi_uldivmod>
 801517e:	4602      	mov	r2, r0
 8015180:	460b      	mov	r3, r1
 8015182:	4611      	mov	r1, r2
 8015184:	4b38      	ldr	r3, [pc, #224]	@ (8015268 <UART_SetConfig+0x4e4>)
 8015186:	fba3 2301 	umull	r2, r3, r3, r1
 801518a:	095b      	lsrs	r3, r3, #5
 801518c:	2264      	movs	r2, #100	@ 0x64
 801518e:	fb02 f303 	mul.w	r3, r2, r3
 8015192:	1acb      	subs	r3, r1, r3
 8015194:	011b      	lsls	r3, r3, #4
 8015196:	3332      	adds	r3, #50	@ 0x32
 8015198:	4a33      	ldr	r2, [pc, #204]	@ (8015268 <UART_SetConfig+0x4e4>)
 801519a:	fba2 2303 	umull	r2, r3, r2, r3
 801519e:	095b      	lsrs	r3, r3, #5
 80151a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80151a4:	441c      	add	r4, r3
 80151a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80151aa:	2200      	movs	r2, #0
 80151ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80151ae:	677a      	str	r2, [r7, #116]	@ 0x74
 80151b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80151b4:	4642      	mov	r2, r8
 80151b6:	464b      	mov	r3, r9
 80151b8:	1891      	adds	r1, r2, r2
 80151ba:	60b9      	str	r1, [r7, #8]
 80151bc:	415b      	adcs	r3, r3
 80151be:	60fb      	str	r3, [r7, #12]
 80151c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80151c4:	4641      	mov	r1, r8
 80151c6:	1851      	adds	r1, r2, r1
 80151c8:	6039      	str	r1, [r7, #0]
 80151ca:	4649      	mov	r1, r9
 80151cc:	414b      	adcs	r3, r1
 80151ce:	607b      	str	r3, [r7, #4]
 80151d0:	f04f 0200 	mov.w	r2, #0
 80151d4:	f04f 0300 	mov.w	r3, #0
 80151d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80151dc:	4659      	mov	r1, fp
 80151de:	00cb      	lsls	r3, r1, #3
 80151e0:	4651      	mov	r1, sl
 80151e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80151e6:	4651      	mov	r1, sl
 80151e8:	00ca      	lsls	r2, r1, #3
 80151ea:	4610      	mov	r0, r2
 80151ec:	4619      	mov	r1, r3
 80151ee:	4603      	mov	r3, r0
 80151f0:	4642      	mov	r2, r8
 80151f2:	189b      	adds	r3, r3, r2
 80151f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80151f6:	464b      	mov	r3, r9
 80151f8:	460a      	mov	r2, r1
 80151fa:	eb42 0303 	adc.w	r3, r2, r3
 80151fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8015200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015204:	685b      	ldr	r3, [r3, #4]
 8015206:	2200      	movs	r2, #0
 8015208:	663b      	str	r3, [r7, #96]	@ 0x60
 801520a:	667a      	str	r2, [r7, #100]	@ 0x64
 801520c:	f04f 0200 	mov.w	r2, #0
 8015210:	f04f 0300 	mov.w	r3, #0
 8015214:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8015218:	4649      	mov	r1, r9
 801521a:	008b      	lsls	r3, r1, #2
 801521c:	4641      	mov	r1, r8
 801521e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8015222:	4641      	mov	r1, r8
 8015224:	008a      	lsls	r2, r1, #2
 8015226:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 801522a:	f7eb fd4d 	bl	8000cc8 <__aeabi_uldivmod>
 801522e:	4602      	mov	r2, r0
 8015230:	460b      	mov	r3, r1
 8015232:	4b0d      	ldr	r3, [pc, #52]	@ (8015268 <UART_SetConfig+0x4e4>)
 8015234:	fba3 1302 	umull	r1, r3, r3, r2
 8015238:	095b      	lsrs	r3, r3, #5
 801523a:	2164      	movs	r1, #100	@ 0x64
 801523c:	fb01 f303 	mul.w	r3, r1, r3
 8015240:	1ad3      	subs	r3, r2, r3
 8015242:	011b      	lsls	r3, r3, #4
 8015244:	3332      	adds	r3, #50	@ 0x32
 8015246:	4a08      	ldr	r2, [pc, #32]	@ (8015268 <UART_SetConfig+0x4e4>)
 8015248:	fba2 2303 	umull	r2, r3, r2, r3
 801524c:	095b      	lsrs	r3, r3, #5
 801524e:	f003 020f 	and.w	r2, r3, #15
 8015252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015256:	681b      	ldr	r3, [r3, #0]
 8015258:	4422      	add	r2, r4
 801525a:	609a      	str	r2, [r3, #8]
}
 801525c:	bf00      	nop
 801525e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8015262:	46bd      	mov	sp, r7
 8015264:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8015268:	51eb851f 	.word	0x51eb851f

0801526c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 801526c:	b084      	sub	sp, #16
 801526e:	b480      	push	{r7}
 8015270:	b085      	sub	sp, #20
 8015272:	af00      	add	r7, sp, #0
 8015274:	6078      	str	r0, [r7, #4]
 8015276:	f107 001c 	add.w	r0, r7, #28
 801527a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801527e:	2300      	movs	r3, #0
 8015280:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8015282:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8015284:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8015286:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8015288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 801528a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 801528c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 801528e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8015290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8015292:	431a      	orrs	r2, r3
             Init.ClockDiv
 8015294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8015296:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8015298:	68fa      	ldr	r2, [r7, #12]
 801529a:	4313      	orrs	r3, r2
 801529c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	685b      	ldr	r3, [r3, #4]
 80152a2:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80152a6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80152aa:	68fa      	ldr	r2, [r7, #12]
 80152ac:	431a      	orrs	r2, r3
 80152ae:	687b      	ldr	r3, [r7, #4]
 80152b0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80152b2:	2300      	movs	r3, #0
}
 80152b4:	4618      	mov	r0, r3
 80152b6:	3714      	adds	r7, #20
 80152b8:	46bd      	mov	sp, r7
 80152ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152be:	b004      	add	sp, #16
 80152c0:	4770      	bx	lr

080152c2 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80152c2:	b480      	push	{r7}
 80152c4:	b083      	sub	sp, #12
 80152c6:	af00      	add	r7, sp, #0
 80152c8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80152ca:	687b      	ldr	r3, [r7, #4]
 80152cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80152d0:	4618      	mov	r0, r3
 80152d2:	370c      	adds	r7, #12
 80152d4:	46bd      	mov	sp, r7
 80152d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152da:	4770      	bx	lr

080152dc <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80152dc:	b480      	push	{r7}
 80152de:	b083      	sub	sp, #12
 80152e0:	af00      	add	r7, sp, #0
 80152e2:	6078      	str	r0, [r7, #4]
 80152e4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80152e6:	683b      	ldr	r3, [r7, #0]
 80152e8:	681a      	ldr	r2, [r3, #0]
 80152ea:	687b      	ldr	r3, [r7, #4]
 80152ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80152f0:	2300      	movs	r3, #0
}
 80152f2:	4618      	mov	r0, r3
 80152f4:	370c      	adds	r7, #12
 80152f6:	46bd      	mov	sp, r7
 80152f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152fc:	4770      	bx	lr

080152fe <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80152fe:	b480      	push	{r7}
 8015300:	b083      	sub	sp, #12
 8015302:	af00      	add	r7, sp, #0
 8015304:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	2203      	movs	r2, #3
 801530a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 801530c:	2300      	movs	r3, #0
}
 801530e:	4618      	mov	r0, r3
 8015310:	370c      	adds	r7, #12
 8015312:	46bd      	mov	sp, r7
 8015314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015318:	4770      	bx	lr

0801531a <SDIO_PowerState_OFF>:
  * @brief  Set SDMMC Power state to OFF. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_OFF(SDIO_TypeDef *SDIOx)
{
 801531a:	b480      	push	{r7}
 801531c:	b083      	sub	sp, #12
 801531e:	af00      	add	r7, sp, #0
 8015320:	6078      	str	r0, [r7, #4]
  /* Set power state to OFF */
  SDIOx->POWER = (uint32_t)0x00000000;
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	2200      	movs	r2, #0
 8015326:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 8015328:	2300      	movs	r3, #0
}
 801532a:	4618      	mov	r0, r3
 801532c:	370c      	adds	r7, #12
 801532e:	46bd      	mov	sp, r7
 8015330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015334:	4770      	bx	lr

08015336 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8015336:	b480      	push	{r7}
 8015338:	b083      	sub	sp, #12
 801533a:	af00      	add	r7, sp, #0
 801533c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 801533e:	687b      	ldr	r3, [r7, #4]
 8015340:	681b      	ldr	r3, [r3, #0]
 8015342:	f003 0303 	and.w	r3, r3, #3
}
 8015346:	4618      	mov	r0, r3
 8015348:	370c      	adds	r7, #12
 801534a:	46bd      	mov	sp, r7
 801534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015350:	4770      	bx	lr

08015352 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8015352:	b480      	push	{r7}
 8015354:	b085      	sub	sp, #20
 8015356:	af00      	add	r7, sp, #0
 8015358:	6078      	str	r0, [r7, #4]
 801535a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801535c:	2300      	movs	r3, #0
 801535e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8015360:	683b      	ldr	r3, [r7, #0]
 8015362:	681a      	ldr	r2, [r3, #0]
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8015368:	683b      	ldr	r3, [r7, #0]
 801536a:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 801536c:	683b      	ldr	r3, [r7, #0]
 801536e:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8015370:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8015372:	683b      	ldr	r3, [r7, #0]
 8015374:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8015376:	431a      	orrs	r2, r3
                       Command->CPSM);
 8015378:	683b      	ldr	r3, [r7, #0]
 801537a:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 801537c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801537e:	68fa      	ldr	r2, [r7, #12]
 8015380:	4313      	orrs	r3, r2
 8015382:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	68db      	ldr	r3, [r3, #12]
 8015388:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 801538c:	f023 030f 	bic.w	r3, r3, #15
 8015390:	68fa      	ldr	r2, [r7, #12]
 8015392:	431a      	orrs	r2, r3
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8015398:	2300      	movs	r3, #0
}
 801539a:	4618      	mov	r0, r3
 801539c:	3714      	adds	r7, #20
 801539e:	46bd      	mov	sp, r7
 80153a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153a4:	4770      	bx	lr

080153a6 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80153a6:	b480      	push	{r7}
 80153a8:	b083      	sub	sp, #12
 80153aa:	af00      	add	r7, sp, #0
 80153ac:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	691b      	ldr	r3, [r3, #16]
 80153b2:	b2db      	uxtb	r3, r3
}
 80153b4:	4618      	mov	r0, r3
 80153b6:	370c      	adds	r7, #12
 80153b8:	46bd      	mov	sp, r7
 80153ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153be:	4770      	bx	lr

080153c0 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80153c0:	b480      	push	{r7}
 80153c2:	b085      	sub	sp, #20
 80153c4:	af00      	add	r7, sp, #0
 80153c6:	6078      	str	r0, [r7, #4]
 80153c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	3314      	adds	r3, #20
 80153ce:	461a      	mov	r2, r3
 80153d0:	683b      	ldr	r3, [r7, #0]
 80153d2:	4413      	add	r3, r2
 80153d4:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80153d6:	68fb      	ldr	r3, [r7, #12]
 80153d8:	681b      	ldr	r3, [r3, #0]
}  
 80153da:	4618      	mov	r0, r3
 80153dc:	3714      	adds	r7, #20
 80153de:	46bd      	mov	sp, r7
 80153e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153e4:	4770      	bx	lr

080153e6 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80153e6:	b480      	push	{r7}
 80153e8:	b085      	sub	sp, #20
 80153ea:	af00      	add	r7, sp, #0
 80153ec:	6078      	str	r0, [r7, #4]
 80153ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80153f0:	2300      	movs	r3, #0
 80153f2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80153f4:	683b      	ldr	r3, [r7, #0]
 80153f6:	681a      	ldr	r2, [r3, #0]
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80153fc:	683b      	ldr	r3, [r7, #0]
 80153fe:	685a      	ldr	r2, [r3, #4]
 8015400:	687b      	ldr	r3, [r7, #4]
 8015402:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8015404:	683b      	ldr	r3, [r7, #0]
 8015406:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8015408:	683b      	ldr	r3, [r7, #0]
 801540a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801540c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 801540e:	683b      	ldr	r3, [r7, #0]
 8015410:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8015412:	431a      	orrs	r2, r3
                       Data->DPSM);
 8015414:	683b      	ldr	r3, [r7, #0]
 8015416:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8015418:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801541a:	68fa      	ldr	r2, [r7, #12]
 801541c:	4313      	orrs	r3, r2
 801541e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8015420:	687b      	ldr	r3, [r7, #4]
 8015422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015424:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8015428:	68fb      	ldr	r3, [r7, #12]
 801542a:	431a      	orrs	r2, r3
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8015430:	2300      	movs	r3, #0

}
 8015432:	4618      	mov	r0, r3
 8015434:	3714      	adds	r7, #20
 8015436:	46bd      	mov	sp, r7
 8015438:	f85d 7b04 	ldr.w	r7, [sp], #4
 801543c:	4770      	bx	lr

0801543e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 801543e:	b580      	push	{r7, lr}
 8015440:	b088      	sub	sp, #32
 8015442:	af00      	add	r7, sp, #0
 8015444:	6078      	str	r0, [r7, #4]
 8015446:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8015448:	683b      	ldr	r3, [r7, #0]
 801544a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801544c:	2310      	movs	r3, #16
 801544e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8015450:	2340      	movs	r3, #64	@ 0x40
 8015452:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8015454:	2300      	movs	r3, #0
 8015456:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8015458:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801545c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801545e:	f107 0308 	add.w	r3, r7, #8
 8015462:	4619      	mov	r1, r3
 8015464:	6878      	ldr	r0, [r7, #4]
 8015466:	f7ff ff74 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 801546a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801546e:	2110      	movs	r1, #16
 8015470:	6878      	ldr	r0, [r7, #4]
 8015472:	f000 f9d9 	bl	8015828 <SDMMC_GetCmdResp1>
 8015476:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8015478:	69fb      	ldr	r3, [r7, #28]
}
 801547a:	4618      	mov	r0, r3
 801547c:	3720      	adds	r7, #32
 801547e:	46bd      	mov	sp, r7
 8015480:	bd80      	pop	{r7, pc}

08015482 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8015482:	b580      	push	{r7, lr}
 8015484:	b088      	sub	sp, #32
 8015486:	af00      	add	r7, sp, #0
 8015488:	6078      	str	r0, [r7, #4]
 801548a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801548c:	683b      	ldr	r3, [r7, #0]
 801548e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8015490:	2311      	movs	r3, #17
 8015492:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8015494:	2340      	movs	r3, #64	@ 0x40
 8015496:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8015498:	2300      	movs	r3, #0
 801549a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801549c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80154a0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80154a2:	f107 0308 	add.w	r3, r7, #8
 80154a6:	4619      	mov	r1, r3
 80154a8:	6878      	ldr	r0, [r7, #4]
 80154aa:	f7ff ff52 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80154ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80154b2:	2111      	movs	r1, #17
 80154b4:	6878      	ldr	r0, [r7, #4]
 80154b6:	f000 f9b7 	bl	8015828 <SDMMC_GetCmdResp1>
 80154ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80154bc:	69fb      	ldr	r3, [r7, #28]
}
 80154be:	4618      	mov	r0, r3
 80154c0:	3720      	adds	r7, #32
 80154c2:	46bd      	mov	sp, r7
 80154c4:	bd80      	pop	{r7, pc}

080154c6 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80154c6:	b580      	push	{r7, lr}
 80154c8:	b088      	sub	sp, #32
 80154ca:	af00      	add	r7, sp, #0
 80154cc:	6078      	str	r0, [r7, #4]
 80154ce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80154d0:	683b      	ldr	r3, [r7, #0]
 80154d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80154d4:	2312      	movs	r3, #18
 80154d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80154d8:	2340      	movs	r3, #64	@ 0x40
 80154da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80154dc:	2300      	movs	r3, #0
 80154de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80154e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80154e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80154e6:	f107 0308 	add.w	r3, r7, #8
 80154ea:	4619      	mov	r1, r3
 80154ec:	6878      	ldr	r0, [r7, #4]
 80154ee:	f7ff ff30 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80154f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80154f6:	2112      	movs	r1, #18
 80154f8:	6878      	ldr	r0, [r7, #4]
 80154fa:	f000 f995 	bl	8015828 <SDMMC_GetCmdResp1>
 80154fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8015500:	69fb      	ldr	r3, [r7, #28]
}
 8015502:	4618      	mov	r0, r3
 8015504:	3720      	adds	r7, #32
 8015506:	46bd      	mov	sp, r7
 8015508:	bd80      	pop	{r7, pc}

0801550a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 801550a:	b580      	push	{r7, lr}
 801550c:	b088      	sub	sp, #32
 801550e:	af00      	add	r7, sp, #0
 8015510:	6078      	str	r0, [r7, #4]
 8015512:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8015514:	683b      	ldr	r3, [r7, #0]
 8015516:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8015518:	2318      	movs	r3, #24
 801551a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801551c:	2340      	movs	r3, #64	@ 0x40
 801551e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8015520:	2300      	movs	r3, #0
 8015522:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8015524:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015528:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801552a:	f107 0308 	add.w	r3, r7, #8
 801552e:	4619      	mov	r1, r3
 8015530:	6878      	ldr	r0, [r7, #4]
 8015532:	f7ff ff0e 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8015536:	f241 3288 	movw	r2, #5000	@ 0x1388
 801553a:	2118      	movs	r1, #24
 801553c:	6878      	ldr	r0, [r7, #4]
 801553e:	f000 f973 	bl	8015828 <SDMMC_GetCmdResp1>
 8015542:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8015544:	69fb      	ldr	r3, [r7, #28]
}
 8015546:	4618      	mov	r0, r3
 8015548:	3720      	adds	r7, #32
 801554a:	46bd      	mov	sp, r7
 801554c:	bd80      	pop	{r7, pc}

0801554e <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 801554e:	b580      	push	{r7, lr}
 8015550:	b088      	sub	sp, #32
 8015552:	af00      	add	r7, sp, #0
 8015554:	6078      	str	r0, [r7, #4]
 8015556:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8015558:	683b      	ldr	r3, [r7, #0]
 801555a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801555c:	2319      	movs	r3, #25
 801555e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8015560:	2340      	movs	r3, #64	@ 0x40
 8015562:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8015564:	2300      	movs	r3, #0
 8015566:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8015568:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801556c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801556e:	f107 0308 	add.w	r3, r7, #8
 8015572:	4619      	mov	r1, r3
 8015574:	6878      	ldr	r0, [r7, #4]
 8015576:	f7ff feec 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 801557a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801557e:	2119      	movs	r1, #25
 8015580:	6878      	ldr	r0, [r7, #4]
 8015582:	f000 f951 	bl	8015828 <SDMMC_GetCmdResp1>
 8015586:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8015588:	69fb      	ldr	r3, [r7, #28]
}
 801558a:	4618      	mov	r0, r3
 801558c:	3720      	adds	r7, #32
 801558e:	46bd      	mov	sp, r7
 8015590:	bd80      	pop	{r7, pc}
	...

08015594 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8015594:	b580      	push	{r7, lr}
 8015596:	b088      	sub	sp, #32
 8015598:	af00      	add	r7, sp, #0
 801559a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 801559c:	2300      	movs	r3, #0
 801559e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80155a0:	230c      	movs	r3, #12
 80155a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80155a4:	2340      	movs	r3, #64	@ 0x40
 80155a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80155a8:	2300      	movs	r3, #0
 80155aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80155ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80155b0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80155b2:	f107 0308 	add.w	r3, r7, #8
 80155b6:	4619      	mov	r1, r3
 80155b8:	6878      	ldr	r0, [r7, #4]
 80155ba:	f7ff feca 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80155be:	4a05      	ldr	r2, [pc, #20]	@ (80155d4 <SDMMC_CmdStopTransfer+0x40>)
 80155c0:	210c      	movs	r1, #12
 80155c2:	6878      	ldr	r0, [r7, #4]
 80155c4:	f000 f930 	bl	8015828 <SDMMC_GetCmdResp1>
 80155c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80155ca:	69fb      	ldr	r3, [r7, #28]
}
 80155cc:	4618      	mov	r0, r3
 80155ce:	3720      	adds	r7, #32
 80155d0:	46bd      	mov	sp, r7
 80155d2:	bd80      	pop	{r7, pc}
 80155d4:	05f5e100 	.word	0x05f5e100

080155d8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80155d8:	b580      	push	{r7, lr}
 80155da:	b08a      	sub	sp, #40	@ 0x28
 80155dc:	af00      	add	r7, sp, #0
 80155de:	60f8      	str	r0, [r7, #12]
 80155e0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80155e4:	683b      	ldr	r3, [r7, #0]
 80155e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80155e8:	2307      	movs	r3, #7
 80155ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80155ec:	2340      	movs	r3, #64	@ 0x40
 80155ee:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80155f0:	2300      	movs	r3, #0
 80155f2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80155f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80155f8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80155fa:	f107 0310 	add.w	r3, r7, #16
 80155fe:	4619      	mov	r1, r3
 8015600:	68f8      	ldr	r0, [r7, #12]
 8015602:	f7ff fea6 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8015606:	f241 3288 	movw	r2, #5000	@ 0x1388
 801560a:	2107      	movs	r1, #7
 801560c:	68f8      	ldr	r0, [r7, #12]
 801560e:	f000 f90b 	bl	8015828 <SDMMC_GetCmdResp1>
 8015612:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8015614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015616:	4618      	mov	r0, r3
 8015618:	3728      	adds	r7, #40	@ 0x28
 801561a:	46bd      	mov	sp, r7
 801561c:	bd80      	pop	{r7, pc}

0801561e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 801561e:	b580      	push	{r7, lr}
 8015620:	b088      	sub	sp, #32
 8015622:	af00      	add	r7, sp, #0
 8015624:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8015626:	2300      	movs	r3, #0
 8015628:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801562a:	2300      	movs	r3, #0
 801562c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 801562e:	2300      	movs	r3, #0
 8015630:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8015632:	2300      	movs	r3, #0
 8015634:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8015636:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801563a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801563c:	f107 0308 	add.w	r3, r7, #8
 8015640:	4619      	mov	r1, r3
 8015642:	6878      	ldr	r0, [r7, #4]
 8015644:	f7ff fe85 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8015648:	6878      	ldr	r0, [r7, #4]
 801564a:	f000 fa61 	bl	8015b10 <SDMMC_GetCmdError>
 801564e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8015650:	69fb      	ldr	r3, [r7, #28]
}
 8015652:	4618      	mov	r0, r3
 8015654:	3720      	adds	r7, #32
 8015656:	46bd      	mov	sp, r7
 8015658:	bd80      	pop	{r7, pc}

0801565a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 801565a:	b580      	push	{r7, lr}
 801565c:	b088      	sub	sp, #32
 801565e:	af00      	add	r7, sp, #0
 8015660:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8015662:	2300      	movs	r3, #0
 8015664:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8015666:	2302      	movs	r3, #2
 8015668:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 801566a:	23c0      	movs	r3, #192	@ 0xc0
 801566c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801566e:	2300      	movs	r3, #0
 8015670:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8015672:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015676:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8015678:	f107 0308 	add.w	r3, r7, #8
 801567c:	4619      	mov	r1, r3
 801567e:	6878      	ldr	r0, [r7, #4]
 8015680:	f7ff fe67 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8015684:	6878      	ldr	r0, [r7, #4]
 8015686:	f000 f9bd 	bl	8015a04 <SDMMC_GetCmdResp2>
 801568a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801568c:	69fb      	ldr	r3, [r7, #28]
}
 801568e:	4618      	mov	r0, r3
 8015690:	3720      	adds	r7, #32
 8015692:	46bd      	mov	sp, r7
 8015694:	bd80      	pop	{r7, pc}

08015696 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8015696:	b580      	push	{r7, lr}
 8015698:	b088      	sub	sp, #32
 801569a:	af00      	add	r7, sp, #0
 801569c:	6078      	str	r0, [r7, #4]
 801569e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80156a0:	683b      	ldr	r3, [r7, #0]
 80156a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80156a4:	2309      	movs	r3, #9
 80156a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80156a8:	23c0      	movs	r3, #192	@ 0xc0
 80156aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80156ac:	2300      	movs	r3, #0
 80156ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80156b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80156b4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80156b6:	f107 0308 	add.w	r3, r7, #8
 80156ba:	4619      	mov	r1, r3
 80156bc:	6878      	ldr	r0, [r7, #4]
 80156be:	f7ff fe48 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80156c2:	6878      	ldr	r0, [r7, #4]
 80156c4:	f000 f99e 	bl	8015a04 <SDMMC_GetCmdResp2>
 80156c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80156ca:	69fb      	ldr	r3, [r7, #28]
}
 80156cc:	4618      	mov	r0, r3
 80156ce:	3720      	adds	r7, #32
 80156d0:	46bd      	mov	sp, r7
 80156d2:	bd80      	pop	{r7, pc}

080156d4 <SDMMC_CmdSetRelAddMmc>:
  * @param  SDIOx Pointer to SDIO register base
  * @param  RCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAddMmc(SDIO_TypeDef *SDIOx, uint16_t RCA)
{
 80156d4:	b580      	push	{r7, lr}
 80156d6:	b088      	sub	sp, #32
 80156d8:	af00      	add	r7, sp, #0
 80156da:	6078      	str	r0, [r7, #4]
 80156dc:	460b      	mov	r3, r1
 80156de:	807b      	strh	r3, [r7, #2]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = ((uint32_t)RCA << 16U);
 80156e0:	887b      	ldrh	r3, [r7, #2]
 80156e2:	041b      	lsls	r3, r3, #16
 80156e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80156e6:	2303      	movs	r3, #3
 80156e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80156ea:	2340      	movs	r3, #64	@ 0x40
 80156ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80156ee:	2300      	movs	r3, #0
 80156f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80156f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80156f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80156f8:	f107 0308 	add.w	r3, r7, #8
 80156fc:	4619      	mov	r1, r3
 80156fe:	6878      	ldr	r0, [r7, #4]
 8015700:	f7ff fe27 	bl	8015352 <SDIO_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_REL_ADDR, SDIO_CMDTIMEOUT);
 8015704:	f241 3288 	movw	r2, #5000	@ 0x1388
 8015708:	2103      	movs	r1, #3
 801570a:	6878      	ldr	r0, [r7, #4]
 801570c:	f000 f88c 	bl	8015828 <SDMMC_GetCmdResp1>
 8015710:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8015712:	69fb      	ldr	r3, [r7, #28]
}
 8015714:	4618      	mov	r0, r3
 8015716:	3720      	adds	r7, #32
 8015718:	46bd      	mov	sp, r7
 801571a:	bd80      	pop	{r7, pc}

0801571c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 801571c:	b580      	push	{r7, lr}
 801571e:	b088      	sub	sp, #32
 8015720:	af00      	add	r7, sp, #0
 8015722:	6078      	str	r0, [r7, #4]
 8015724:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8015726:	683b      	ldr	r3, [r7, #0]
 8015728:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 801572a:	230d      	movs	r3, #13
 801572c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801572e:	2340      	movs	r3, #64	@ 0x40
 8015730:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8015732:	2300      	movs	r3, #0
 8015734:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8015736:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801573a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801573c:	f107 0308 	add.w	r3, r7, #8
 8015740:	4619      	mov	r1, r3
 8015742:	6878      	ldr	r0, [r7, #4]
 8015744:	f7ff fe05 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8015748:	f241 3288 	movw	r2, #5000	@ 0x1388
 801574c:	210d      	movs	r1, #13
 801574e:	6878      	ldr	r0, [r7, #4]
 8015750:	f000 f86a 	bl	8015828 <SDMMC_GetCmdResp1>
 8015754:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8015756:	69fb      	ldr	r3, [r7, #28]
}
 8015758:	4618      	mov	r0, r3
 801575a:	3720      	adds	r7, #32
 801575c:	46bd      	mov	sp, r7
 801575e:	bd80      	pop	{r7, pc}

08015760 <SDMMC_CmdOpCondition>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdOpCondition(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8015760:	b580      	push	{r7, lr}
 8015762:	b088      	sub	sp, #32
 8015764:	af00      	add	r7, sp, #0
 8015766:	6078      	str	r0, [r7, #4]
 8015768:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 801576a:	683b      	ldr	r3, [r7, #0]
 801576c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_OP_COND;
 801576e:	2301      	movs	r3, #1
 8015770:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8015772:	2340      	movs	r3, #64	@ 0x40
 8015774:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8015776:	2300      	movs	r3, #0
 8015778:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801577a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801577e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8015780:	f107 0308 	add.w	r3, r7, #8
 8015784:	4619      	mov	r1, r3
 8015786:	6878      	ldr	r0, [r7, #4]
 8015788:	f7ff fde3 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 801578c:	6878      	ldr	r0, [r7, #4]
 801578e:	f000 f981 	bl	8015a94 <SDMMC_GetCmdResp3>
 8015792:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8015794:	69fb      	ldr	r3, [r7, #28]
}
 8015796:	4618      	mov	r0, r3
 8015798:	3720      	adds	r7, #32
 801579a:	46bd      	mov	sp, r7
 801579c:	bd80      	pop	{r7, pc}

0801579e <SDMMC_CmdSwitch>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdSwitch(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 801579e:	b580      	push	{r7, lr}
 80157a0:	b088      	sub	sp, #32
 80157a2:	af00      	add	r7, sp, #0
 80157a4:	6078      	str	r0, [r7, #4]
 80157a6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD6 to activate SDR50 Mode and Power Limit 1.44W */
  /* CMD Response: R1 */
  sdmmc_cmdinit.Argument         = Argument; /* SDMMC_SDR25_SWITCH_PATTERN */
 80157a8:	683b      	ldr	r3, [r7, #0]
 80157aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 80157ac:	2306      	movs	r3, #6
 80157ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80157b0:	2340      	movs	r3, #64	@ 0x40
 80157b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80157b4:	2300      	movs	r3, #0
 80157b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80157b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80157bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80157be:	f107 0308 	add.w	r3, r7, #8
 80157c2:	4619      	mov	r1, r3
 80157c4:	6878      	ldr	r0, [r7, #4]
 80157c6:	f7ff fdc4 	bl	8015352 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_HS_SWITCH, SDIO_CMDTIMEOUT);
 80157ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80157ce:	2106      	movs	r1, #6
 80157d0:	6878      	ldr	r0, [r7, #4]
 80157d2:	f000 f829 	bl	8015828 <SDMMC_GetCmdResp1>
 80157d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80157d8:	69fb      	ldr	r3, [r7, #28]
}
 80157da:	4618      	mov	r0, r3
 80157dc:	3720      	adds	r7, #32
 80157de:	46bd      	mov	sp, r7
 80157e0:	bd80      	pop	{r7, pc}

080157e2 <SDMMC_CmdSendEXTCSD>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendEXTCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80157e2:	b580      	push	{r7, lr}
 80157e4:	b088      	sub	sp, #32
 80157e6:	af00      	add	r7, sp, #0
 80157e8:	6078      	str	r0, [r7, #4]
 80157ea:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80157ec:	683b      	ldr	r3, [r7, #0]
 80157ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80157f0:	2308      	movs	r3, #8
 80157f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80157f4:	2340      	movs	r3, #64	@ 0x40
 80157f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80157f8:	2300      	movs	r3, #0
 80157fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80157fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015800:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8015802:	f107 0308 	add.w	r3, r7, #8
 8015806:	4619      	mov	r1, r3
 8015808:	6878      	ldr	r0, [r7, #4]
 801580a:	f7ff fda2 	bl	8015352 <SDIO_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_HS_SEND_EXT_CSD,SDIO_CMDTIMEOUT);
 801580e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8015812:	2108      	movs	r1, #8
 8015814:	6878      	ldr	r0, [r7, #4]
 8015816:	f000 f807 	bl	8015828 <SDMMC_GetCmdResp1>
 801581a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801581c:	69fb      	ldr	r3, [r7, #28]
}
 801581e:	4618      	mov	r0, r3
 8015820:	3720      	adds	r7, #32
 8015822:	46bd      	mov	sp, r7
 8015824:	bd80      	pop	{r7, pc}
	...

08015828 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8015828:	b580      	push	{r7, lr}
 801582a:	b088      	sub	sp, #32
 801582c:	af00      	add	r7, sp, #0
 801582e:	60f8      	str	r0, [r7, #12]
 8015830:	460b      	mov	r3, r1
 8015832:	607a      	str	r2, [r7, #4]
 8015834:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8015836:	4b70      	ldr	r3, [pc, #448]	@ (80159f8 <SDMMC_GetCmdResp1+0x1d0>)
 8015838:	681b      	ldr	r3, [r3, #0]
 801583a:	4a70      	ldr	r2, [pc, #448]	@ (80159fc <SDMMC_GetCmdResp1+0x1d4>)
 801583c:	fba2 2303 	umull	r2, r3, r2, r3
 8015840:	0a5a      	lsrs	r2, r3, #9
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	fb02 f303 	mul.w	r3, r2, r3
 8015848:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 801584a:	69fb      	ldr	r3, [r7, #28]
 801584c:	1e5a      	subs	r2, r3, #1
 801584e:	61fa      	str	r2, [r7, #28]
 8015850:	2b00      	cmp	r3, #0
 8015852:	d102      	bne.n	801585a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8015854:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8015858:	e0c9      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 801585a:	68fb      	ldr	r3, [r7, #12]
 801585c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801585e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8015860:	69bb      	ldr	r3, [r7, #24]
 8015862:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8015866:	2b00      	cmp	r3, #0
 8015868:	d0ef      	beq.n	801584a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 801586a:	69bb      	ldr	r3, [r7, #24]
 801586c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8015870:	2b00      	cmp	r3, #0
 8015872:	d1ea      	bne.n	801584a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8015874:	68fb      	ldr	r3, [r7, #12]
 8015876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015878:	f003 0304 	and.w	r3, r3, #4
 801587c:	2b00      	cmp	r3, #0
 801587e:	d004      	beq.n	801588a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8015880:	68fb      	ldr	r3, [r7, #12]
 8015882:	2204      	movs	r2, #4
 8015884:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8015886:	2304      	movs	r3, #4
 8015888:	e0b1      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 801588a:	68fb      	ldr	r3, [r7, #12]
 801588c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801588e:	f003 0301 	and.w	r3, r3, #1
 8015892:	2b00      	cmp	r3, #0
 8015894:	d004      	beq.n	80158a0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8015896:	68fb      	ldr	r3, [r7, #12]
 8015898:	2201      	movs	r2, #1
 801589a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801589c:	2301      	movs	r3, #1
 801589e:	e0a6      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80158a0:	68fb      	ldr	r3, [r7, #12]
 80158a2:	22c5      	movs	r2, #197	@ 0xc5
 80158a4:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80158a6:	68f8      	ldr	r0, [r7, #12]
 80158a8:	f7ff fd7d 	bl	80153a6 <SDIO_GetCommandResponse>
 80158ac:	4603      	mov	r3, r0
 80158ae:	461a      	mov	r2, r3
 80158b0:	7afb      	ldrb	r3, [r7, #11]
 80158b2:	4293      	cmp	r3, r2
 80158b4:	d001      	beq.n	80158ba <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80158b6:	2301      	movs	r3, #1
 80158b8:	e099      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80158ba:	2100      	movs	r1, #0
 80158bc:	68f8      	ldr	r0, [r7, #12]
 80158be:	f7ff fd7f 	bl	80153c0 <SDIO_GetResponse>
 80158c2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80158c4:	697a      	ldr	r2, [r7, #20]
 80158c6:	4b4e      	ldr	r3, [pc, #312]	@ (8015a00 <SDMMC_GetCmdResp1+0x1d8>)
 80158c8:	4013      	ands	r3, r2
 80158ca:	2b00      	cmp	r3, #0
 80158cc:	d101      	bne.n	80158d2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80158ce:	2300      	movs	r3, #0
 80158d0:	e08d      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80158d2:	697b      	ldr	r3, [r7, #20]
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	da02      	bge.n	80158de <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80158d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80158dc:	e087      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80158de:	697b      	ldr	r3, [r7, #20]
 80158e0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80158e4:	2b00      	cmp	r3, #0
 80158e6:	d001      	beq.n	80158ec <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80158e8:	2340      	movs	r3, #64	@ 0x40
 80158ea:	e080      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80158ec:	697b      	ldr	r3, [r7, #20]
 80158ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80158f2:	2b00      	cmp	r3, #0
 80158f4:	d001      	beq.n	80158fa <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80158f6:	2380      	movs	r3, #128	@ 0x80
 80158f8:	e079      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80158fa:	697b      	ldr	r3, [r7, #20]
 80158fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8015900:	2b00      	cmp	r3, #0
 8015902:	d002      	beq.n	801590a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8015904:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8015908:	e071      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801590a:	697b      	ldr	r3, [r7, #20]
 801590c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8015910:	2b00      	cmp	r3, #0
 8015912:	d002      	beq.n	801591a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8015914:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015918:	e069      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801591a:	697b      	ldr	r3, [r7, #20]
 801591c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8015920:	2b00      	cmp	r3, #0
 8015922:	d002      	beq.n	801592a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8015924:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015928:	e061      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801592a:	697b      	ldr	r3, [r7, #20]
 801592c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8015930:	2b00      	cmp	r3, #0
 8015932:	d002      	beq.n	801593a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8015934:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8015938:	e059      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801593a:	697b      	ldr	r3, [r7, #20]
 801593c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015940:	2b00      	cmp	r3, #0
 8015942:	d002      	beq.n	801594a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8015944:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8015948:	e051      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 801594a:	697b      	ldr	r3, [r7, #20]
 801594c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8015950:	2b00      	cmp	r3, #0
 8015952:	d002      	beq.n	801595a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8015954:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8015958:	e049      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 801595a:	697b      	ldr	r3, [r7, #20]
 801595c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8015960:	2b00      	cmp	r3, #0
 8015962:	d002      	beq.n	801596a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8015964:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8015968:	e041      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 801596a:	697b      	ldr	r3, [r7, #20]
 801596c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8015970:	2b00      	cmp	r3, #0
 8015972:	d002      	beq.n	801597a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8015974:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8015978:	e039      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 801597a:	697b      	ldr	r3, [r7, #20]
 801597c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8015980:	2b00      	cmp	r3, #0
 8015982:	d002      	beq.n	801598a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8015984:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8015988:	e031      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 801598a:	697b      	ldr	r3, [r7, #20]
 801598c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8015990:	2b00      	cmp	r3, #0
 8015992:	d002      	beq.n	801599a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8015994:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8015998:	e029      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 801599a:	697b      	ldr	r3, [r7, #20]
 801599c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80159a0:	2b00      	cmp	r3, #0
 80159a2:	d002      	beq.n	80159aa <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80159a4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80159a8:	e021      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80159aa:	697b      	ldr	r3, [r7, #20]
 80159ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80159b0:	2b00      	cmp	r3, #0
 80159b2:	d002      	beq.n	80159ba <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80159b4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80159b8:	e019      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80159ba:	697b      	ldr	r3, [r7, #20]
 80159bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d002      	beq.n	80159ca <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80159c4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80159c8:	e011      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80159ca:	697b      	ldr	r3, [r7, #20]
 80159cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80159d0:	2b00      	cmp	r3, #0
 80159d2:	d002      	beq.n	80159da <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80159d4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80159d8:	e009      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80159da:	697b      	ldr	r3, [r7, #20]
 80159dc:	f003 0308 	and.w	r3, r3, #8
 80159e0:	2b00      	cmp	r3, #0
 80159e2:	d002      	beq.n	80159ea <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80159e4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80159e8:	e001      	b.n	80159ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80159ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80159ee:	4618      	mov	r0, r3
 80159f0:	3720      	adds	r7, #32
 80159f2:	46bd      	mov	sp, r7
 80159f4:	bd80      	pop	{r7, pc}
 80159f6:	bf00      	nop
 80159f8:	20000200 	.word	0x20000200
 80159fc:	10624dd3 	.word	0x10624dd3
 8015a00:	fdffe008 	.word	0xfdffe008

08015a04 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8015a04:	b480      	push	{r7}
 8015a06:	b085      	sub	sp, #20
 8015a08:	af00      	add	r7, sp, #0
 8015a0a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8015a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8015a8c <SDMMC_GetCmdResp2+0x88>)
 8015a0e:	681b      	ldr	r3, [r3, #0]
 8015a10:	4a1f      	ldr	r2, [pc, #124]	@ (8015a90 <SDMMC_GetCmdResp2+0x8c>)
 8015a12:	fba2 2303 	umull	r2, r3, r2, r3
 8015a16:	0a5b      	lsrs	r3, r3, #9
 8015a18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8015a1c:	fb02 f303 	mul.w	r3, r2, r3
 8015a20:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8015a22:	68fb      	ldr	r3, [r7, #12]
 8015a24:	1e5a      	subs	r2, r3, #1
 8015a26:	60fa      	str	r2, [r7, #12]
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d102      	bne.n	8015a32 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8015a2c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8015a30:	e026      	b.n	8015a80 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015a36:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8015a38:	68bb      	ldr	r3, [r7, #8]
 8015a3a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8015a3e:	2b00      	cmp	r3, #0
 8015a40:	d0ef      	beq.n	8015a22 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8015a42:	68bb      	ldr	r3, [r7, #8]
 8015a44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8015a48:	2b00      	cmp	r3, #0
 8015a4a:	d1ea      	bne.n	8015a22 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015a50:	f003 0304 	and.w	r3, r3, #4
 8015a54:	2b00      	cmp	r3, #0
 8015a56:	d004      	beq.n	8015a62 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8015a58:	687b      	ldr	r3, [r7, #4]
 8015a5a:	2204      	movs	r2, #4
 8015a5c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8015a5e:	2304      	movs	r3, #4
 8015a60:	e00e      	b.n	8015a80 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015a66:	f003 0301 	and.w	r3, r3, #1
 8015a6a:	2b00      	cmp	r3, #0
 8015a6c:	d004      	beq.n	8015a78 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8015a6e:	687b      	ldr	r3, [r7, #4]
 8015a70:	2201      	movs	r2, #1
 8015a72:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8015a74:	2301      	movs	r3, #1
 8015a76:	e003      	b.n	8015a80 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	22c5      	movs	r2, #197	@ 0xc5
 8015a7c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8015a7e:	2300      	movs	r3, #0
}
 8015a80:	4618      	mov	r0, r3
 8015a82:	3714      	adds	r7, #20
 8015a84:	46bd      	mov	sp, r7
 8015a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a8a:	4770      	bx	lr
 8015a8c:	20000200 	.word	0x20000200
 8015a90:	10624dd3 	.word	0x10624dd3

08015a94 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8015a94:	b480      	push	{r7}
 8015a96:	b085      	sub	sp, #20
 8015a98:	af00      	add	r7, sp, #0
 8015a9a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8015a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8015b08 <SDMMC_GetCmdResp3+0x74>)
 8015a9e:	681b      	ldr	r3, [r3, #0]
 8015aa0:	4a1a      	ldr	r2, [pc, #104]	@ (8015b0c <SDMMC_GetCmdResp3+0x78>)
 8015aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8015aa6:	0a5b      	lsrs	r3, r3, #9
 8015aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8015aac:	fb02 f303 	mul.w	r3, r2, r3
 8015ab0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8015ab2:	68fb      	ldr	r3, [r7, #12]
 8015ab4:	1e5a      	subs	r2, r3, #1
 8015ab6:	60fa      	str	r2, [r7, #12]
 8015ab8:	2b00      	cmp	r3, #0
 8015aba:	d102      	bne.n	8015ac2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8015abc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8015ac0:	e01b      	b.n	8015afa <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8015ac2:	687b      	ldr	r3, [r7, #4]
 8015ac4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015ac6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8015ac8:	68bb      	ldr	r3, [r7, #8]
 8015aca:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	d0ef      	beq.n	8015ab2 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8015ad2:	68bb      	ldr	r3, [r7, #8]
 8015ad4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d1ea      	bne.n	8015ab2 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015ae0:	f003 0304 	and.w	r3, r3, #4
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	d004      	beq.n	8015af2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	2204      	movs	r2, #4
 8015aec:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8015aee:	2304      	movs	r3, #4
 8015af0:	e003      	b.n	8015afa <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	22c5      	movs	r2, #197	@ 0xc5
 8015af6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8015af8:	2300      	movs	r3, #0
}
 8015afa:	4618      	mov	r0, r3
 8015afc:	3714      	adds	r7, #20
 8015afe:	46bd      	mov	sp, r7
 8015b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b04:	4770      	bx	lr
 8015b06:	bf00      	nop
 8015b08:	20000200 	.word	0x20000200
 8015b0c:	10624dd3 	.word	0x10624dd3

08015b10 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8015b10:	b480      	push	{r7}
 8015b12:	b085      	sub	sp, #20
 8015b14:	af00      	add	r7, sp, #0
 8015b16:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8015b18:	4b11      	ldr	r3, [pc, #68]	@ (8015b60 <SDMMC_GetCmdError+0x50>)
 8015b1a:	681b      	ldr	r3, [r3, #0]
 8015b1c:	4a11      	ldr	r2, [pc, #68]	@ (8015b64 <SDMMC_GetCmdError+0x54>)
 8015b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8015b22:	0a5b      	lsrs	r3, r3, #9
 8015b24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8015b28:	fb02 f303 	mul.w	r3, r2, r3
 8015b2c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8015b2e:	68fb      	ldr	r3, [r7, #12]
 8015b30:	1e5a      	subs	r2, r3, #1
 8015b32:	60fa      	str	r2, [r7, #12]
 8015b34:	2b00      	cmp	r3, #0
 8015b36:	d102      	bne.n	8015b3e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8015b38:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8015b3c:	e009      	b.n	8015b52 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015b46:	2b00      	cmp	r3, #0
 8015b48:	d0f1      	beq.n	8015b2e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8015b4a:	687b      	ldr	r3, [r7, #4]
 8015b4c:	22c5      	movs	r2, #197	@ 0xc5
 8015b4e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8015b50:	2300      	movs	r3, #0
}
 8015b52:	4618      	mov	r0, r3
 8015b54:	3714      	adds	r7, #20
 8015b56:	46bd      	mov	sp, r7
 8015b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b5c:	4770      	bx	lr
 8015b5e:	bf00      	nop
 8015b60:	20000200 	.word	0x20000200
 8015b64:	10624dd3 	.word	0x10624dd3

08015b68 <calloc>:
 8015b68:	4b02      	ldr	r3, [pc, #8]	@ (8015b74 <calloc+0xc>)
 8015b6a:	460a      	mov	r2, r1
 8015b6c:	4601      	mov	r1, r0
 8015b6e:	6818      	ldr	r0, [r3, #0]
 8015b70:	f000 b802 	b.w	8015b78 <_calloc_r>
 8015b74:	20000218 	.word	0x20000218

08015b78 <_calloc_r>:
 8015b78:	b570      	push	{r4, r5, r6, lr}
 8015b7a:	fba1 5402 	umull	r5, r4, r1, r2
 8015b7e:	b934      	cbnz	r4, 8015b8e <_calloc_r+0x16>
 8015b80:	4629      	mov	r1, r5
 8015b82:	f000 f83f 	bl	8015c04 <_malloc_r>
 8015b86:	4606      	mov	r6, r0
 8015b88:	b928      	cbnz	r0, 8015b96 <_calloc_r+0x1e>
 8015b8a:	4630      	mov	r0, r6
 8015b8c:	bd70      	pop	{r4, r5, r6, pc}
 8015b8e:	220c      	movs	r2, #12
 8015b90:	6002      	str	r2, [r0, #0]
 8015b92:	2600      	movs	r6, #0
 8015b94:	e7f9      	b.n	8015b8a <_calloc_r+0x12>
 8015b96:	462a      	mov	r2, r5
 8015b98:	4621      	mov	r1, r4
 8015b9a:	f001 fa5f 	bl	801705c <memset>
 8015b9e:	e7f4      	b.n	8015b8a <_calloc_r+0x12>

08015ba0 <malloc>:
 8015ba0:	4b02      	ldr	r3, [pc, #8]	@ (8015bac <malloc+0xc>)
 8015ba2:	4601      	mov	r1, r0
 8015ba4:	6818      	ldr	r0, [r3, #0]
 8015ba6:	f000 b82d 	b.w	8015c04 <_malloc_r>
 8015baa:	bf00      	nop
 8015bac:	20000218 	.word	0x20000218

08015bb0 <free>:
 8015bb0:	4b02      	ldr	r3, [pc, #8]	@ (8015bbc <free+0xc>)
 8015bb2:	4601      	mov	r1, r0
 8015bb4:	6818      	ldr	r0, [r3, #0]
 8015bb6:	f002 b963 	b.w	8017e80 <_free_r>
 8015bba:	bf00      	nop
 8015bbc:	20000218 	.word	0x20000218

08015bc0 <sbrk_aligned>:
 8015bc0:	b570      	push	{r4, r5, r6, lr}
 8015bc2:	4e0f      	ldr	r6, [pc, #60]	@ (8015c00 <sbrk_aligned+0x40>)
 8015bc4:	460c      	mov	r4, r1
 8015bc6:	6831      	ldr	r1, [r6, #0]
 8015bc8:	4605      	mov	r5, r0
 8015bca:	b911      	cbnz	r1, 8015bd2 <sbrk_aligned+0x12>
 8015bcc:	f001 fa9a 	bl	8017104 <_sbrk_r>
 8015bd0:	6030      	str	r0, [r6, #0]
 8015bd2:	4621      	mov	r1, r4
 8015bd4:	4628      	mov	r0, r5
 8015bd6:	f001 fa95 	bl	8017104 <_sbrk_r>
 8015bda:	1c43      	adds	r3, r0, #1
 8015bdc:	d103      	bne.n	8015be6 <sbrk_aligned+0x26>
 8015bde:	f04f 34ff 	mov.w	r4, #4294967295
 8015be2:	4620      	mov	r0, r4
 8015be4:	bd70      	pop	{r4, r5, r6, pc}
 8015be6:	1cc4      	adds	r4, r0, #3
 8015be8:	f024 0403 	bic.w	r4, r4, #3
 8015bec:	42a0      	cmp	r0, r4
 8015bee:	d0f8      	beq.n	8015be2 <sbrk_aligned+0x22>
 8015bf0:	1a21      	subs	r1, r4, r0
 8015bf2:	4628      	mov	r0, r5
 8015bf4:	f001 fa86 	bl	8017104 <_sbrk_r>
 8015bf8:	3001      	adds	r0, #1
 8015bfa:	d1f2      	bne.n	8015be2 <sbrk_aligned+0x22>
 8015bfc:	e7ef      	b.n	8015bde <sbrk_aligned+0x1e>
 8015bfe:	bf00      	nop
 8015c00:	200042ec 	.word	0x200042ec

08015c04 <_malloc_r>:
 8015c04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015c08:	1ccd      	adds	r5, r1, #3
 8015c0a:	f025 0503 	bic.w	r5, r5, #3
 8015c0e:	3508      	adds	r5, #8
 8015c10:	2d0c      	cmp	r5, #12
 8015c12:	bf38      	it	cc
 8015c14:	250c      	movcc	r5, #12
 8015c16:	2d00      	cmp	r5, #0
 8015c18:	4606      	mov	r6, r0
 8015c1a:	db01      	blt.n	8015c20 <_malloc_r+0x1c>
 8015c1c:	42a9      	cmp	r1, r5
 8015c1e:	d904      	bls.n	8015c2a <_malloc_r+0x26>
 8015c20:	230c      	movs	r3, #12
 8015c22:	6033      	str	r3, [r6, #0]
 8015c24:	2000      	movs	r0, #0
 8015c26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015c2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015d00 <_malloc_r+0xfc>
 8015c2e:	f000 f869 	bl	8015d04 <__malloc_lock>
 8015c32:	f8d8 3000 	ldr.w	r3, [r8]
 8015c36:	461c      	mov	r4, r3
 8015c38:	bb44      	cbnz	r4, 8015c8c <_malloc_r+0x88>
 8015c3a:	4629      	mov	r1, r5
 8015c3c:	4630      	mov	r0, r6
 8015c3e:	f7ff ffbf 	bl	8015bc0 <sbrk_aligned>
 8015c42:	1c43      	adds	r3, r0, #1
 8015c44:	4604      	mov	r4, r0
 8015c46:	d158      	bne.n	8015cfa <_malloc_r+0xf6>
 8015c48:	f8d8 4000 	ldr.w	r4, [r8]
 8015c4c:	4627      	mov	r7, r4
 8015c4e:	2f00      	cmp	r7, #0
 8015c50:	d143      	bne.n	8015cda <_malloc_r+0xd6>
 8015c52:	2c00      	cmp	r4, #0
 8015c54:	d04b      	beq.n	8015cee <_malloc_r+0xea>
 8015c56:	6823      	ldr	r3, [r4, #0]
 8015c58:	4639      	mov	r1, r7
 8015c5a:	4630      	mov	r0, r6
 8015c5c:	eb04 0903 	add.w	r9, r4, r3
 8015c60:	f001 fa50 	bl	8017104 <_sbrk_r>
 8015c64:	4581      	cmp	r9, r0
 8015c66:	d142      	bne.n	8015cee <_malloc_r+0xea>
 8015c68:	6821      	ldr	r1, [r4, #0]
 8015c6a:	1a6d      	subs	r5, r5, r1
 8015c6c:	4629      	mov	r1, r5
 8015c6e:	4630      	mov	r0, r6
 8015c70:	f7ff ffa6 	bl	8015bc0 <sbrk_aligned>
 8015c74:	3001      	adds	r0, #1
 8015c76:	d03a      	beq.n	8015cee <_malloc_r+0xea>
 8015c78:	6823      	ldr	r3, [r4, #0]
 8015c7a:	442b      	add	r3, r5
 8015c7c:	6023      	str	r3, [r4, #0]
 8015c7e:	f8d8 3000 	ldr.w	r3, [r8]
 8015c82:	685a      	ldr	r2, [r3, #4]
 8015c84:	bb62      	cbnz	r2, 8015ce0 <_malloc_r+0xdc>
 8015c86:	f8c8 7000 	str.w	r7, [r8]
 8015c8a:	e00f      	b.n	8015cac <_malloc_r+0xa8>
 8015c8c:	6822      	ldr	r2, [r4, #0]
 8015c8e:	1b52      	subs	r2, r2, r5
 8015c90:	d420      	bmi.n	8015cd4 <_malloc_r+0xd0>
 8015c92:	2a0b      	cmp	r2, #11
 8015c94:	d917      	bls.n	8015cc6 <_malloc_r+0xc2>
 8015c96:	1961      	adds	r1, r4, r5
 8015c98:	42a3      	cmp	r3, r4
 8015c9a:	6025      	str	r5, [r4, #0]
 8015c9c:	bf18      	it	ne
 8015c9e:	6059      	strne	r1, [r3, #4]
 8015ca0:	6863      	ldr	r3, [r4, #4]
 8015ca2:	bf08      	it	eq
 8015ca4:	f8c8 1000 	streq.w	r1, [r8]
 8015ca8:	5162      	str	r2, [r4, r5]
 8015caa:	604b      	str	r3, [r1, #4]
 8015cac:	4630      	mov	r0, r6
 8015cae:	f000 f82f 	bl	8015d10 <__malloc_unlock>
 8015cb2:	f104 000b 	add.w	r0, r4, #11
 8015cb6:	1d23      	adds	r3, r4, #4
 8015cb8:	f020 0007 	bic.w	r0, r0, #7
 8015cbc:	1ac2      	subs	r2, r0, r3
 8015cbe:	bf1c      	itt	ne
 8015cc0:	1a1b      	subne	r3, r3, r0
 8015cc2:	50a3      	strne	r3, [r4, r2]
 8015cc4:	e7af      	b.n	8015c26 <_malloc_r+0x22>
 8015cc6:	6862      	ldr	r2, [r4, #4]
 8015cc8:	42a3      	cmp	r3, r4
 8015cca:	bf0c      	ite	eq
 8015ccc:	f8c8 2000 	streq.w	r2, [r8]
 8015cd0:	605a      	strne	r2, [r3, #4]
 8015cd2:	e7eb      	b.n	8015cac <_malloc_r+0xa8>
 8015cd4:	4623      	mov	r3, r4
 8015cd6:	6864      	ldr	r4, [r4, #4]
 8015cd8:	e7ae      	b.n	8015c38 <_malloc_r+0x34>
 8015cda:	463c      	mov	r4, r7
 8015cdc:	687f      	ldr	r7, [r7, #4]
 8015cde:	e7b6      	b.n	8015c4e <_malloc_r+0x4a>
 8015ce0:	461a      	mov	r2, r3
 8015ce2:	685b      	ldr	r3, [r3, #4]
 8015ce4:	42a3      	cmp	r3, r4
 8015ce6:	d1fb      	bne.n	8015ce0 <_malloc_r+0xdc>
 8015ce8:	2300      	movs	r3, #0
 8015cea:	6053      	str	r3, [r2, #4]
 8015cec:	e7de      	b.n	8015cac <_malloc_r+0xa8>
 8015cee:	230c      	movs	r3, #12
 8015cf0:	6033      	str	r3, [r6, #0]
 8015cf2:	4630      	mov	r0, r6
 8015cf4:	f000 f80c 	bl	8015d10 <__malloc_unlock>
 8015cf8:	e794      	b.n	8015c24 <_malloc_r+0x20>
 8015cfa:	6005      	str	r5, [r0, #0]
 8015cfc:	e7d6      	b.n	8015cac <_malloc_r+0xa8>
 8015cfe:	bf00      	nop
 8015d00:	200042f0 	.word	0x200042f0

08015d04 <__malloc_lock>:
 8015d04:	4801      	ldr	r0, [pc, #4]	@ (8015d0c <__malloc_lock+0x8>)
 8015d06:	f001 ba4a 	b.w	801719e <__retarget_lock_acquire_recursive>
 8015d0a:	bf00      	nop
 8015d0c:	20004434 	.word	0x20004434

08015d10 <__malloc_unlock>:
 8015d10:	4801      	ldr	r0, [pc, #4]	@ (8015d18 <__malloc_unlock+0x8>)
 8015d12:	f001 ba45 	b.w	80171a0 <__retarget_lock_release_recursive>
 8015d16:	bf00      	nop
 8015d18:	20004434 	.word	0x20004434

08015d1c <__cvt>:
 8015d1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015d20:	ec57 6b10 	vmov	r6, r7, d0
 8015d24:	2f00      	cmp	r7, #0
 8015d26:	460c      	mov	r4, r1
 8015d28:	4619      	mov	r1, r3
 8015d2a:	463b      	mov	r3, r7
 8015d2c:	bfbb      	ittet	lt
 8015d2e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8015d32:	461f      	movlt	r7, r3
 8015d34:	2300      	movge	r3, #0
 8015d36:	232d      	movlt	r3, #45	@ 0x2d
 8015d38:	700b      	strb	r3, [r1, #0]
 8015d3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015d3c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8015d40:	4691      	mov	r9, r2
 8015d42:	f023 0820 	bic.w	r8, r3, #32
 8015d46:	bfbc      	itt	lt
 8015d48:	4632      	movlt	r2, r6
 8015d4a:	4616      	movlt	r6, r2
 8015d4c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8015d50:	d005      	beq.n	8015d5e <__cvt+0x42>
 8015d52:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8015d56:	d100      	bne.n	8015d5a <__cvt+0x3e>
 8015d58:	3401      	adds	r4, #1
 8015d5a:	2102      	movs	r1, #2
 8015d5c:	e000      	b.n	8015d60 <__cvt+0x44>
 8015d5e:	2103      	movs	r1, #3
 8015d60:	ab03      	add	r3, sp, #12
 8015d62:	9301      	str	r3, [sp, #4]
 8015d64:	ab02      	add	r3, sp, #8
 8015d66:	9300      	str	r3, [sp, #0]
 8015d68:	ec47 6b10 	vmov	d0, r6, r7
 8015d6c:	4653      	mov	r3, sl
 8015d6e:	4622      	mov	r2, r4
 8015d70:	f001 fab6 	bl	80172e0 <_dtoa_r>
 8015d74:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8015d78:	4605      	mov	r5, r0
 8015d7a:	d119      	bne.n	8015db0 <__cvt+0x94>
 8015d7c:	f019 0f01 	tst.w	r9, #1
 8015d80:	d00e      	beq.n	8015da0 <__cvt+0x84>
 8015d82:	eb00 0904 	add.w	r9, r0, r4
 8015d86:	2200      	movs	r2, #0
 8015d88:	2300      	movs	r3, #0
 8015d8a:	4630      	mov	r0, r6
 8015d8c:	4639      	mov	r1, r7
 8015d8e:	f7ea febb 	bl	8000b08 <__aeabi_dcmpeq>
 8015d92:	b108      	cbz	r0, 8015d98 <__cvt+0x7c>
 8015d94:	f8cd 900c 	str.w	r9, [sp, #12]
 8015d98:	2230      	movs	r2, #48	@ 0x30
 8015d9a:	9b03      	ldr	r3, [sp, #12]
 8015d9c:	454b      	cmp	r3, r9
 8015d9e:	d31e      	bcc.n	8015dde <__cvt+0xc2>
 8015da0:	9b03      	ldr	r3, [sp, #12]
 8015da2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015da4:	1b5b      	subs	r3, r3, r5
 8015da6:	4628      	mov	r0, r5
 8015da8:	6013      	str	r3, [r2, #0]
 8015daa:	b004      	add	sp, #16
 8015dac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015db0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8015db4:	eb00 0904 	add.w	r9, r0, r4
 8015db8:	d1e5      	bne.n	8015d86 <__cvt+0x6a>
 8015dba:	7803      	ldrb	r3, [r0, #0]
 8015dbc:	2b30      	cmp	r3, #48	@ 0x30
 8015dbe:	d10a      	bne.n	8015dd6 <__cvt+0xba>
 8015dc0:	2200      	movs	r2, #0
 8015dc2:	2300      	movs	r3, #0
 8015dc4:	4630      	mov	r0, r6
 8015dc6:	4639      	mov	r1, r7
 8015dc8:	f7ea fe9e 	bl	8000b08 <__aeabi_dcmpeq>
 8015dcc:	b918      	cbnz	r0, 8015dd6 <__cvt+0xba>
 8015dce:	f1c4 0401 	rsb	r4, r4, #1
 8015dd2:	f8ca 4000 	str.w	r4, [sl]
 8015dd6:	f8da 3000 	ldr.w	r3, [sl]
 8015dda:	4499      	add	r9, r3
 8015ddc:	e7d3      	b.n	8015d86 <__cvt+0x6a>
 8015dde:	1c59      	adds	r1, r3, #1
 8015de0:	9103      	str	r1, [sp, #12]
 8015de2:	701a      	strb	r2, [r3, #0]
 8015de4:	e7d9      	b.n	8015d9a <__cvt+0x7e>

08015de6 <__exponent>:
 8015de6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015de8:	2900      	cmp	r1, #0
 8015dea:	bfba      	itte	lt
 8015dec:	4249      	neglt	r1, r1
 8015dee:	232d      	movlt	r3, #45	@ 0x2d
 8015df0:	232b      	movge	r3, #43	@ 0x2b
 8015df2:	2909      	cmp	r1, #9
 8015df4:	7002      	strb	r2, [r0, #0]
 8015df6:	7043      	strb	r3, [r0, #1]
 8015df8:	dd29      	ble.n	8015e4e <__exponent+0x68>
 8015dfa:	f10d 0307 	add.w	r3, sp, #7
 8015dfe:	461d      	mov	r5, r3
 8015e00:	270a      	movs	r7, #10
 8015e02:	461a      	mov	r2, r3
 8015e04:	fbb1 f6f7 	udiv	r6, r1, r7
 8015e08:	fb07 1416 	mls	r4, r7, r6, r1
 8015e0c:	3430      	adds	r4, #48	@ 0x30
 8015e0e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8015e12:	460c      	mov	r4, r1
 8015e14:	2c63      	cmp	r4, #99	@ 0x63
 8015e16:	f103 33ff 	add.w	r3, r3, #4294967295
 8015e1a:	4631      	mov	r1, r6
 8015e1c:	dcf1      	bgt.n	8015e02 <__exponent+0x1c>
 8015e1e:	3130      	adds	r1, #48	@ 0x30
 8015e20:	1e94      	subs	r4, r2, #2
 8015e22:	f803 1c01 	strb.w	r1, [r3, #-1]
 8015e26:	1c41      	adds	r1, r0, #1
 8015e28:	4623      	mov	r3, r4
 8015e2a:	42ab      	cmp	r3, r5
 8015e2c:	d30a      	bcc.n	8015e44 <__exponent+0x5e>
 8015e2e:	f10d 0309 	add.w	r3, sp, #9
 8015e32:	1a9b      	subs	r3, r3, r2
 8015e34:	42ac      	cmp	r4, r5
 8015e36:	bf88      	it	hi
 8015e38:	2300      	movhi	r3, #0
 8015e3a:	3302      	adds	r3, #2
 8015e3c:	4403      	add	r3, r0
 8015e3e:	1a18      	subs	r0, r3, r0
 8015e40:	b003      	add	sp, #12
 8015e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015e44:	f813 6b01 	ldrb.w	r6, [r3], #1
 8015e48:	f801 6f01 	strb.w	r6, [r1, #1]!
 8015e4c:	e7ed      	b.n	8015e2a <__exponent+0x44>
 8015e4e:	2330      	movs	r3, #48	@ 0x30
 8015e50:	3130      	adds	r1, #48	@ 0x30
 8015e52:	7083      	strb	r3, [r0, #2]
 8015e54:	70c1      	strb	r1, [r0, #3]
 8015e56:	1d03      	adds	r3, r0, #4
 8015e58:	e7f1      	b.n	8015e3e <__exponent+0x58>
	...

08015e5c <_printf_float>:
 8015e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e60:	b08d      	sub	sp, #52	@ 0x34
 8015e62:	460c      	mov	r4, r1
 8015e64:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8015e68:	4616      	mov	r6, r2
 8015e6a:	461f      	mov	r7, r3
 8015e6c:	4605      	mov	r5, r0
 8015e6e:	f001 f911 	bl	8017094 <_localeconv_r>
 8015e72:	6803      	ldr	r3, [r0, #0]
 8015e74:	9304      	str	r3, [sp, #16]
 8015e76:	4618      	mov	r0, r3
 8015e78:	f7ea fa1a 	bl	80002b0 <strlen>
 8015e7c:	2300      	movs	r3, #0
 8015e7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8015e80:	f8d8 3000 	ldr.w	r3, [r8]
 8015e84:	9005      	str	r0, [sp, #20]
 8015e86:	3307      	adds	r3, #7
 8015e88:	f023 0307 	bic.w	r3, r3, #7
 8015e8c:	f103 0208 	add.w	r2, r3, #8
 8015e90:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015e94:	f8d4 b000 	ldr.w	fp, [r4]
 8015e98:	f8c8 2000 	str.w	r2, [r8]
 8015e9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8015ea0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8015ea4:	9307      	str	r3, [sp, #28]
 8015ea6:	f8cd 8018 	str.w	r8, [sp, #24]
 8015eaa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8015eae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015eb2:	4b9c      	ldr	r3, [pc, #624]	@ (8016124 <_printf_float+0x2c8>)
 8015eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8015eb8:	f7ea fe58 	bl	8000b6c <__aeabi_dcmpun>
 8015ebc:	bb70      	cbnz	r0, 8015f1c <_printf_float+0xc0>
 8015ebe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015ec2:	4b98      	ldr	r3, [pc, #608]	@ (8016124 <_printf_float+0x2c8>)
 8015ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8015ec8:	f7ea fe32 	bl	8000b30 <__aeabi_dcmple>
 8015ecc:	bb30      	cbnz	r0, 8015f1c <_printf_float+0xc0>
 8015ece:	2200      	movs	r2, #0
 8015ed0:	2300      	movs	r3, #0
 8015ed2:	4640      	mov	r0, r8
 8015ed4:	4649      	mov	r1, r9
 8015ed6:	f7ea fe21 	bl	8000b1c <__aeabi_dcmplt>
 8015eda:	b110      	cbz	r0, 8015ee2 <_printf_float+0x86>
 8015edc:	232d      	movs	r3, #45	@ 0x2d
 8015ede:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015ee2:	4a91      	ldr	r2, [pc, #580]	@ (8016128 <_printf_float+0x2cc>)
 8015ee4:	4b91      	ldr	r3, [pc, #580]	@ (801612c <_printf_float+0x2d0>)
 8015ee6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8015eea:	bf8c      	ite	hi
 8015eec:	4690      	movhi	r8, r2
 8015eee:	4698      	movls	r8, r3
 8015ef0:	2303      	movs	r3, #3
 8015ef2:	6123      	str	r3, [r4, #16]
 8015ef4:	f02b 0304 	bic.w	r3, fp, #4
 8015ef8:	6023      	str	r3, [r4, #0]
 8015efa:	f04f 0900 	mov.w	r9, #0
 8015efe:	9700      	str	r7, [sp, #0]
 8015f00:	4633      	mov	r3, r6
 8015f02:	aa0b      	add	r2, sp, #44	@ 0x2c
 8015f04:	4621      	mov	r1, r4
 8015f06:	4628      	mov	r0, r5
 8015f08:	f000 f9d2 	bl	80162b0 <_printf_common>
 8015f0c:	3001      	adds	r0, #1
 8015f0e:	f040 808d 	bne.w	801602c <_printf_float+0x1d0>
 8015f12:	f04f 30ff 	mov.w	r0, #4294967295
 8015f16:	b00d      	add	sp, #52	@ 0x34
 8015f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f1c:	4642      	mov	r2, r8
 8015f1e:	464b      	mov	r3, r9
 8015f20:	4640      	mov	r0, r8
 8015f22:	4649      	mov	r1, r9
 8015f24:	f7ea fe22 	bl	8000b6c <__aeabi_dcmpun>
 8015f28:	b140      	cbz	r0, 8015f3c <_printf_float+0xe0>
 8015f2a:	464b      	mov	r3, r9
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	bfbc      	itt	lt
 8015f30:	232d      	movlt	r3, #45	@ 0x2d
 8015f32:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8015f36:	4a7e      	ldr	r2, [pc, #504]	@ (8016130 <_printf_float+0x2d4>)
 8015f38:	4b7e      	ldr	r3, [pc, #504]	@ (8016134 <_printf_float+0x2d8>)
 8015f3a:	e7d4      	b.n	8015ee6 <_printf_float+0x8a>
 8015f3c:	6863      	ldr	r3, [r4, #4]
 8015f3e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8015f42:	9206      	str	r2, [sp, #24]
 8015f44:	1c5a      	adds	r2, r3, #1
 8015f46:	d13b      	bne.n	8015fc0 <_printf_float+0x164>
 8015f48:	2306      	movs	r3, #6
 8015f4a:	6063      	str	r3, [r4, #4]
 8015f4c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8015f50:	2300      	movs	r3, #0
 8015f52:	6022      	str	r2, [r4, #0]
 8015f54:	9303      	str	r3, [sp, #12]
 8015f56:	ab0a      	add	r3, sp, #40	@ 0x28
 8015f58:	e9cd a301 	strd	sl, r3, [sp, #4]
 8015f5c:	ab09      	add	r3, sp, #36	@ 0x24
 8015f5e:	9300      	str	r3, [sp, #0]
 8015f60:	6861      	ldr	r1, [r4, #4]
 8015f62:	ec49 8b10 	vmov	d0, r8, r9
 8015f66:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8015f6a:	4628      	mov	r0, r5
 8015f6c:	f7ff fed6 	bl	8015d1c <__cvt>
 8015f70:	9b06      	ldr	r3, [sp, #24]
 8015f72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015f74:	2b47      	cmp	r3, #71	@ 0x47
 8015f76:	4680      	mov	r8, r0
 8015f78:	d129      	bne.n	8015fce <_printf_float+0x172>
 8015f7a:	1cc8      	adds	r0, r1, #3
 8015f7c:	db02      	blt.n	8015f84 <_printf_float+0x128>
 8015f7e:	6863      	ldr	r3, [r4, #4]
 8015f80:	4299      	cmp	r1, r3
 8015f82:	dd41      	ble.n	8016008 <_printf_float+0x1ac>
 8015f84:	f1aa 0a02 	sub.w	sl, sl, #2
 8015f88:	fa5f fa8a 	uxtb.w	sl, sl
 8015f8c:	3901      	subs	r1, #1
 8015f8e:	4652      	mov	r2, sl
 8015f90:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8015f94:	9109      	str	r1, [sp, #36]	@ 0x24
 8015f96:	f7ff ff26 	bl	8015de6 <__exponent>
 8015f9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015f9c:	1813      	adds	r3, r2, r0
 8015f9e:	2a01      	cmp	r2, #1
 8015fa0:	4681      	mov	r9, r0
 8015fa2:	6123      	str	r3, [r4, #16]
 8015fa4:	dc02      	bgt.n	8015fac <_printf_float+0x150>
 8015fa6:	6822      	ldr	r2, [r4, #0]
 8015fa8:	07d2      	lsls	r2, r2, #31
 8015faa:	d501      	bpl.n	8015fb0 <_printf_float+0x154>
 8015fac:	3301      	adds	r3, #1
 8015fae:	6123      	str	r3, [r4, #16]
 8015fb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	d0a2      	beq.n	8015efe <_printf_float+0xa2>
 8015fb8:	232d      	movs	r3, #45	@ 0x2d
 8015fba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015fbe:	e79e      	b.n	8015efe <_printf_float+0xa2>
 8015fc0:	9a06      	ldr	r2, [sp, #24]
 8015fc2:	2a47      	cmp	r2, #71	@ 0x47
 8015fc4:	d1c2      	bne.n	8015f4c <_printf_float+0xf0>
 8015fc6:	2b00      	cmp	r3, #0
 8015fc8:	d1c0      	bne.n	8015f4c <_printf_float+0xf0>
 8015fca:	2301      	movs	r3, #1
 8015fcc:	e7bd      	b.n	8015f4a <_printf_float+0xee>
 8015fce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8015fd2:	d9db      	bls.n	8015f8c <_printf_float+0x130>
 8015fd4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8015fd8:	d118      	bne.n	801600c <_printf_float+0x1b0>
 8015fda:	2900      	cmp	r1, #0
 8015fdc:	6863      	ldr	r3, [r4, #4]
 8015fde:	dd0b      	ble.n	8015ff8 <_printf_float+0x19c>
 8015fe0:	6121      	str	r1, [r4, #16]
 8015fe2:	b913      	cbnz	r3, 8015fea <_printf_float+0x18e>
 8015fe4:	6822      	ldr	r2, [r4, #0]
 8015fe6:	07d0      	lsls	r0, r2, #31
 8015fe8:	d502      	bpl.n	8015ff0 <_printf_float+0x194>
 8015fea:	3301      	adds	r3, #1
 8015fec:	440b      	add	r3, r1
 8015fee:	6123      	str	r3, [r4, #16]
 8015ff0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8015ff2:	f04f 0900 	mov.w	r9, #0
 8015ff6:	e7db      	b.n	8015fb0 <_printf_float+0x154>
 8015ff8:	b913      	cbnz	r3, 8016000 <_printf_float+0x1a4>
 8015ffa:	6822      	ldr	r2, [r4, #0]
 8015ffc:	07d2      	lsls	r2, r2, #31
 8015ffe:	d501      	bpl.n	8016004 <_printf_float+0x1a8>
 8016000:	3302      	adds	r3, #2
 8016002:	e7f4      	b.n	8015fee <_printf_float+0x192>
 8016004:	2301      	movs	r3, #1
 8016006:	e7f2      	b.n	8015fee <_printf_float+0x192>
 8016008:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801600c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801600e:	4299      	cmp	r1, r3
 8016010:	db05      	blt.n	801601e <_printf_float+0x1c2>
 8016012:	6823      	ldr	r3, [r4, #0]
 8016014:	6121      	str	r1, [r4, #16]
 8016016:	07d8      	lsls	r0, r3, #31
 8016018:	d5ea      	bpl.n	8015ff0 <_printf_float+0x194>
 801601a:	1c4b      	adds	r3, r1, #1
 801601c:	e7e7      	b.n	8015fee <_printf_float+0x192>
 801601e:	2900      	cmp	r1, #0
 8016020:	bfd4      	ite	le
 8016022:	f1c1 0202 	rsble	r2, r1, #2
 8016026:	2201      	movgt	r2, #1
 8016028:	4413      	add	r3, r2
 801602a:	e7e0      	b.n	8015fee <_printf_float+0x192>
 801602c:	6823      	ldr	r3, [r4, #0]
 801602e:	055a      	lsls	r2, r3, #21
 8016030:	d407      	bmi.n	8016042 <_printf_float+0x1e6>
 8016032:	6923      	ldr	r3, [r4, #16]
 8016034:	4642      	mov	r2, r8
 8016036:	4631      	mov	r1, r6
 8016038:	4628      	mov	r0, r5
 801603a:	47b8      	blx	r7
 801603c:	3001      	adds	r0, #1
 801603e:	d12b      	bne.n	8016098 <_printf_float+0x23c>
 8016040:	e767      	b.n	8015f12 <_printf_float+0xb6>
 8016042:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8016046:	f240 80dd 	bls.w	8016204 <_printf_float+0x3a8>
 801604a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801604e:	2200      	movs	r2, #0
 8016050:	2300      	movs	r3, #0
 8016052:	f7ea fd59 	bl	8000b08 <__aeabi_dcmpeq>
 8016056:	2800      	cmp	r0, #0
 8016058:	d033      	beq.n	80160c2 <_printf_float+0x266>
 801605a:	4a37      	ldr	r2, [pc, #220]	@ (8016138 <_printf_float+0x2dc>)
 801605c:	2301      	movs	r3, #1
 801605e:	4631      	mov	r1, r6
 8016060:	4628      	mov	r0, r5
 8016062:	47b8      	blx	r7
 8016064:	3001      	adds	r0, #1
 8016066:	f43f af54 	beq.w	8015f12 <_printf_float+0xb6>
 801606a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801606e:	4543      	cmp	r3, r8
 8016070:	db02      	blt.n	8016078 <_printf_float+0x21c>
 8016072:	6823      	ldr	r3, [r4, #0]
 8016074:	07d8      	lsls	r0, r3, #31
 8016076:	d50f      	bpl.n	8016098 <_printf_float+0x23c>
 8016078:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801607c:	4631      	mov	r1, r6
 801607e:	4628      	mov	r0, r5
 8016080:	47b8      	blx	r7
 8016082:	3001      	adds	r0, #1
 8016084:	f43f af45 	beq.w	8015f12 <_printf_float+0xb6>
 8016088:	f04f 0900 	mov.w	r9, #0
 801608c:	f108 38ff 	add.w	r8, r8, #4294967295
 8016090:	f104 0a1a 	add.w	sl, r4, #26
 8016094:	45c8      	cmp	r8, r9
 8016096:	dc09      	bgt.n	80160ac <_printf_float+0x250>
 8016098:	6823      	ldr	r3, [r4, #0]
 801609a:	079b      	lsls	r3, r3, #30
 801609c:	f100 8103 	bmi.w	80162a6 <_printf_float+0x44a>
 80160a0:	68e0      	ldr	r0, [r4, #12]
 80160a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80160a4:	4298      	cmp	r0, r3
 80160a6:	bfb8      	it	lt
 80160a8:	4618      	movlt	r0, r3
 80160aa:	e734      	b.n	8015f16 <_printf_float+0xba>
 80160ac:	2301      	movs	r3, #1
 80160ae:	4652      	mov	r2, sl
 80160b0:	4631      	mov	r1, r6
 80160b2:	4628      	mov	r0, r5
 80160b4:	47b8      	blx	r7
 80160b6:	3001      	adds	r0, #1
 80160b8:	f43f af2b 	beq.w	8015f12 <_printf_float+0xb6>
 80160bc:	f109 0901 	add.w	r9, r9, #1
 80160c0:	e7e8      	b.n	8016094 <_printf_float+0x238>
 80160c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	dc39      	bgt.n	801613c <_printf_float+0x2e0>
 80160c8:	4a1b      	ldr	r2, [pc, #108]	@ (8016138 <_printf_float+0x2dc>)
 80160ca:	2301      	movs	r3, #1
 80160cc:	4631      	mov	r1, r6
 80160ce:	4628      	mov	r0, r5
 80160d0:	47b8      	blx	r7
 80160d2:	3001      	adds	r0, #1
 80160d4:	f43f af1d 	beq.w	8015f12 <_printf_float+0xb6>
 80160d8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80160dc:	ea59 0303 	orrs.w	r3, r9, r3
 80160e0:	d102      	bne.n	80160e8 <_printf_float+0x28c>
 80160e2:	6823      	ldr	r3, [r4, #0]
 80160e4:	07d9      	lsls	r1, r3, #31
 80160e6:	d5d7      	bpl.n	8016098 <_printf_float+0x23c>
 80160e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80160ec:	4631      	mov	r1, r6
 80160ee:	4628      	mov	r0, r5
 80160f0:	47b8      	blx	r7
 80160f2:	3001      	adds	r0, #1
 80160f4:	f43f af0d 	beq.w	8015f12 <_printf_float+0xb6>
 80160f8:	f04f 0a00 	mov.w	sl, #0
 80160fc:	f104 0b1a 	add.w	fp, r4, #26
 8016100:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016102:	425b      	negs	r3, r3
 8016104:	4553      	cmp	r3, sl
 8016106:	dc01      	bgt.n	801610c <_printf_float+0x2b0>
 8016108:	464b      	mov	r3, r9
 801610a:	e793      	b.n	8016034 <_printf_float+0x1d8>
 801610c:	2301      	movs	r3, #1
 801610e:	465a      	mov	r2, fp
 8016110:	4631      	mov	r1, r6
 8016112:	4628      	mov	r0, r5
 8016114:	47b8      	blx	r7
 8016116:	3001      	adds	r0, #1
 8016118:	f43f aefb 	beq.w	8015f12 <_printf_float+0xb6>
 801611c:	f10a 0a01 	add.w	sl, sl, #1
 8016120:	e7ee      	b.n	8016100 <_printf_float+0x2a4>
 8016122:	bf00      	nop
 8016124:	7fefffff 	.word	0x7fefffff
 8016128:	0801b0e8 	.word	0x0801b0e8
 801612c:	0801b0e4 	.word	0x0801b0e4
 8016130:	0801b0f0 	.word	0x0801b0f0
 8016134:	0801b0ec 	.word	0x0801b0ec
 8016138:	0801b0f4 	.word	0x0801b0f4
 801613c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801613e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016142:	4553      	cmp	r3, sl
 8016144:	bfa8      	it	ge
 8016146:	4653      	movge	r3, sl
 8016148:	2b00      	cmp	r3, #0
 801614a:	4699      	mov	r9, r3
 801614c:	dc36      	bgt.n	80161bc <_printf_float+0x360>
 801614e:	f04f 0b00 	mov.w	fp, #0
 8016152:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016156:	f104 021a 	add.w	r2, r4, #26
 801615a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801615c:	9306      	str	r3, [sp, #24]
 801615e:	eba3 0309 	sub.w	r3, r3, r9
 8016162:	455b      	cmp	r3, fp
 8016164:	dc31      	bgt.n	80161ca <_printf_float+0x36e>
 8016166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016168:	459a      	cmp	sl, r3
 801616a:	dc3a      	bgt.n	80161e2 <_printf_float+0x386>
 801616c:	6823      	ldr	r3, [r4, #0]
 801616e:	07da      	lsls	r2, r3, #31
 8016170:	d437      	bmi.n	80161e2 <_printf_float+0x386>
 8016172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016174:	ebaa 0903 	sub.w	r9, sl, r3
 8016178:	9b06      	ldr	r3, [sp, #24]
 801617a:	ebaa 0303 	sub.w	r3, sl, r3
 801617e:	4599      	cmp	r9, r3
 8016180:	bfa8      	it	ge
 8016182:	4699      	movge	r9, r3
 8016184:	f1b9 0f00 	cmp.w	r9, #0
 8016188:	dc33      	bgt.n	80161f2 <_printf_float+0x396>
 801618a:	f04f 0800 	mov.w	r8, #0
 801618e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016192:	f104 0b1a 	add.w	fp, r4, #26
 8016196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016198:	ebaa 0303 	sub.w	r3, sl, r3
 801619c:	eba3 0309 	sub.w	r3, r3, r9
 80161a0:	4543      	cmp	r3, r8
 80161a2:	f77f af79 	ble.w	8016098 <_printf_float+0x23c>
 80161a6:	2301      	movs	r3, #1
 80161a8:	465a      	mov	r2, fp
 80161aa:	4631      	mov	r1, r6
 80161ac:	4628      	mov	r0, r5
 80161ae:	47b8      	blx	r7
 80161b0:	3001      	adds	r0, #1
 80161b2:	f43f aeae 	beq.w	8015f12 <_printf_float+0xb6>
 80161b6:	f108 0801 	add.w	r8, r8, #1
 80161ba:	e7ec      	b.n	8016196 <_printf_float+0x33a>
 80161bc:	4642      	mov	r2, r8
 80161be:	4631      	mov	r1, r6
 80161c0:	4628      	mov	r0, r5
 80161c2:	47b8      	blx	r7
 80161c4:	3001      	adds	r0, #1
 80161c6:	d1c2      	bne.n	801614e <_printf_float+0x2f2>
 80161c8:	e6a3      	b.n	8015f12 <_printf_float+0xb6>
 80161ca:	2301      	movs	r3, #1
 80161cc:	4631      	mov	r1, r6
 80161ce:	4628      	mov	r0, r5
 80161d0:	9206      	str	r2, [sp, #24]
 80161d2:	47b8      	blx	r7
 80161d4:	3001      	adds	r0, #1
 80161d6:	f43f ae9c 	beq.w	8015f12 <_printf_float+0xb6>
 80161da:	9a06      	ldr	r2, [sp, #24]
 80161dc:	f10b 0b01 	add.w	fp, fp, #1
 80161e0:	e7bb      	b.n	801615a <_printf_float+0x2fe>
 80161e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80161e6:	4631      	mov	r1, r6
 80161e8:	4628      	mov	r0, r5
 80161ea:	47b8      	blx	r7
 80161ec:	3001      	adds	r0, #1
 80161ee:	d1c0      	bne.n	8016172 <_printf_float+0x316>
 80161f0:	e68f      	b.n	8015f12 <_printf_float+0xb6>
 80161f2:	9a06      	ldr	r2, [sp, #24]
 80161f4:	464b      	mov	r3, r9
 80161f6:	4442      	add	r2, r8
 80161f8:	4631      	mov	r1, r6
 80161fa:	4628      	mov	r0, r5
 80161fc:	47b8      	blx	r7
 80161fe:	3001      	adds	r0, #1
 8016200:	d1c3      	bne.n	801618a <_printf_float+0x32e>
 8016202:	e686      	b.n	8015f12 <_printf_float+0xb6>
 8016204:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016208:	f1ba 0f01 	cmp.w	sl, #1
 801620c:	dc01      	bgt.n	8016212 <_printf_float+0x3b6>
 801620e:	07db      	lsls	r3, r3, #31
 8016210:	d536      	bpl.n	8016280 <_printf_float+0x424>
 8016212:	2301      	movs	r3, #1
 8016214:	4642      	mov	r2, r8
 8016216:	4631      	mov	r1, r6
 8016218:	4628      	mov	r0, r5
 801621a:	47b8      	blx	r7
 801621c:	3001      	adds	r0, #1
 801621e:	f43f ae78 	beq.w	8015f12 <_printf_float+0xb6>
 8016222:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016226:	4631      	mov	r1, r6
 8016228:	4628      	mov	r0, r5
 801622a:	47b8      	blx	r7
 801622c:	3001      	adds	r0, #1
 801622e:	f43f ae70 	beq.w	8015f12 <_printf_float+0xb6>
 8016232:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016236:	2200      	movs	r2, #0
 8016238:	2300      	movs	r3, #0
 801623a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801623e:	f7ea fc63 	bl	8000b08 <__aeabi_dcmpeq>
 8016242:	b9c0      	cbnz	r0, 8016276 <_printf_float+0x41a>
 8016244:	4653      	mov	r3, sl
 8016246:	f108 0201 	add.w	r2, r8, #1
 801624a:	4631      	mov	r1, r6
 801624c:	4628      	mov	r0, r5
 801624e:	47b8      	blx	r7
 8016250:	3001      	adds	r0, #1
 8016252:	d10c      	bne.n	801626e <_printf_float+0x412>
 8016254:	e65d      	b.n	8015f12 <_printf_float+0xb6>
 8016256:	2301      	movs	r3, #1
 8016258:	465a      	mov	r2, fp
 801625a:	4631      	mov	r1, r6
 801625c:	4628      	mov	r0, r5
 801625e:	47b8      	blx	r7
 8016260:	3001      	adds	r0, #1
 8016262:	f43f ae56 	beq.w	8015f12 <_printf_float+0xb6>
 8016266:	f108 0801 	add.w	r8, r8, #1
 801626a:	45d0      	cmp	r8, sl
 801626c:	dbf3      	blt.n	8016256 <_printf_float+0x3fa>
 801626e:	464b      	mov	r3, r9
 8016270:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8016274:	e6df      	b.n	8016036 <_printf_float+0x1da>
 8016276:	f04f 0800 	mov.w	r8, #0
 801627a:	f104 0b1a 	add.w	fp, r4, #26
 801627e:	e7f4      	b.n	801626a <_printf_float+0x40e>
 8016280:	2301      	movs	r3, #1
 8016282:	4642      	mov	r2, r8
 8016284:	e7e1      	b.n	801624a <_printf_float+0x3ee>
 8016286:	2301      	movs	r3, #1
 8016288:	464a      	mov	r2, r9
 801628a:	4631      	mov	r1, r6
 801628c:	4628      	mov	r0, r5
 801628e:	47b8      	blx	r7
 8016290:	3001      	adds	r0, #1
 8016292:	f43f ae3e 	beq.w	8015f12 <_printf_float+0xb6>
 8016296:	f108 0801 	add.w	r8, r8, #1
 801629a:	68e3      	ldr	r3, [r4, #12]
 801629c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801629e:	1a5b      	subs	r3, r3, r1
 80162a0:	4543      	cmp	r3, r8
 80162a2:	dcf0      	bgt.n	8016286 <_printf_float+0x42a>
 80162a4:	e6fc      	b.n	80160a0 <_printf_float+0x244>
 80162a6:	f04f 0800 	mov.w	r8, #0
 80162aa:	f104 0919 	add.w	r9, r4, #25
 80162ae:	e7f4      	b.n	801629a <_printf_float+0x43e>

080162b0 <_printf_common>:
 80162b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80162b4:	4616      	mov	r6, r2
 80162b6:	4698      	mov	r8, r3
 80162b8:	688a      	ldr	r2, [r1, #8]
 80162ba:	690b      	ldr	r3, [r1, #16]
 80162bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80162c0:	4293      	cmp	r3, r2
 80162c2:	bfb8      	it	lt
 80162c4:	4613      	movlt	r3, r2
 80162c6:	6033      	str	r3, [r6, #0]
 80162c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80162cc:	4607      	mov	r7, r0
 80162ce:	460c      	mov	r4, r1
 80162d0:	b10a      	cbz	r2, 80162d6 <_printf_common+0x26>
 80162d2:	3301      	adds	r3, #1
 80162d4:	6033      	str	r3, [r6, #0]
 80162d6:	6823      	ldr	r3, [r4, #0]
 80162d8:	0699      	lsls	r1, r3, #26
 80162da:	bf42      	ittt	mi
 80162dc:	6833      	ldrmi	r3, [r6, #0]
 80162de:	3302      	addmi	r3, #2
 80162e0:	6033      	strmi	r3, [r6, #0]
 80162e2:	6825      	ldr	r5, [r4, #0]
 80162e4:	f015 0506 	ands.w	r5, r5, #6
 80162e8:	d106      	bne.n	80162f8 <_printf_common+0x48>
 80162ea:	f104 0a19 	add.w	sl, r4, #25
 80162ee:	68e3      	ldr	r3, [r4, #12]
 80162f0:	6832      	ldr	r2, [r6, #0]
 80162f2:	1a9b      	subs	r3, r3, r2
 80162f4:	42ab      	cmp	r3, r5
 80162f6:	dc26      	bgt.n	8016346 <_printf_common+0x96>
 80162f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80162fc:	6822      	ldr	r2, [r4, #0]
 80162fe:	3b00      	subs	r3, #0
 8016300:	bf18      	it	ne
 8016302:	2301      	movne	r3, #1
 8016304:	0692      	lsls	r2, r2, #26
 8016306:	d42b      	bmi.n	8016360 <_printf_common+0xb0>
 8016308:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801630c:	4641      	mov	r1, r8
 801630e:	4638      	mov	r0, r7
 8016310:	47c8      	blx	r9
 8016312:	3001      	adds	r0, #1
 8016314:	d01e      	beq.n	8016354 <_printf_common+0xa4>
 8016316:	6823      	ldr	r3, [r4, #0]
 8016318:	6922      	ldr	r2, [r4, #16]
 801631a:	f003 0306 	and.w	r3, r3, #6
 801631e:	2b04      	cmp	r3, #4
 8016320:	bf02      	ittt	eq
 8016322:	68e5      	ldreq	r5, [r4, #12]
 8016324:	6833      	ldreq	r3, [r6, #0]
 8016326:	1aed      	subeq	r5, r5, r3
 8016328:	68a3      	ldr	r3, [r4, #8]
 801632a:	bf0c      	ite	eq
 801632c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016330:	2500      	movne	r5, #0
 8016332:	4293      	cmp	r3, r2
 8016334:	bfc4      	itt	gt
 8016336:	1a9b      	subgt	r3, r3, r2
 8016338:	18ed      	addgt	r5, r5, r3
 801633a:	2600      	movs	r6, #0
 801633c:	341a      	adds	r4, #26
 801633e:	42b5      	cmp	r5, r6
 8016340:	d11a      	bne.n	8016378 <_printf_common+0xc8>
 8016342:	2000      	movs	r0, #0
 8016344:	e008      	b.n	8016358 <_printf_common+0xa8>
 8016346:	2301      	movs	r3, #1
 8016348:	4652      	mov	r2, sl
 801634a:	4641      	mov	r1, r8
 801634c:	4638      	mov	r0, r7
 801634e:	47c8      	blx	r9
 8016350:	3001      	adds	r0, #1
 8016352:	d103      	bne.n	801635c <_printf_common+0xac>
 8016354:	f04f 30ff 	mov.w	r0, #4294967295
 8016358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801635c:	3501      	adds	r5, #1
 801635e:	e7c6      	b.n	80162ee <_printf_common+0x3e>
 8016360:	18e1      	adds	r1, r4, r3
 8016362:	1c5a      	adds	r2, r3, #1
 8016364:	2030      	movs	r0, #48	@ 0x30
 8016366:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801636a:	4422      	add	r2, r4
 801636c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016370:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016374:	3302      	adds	r3, #2
 8016376:	e7c7      	b.n	8016308 <_printf_common+0x58>
 8016378:	2301      	movs	r3, #1
 801637a:	4622      	mov	r2, r4
 801637c:	4641      	mov	r1, r8
 801637e:	4638      	mov	r0, r7
 8016380:	47c8      	blx	r9
 8016382:	3001      	adds	r0, #1
 8016384:	d0e6      	beq.n	8016354 <_printf_common+0xa4>
 8016386:	3601      	adds	r6, #1
 8016388:	e7d9      	b.n	801633e <_printf_common+0x8e>
	...

0801638c <_printf_i>:
 801638c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016390:	7e0f      	ldrb	r7, [r1, #24]
 8016392:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016394:	2f78      	cmp	r7, #120	@ 0x78
 8016396:	4691      	mov	r9, r2
 8016398:	4680      	mov	r8, r0
 801639a:	460c      	mov	r4, r1
 801639c:	469a      	mov	sl, r3
 801639e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80163a2:	d807      	bhi.n	80163b4 <_printf_i+0x28>
 80163a4:	2f62      	cmp	r7, #98	@ 0x62
 80163a6:	d80a      	bhi.n	80163be <_printf_i+0x32>
 80163a8:	2f00      	cmp	r7, #0
 80163aa:	f000 80d1 	beq.w	8016550 <_printf_i+0x1c4>
 80163ae:	2f58      	cmp	r7, #88	@ 0x58
 80163b0:	f000 80b8 	beq.w	8016524 <_printf_i+0x198>
 80163b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80163b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80163bc:	e03a      	b.n	8016434 <_printf_i+0xa8>
 80163be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80163c2:	2b15      	cmp	r3, #21
 80163c4:	d8f6      	bhi.n	80163b4 <_printf_i+0x28>
 80163c6:	a101      	add	r1, pc, #4	@ (adr r1, 80163cc <_printf_i+0x40>)
 80163c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80163cc:	08016425 	.word	0x08016425
 80163d0:	08016439 	.word	0x08016439
 80163d4:	080163b5 	.word	0x080163b5
 80163d8:	080163b5 	.word	0x080163b5
 80163dc:	080163b5 	.word	0x080163b5
 80163e0:	080163b5 	.word	0x080163b5
 80163e4:	08016439 	.word	0x08016439
 80163e8:	080163b5 	.word	0x080163b5
 80163ec:	080163b5 	.word	0x080163b5
 80163f0:	080163b5 	.word	0x080163b5
 80163f4:	080163b5 	.word	0x080163b5
 80163f8:	08016537 	.word	0x08016537
 80163fc:	08016463 	.word	0x08016463
 8016400:	080164f1 	.word	0x080164f1
 8016404:	080163b5 	.word	0x080163b5
 8016408:	080163b5 	.word	0x080163b5
 801640c:	08016559 	.word	0x08016559
 8016410:	080163b5 	.word	0x080163b5
 8016414:	08016463 	.word	0x08016463
 8016418:	080163b5 	.word	0x080163b5
 801641c:	080163b5 	.word	0x080163b5
 8016420:	080164f9 	.word	0x080164f9
 8016424:	6833      	ldr	r3, [r6, #0]
 8016426:	1d1a      	adds	r2, r3, #4
 8016428:	681b      	ldr	r3, [r3, #0]
 801642a:	6032      	str	r2, [r6, #0]
 801642c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016430:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8016434:	2301      	movs	r3, #1
 8016436:	e09c      	b.n	8016572 <_printf_i+0x1e6>
 8016438:	6833      	ldr	r3, [r6, #0]
 801643a:	6820      	ldr	r0, [r4, #0]
 801643c:	1d19      	adds	r1, r3, #4
 801643e:	6031      	str	r1, [r6, #0]
 8016440:	0606      	lsls	r6, r0, #24
 8016442:	d501      	bpl.n	8016448 <_printf_i+0xbc>
 8016444:	681d      	ldr	r5, [r3, #0]
 8016446:	e003      	b.n	8016450 <_printf_i+0xc4>
 8016448:	0645      	lsls	r5, r0, #25
 801644a:	d5fb      	bpl.n	8016444 <_printf_i+0xb8>
 801644c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8016450:	2d00      	cmp	r5, #0
 8016452:	da03      	bge.n	801645c <_printf_i+0xd0>
 8016454:	232d      	movs	r3, #45	@ 0x2d
 8016456:	426d      	negs	r5, r5
 8016458:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801645c:	4858      	ldr	r0, [pc, #352]	@ (80165c0 <_printf_i+0x234>)
 801645e:	230a      	movs	r3, #10
 8016460:	e011      	b.n	8016486 <_printf_i+0xfa>
 8016462:	6821      	ldr	r1, [r4, #0]
 8016464:	6833      	ldr	r3, [r6, #0]
 8016466:	0608      	lsls	r0, r1, #24
 8016468:	f853 5b04 	ldr.w	r5, [r3], #4
 801646c:	d402      	bmi.n	8016474 <_printf_i+0xe8>
 801646e:	0649      	lsls	r1, r1, #25
 8016470:	bf48      	it	mi
 8016472:	b2ad      	uxthmi	r5, r5
 8016474:	2f6f      	cmp	r7, #111	@ 0x6f
 8016476:	4852      	ldr	r0, [pc, #328]	@ (80165c0 <_printf_i+0x234>)
 8016478:	6033      	str	r3, [r6, #0]
 801647a:	bf14      	ite	ne
 801647c:	230a      	movne	r3, #10
 801647e:	2308      	moveq	r3, #8
 8016480:	2100      	movs	r1, #0
 8016482:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8016486:	6866      	ldr	r6, [r4, #4]
 8016488:	60a6      	str	r6, [r4, #8]
 801648a:	2e00      	cmp	r6, #0
 801648c:	db05      	blt.n	801649a <_printf_i+0x10e>
 801648e:	6821      	ldr	r1, [r4, #0]
 8016490:	432e      	orrs	r6, r5
 8016492:	f021 0104 	bic.w	r1, r1, #4
 8016496:	6021      	str	r1, [r4, #0]
 8016498:	d04b      	beq.n	8016532 <_printf_i+0x1a6>
 801649a:	4616      	mov	r6, r2
 801649c:	fbb5 f1f3 	udiv	r1, r5, r3
 80164a0:	fb03 5711 	mls	r7, r3, r1, r5
 80164a4:	5dc7      	ldrb	r7, [r0, r7]
 80164a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80164aa:	462f      	mov	r7, r5
 80164ac:	42bb      	cmp	r3, r7
 80164ae:	460d      	mov	r5, r1
 80164b0:	d9f4      	bls.n	801649c <_printf_i+0x110>
 80164b2:	2b08      	cmp	r3, #8
 80164b4:	d10b      	bne.n	80164ce <_printf_i+0x142>
 80164b6:	6823      	ldr	r3, [r4, #0]
 80164b8:	07df      	lsls	r7, r3, #31
 80164ba:	d508      	bpl.n	80164ce <_printf_i+0x142>
 80164bc:	6923      	ldr	r3, [r4, #16]
 80164be:	6861      	ldr	r1, [r4, #4]
 80164c0:	4299      	cmp	r1, r3
 80164c2:	bfde      	ittt	le
 80164c4:	2330      	movle	r3, #48	@ 0x30
 80164c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80164ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 80164ce:	1b92      	subs	r2, r2, r6
 80164d0:	6122      	str	r2, [r4, #16]
 80164d2:	f8cd a000 	str.w	sl, [sp]
 80164d6:	464b      	mov	r3, r9
 80164d8:	aa03      	add	r2, sp, #12
 80164da:	4621      	mov	r1, r4
 80164dc:	4640      	mov	r0, r8
 80164de:	f7ff fee7 	bl	80162b0 <_printf_common>
 80164e2:	3001      	adds	r0, #1
 80164e4:	d14a      	bne.n	801657c <_printf_i+0x1f0>
 80164e6:	f04f 30ff 	mov.w	r0, #4294967295
 80164ea:	b004      	add	sp, #16
 80164ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80164f0:	6823      	ldr	r3, [r4, #0]
 80164f2:	f043 0320 	orr.w	r3, r3, #32
 80164f6:	6023      	str	r3, [r4, #0]
 80164f8:	4832      	ldr	r0, [pc, #200]	@ (80165c4 <_printf_i+0x238>)
 80164fa:	2778      	movs	r7, #120	@ 0x78
 80164fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8016500:	6823      	ldr	r3, [r4, #0]
 8016502:	6831      	ldr	r1, [r6, #0]
 8016504:	061f      	lsls	r7, r3, #24
 8016506:	f851 5b04 	ldr.w	r5, [r1], #4
 801650a:	d402      	bmi.n	8016512 <_printf_i+0x186>
 801650c:	065f      	lsls	r7, r3, #25
 801650e:	bf48      	it	mi
 8016510:	b2ad      	uxthmi	r5, r5
 8016512:	6031      	str	r1, [r6, #0]
 8016514:	07d9      	lsls	r1, r3, #31
 8016516:	bf44      	itt	mi
 8016518:	f043 0320 	orrmi.w	r3, r3, #32
 801651c:	6023      	strmi	r3, [r4, #0]
 801651e:	b11d      	cbz	r5, 8016528 <_printf_i+0x19c>
 8016520:	2310      	movs	r3, #16
 8016522:	e7ad      	b.n	8016480 <_printf_i+0xf4>
 8016524:	4826      	ldr	r0, [pc, #152]	@ (80165c0 <_printf_i+0x234>)
 8016526:	e7e9      	b.n	80164fc <_printf_i+0x170>
 8016528:	6823      	ldr	r3, [r4, #0]
 801652a:	f023 0320 	bic.w	r3, r3, #32
 801652e:	6023      	str	r3, [r4, #0]
 8016530:	e7f6      	b.n	8016520 <_printf_i+0x194>
 8016532:	4616      	mov	r6, r2
 8016534:	e7bd      	b.n	80164b2 <_printf_i+0x126>
 8016536:	6833      	ldr	r3, [r6, #0]
 8016538:	6825      	ldr	r5, [r4, #0]
 801653a:	6961      	ldr	r1, [r4, #20]
 801653c:	1d18      	adds	r0, r3, #4
 801653e:	6030      	str	r0, [r6, #0]
 8016540:	062e      	lsls	r6, r5, #24
 8016542:	681b      	ldr	r3, [r3, #0]
 8016544:	d501      	bpl.n	801654a <_printf_i+0x1be>
 8016546:	6019      	str	r1, [r3, #0]
 8016548:	e002      	b.n	8016550 <_printf_i+0x1c4>
 801654a:	0668      	lsls	r0, r5, #25
 801654c:	d5fb      	bpl.n	8016546 <_printf_i+0x1ba>
 801654e:	8019      	strh	r1, [r3, #0]
 8016550:	2300      	movs	r3, #0
 8016552:	6123      	str	r3, [r4, #16]
 8016554:	4616      	mov	r6, r2
 8016556:	e7bc      	b.n	80164d2 <_printf_i+0x146>
 8016558:	6833      	ldr	r3, [r6, #0]
 801655a:	1d1a      	adds	r2, r3, #4
 801655c:	6032      	str	r2, [r6, #0]
 801655e:	681e      	ldr	r6, [r3, #0]
 8016560:	6862      	ldr	r2, [r4, #4]
 8016562:	2100      	movs	r1, #0
 8016564:	4630      	mov	r0, r6
 8016566:	f7e9 fe53 	bl	8000210 <memchr>
 801656a:	b108      	cbz	r0, 8016570 <_printf_i+0x1e4>
 801656c:	1b80      	subs	r0, r0, r6
 801656e:	6060      	str	r0, [r4, #4]
 8016570:	6863      	ldr	r3, [r4, #4]
 8016572:	6123      	str	r3, [r4, #16]
 8016574:	2300      	movs	r3, #0
 8016576:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801657a:	e7aa      	b.n	80164d2 <_printf_i+0x146>
 801657c:	6923      	ldr	r3, [r4, #16]
 801657e:	4632      	mov	r2, r6
 8016580:	4649      	mov	r1, r9
 8016582:	4640      	mov	r0, r8
 8016584:	47d0      	blx	sl
 8016586:	3001      	adds	r0, #1
 8016588:	d0ad      	beq.n	80164e6 <_printf_i+0x15a>
 801658a:	6823      	ldr	r3, [r4, #0]
 801658c:	079b      	lsls	r3, r3, #30
 801658e:	d413      	bmi.n	80165b8 <_printf_i+0x22c>
 8016590:	68e0      	ldr	r0, [r4, #12]
 8016592:	9b03      	ldr	r3, [sp, #12]
 8016594:	4298      	cmp	r0, r3
 8016596:	bfb8      	it	lt
 8016598:	4618      	movlt	r0, r3
 801659a:	e7a6      	b.n	80164ea <_printf_i+0x15e>
 801659c:	2301      	movs	r3, #1
 801659e:	4632      	mov	r2, r6
 80165a0:	4649      	mov	r1, r9
 80165a2:	4640      	mov	r0, r8
 80165a4:	47d0      	blx	sl
 80165a6:	3001      	adds	r0, #1
 80165a8:	d09d      	beq.n	80164e6 <_printf_i+0x15a>
 80165aa:	3501      	adds	r5, #1
 80165ac:	68e3      	ldr	r3, [r4, #12]
 80165ae:	9903      	ldr	r1, [sp, #12]
 80165b0:	1a5b      	subs	r3, r3, r1
 80165b2:	42ab      	cmp	r3, r5
 80165b4:	dcf2      	bgt.n	801659c <_printf_i+0x210>
 80165b6:	e7eb      	b.n	8016590 <_printf_i+0x204>
 80165b8:	2500      	movs	r5, #0
 80165ba:	f104 0619 	add.w	r6, r4, #25
 80165be:	e7f5      	b.n	80165ac <_printf_i+0x220>
 80165c0:	0801b0f6 	.word	0x0801b0f6
 80165c4:	0801b107 	.word	0x0801b107

080165c8 <_scanf_float>:
 80165c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165cc:	b087      	sub	sp, #28
 80165ce:	4691      	mov	r9, r2
 80165d0:	9303      	str	r3, [sp, #12]
 80165d2:	688b      	ldr	r3, [r1, #8]
 80165d4:	1e5a      	subs	r2, r3, #1
 80165d6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80165da:	bf81      	itttt	hi
 80165dc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80165e0:	eb03 0b05 	addhi.w	fp, r3, r5
 80165e4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80165e8:	608b      	strhi	r3, [r1, #8]
 80165ea:	680b      	ldr	r3, [r1, #0]
 80165ec:	460a      	mov	r2, r1
 80165ee:	f04f 0500 	mov.w	r5, #0
 80165f2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80165f6:	f842 3b1c 	str.w	r3, [r2], #28
 80165fa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80165fe:	4680      	mov	r8, r0
 8016600:	460c      	mov	r4, r1
 8016602:	bf98      	it	ls
 8016604:	f04f 0b00 	movls.w	fp, #0
 8016608:	9201      	str	r2, [sp, #4]
 801660a:	4616      	mov	r6, r2
 801660c:	46aa      	mov	sl, r5
 801660e:	462f      	mov	r7, r5
 8016610:	9502      	str	r5, [sp, #8]
 8016612:	68a2      	ldr	r2, [r4, #8]
 8016614:	b15a      	cbz	r2, 801662e <_scanf_float+0x66>
 8016616:	f8d9 3000 	ldr.w	r3, [r9]
 801661a:	781b      	ldrb	r3, [r3, #0]
 801661c:	2b4e      	cmp	r3, #78	@ 0x4e
 801661e:	d863      	bhi.n	80166e8 <_scanf_float+0x120>
 8016620:	2b40      	cmp	r3, #64	@ 0x40
 8016622:	d83b      	bhi.n	801669c <_scanf_float+0xd4>
 8016624:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8016628:	b2c8      	uxtb	r0, r1
 801662a:	280e      	cmp	r0, #14
 801662c:	d939      	bls.n	80166a2 <_scanf_float+0xda>
 801662e:	b11f      	cbz	r7, 8016638 <_scanf_float+0x70>
 8016630:	6823      	ldr	r3, [r4, #0]
 8016632:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8016636:	6023      	str	r3, [r4, #0]
 8016638:	f10a 3aff 	add.w	sl, sl, #4294967295
 801663c:	f1ba 0f01 	cmp.w	sl, #1
 8016640:	f200 8114 	bhi.w	801686c <_scanf_float+0x2a4>
 8016644:	9b01      	ldr	r3, [sp, #4]
 8016646:	429e      	cmp	r6, r3
 8016648:	f200 8105 	bhi.w	8016856 <_scanf_float+0x28e>
 801664c:	2001      	movs	r0, #1
 801664e:	b007      	add	sp, #28
 8016650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016654:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8016658:	2a0d      	cmp	r2, #13
 801665a:	d8e8      	bhi.n	801662e <_scanf_float+0x66>
 801665c:	a101      	add	r1, pc, #4	@ (adr r1, 8016664 <_scanf_float+0x9c>)
 801665e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016662:	bf00      	nop
 8016664:	080167ad 	.word	0x080167ad
 8016668:	0801662f 	.word	0x0801662f
 801666c:	0801662f 	.word	0x0801662f
 8016670:	0801662f 	.word	0x0801662f
 8016674:	08016809 	.word	0x08016809
 8016678:	080167e3 	.word	0x080167e3
 801667c:	0801662f 	.word	0x0801662f
 8016680:	0801662f 	.word	0x0801662f
 8016684:	080167bb 	.word	0x080167bb
 8016688:	0801662f 	.word	0x0801662f
 801668c:	0801662f 	.word	0x0801662f
 8016690:	0801662f 	.word	0x0801662f
 8016694:	0801662f 	.word	0x0801662f
 8016698:	08016777 	.word	0x08016777
 801669c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80166a0:	e7da      	b.n	8016658 <_scanf_float+0x90>
 80166a2:	290e      	cmp	r1, #14
 80166a4:	d8c3      	bhi.n	801662e <_scanf_float+0x66>
 80166a6:	a001      	add	r0, pc, #4	@ (adr r0, 80166ac <_scanf_float+0xe4>)
 80166a8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80166ac:	08016767 	.word	0x08016767
 80166b0:	0801662f 	.word	0x0801662f
 80166b4:	08016767 	.word	0x08016767
 80166b8:	080167f7 	.word	0x080167f7
 80166bc:	0801662f 	.word	0x0801662f
 80166c0:	08016709 	.word	0x08016709
 80166c4:	0801674d 	.word	0x0801674d
 80166c8:	0801674d 	.word	0x0801674d
 80166cc:	0801674d 	.word	0x0801674d
 80166d0:	0801674d 	.word	0x0801674d
 80166d4:	0801674d 	.word	0x0801674d
 80166d8:	0801674d 	.word	0x0801674d
 80166dc:	0801674d 	.word	0x0801674d
 80166e0:	0801674d 	.word	0x0801674d
 80166e4:	0801674d 	.word	0x0801674d
 80166e8:	2b6e      	cmp	r3, #110	@ 0x6e
 80166ea:	d809      	bhi.n	8016700 <_scanf_float+0x138>
 80166ec:	2b60      	cmp	r3, #96	@ 0x60
 80166ee:	d8b1      	bhi.n	8016654 <_scanf_float+0x8c>
 80166f0:	2b54      	cmp	r3, #84	@ 0x54
 80166f2:	d07b      	beq.n	80167ec <_scanf_float+0x224>
 80166f4:	2b59      	cmp	r3, #89	@ 0x59
 80166f6:	d19a      	bne.n	801662e <_scanf_float+0x66>
 80166f8:	2d07      	cmp	r5, #7
 80166fa:	d198      	bne.n	801662e <_scanf_float+0x66>
 80166fc:	2508      	movs	r5, #8
 80166fe:	e02f      	b.n	8016760 <_scanf_float+0x198>
 8016700:	2b74      	cmp	r3, #116	@ 0x74
 8016702:	d073      	beq.n	80167ec <_scanf_float+0x224>
 8016704:	2b79      	cmp	r3, #121	@ 0x79
 8016706:	e7f6      	b.n	80166f6 <_scanf_float+0x12e>
 8016708:	6821      	ldr	r1, [r4, #0]
 801670a:	05c8      	lsls	r0, r1, #23
 801670c:	d51e      	bpl.n	801674c <_scanf_float+0x184>
 801670e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8016712:	6021      	str	r1, [r4, #0]
 8016714:	3701      	adds	r7, #1
 8016716:	f1bb 0f00 	cmp.w	fp, #0
 801671a:	d003      	beq.n	8016724 <_scanf_float+0x15c>
 801671c:	3201      	adds	r2, #1
 801671e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8016722:	60a2      	str	r2, [r4, #8]
 8016724:	68a3      	ldr	r3, [r4, #8]
 8016726:	3b01      	subs	r3, #1
 8016728:	60a3      	str	r3, [r4, #8]
 801672a:	6923      	ldr	r3, [r4, #16]
 801672c:	3301      	adds	r3, #1
 801672e:	6123      	str	r3, [r4, #16]
 8016730:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8016734:	3b01      	subs	r3, #1
 8016736:	2b00      	cmp	r3, #0
 8016738:	f8c9 3004 	str.w	r3, [r9, #4]
 801673c:	f340 8082 	ble.w	8016844 <_scanf_float+0x27c>
 8016740:	f8d9 3000 	ldr.w	r3, [r9]
 8016744:	3301      	adds	r3, #1
 8016746:	f8c9 3000 	str.w	r3, [r9]
 801674a:	e762      	b.n	8016612 <_scanf_float+0x4a>
 801674c:	eb1a 0105 	adds.w	r1, sl, r5
 8016750:	f47f af6d 	bne.w	801662e <_scanf_float+0x66>
 8016754:	6822      	ldr	r2, [r4, #0]
 8016756:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801675a:	6022      	str	r2, [r4, #0]
 801675c:	460d      	mov	r5, r1
 801675e:	468a      	mov	sl, r1
 8016760:	f806 3b01 	strb.w	r3, [r6], #1
 8016764:	e7de      	b.n	8016724 <_scanf_float+0x15c>
 8016766:	6822      	ldr	r2, [r4, #0]
 8016768:	0610      	lsls	r0, r2, #24
 801676a:	f57f af60 	bpl.w	801662e <_scanf_float+0x66>
 801676e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8016772:	6022      	str	r2, [r4, #0]
 8016774:	e7f4      	b.n	8016760 <_scanf_float+0x198>
 8016776:	f1ba 0f00 	cmp.w	sl, #0
 801677a:	d10c      	bne.n	8016796 <_scanf_float+0x1ce>
 801677c:	b977      	cbnz	r7, 801679c <_scanf_float+0x1d4>
 801677e:	6822      	ldr	r2, [r4, #0]
 8016780:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8016784:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8016788:	d108      	bne.n	801679c <_scanf_float+0x1d4>
 801678a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801678e:	6022      	str	r2, [r4, #0]
 8016790:	f04f 0a01 	mov.w	sl, #1
 8016794:	e7e4      	b.n	8016760 <_scanf_float+0x198>
 8016796:	f1ba 0f02 	cmp.w	sl, #2
 801679a:	d050      	beq.n	801683e <_scanf_float+0x276>
 801679c:	2d01      	cmp	r5, #1
 801679e:	d002      	beq.n	80167a6 <_scanf_float+0x1de>
 80167a0:	2d04      	cmp	r5, #4
 80167a2:	f47f af44 	bne.w	801662e <_scanf_float+0x66>
 80167a6:	3501      	adds	r5, #1
 80167a8:	b2ed      	uxtb	r5, r5
 80167aa:	e7d9      	b.n	8016760 <_scanf_float+0x198>
 80167ac:	f1ba 0f01 	cmp.w	sl, #1
 80167b0:	f47f af3d 	bne.w	801662e <_scanf_float+0x66>
 80167b4:	f04f 0a02 	mov.w	sl, #2
 80167b8:	e7d2      	b.n	8016760 <_scanf_float+0x198>
 80167ba:	b975      	cbnz	r5, 80167da <_scanf_float+0x212>
 80167bc:	2f00      	cmp	r7, #0
 80167be:	f47f af37 	bne.w	8016630 <_scanf_float+0x68>
 80167c2:	6822      	ldr	r2, [r4, #0]
 80167c4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80167c8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80167cc:	f040 8103 	bne.w	80169d6 <_scanf_float+0x40e>
 80167d0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80167d4:	6022      	str	r2, [r4, #0]
 80167d6:	2501      	movs	r5, #1
 80167d8:	e7c2      	b.n	8016760 <_scanf_float+0x198>
 80167da:	2d03      	cmp	r5, #3
 80167dc:	d0e3      	beq.n	80167a6 <_scanf_float+0x1de>
 80167de:	2d05      	cmp	r5, #5
 80167e0:	e7df      	b.n	80167a2 <_scanf_float+0x1da>
 80167e2:	2d02      	cmp	r5, #2
 80167e4:	f47f af23 	bne.w	801662e <_scanf_float+0x66>
 80167e8:	2503      	movs	r5, #3
 80167ea:	e7b9      	b.n	8016760 <_scanf_float+0x198>
 80167ec:	2d06      	cmp	r5, #6
 80167ee:	f47f af1e 	bne.w	801662e <_scanf_float+0x66>
 80167f2:	2507      	movs	r5, #7
 80167f4:	e7b4      	b.n	8016760 <_scanf_float+0x198>
 80167f6:	6822      	ldr	r2, [r4, #0]
 80167f8:	0591      	lsls	r1, r2, #22
 80167fa:	f57f af18 	bpl.w	801662e <_scanf_float+0x66>
 80167fe:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8016802:	6022      	str	r2, [r4, #0]
 8016804:	9702      	str	r7, [sp, #8]
 8016806:	e7ab      	b.n	8016760 <_scanf_float+0x198>
 8016808:	6822      	ldr	r2, [r4, #0]
 801680a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801680e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8016812:	d005      	beq.n	8016820 <_scanf_float+0x258>
 8016814:	0550      	lsls	r0, r2, #21
 8016816:	f57f af0a 	bpl.w	801662e <_scanf_float+0x66>
 801681a:	2f00      	cmp	r7, #0
 801681c:	f000 80db 	beq.w	80169d6 <_scanf_float+0x40e>
 8016820:	0591      	lsls	r1, r2, #22
 8016822:	bf58      	it	pl
 8016824:	9902      	ldrpl	r1, [sp, #8]
 8016826:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801682a:	bf58      	it	pl
 801682c:	1a79      	subpl	r1, r7, r1
 801682e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8016832:	bf58      	it	pl
 8016834:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8016838:	6022      	str	r2, [r4, #0]
 801683a:	2700      	movs	r7, #0
 801683c:	e790      	b.n	8016760 <_scanf_float+0x198>
 801683e:	f04f 0a03 	mov.w	sl, #3
 8016842:	e78d      	b.n	8016760 <_scanf_float+0x198>
 8016844:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8016848:	4649      	mov	r1, r9
 801684a:	4640      	mov	r0, r8
 801684c:	4798      	blx	r3
 801684e:	2800      	cmp	r0, #0
 8016850:	f43f aedf 	beq.w	8016612 <_scanf_float+0x4a>
 8016854:	e6eb      	b.n	801662e <_scanf_float+0x66>
 8016856:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801685a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801685e:	464a      	mov	r2, r9
 8016860:	4640      	mov	r0, r8
 8016862:	4798      	blx	r3
 8016864:	6923      	ldr	r3, [r4, #16]
 8016866:	3b01      	subs	r3, #1
 8016868:	6123      	str	r3, [r4, #16]
 801686a:	e6eb      	b.n	8016644 <_scanf_float+0x7c>
 801686c:	1e6b      	subs	r3, r5, #1
 801686e:	2b06      	cmp	r3, #6
 8016870:	d824      	bhi.n	80168bc <_scanf_float+0x2f4>
 8016872:	2d02      	cmp	r5, #2
 8016874:	d836      	bhi.n	80168e4 <_scanf_float+0x31c>
 8016876:	9b01      	ldr	r3, [sp, #4]
 8016878:	429e      	cmp	r6, r3
 801687a:	f67f aee7 	bls.w	801664c <_scanf_float+0x84>
 801687e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8016882:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016886:	464a      	mov	r2, r9
 8016888:	4640      	mov	r0, r8
 801688a:	4798      	blx	r3
 801688c:	6923      	ldr	r3, [r4, #16]
 801688e:	3b01      	subs	r3, #1
 8016890:	6123      	str	r3, [r4, #16]
 8016892:	e7f0      	b.n	8016876 <_scanf_float+0x2ae>
 8016894:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8016898:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801689c:	464a      	mov	r2, r9
 801689e:	4640      	mov	r0, r8
 80168a0:	4798      	blx	r3
 80168a2:	6923      	ldr	r3, [r4, #16]
 80168a4:	3b01      	subs	r3, #1
 80168a6:	6123      	str	r3, [r4, #16]
 80168a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80168ac:	fa5f fa8a 	uxtb.w	sl, sl
 80168b0:	f1ba 0f02 	cmp.w	sl, #2
 80168b4:	d1ee      	bne.n	8016894 <_scanf_float+0x2cc>
 80168b6:	3d03      	subs	r5, #3
 80168b8:	b2ed      	uxtb	r5, r5
 80168ba:	1b76      	subs	r6, r6, r5
 80168bc:	6823      	ldr	r3, [r4, #0]
 80168be:	05da      	lsls	r2, r3, #23
 80168c0:	d530      	bpl.n	8016924 <_scanf_float+0x35c>
 80168c2:	055b      	lsls	r3, r3, #21
 80168c4:	d511      	bpl.n	80168ea <_scanf_float+0x322>
 80168c6:	9b01      	ldr	r3, [sp, #4]
 80168c8:	429e      	cmp	r6, r3
 80168ca:	f67f aebf 	bls.w	801664c <_scanf_float+0x84>
 80168ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80168d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80168d6:	464a      	mov	r2, r9
 80168d8:	4640      	mov	r0, r8
 80168da:	4798      	blx	r3
 80168dc:	6923      	ldr	r3, [r4, #16]
 80168de:	3b01      	subs	r3, #1
 80168e0:	6123      	str	r3, [r4, #16]
 80168e2:	e7f0      	b.n	80168c6 <_scanf_float+0x2fe>
 80168e4:	46aa      	mov	sl, r5
 80168e6:	46b3      	mov	fp, r6
 80168e8:	e7de      	b.n	80168a8 <_scanf_float+0x2e0>
 80168ea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80168ee:	6923      	ldr	r3, [r4, #16]
 80168f0:	2965      	cmp	r1, #101	@ 0x65
 80168f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80168f6:	f106 35ff 	add.w	r5, r6, #4294967295
 80168fa:	6123      	str	r3, [r4, #16]
 80168fc:	d00c      	beq.n	8016918 <_scanf_float+0x350>
 80168fe:	2945      	cmp	r1, #69	@ 0x45
 8016900:	d00a      	beq.n	8016918 <_scanf_float+0x350>
 8016902:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8016906:	464a      	mov	r2, r9
 8016908:	4640      	mov	r0, r8
 801690a:	4798      	blx	r3
 801690c:	6923      	ldr	r3, [r4, #16]
 801690e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8016912:	3b01      	subs	r3, #1
 8016914:	1eb5      	subs	r5, r6, #2
 8016916:	6123      	str	r3, [r4, #16]
 8016918:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801691c:	464a      	mov	r2, r9
 801691e:	4640      	mov	r0, r8
 8016920:	4798      	blx	r3
 8016922:	462e      	mov	r6, r5
 8016924:	6822      	ldr	r2, [r4, #0]
 8016926:	f012 0210 	ands.w	r2, r2, #16
 801692a:	d001      	beq.n	8016930 <_scanf_float+0x368>
 801692c:	2000      	movs	r0, #0
 801692e:	e68e      	b.n	801664e <_scanf_float+0x86>
 8016930:	7032      	strb	r2, [r6, #0]
 8016932:	6823      	ldr	r3, [r4, #0]
 8016934:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8016938:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801693c:	d125      	bne.n	801698a <_scanf_float+0x3c2>
 801693e:	9b02      	ldr	r3, [sp, #8]
 8016940:	429f      	cmp	r7, r3
 8016942:	d00a      	beq.n	801695a <_scanf_float+0x392>
 8016944:	1bda      	subs	r2, r3, r7
 8016946:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801694a:	429e      	cmp	r6, r3
 801694c:	bf28      	it	cs
 801694e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8016952:	4922      	ldr	r1, [pc, #136]	@ (80169dc <_scanf_float+0x414>)
 8016954:	4630      	mov	r0, r6
 8016956:	f000 fa6d 	bl	8016e34 <siprintf>
 801695a:	9901      	ldr	r1, [sp, #4]
 801695c:	2200      	movs	r2, #0
 801695e:	4640      	mov	r0, r8
 8016960:	f002 fd86 	bl	8019470 <_strtod_r>
 8016964:	9b03      	ldr	r3, [sp, #12]
 8016966:	6821      	ldr	r1, [r4, #0]
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	f011 0f02 	tst.w	r1, #2
 801696e:	ec57 6b10 	vmov	r6, r7, d0
 8016972:	f103 0204 	add.w	r2, r3, #4
 8016976:	d015      	beq.n	80169a4 <_scanf_float+0x3dc>
 8016978:	9903      	ldr	r1, [sp, #12]
 801697a:	600a      	str	r2, [r1, #0]
 801697c:	681b      	ldr	r3, [r3, #0]
 801697e:	e9c3 6700 	strd	r6, r7, [r3]
 8016982:	68e3      	ldr	r3, [r4, #12]
 8016984:	3301      	adds	r3, #1
 8016986:	60e3      	str	r3, [r4, #12]
 8016988:	e7d0      	b.n	801692c <_scanf_float+0x364>
 801698a:	9b04      	ldr	r3, [sp, #16]
 801698c:	2b00      	cmp	r3, #0
 801698e:	d0e4      	beq.n	801695a <_scanf_float+0x392>
 8016990:	9905      	ldr	r1, [sp, #20]
 8016992:	230a      	movs	r3, #10
 8016994:	3101      	adds	r1, #1
 8016996:	4640      	mov	r0, r8
 8016998:	f002 fdea 	bl	8019570 <_strtol_r>
 801699c:	9b04      	ldr	r3, [sp, #16]
 801699e:	9e05      	ldr	r6, [sp, #20]
 80169a0:	1ac2      	subs	r2, r0, r3
 80169a2:	e7d0      	b.n	8016946 <_scanf_float+0x37e>
 80169a4:	f011 0f04 	tst.w	r1, #4
 80169a8:	9903      	ldr	r1, [sp, #12]
 80169aa:	600a      	str	r2, [r1, #0]
 80169ac:	d1e6      	bne.n	801697c <_scanf_float+0x3b4>
 80169ae:	681d      	ldr	r5, [r3, #0]
 80169b0:	4632      	mov	r2, r6
 80169b2:	463b      	mov	r3, r7
 80169b4:	4630      	mov	r0, r6
 80169b6:	4639      	mov	r1, r7
 80169b8:	f7ea f8d8 	bl	8000b6c <__aeabi_dcmpun>
 80169bc:	b128      	cbz	r0, 80169ca <_scanf_float+0x402>
 80169be:	4808      	ldr	r0, [pc, #32]	@ (80169e0 <_scanf_float+0x418>)
 80169c0:	f000 fbfe 	bl	80171c0 <nanf>
 80169c4:	ed85 0a00 	vstr	s0, [r5]
 80169c8:	e7db      	b.n	8016982 <_scanf_float+0x3ba>
 80169ca:	4630      	mov	r0, r6
 80169cc:	4639      	mov	r1, r7
 80169ce:	f7ea f92b 	bl	8000c28 <__aeabi_d2f>
 80169d2:	6028      	str	r0, [r5, #0]
 80169d4:	e7d5      	b.n	8016982 <_scanf_float+0x3ba>
 80169d6:	2700      	movs	r7, #0
 80169d8:	e62e      	b.n	8016638 <_scanf_float+0x70>
 80169da:	bf00      	nop
 80169dc:	0801b118 	.word	0x0801b118
 80169e0:	0801b259 	.word	0x0801b259

080169e4 <__sflush_r>:
 80169e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80169e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80169ec:	0716      	lsls	r6, r2, #28
 80169ee:	4605      	mov	r5, r0
 80169f0:	460c      	mov	r4, r1
 80169f2:	d454      	bmi.n	8016a9e <__sflush_r+0xba>
 80169f4:	684b      	ldr	r3, [r1, #4]
 80169f6:	2b00      	cmp	r3, #0
 80169f8:	dc02      	bgt.n	8016a00 <__sflush_r+0x1c>
 80169fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	dd48      	ble.n	8016a92 <__sflush_r+0xae>
 8016a00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016a02:	2e00      	cmp	r6, #0
 8016a04:	d045      	beq.n	8016a92 <__sflush_r+0xae>
 8016a06:	2300      	movs	r3, #0
 8016a08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016a0c:	682f      	ldr	r7, [r5, #0]
 8016a0e:	6a21      	ldr	r1, [r4, #32]
 8016a10:	602b      	str	r3, [r5, #0]
 8016a12:	d030      	beq.n	8016a76 <__sflush_r+0x92>
 8016a14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016a16:	89a3      	ldrh	r3, [r4, #12]
 8016a18:	0759      	lsls	r1, r3, #29
 8016a1a:	d505      	bpl.n	8016a28 <__sflush_r+0x44>
 8016a1c:	6863      	ldr	r3, [r4, #4]
 8016a1e:	1ad2      	subs	r2, r2, r3
 8016a20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016a22:	b10b      	cbz	r3, 8016a28 <__sflush_r+0x44>
 8016a24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016a26:	1ad2      	subs	r2, r2, r3
 8016a28:	2300      	movs	r3, #0
 8016a2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016a2c:	6a21      	ldr	r1, [r4, #32]
 8016a2e:	4628      	mov	r0, r5
 8016a30:	47b0      	blx	r6
 8016a32:	1c43      	adds	r3, r0, #1
 8016a34:	89a3      	ldrh	r3, [r4, #12]
 8016a36:	d106      	bne.n	8016a46 <__sflush_r+0x62>
 8016a38:	6829      	ldr	r1, [r5, #0]
 8016a3a:	291d      	cmp	r1, #29
 8016a3c:	d82b      	bhi.n	8016a96 <__sflush_r+0xb2>
 8016a3e:	4a2a      	ldr	r2, [pc, #168]	@ (8016ae8 <__sflush_r+0x104>)
 8016a40:	40ca      	lsrs	r2, r1
 8016a42:	07d6      	lsls	r6, r2, #31
 8016a44:	d527      	bpl.n	8016a96 <__sflush_r+0xb2>
 8016a46:	2200      	movs	r2, #0
 8016a48:	6062      	str	r2, [r4, #4]
 8016a4a:	04d9      	lsls	r1, r3, #19
 8016a4c:	6922      	ldr	r2, [r4, #16]
 8016a4e:	6022      	str	r2, [r4, #0]
 8016a50:	d504      	bpl.n	8016a5c <__sflush_r+0x78>
 8016a52:	1c42      	adds	r2, r0, #1
 8016a54:	d101      	bne.n	8016a5a <__sflush_r+0x76>
 8016a56:	682b      	ldr	r3, [r5, #0]
 8016a58:	b903      	cbnz	r3, 8016a5c <__sflush_r+0x78>
 8016a5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8016a5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016a5e:	602f      	str	r7, [r5, #0]
 8016a60:	b1b9      	cbz	r1, 8016a92 <__sflush_r+0xae>
 8016a62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016a66:	4299      	cmp	r1, r3
 8016a68:	d002      	beq.n	8016a70 <__sflush_r+0x8c>
 8016a6a:	4628      	mov	r0, r5
 8016a6c:	f001 fa08 	bl	8017e80 <_free_r>
 8016a70:	2300      	movs	r3, #0
 8016a72:	6363      	str	r3, [r4, #52]	@ 0x34
 8016a74:	e00d      	b.n	8016a92 <__sflush_r+0xae>
 8016a76:	2301      	movs	r3, #1
 8016a78:	4628      	mov	r0, r5
 8016a7a:	47b0      	blx	r6
 8016a7c:	4602      	mov	r2, r0
 8016a7e:	1c50      	adds	r0, r2, #1
 8016a80:	d1c9      	bne.n	8016a16 <__sflush_r+0x32>
 8016a82:	682b      	ldr	r3, [r5, #0]
 8016a84:	2b00      	cmp	r3, #0
 8016a86:	d0c6      	beq.n	8016a16 <__sflush_r+0x32>
 8016a88:	2b1d      	cmp	r3, #29
 8016a8a:	d001      	beq.n	8016a90 <__sflush_r+0xac>
 8016a8c:	2b16      	cmp	r3, #22
 8016a8e:	d11e      	bne.n	8016ace <__sflush_r+0xea>
 8016a90:	602f      	str	r7, [r5, #0]
 8016a92:	2000      	movs	r0, #0
 8016a94:	e022      	b.n	8016adc <__sflush_r+0xf8>
 8016a96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016a9a:	b21b      	sxth	r3, r3
 8016a9c:	e01b      	b.n	8016ad6 <__sflush_r+0xf2>
 8016a9e:	690f      	ldr	r7, [r1, #16]
 8016aa0:	2f00      	cmp	r7, #0
 8016aa2:	d0f6      	beq.n	8016a92 <__sflush_r+0xae>
 8016aa4:	0793      	lsls	r3, r2, #30
 8016aa6:	680e      	ldr	r6, [r1, #0]
 8016aa8:	bf08      	it	eq
 8016aaa:	694b      	ldreq	r3, [r1, #20]
 8016aac:	600f      	str	r7, [r1, #0]
 8016aae:	bf18      	it	ne
 8016ab0:	2300      	movne	r3, #0
 8016ab2:	eba6 0807 	sub.w	r8, r6, r7
 8016ab6:	608b      	str	r3, [r1, #8]
 8016ab8:	f1b8 0f00 	cmp.w	r8, #0
 8016abc:	dde9      	ble.n	8016a92 <__sflush_r+0xae>
 8016abe:	6a21      	ldr	r1, [r4, #32]
 8016ac0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016ac2:	4643      	mov	r3, r8
 8016ac4:	463a      	mov	r2, r7
 8016ac6:	4628      	mov	r0, r5
 8016ac8:	47b0      	blx	r6
 8016aca:	2800      	cmp	r0, #0
 8016acc:	dc08      	bgt.n	8016ae0 <__sflush_r+0xfc>
 8016ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016ad2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016ad6:	81a3      	strh	r3, [r4, #12]
 8016ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8016adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ae0:	4407      	add	r7, r0
 8016ae2:	eba8 0800 	sub.w	r8, r8, r0
 8016ae6:	e7e7      	b.n	8016ab8 <__sflush_r+0xd4>
 8016ae8:	20400001 	.word	0x20400001

08016aec <_fflush_r>:
 8016aec:	b538      	push	{r3, r4, r5, lr}
 8016aee:	690b      	ldr	r3, [r1, #16]
 8016af0:	4605      	mov	r5, r0
 8016af2:	460c      	mov	r4, r1
 8016af4:	b913      	cbnz	r3, 8016afc <_fflush_r+0x10>
 8016af6:	2500      	movs	r5, #0
 8016af8:	4628      	mov	r0, r5
 8016afa:	bd38      	pop	{r3, r4, r5, pc}
 8016afc:	b118      	cbz	r0, 8016b06 <_fflush_r+0x1a>
 8016afe:	6a03      	ldr	r3, [r0, #32]
 8016b00:	b90b      	cbnz	r3, 8016b06 <_fflush_r+0x1a>
 8016b02:	f000 f8bb 	bl	8016c7c <__sinit>
 8016b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016b0a:	2b00      	cmp	r3, #0
 8016b0c:	d0f3      	beq.n	8016af6 <_fflush_r+0xa>
 8016b0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016b10:	07d0      	lsls	r0, r2, #31
 8016b12:	d404      	bmi.n	8016b1e <_fflush_r+0x32>
 8016b14:	0599      	lsls	r1, r3, #22
 8016b16:	d402      	bmi.n	8016b1e <_fflush_r+0x32>
 8016b18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016b1a:	f000 fb40 	bl	801719e <__retarget_lock_acquire_recursive>
 8016b1e:	4628      	mov	r0, r5
 8016b20:	4621      	mov	r1, r4
 8016b22:	f7ff ff5f 	bl	80169e4 <__sflush_r>
 8016b26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016b28:	07da      	lsls	r2, r3, #31
 8016b2a:	4605      	mov	r5, r0
 8016b2c:	d4e4      	bmi.n	8016af8 <_fflush_r+0xc>
 8016b2e:	89a3      	ldrh	r3, [r4, #12]
 8016b30:	059b      	lsls	r3, r3, #22
 8016b32:	d4e1      	bmi.n	8016af8 <_fflush_r+0xc>
 8016b34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016b36:	f000 fb33 	bl	80171a0 <__retarget_lock_release_recursive>
 8016b3a:	e7dd      	b.n	8016af8 <_fflush_r+0xc>

08016b3c <fflush>:
 8016b3c:	4601      	mov	r1, r0
 8016b3e:	b920      	cbnz	r0, 8016b4a <fflush+0xe>
 8016b40:	4a04      	ldr	r2, [pc, #16]	@ (8016b54 <fflush+0x18>)
 8016b42:	4905      	ldr	r1, [pc, #20]	@ (8016b58 <fflush+0x1c>)
 8016b44:	4805      	ldr	r0, [pc, #20]	@ (8016b5c <fflush+0x20>)
 8016b46:	f000 b8b1 	b.w	8016cac <_fwalk_sglue>
 8016b4a:	4b05      	ldr	r3, [pc, #20]	@ (8016b60 <fflush+0x24>)
 8016b4c:	6818      	ldr	r0, [r3, #0]
 8016b4e:	f7ff bfcd 	b.w	8016aec <_fflush_r>
 8016b52:	bf00      	nop
 8016b54:	2000020c 	.word	0x2000020c
 8016b58:	08016aed 	.word	0x08016aed
 8016b5c:	2000021c 	.word	0x2000021c
 8016b60:	20000218 	.word	0x20000218

08016b64 <std>:
 8016b64:	2300      	movs	r3, #0
 8016b66:	b510      	push	{r4, lr}
 8016b68:	4604      	mov	r4, r0
 8016b6a:	e9c0 3300 	strd	r3, r3, [r0]
 8016b6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016b72:	6083      	str	r3, [r0, #8]
 8016b74:	8181      	strh	r1, [r0, #12]
 8016b76:	6643      	str	r3, [r0, #100]	@ 0x64
 8016b78:	81c2      	strh	r2, [r0, #14]
 8016b7a:	6183      	str	r3, [r0, #24]
 8016b7c:	4619      	mov	r1, r3
 8016b7e:	2208      	movs	r2, #8
 8016b80:	305c      	adds	r0, #92	@ 0x5c
 8016b82:	f000 fa6b 	bl	801705c <memset>
 8016b86:	4b0d      	ldr	r3, [pc, #52]	@ (8016bbc <std+0x58>)
 8016b88:	6263      	str	r3, [r4, #36]	@ 0x24
 8016b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8016bc0 <std+0x5c>)
 8016b8c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8016b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8016bc4 <std+0x60>)
 8016b90:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8016b92:	4b0d      	ldr	r3, [pc, #52]	@ (8016bc8 <std+0x64>)
 8016b94:	6323      	str	r3, [r4, #48]	@ 0x30
 8016b96:	4b0d      	ldr	r3, [pc, #52]	@ (8016bcc <std+0x68>)
 8016b98:	6224      	str	r4, [r4, #32]
 8016b9a:	429c      	cmp	r4, r3
 8016b9c:	d006      	beq.n	8016bac <std+0x48>
 8016b9e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8016ba2:	4294      	cmp	r4, r2
 8016ba4:	d002      	beq.n	8016bac <std+0x48>
 8016ba6:	33d0      	adds	r3, #208	@ 0xd0
 8016ba8:	429c      	cmp	r4, r3
 8016baa:	d105      	bne.n	8016bb8 <std+0x54>
 8016bac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8016bb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016bb4:	f000 baf2 	b.w	801719c <__retarget_lock_init_recursive>
 8016bb8:	bd10      	pop	{r4, pc}
 8016bba:	bf00      	nop
 8016bbc:	08016e79 	.word	0x08016e79
 8016bc0:	08016e9b 	.word	0x08016e9b
 8016bc4:	08016ed3 	.word	0x08016ed3
 8016bc8:	08016ef7 	.word	0x08016ef7
 8016bcc:	200042f4 	.word	0x200042f4

08016bd0 <stdio_exit_handler>:
 8016bd0:	4a02      	ldr	r2, [pc, #8]	@ (8016bdc <stdio_exit_handler+0xc>)
 8016bd2:	4903      	ldr	r1, [pc, #12]	@ (8016be0 <stdio_exit_handler+0x10>)
 8016bd4:	4803      	ldr	r0, [pc, #12]	@ (8016be4 <stdio_exit_handler+0x14>)
 8016bd6:	f000 b869 	b.w	8016cac <_fwalk_sglue>
 8016bda:	bf00      	nop
 8016bdc:	2000020c 	.word	0x2000020c
 8016be0:	08016aed 	.word	0x08016aed
 8016be4:	2000021c 	.word	0x2000021c

08016be8 <cleanup_stdio>:
 8016be8:	6841      	ldr	r1, [r0, #4]
 8016bea:	4b0c      	ldr	r3, [pc, #48]	@ (8016c1c <cleanup_stdio+0x34>)
 8016bec:	4299      	cmp	r1, r3
 8016bee:	b510      	push	{r4, lr}
 8016bf0:	4604      	mov	r4, r0
 8016bf2:	d001      	beq.n	8016bf8 <cleanup_stdio+0x10>
 8016bf4:	f7ff ff7a 	bl	8016aec <_fflush_r>
 8016bf8:	68a1      	ldr	r1, [r4, #8]
 8016bfa:	4b09      	ldr	r3, [pc, #36]	@ (8016c20 <cleanup_stdio+0x38>)
 8016bfc:	4299      	cmp	r1, r3
 8016bfe:	d002      	beq.n	8016c06 <cleanup_stdio+0x1e>
 8016c00:	4620      	mov	r0, r4
 8016c02:	f7ff ff73 	bl	8016aec <_fflush_r>
 8016c06:	68e1      	ldr	r1, [r4, #12]
 8016c08:	4b06      	ldr	r3, [pc, #24]	@ (8016c24 <cleanup_stdio+0x3c>)
 8016c0a:	4299      	cmp	r1, r3
 8016c0c:	d004      	beq.n	8016c18 <cleanup_stdio+0x30>
 8016c0e:	4620      	mov	r0, r4
 8016c10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016c14:	f7ff bf6a 	b.w	8016aec <_fflush_r>
 8016c18:	bd10      	pop	{r4, pc}
 8016c1a:	bf00      	nop
 8016c1c:	200042f4 	.word	0x200042f4
 8016c20:	2000435c 	.word	0x2000435c
 8016c24:	200043c4 	.word	0x200043c4

08016c28 <global_stdio_init.part.0>:
 8016c28:	b510      	push	{r4, lr}
 8016c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8016c58 <global_stdio_init.part.0+0x30>)
 8016c2c:	4c0b      	ldr	r4, [pc, #44]	@ (8016c5c <global_stdio_init.part.0+0x34>)
 8016c2e:	4a0c      	ldr	r2, [pc, #48]	@ (8016c60 <global_stdio_init.part.0+0x38>)
 8016c30:	601a      	str	r2, [r3, #0]
 8016c32:	4620      	mov	r0, r4
 8016c34:	2200      	movs	r2, #0
 8016c36:	2104      	movs	r1, #4
 8016c38:	f7ff ff94 	bl	8016b64 <std>
 8016c3c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8016c40:	2201      	movs	r2, #1
 8016c42:	2109      	movs	r1, #9
 8016c44:	f7ff ff8e 	bl	8016b64 <std>
 8016c48:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8016c4c:	2202      	movs	r2, #2
 8016c4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016c52:	2112      	movs	r1, #18
 8016c54:	f7ff bf86 	b.w	8016b64 <std>
 8016c58:	2000442c 	.word	0x2000442c
 8016c5c:	200042f4 	.word	0x200042f4
 8016c60:	08016bd1 	.word	0x08016bd1

08016c64 <__sfp_lock_acquire>:
 8016c64:	4801      	ldr	r0, [pc, #4]	@ (8016c6c <__sfp_lock_acquire+0x8>)
 8016c66:	f000 ba9a 	b.w	801719e <__retarget_lock_acquire_recursive>
 8016c6a:	bf00      	nop
 8016c6c:	20004435 	.word	0x20004435

08016c70 <__sfp_lock_release>:
 8016c70:	4801      	ldr	r0, [pc, #4]	@ (8016c78 <__sfp_lock_release+0x8>)
 8016c72:	f000 ba95 	b.w	80171a0 <__retarget_lock_release_recursive>
 8016c76:	bf00      	nop
 8016c78:	20004435 	.word	0x20004435

08016c7c <__sinit>:
 8016c7c:	b510      	push	{r4, lr}
 8016c7e:	4604      	mov	r4, r0
 8016c80:	f7ff fff0 	bl	8016c64 <__sfp_lock_acquire>
 8016c84:	6a23      	ldr	r3, [r4, #32]
 8016c86:	b11b      	cbz	r3, 8016c90 <__sinit+0x14>
 8016c88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016c8c:	f7ff bff0 	b.w	8016c70 <__sfp_lock_release>
 8016c90:	4b04      	ldr	r3, [pc, #16]	@ (8016ca4 <__sinit+0x28>)
 8016c92:	6223      	str	r3, [r4, #32]
 8016c94:	4b04      	ldr	r3, [pc, #16]	@ (8016ca8 <__sinit+0x2c>)
 8016c96:	681b      	ldr	r3, [r3, #0]
 8016c98:	2b00      	cmp	r3, #0
 8016c9a:	d1f5      	bne.n	8016c88 <__sinit+0xc>
 8016c9c:	f7ff ffc4 	bl	8016c28 <global_stdio_init.part.0>
 8016ca0:	e7f2      	b.n	8016c88 <__sinit+0xc>
 8016ca2:	bf00      	nop
 8016ca4:	08016be9 	.word	0x08016be9
 8016ca8:	2000442c 	.word	0x2000442c

08016cac <_fwalk_sglue>:
 8016cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016cb0:	4607      	mov	r7, r0
 8016cb2:	4688      	mov	r8, r1
 8016cb4:	4614      	mov	r4, r2
 8016cb6:	2600      	movs	r6, #0
 8016cb8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016cbc:	f1b9 0901 	subs.w	r9, r9, #1
 8016cc0:	d505      	bpl.n	8016cce <_fwalk_sglue+0x22>
 8016cc2:	6824      	ldr	r4, [r4, #0]
 8016cc4:	2c00      	cmp	r4, #0
 8016cc6:	d1f7      	bne.n	8016cb8 <_fwalk_sglue+0xc>
 8016cc8:	4630      	mov	r0, r6
 8016cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016cce:	89ab      	ldrh	r3, [r5, #12]
 8016cd0:	2b01      	cmp	r3, #1
 8016cd2:	d907      	bls.n	8016ce4 <_fwalk_sglue+0x38>
 8016cd4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016cd8:	3301      	adds	r3, #1
 8016cda:	d003      	beq.n	8016ce4 <_fwalk_sglue+0x38>
 8016cdc:	4629      	mov	r1, r5
 8016cde:	4638      	mov	r0, r7
 8016ce0:	47c0      	blx	r8
 8016ce2:	4306      	orrs	r6, r0
 8016ce4:	3568      	adds	r5, #104	@ 0x68
 8016ce6:	e7e9      	b.n	8016cbc <_fwalk_sglue+0x10>

08016ce8 <iprintf>:
 8016ce8:	b40f      	push	{r0, r1, r2, r3}
 8016cea:	b507      	push	{r0, r1, r2, lr}
 8016cec:	4906      	ldr	r1, [pc, #24]	@ (8016d08 <iprintf+0x20>)
 8016cee:	ab04      	add	r3, sp, #16
 8016cf0:	6808      	ldr	r0, [r1, #0]
 8016cf2:	f853 2b04 	ldr.w	r2, [r3], #4
 8016cf6:	6881      	ldr	r1, [r0, #8]
 8016cf8:	9301      	str	r3, [sp, #4]
 8016cfa:	f002 fdbd 	bl	8019878 <_vfiprintf_r>
 8016cfe:	b003      	add	sp, #12
 8016d00:	f85d eb04 	ldr.w	lr, [sp], #4
 8016d04:	b004      	add	sp, #16
 8016d06:	4770      	bx	lr
 8016d08:	20000218 	.word	0x20000218

08016d0c <_puts_r>:
 8016d0c:	6a03      	ldr	r3, [r0, #32]
 8016d0e:	b570      	push	{r4, r5, r6, lr}
 8016d10:	6884      	ldr	r4, [r0, #8]
 8016d12:	4605      	mov	r5, r0
 8016d14:	460e      	mov	r6, r1
 8016d16:	b90b      	cbnz	r3, 8016d1c <_puts_r+0x10>
 8016d18:	f7ff ffb0 	bl	8016c7c <__sinit>
 8016d1c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016d1e:	07db      	lsls	r3, r3, #31
 8016d20:	d405      	bmi.n	8016d2e <_puts_r+0x22>
 8016d22:	89a3      	ldrh	r3, [r4, #12]
 8016d24:	0598      	lsls	r0, r3, #22
 8016d26:	d402      	bmi.n	8016d2e <_puts_r+0x22>
 8016d28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016d2a:	f000 fa38 	bl	801719e <__retarget_lock_acquire_recursive>
 8016d2e:	89a3      	ldrh	r3, [r4, #12]
 8016d30:	0719      	lsls	r1, r3, #28
 8016d32:	d502      	bpl.n	8016d3a <_puts_r+0x2e>
 8016d34:	6923      	ldr	r3, [r4, #16]
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	d135      	bne.n	8016da6 <_puts_r+0x9a>
 8016d3a:	4621      	mov	r1, r4
 8016d3c:	4628      	mov	r0, r5
 8016d3e:	f000 f91d 	bl	8016f7c <__swsetup_r>
 8016d42:	b380      	cbz	r0, 8016da6 <_puts_r+0x9a>
 8016d44:	f04f 35ff 	mov.w	r5, #4294967295
 8016d48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016d4a:	07da      	lsls	r2, r3, #31
 8016d4c:	d405      	bmi.n	8016d5a <_puts_r+0x4e>
 8016d4e:	89a3      	ldrh	r3, [r4, #12]
 8016d50:	059b      	lsls	r3, r3, #22
 8016d52:	d402      	bmi.n	8016d5a <_puts_r+0x4e>
 8016d54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016d56:	f000 fa23 	bl	80171a0 <__retarget_lock_release_recursive>
 8016d5a:	4628      	mov	r0, r5
 8016d5c:	bd70      	pop	{r4, r5, r6, pc}
 8016d5e:	2b00      	cmp	r3, #0
 8016d60:	da04      	bge.n	8016d6c <_puts_r+0x60>
 8016d62:	69a2      	ldr	r2, [r4, #24]
 8016d64:	429a      	cmp	r2, r3
 8016d66:	dc17      	bgt.n	8016d98 <_puts_r+0x8c>
 8016d68:	290a      	cmp	r1, #10
 8016d6a:	d015      	beq.n	8016d98 <_puts_r+0x8c>
 8016d6c:	6823      	ldr	r3, [r4, #0]
 8016d6e:	1c5a      	adds	r2, r3, #1
 8016d70:	6022      	str	r2, [r4, #0]
 8016d72:	7019      	strb	r1, [r3, #0]
 8016d74:	68a3      	ldr	r3, [r4, #8]
 8016d76:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8016d7a:	3b01      	subs	r3, #1
 8016d7c:	60a3      	str	r3, [r4, #8]
 8016d7e:	2900      	cmp	r1, #0
 8016d80:	d1ed      	bne.n	8016d5e <_puts_r+0x52>
 8016d82:	2b00      	cmp	r3, #0
 8016d84:	da11      	bge.n	8016daa <_puts_r+0x9e>
 8016d86:	4622      	mov	r2, r4
 8016d88:	210a      	movs	r1, #10
 8016d8a:	4628      	mov	r0, r5
 8016d8c:	f000 f8b7 	bl	8016efe <__swbuf_r>
 8016d90:	3001      	adds	r0, #1
 8016d92:	d0d7      	beq.n	8016d44 <_puts_r+0x38>
 8016d94:	250a      	movs	r5, #10
 8016d96:	e7d7      	b.n	8016d48 <_puts_r+0x3c>
 8016d98:	4622      	mov	r2, r4
 8016d9a:	4628      	mov	r0, r5
 8016d9c:	f000 f8af 	bl	8016efe <__swbuf_r>
 8016da0:	3001      	adds	r0, #1
 8016da2:	d1e7      	bne.n	8016d74 <_puts_r+0x68>
 8016da4:	e7ce      	b.n	8016d44 <_puts_r+0x38>
 8016da6:	3e01      	subs	r6, #1
 8016da8:	e7e4      	b.n	8016d74 <_puts_r+0x68>
 8016daa:	6823      	ldr	r3, [r4, #0]
 8016dac:	1c5a      	adds	r2, r3, #1
 8016dae:	6022      	str	r2, [r4, #0]
 8016db0:	220a      	movs	r2, #10
 8016db2:	701a      	strb	r2, [r3, #0]
 8016db4:	e7ee      	b.n	8016d94 <_puts_r+0x88>
	...

08016db8 <puts>:
 8016db8:	4b02      	ldr	r3, [pc, #8]	@ (8016dc4 <puts+0xc>)
 8016dba:	4601      	mov	r1, r0
 8016dbc:	6818      	ldr	r0, [r3, #0]
 8016dbe:	f7ff bfa5 	b.w	8016d0c <_puts_r>
 8016dc2:	bf00      	nop
 8016dc4:	20000218 	.word	0x20000218

08016dc8 <sniprintf>:
 8016dc8:	b40c      	push	{r2, r3}
 8016dca:	b530      	push	{r4, r5, lr}
 8016dcc:	4b18      	ldr	r3, [pc, #96]	@ (8016e30 <sniprintf+0x68>)
 8016dce:	1e0c      	subs	r4, r1, #0
 8016dd0:	681d      	ldr	r5, [r3, #0]
 8016dd2:	b09d      	sub	sp, #116	@ 0x74
 8016dd4:	da08      	bge.n	8016de8 <sniprintf+0x20>
 8016dd6:	238b      	movs	r3, #139	@ 0x8b
 8016dd8:	602b      	str	r3, [r5, #0]
 8016dda:	f04f 30ff 	mov.w	r0, #4294967295
 8016dde:	b01d      	add	sp, #116	@ 0x74
 8016de0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016de4:	b002      	add	sp, #8
 8016de6:	4770      	bx	lr
 8016de8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8016dec:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016df0:	f04f 0300 	mov.w	r3, #0
 8016df4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8016df6:	bf14      	ite	ne
 8016df8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016dfc:	4623      	moveq	r3, r4
 8016dfe:	9304      	str	r3, [sp, #16]
 8016e00:	9307      	str	r3, [sp, #28]
 8016e02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016e06:	9002      	str	r0, [sp, #8]
 8016e08:	9006      	str	r0, [sp, #24]
 8016e0a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016e0e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8016e10:	ab21      	add	r3, sp, #132	@ 0x84
 8016e12:	a902      	add	r1, sp, #8
 8016e14:	4628      	mov	r0, r5
 8016e16:	9301      	str	r3, [sp, #4]
 8016e18:	f002 fc08 	bl	801962c <_svfiprintf_r>
 8016e1c:	1c43      	adds	r3, r0, #1
 8016e1e:	bfbc      	itt	lt
 8016e20:	238b      	movlt	r3, #139	@ 0x8b
 8016e22:	602b      	strlt	r3, [r5, #0]
 8016e24:	2c00      	cmp	r4, #0
 8016e26:	d0da      	beq.n	8016dde <sniprintf+0x16>
 8016e28:	9b02      	ldr	r3, [sp, #8]
 8016e2a:	2200      	movs	r2, #0
 8016e2c:	701a      	strb	r2, [r3, #0]
 8016e2e:	e7d6      	b.n	8016dde <sniprintf+0x16>
 8016e30:	20000218 	.word	0x20000218

08016e34 <siprintf>:
 8016e34:	b40e      	push	{r1, r2, r3}
 8016e36:	b510      	push	{r4, lr}
 8016e38:	b09d      	sub	sp, #116	@ 0x74
 8016e3a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8016e3c:	9002      	str	r0, [sp, #8]
 8016e3e:	9006      	str	r0, [sp, #24]
 8016e40:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016e44:	480a      	ldr	r0, [pc, #40]	@ (8016e70 <siprintf+0x3c>)
 8016e46:	9107      	str	r1, [sp, #28]
 8016e48:	9104      	str	r1, [sp, #16]
 8016e4a:	490a      	ldr	r1, [pc, #40]	@ (8016e74 <siprintf+0x40>)
 8016e4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8016e50:	9105      	str	r1, [sp, #20]
 8016e52:	2400      	movs	r4, #0
 8016e54:	a902      	add	r1, sp, #8
 8016e56:	6800      	ldr	r0, [r0, #0]
 8016e58:	9301      	str	r3, [sp, #4]
 8016e5a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8016e5c:	f002 fbe6 	bl	801962c <_svfiprintf_r>
 8016e60:	9b02      	ldr	r3, [sp, #8]
 8016e62:	701c      	strb	r4, [r3, #0]
 8016e64:	b01d      	add	sp, #116	@ 0x74
 8016e66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016e6a:	b003      	add	sp, #12
 8016e6c:	4770      	bx	lr
 8016e6e:	bf00      	nop
 8016e70:	20000218 	.word	0x20000218
 8016e74:	ffff0208 	.word	0xffff0208

08016e78 <__sread>:
 8016e78:	b510      	push	{r4, lr}
 8016e7a:	460c      	mov	r4, r1
 8016e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016e80:	f000 f92e 	bl	80170e0 <_read_r>
 8016e84:	2800      	cmp	r0, #0
 8016e86:	bfab      	itete	ge
 8016e88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8016e8a:	89a3      	ldrhlt	r3, [r4, #12]
 8016e8c:	181b      	addge	r3, r3, r0
 8016e8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8016e92:	bfac      	ite	ge
 8016e94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8016e96:	81a3      	strhlt	r3, [r4, #12]
 8016e98:	bd10      	pop	{r4, pc}

08016e9a <__swrite>:
 8016e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e9e:	461f      	mov	r7, r3
 8016ea0:	898b      	ldrh	r3, [r1, #12]
 8016ea2:	05db      	lsls	r3, r3, #23
 8016ea4:	4605      	mov	r5, r0
 8016ea6:	460c      	mov	r4, r1
 8016ea8:	4616      	mov	r6, r2
 8016eaa:	d505      	bpl.n	8016eb8 <__swrite+0x1e>
 8016eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016eb0:	2302      	movs	r3, #2
 8016eb2:	2200      	movs	r2, #0
 8016eb4:	f000 f902 	bl	80170bc <_lseek_r>
 8016eb8:	89a3      	ldrh	r3, [r4, #12]
 8016eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016ebe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8016ec2:	81a3      	strh	r3, [r4, #12]
 8016ec4:	4632      	mov	r2, r6
 8016ec6:	463b      	mov	r3, r7
 8016ec8:	4628      	mov	r0, r5
 8016eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016ece:	f000 b929 	b.w	8017124 <_write_r>

08016ed2 <__sseek>:
 8016ed2:	b510      	push	{r4, lr}
 8016ed4:	460c      	mov	r4, r1
 8016ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016eda:	f000 f8ef 	bl	80170bc <_lseek_r>
 8016ede:	1c43      	adds	r3, r0, #1
 8016ee0:	89a3      	ldrh	r3, [r4, #12]
 8016ee2:	bf15      	itete	ne
 8016ee4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8016ee6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8016eea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8016eee:	81a3      	strheq	r3, [r4, #12]
 8016ef0:	bf18      	it	ne
 8016ef2:	81a3      	strhne	r3, [r4, #12]
 8016ef4:	bd10      	pop	{r4, pc}

08016ef6 <__sclose>:
 8016ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016efa:	f000 b8cf 	b.w	801709c <_close_r>

08016efe <__swbuf_r>:
 8016efe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016f00:	460e      	mov	r6, r1
 8016f02:	4614      	mov	r4, r2
 8016f04:	4605      	mov	r5, r0
 8016f06:	b118      	cbz	r0, 8016f10 <__swbuf_r+0x12>
 8016f08:	6a03      	ldr	r3, [r0, #32]
 8016f0a:	b90b      	cbnz	r3, 8016f10 <__swbuf_r+0x12>
 8016f0c:	f7ff feb6 	bl	8016c7c <__sinit>
 8016f10:	69a3      	ldr	r3, [r4, #24]
 8016f12:	60a3      	str	r3, [r4, #8]
 8016f14:	89a3      	ldrh	r3, [r4, #12]
 8016f16:	071a      	lsls	r2, r3, #28
 8016f18:	d501      	bpl.n	8016f1e <__swbuf_r+0x20>
 8016f1a:	6923      	ldr	r3, [r4, #16]
 8016f1c:	b943      	cbnz	r3, 8016f30 <__swbuf_r+0x32>
 8016f1e:	4621      	mov	r1, r4
 8016f20:	4628      	mov	r0, r5
 8016f22:	f000 f82b 	bl	8016f7c <__swsetup_r>
 8016f26:	b118      	cbz	r0, 8016f30 <__swbuf_r+0x32>
 8016f28:	f04f 37ff 	mov.w	r7, #4294967295
 8016f2c:	4638      	mov	r0, r7
 8016f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016f30:	6823      	ldr	r3, [r4, #0]
 8016f32:	6922      	ldr	r2, [r4, #16]
 8016f34:	1a98      	subs	r0, r3, r2
 8016f36:	6963      	ldr	r3, [r4, #20]
 8016f38:	b2f6      	uxtb	r6, r6
 8016f3a:	4283      	cmp	r3, r0
 8016f3c:	4637      	mov	r7, r6
 8016f3e:	dc05      	bgt.n	8016f4c <__swbuf_r+0x4e>
 8016f40:	4621      	mov	r1, r4
 8016f42:	4628      	mov	r0, r5
 8016f44:	f7ff fdd2 	bl	8016aec <_fflush_r>
 8016f48:	2800      	cmp	r0, #0
 8016f4a:	d1ed      	bne.n	8016f28 <__swbuf_r+0x2a>
 8016f4c:	68a3      	ldr	r3, [r4, #8]
 8016f4e:	3b01      	subs	r3, #1
 8016f50:	60a3      	str	r3, [r4, #8]
 8016f52:	6823      	ldr	r3, [r4, #0]
 8016f54:	1c5a      	adds	r2, r3, #1
 8016f56:	6022      	str	r2, [r4, #0]
 8016f58:	701e      	strb	r6, [r3, #0]
 8016f5a:	6962      	ldr	r2, [r4, #20]
 8016f5c:	1c43      	adds	r3, r0, #1
 8016f5e:	429a      	cmp	r2, r3
 8016f60:	d004      	beq.n	8016f6c <__swbuf_r+0x6e>
 8016f62:	89a3      	ldrh	r3, [r4, #12]
 8016f64:	07db      	lsls	r3, r3, #31
 8016f66:	d5e1      	bpl.n	8016f2c <__swbuf_r+0x2e>
 8016f68:	2e0a      	cmp	r6, #10
 8016f6a:	d1df      	bne.n	8016f2c <__swbuf_r+0x2e>
 8016f6c:	4621      	mov	r1, r4
 8016f6e:	4628      	mov	r0, r5
 8016f70:	f7ff fdbc 	bl	8016aec <_fflush_r>
 8016f74:	2800      	cmp	r0, #0
 8016f76:	d0d9      	beq.n	8016f2c <__swbuf_r+0x2e>
 8016f78:	e7d6      	b.n	8016f28 <__swbuf_r+0x2a>
	...

08016f7c <__swsetup_r>:
 8016f7c:	b538      	push	{r3, r4, r5, lr}
 8016f7e:	4b29      	ldr	r3, [pc, #164]	@ (8017024 <__swsetup_r+0xa8>)
 8016f80:	4605      	mov	r5, r0
 8016f82:	6818      	ldr	r0, [r3, #0]
 8016f84:	460c      	mov	r4, r1
 8016f86:	b118      	cbz	r0, 8016f90 <__swsetup_r+0x14>
 8016f88:	6a03      	ldr	r3, [r0, #32]
 8016f8a:	b90b      	cbnz	r3, 8016f90 <__swsetup_r+0x14>
 8016f8c:	f7ff fe76 	bl	8016c7c <__sinit>
 8016f90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016f94:	0719      	lsls	r1, r3, #28
 8016f96:	d422      	bmi.n	8016fde <__swsetup_r+0x62>
 8016f98:	06da      	lsls	r2, r3, #27
 8016f9a:	d407      	bmi.n	8016fac <__swsetup_r+0x30>
 8016f9c:	2209      	movs	r2, #9
 8016f9e:	602a      	str	r2, [r5, #0]
 8016fa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016fa4:	81a3      	strh	r3, [r4, #12]
 8016fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8016faa:	e033      	b.n	8017014 <__swsetup_r+0x98>
 8016fac:	0758      	lsls	r0, r3, #29
 8016fae:	d512      	bpl.n	8016fd6 <__swsetup_r+0x5a>
 8016fb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016fb2:	b141      	cbz	r1, 8016fc6 <__swsetup_r+0x4a>
 8016fb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016fb8:	4299      	cmp	r1, r3
 8016fba:	d002      	beq.n	8016fc2 <__swsetup_r+0x46>
 8016fbc:	4628      	mov	r0, r5
 8016fbe:	f000 ff5f 	bl	8017e80 <_free_r>
 8016fc2:	2300      	movs	r3, #0
 8016fc4:	6363      	str	r3, [r4, #52]	@ 0x34
 8016fc6:	89a3      	ldrh	r3, [r4, #12]
 8016fc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016fcc:	81a3      	strh	r3, [r4, #12]
 8016fce:	2300      	movs	r3, #0
 8016fd0:	6063      	str	r3, [r4, #4]
 8016fd2:	6923      	ldr	r3, [r4, #16]
 8016fd4:	6023      	str	r3, [r4, #0]
 8016fd6:	89a3      	ldrh	r3, [r4, #12]
 8016fd8:	f043 0308 	orr.w	r3, r3, #8
 8016fdc:	81a3      	strh	r3, [r4, #12]
 8016fde:	6923      	ldr	r3, [r4, #16]
 8016fe0:	b94b      	cbnz	r3, 8016ff6 <__swsetup_r+0x7a>
 8016fe2:	89a3      	ldrh	r3, [r4, #12]
 8016fe4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016fe8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016fec:	d003      	beq.n	8016ff6 <__swsetup_r+0x7a>
 8016fee:	4621      	mov	r1, r4
 8016ff0:	4628      	mov	r0, r5
 8016ff2:	f002 fd7f 	bl	8019af4 <__smakebuf_r>
 8016ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016ffa:	f013 0201 	ands.w	r2, r3, #1
 8016ffe:	d00a      	beq.n	8017016 <__swsetup_r+0x9a>
 8017000:	2200      	movs	r2, #0
 8017002:	60a2      	str	r2, [r4, #8]
 8017004:	6962      	ldr	r2, [r4, #20]
 8017006:	4252      	negs	r2, r2
 8017008:	61a2      	str	r2, [r4, #24]
 801700a:	6922      	ldr	r2, [r4, #16]
 801700c:	b942      	cbnz	r2, 8017020 <__swsetup_r+0xa4>
 801700e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8017012:	d1c5      	bne.n	8016fa0 <__swsetup_r+0x24>
 8017014:	bd38      	pop	{r3, r4, r5, pc}
 8017016:	0799      	lsls	r1, r3, #30
 8017018:	bf58      	it	pl
 801701a:	6962      	ldrpl	r2, [r4, #20]
 801701c:	60a2      	str	r2, [r4, #8]
 801701e:	e7f4      	b.n	801700a <__swsetup_r+0x8e>
 8017020:	2000      	movs	r0, #0
 8017022:	e7f7      	b.n	8017014 <__swsetup_r+0x98>
 8017024:	20000218 	.word	0x20000218

08017028 <memmove>:
 8017028:	4288      	cmp	r0, r1
 801702a:	b510      	push	{r4, lr}
 801702c:	eb01 0402 	add.w	r4, r1, r2
 8017030:	d902      	bls.n	8017038 <memmove+0x10>
 8017032:	4284      	cmp	r4, r0
 8017034:	4623      	mov	r3, r4
 8017036:	d807      	bhi.n	8017048 <memmove+0x20>
 8017038:	1e43      	subs	r3, r0, #1
 801703a:	42a1      	cmp	r1, r4
 801703c:	d008      	beq.n	8017050 <memmove+0x28>
 801703e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017042:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017046:	e7f8      	b.n	801703a <memmove+0x12>
 8017048:	4402      	add	r2, r0
 801704a:	4601      	mov	r1, r0
 801704c:	428a      	cmp	r2, r1
 801704e:	d100      	bne.n	8017052 <memmove+0x2a>
 8017050:	bd10      	pop	{r4, pc}
 8017052:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017056:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801705a:	e7f7      	b.n	801704c <memmove+0x24>

0801705c <memset>:
 801705c:	4402      	add	r2, r0
 801705e:	4603      	mov	r3, r0
 8017060:	4293      	cmp	r3, r2
 8017062:	d100      	bne.n	8017066 <memset+0xa>
 8017064:	4770      	bx	lr
 8017066:	f803 1b01 	strb.w	r1, [r3], #1
 801706a:	e7f9      	b.n	8017060 <memset+0x4>

0801706c <strncat>:
 801706c:	b530      	push	{r4, r5, lr}
 801706e:	4604      	mov	r4, r0
 8017070:	7825      	ldrb	r5, [r4, #0]
 8017072:	4623      	mov	r3, r4
 8017074:	3401      	adds	r4, #1
 8017076:	2d00      	cmp	r5, #0
 8017078:	d1fa      	bne.n	8017070 <strncat+0x4>
 801707a:	3a01      	subs	r2, #1
 801707c:	d304      	bcc.n	8017088 <strncat+0x1c>
 801707e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017082:	f803 4b01 	strb.w	r4, [r3], #1
 8017086:	b904      	cbnz	r4, 801708a <strncat+0x1e>
 8017088:	bd30      	pop	{r4, r5, pc}
 801708a:	2a00      	cmp	r2, #0
 801708c:	d1f5      	bne.n	801707a <strncat+0xe>
 801708e:	701a      	strb	r2, [r3, #0]
 8017090:	e7f3      	b.n	801707a <strncat+0xe>
	...

08017094 <_localeconv_r>:
 8017094:	4800      	ldr	r0, [pc, #0]	@ (8017098 <_localeconv_r+0x4>)
 8017096:	4770      	bx	lr
 8017098:	20000358 	.word	0x20000358

0801709c <_close_r>:
 801709c:	b538      	push	{r3, r4, r5, lr}
 801709e:	4d06      	ldr	r5, [pc, #24]	@ (80170b8 <_close_r+0x1c>)
 80170a0:	2300      	movs	r3, #0
 80170a2:	4604      	mov	r4, r0
 80170a4:	4608      	mov	r0, r1
 80170a6:	602b      	str	r3, [r5, #0]
 80170a8:	f7f5 f838 	bl	800c11c <_close>
 80170ac:	1c43      	adds	r3, r0, #1
 80170ae:	d102      	bne.n	80170b6 <_close_r+0x1a>
 80170b0:	682b      	ldr	r3, [r5, #0]
 80170b2:	b103      	cbz	r3, 80170b6 <_close_r+0x1a>
 80170b4:	6023      	str	r3, [r4, #0]
 80170b6:	bd38      	pop	{r3, r4, r5, pc}
 80170b8:	20004430 	.word	0x20004430

080170bc <_lseek_r>:
 80170bc:	b538      	push	{r3, r4, r5, lr}
 80170be:	4d07      	ldr	r5, [pc, #28]	@ (80170dc <_lseek_r+0x20>)
 80170c0:	4604      	mov	r4, r0
 80170c2:	4608      	mov	r0, r1
 80170c4:	4611      	mov	r1, r2
 80170c6:	2200      	movs	r2, #0
 80170c8:	602a      	str	r2, [r5, #0]
 80170ca:	461a      	mov	r2, r3
 80170cc:	f7f5 f84d 	bl	800c16a <_lseek>
 80170d0:	1c43      	adds	r3, r0, #1
 80170d2:	d102      	bne.n	80170da <_lseek_r+0x1e>
 80170d4:	682b      	ldr	r3, [r5, #0]
 80170d6:	b103      	cbz	r3, 80170da <_lseek_r+0x1e>
 80170d8:	6023      	str	r3, [r4, #0]
 80170da:	bd38      	pop	{r3, r4, r5, pc}
 80170dc:	20004430 	.word	0x20004430

080170e0 <_read_r>:
 80170e0:	b538      	push	{r3, r4, r5, lr}
 80170e2:	4d07      	ldr	r5, [pc, #28]	@ (8017100 <_read_r+0x20>)
 80170e4:	4604      	mov	r4, r0
 80170e6:	4608      	mov	r0, r1
 80170e8:	4611      	mov	r1, r2
 80170ea:	2200      	movs	r2, #0
 80170ec:	602a      	str	r2, [r5, #0]
 80170ee:	461a      	mov	r2, r3
 80170f0:	f7f4 ffdb 	bl	800c0aa <_read>
 80170f4:	1c43      	adds	r3, r0, #1
 80170f6:	d102      	bne.n	80170fe <_read_r+0x1e>
 80170f8:	682b      	ldr	r3, [r5, #0]
 80170fa:	b103      	cbz	r3, 80170fe <_read_r+0x1e>
 80170fc:	6023      	str	r3, [r4, #0]
 80170fe:	bd38      	pop	{r3, r4, r5, pc}
 8017100:	20004430 	.word	0x20004430

08017104 <_sbrk_r>:
 8017104:	b538      	push	{r3, r4, r5, lr}
 8017106:	4d06      	ldr	r5, [pc, #24]	@ (8017120 <_sbrk_r+0x1c>)
 8017108:	2300      	movs	r3, #0
 801710a:	4604      	mov	r4, r0
 801710c:	4608      	mov	r0, r1
 801710e:	602b      	str	r3, [r5, #0]
 8017110:	f7f5 f838 	bl	800c184 <_sbrk>
 8017114:	1c43      	adds	r3, r0, #1
 8017116:	d102      	bne.n	801711e <_sbrk_r+0x1a>
 8017118:	682b      	ldr	r3, [r5, #0]
 801711a:	b103      	cbz	r3, 801711e <_sbrk_r+0x1a>
 801711c:	6023      	str	r3, [r4, #0]
 801711e:	bd38      	pop	{r3, r4, r5, pc}
 8017120:	20004430 	.word	0x20004430

08017124 <_write_r>:
 8017124:	b538      	push	{r3, r4, r5, lr}
 8017126:	4d07      	ldr	r5, [pc, #28]	@ (8017144 <_write_r+0x20>)
 8017128:	4604      	mov	r4, r0
 801712a:	4608      	mov	r0, r1
 801712c:	4611      	mov	r1, r2
 801712e:	2200      	movs	r2, #0
 8017130:	602a      	str	r2, [r5, #0]
 8017132:	461a      	mov	r2, r3
 8017134:	f7f4 ffd6 	bl	800c0e4 <_write>
 8017138:	1c43      	adds	r3, r0, #1
 801713a:	d102      	bne.n	8017142 <_write_r+0x1e>
 801713c:	682b      	ldr	r3, [r5, #0]
 801713e:	b103      	cbz	r3, 8017142 <_write_r+0x1e>
 8017140:	6023      	str	r3, [r4, #0]
 8017142:	bd38      	pop	{r3, r4, r5, pc}
 8017144:	20004430 	.word	0x20004430

08017148 <__errno>:
 8017148:	4b01      	ldr	r3, [pc, #4]	@ (8017150 <__errno+0x8>)
 801714a:	6818      	ldr	r0, [r3, #0]
 801714c:	4770      	bx	lr
 801714e:	bf00      	nop
 8017150:	20000218 	.word	0x20000218

08017154 <__libc_init_array>:
 8017154:	b570      	push	{r4, r5, r6, lr}
 8017156:	4d0d      	ldr	r5, [pc, #52]	@ (801718c <__libc_init_array+0x38>)
 8017158:	4c0d      	ldr	r4, [pc, #52]	@ (8017190 <__libc_init_array+0x3c>)
 801715a:	1b64      	subs	r4, r4, r5
 801715c:	10a4      	asrs	r4, r4, #2
 801715e:	2600      	movs	r6, #0
 8017160:	42a6      	cmp	r6, r4
 8017162:	d109      	bne.n	8017178 <__libc_init_array+0x24>
 8017164:	4d0b      	ldr	r5, [pc, #44]	@ (8017194 <__libc_init_array+0x40>)
 8017166:	4c0c      	ldr	r4, [pc, #48]	@ (8017198 <__libc_init_array+0x44>)
 8017168:	f003 f948 	bl	801a3fc <_init>
 801716c:	1b64      	subs	r4, r4, r5
 801716e:	10a4      	asrs	r4, r4, #2
 8017170:	2600      	movs	r6, #0
 8017172:	42a6      	cmp	r6, r4
 8017174:	d105      	bne.n	8017182 <__libc_init_array+0x2e>
 8017176:	bd70      	pop	{r4, r5, r6, pc}
 8017178:	f855 3b04 	ldr.w	r3, [r5], #4
 801717c:	4798      	blx	r3
 801717e:	3601      	adds	r6, #1
 8017180:	e7ee      	b.n	8017160 <__libc_init_array+0xc>
 8017182:	f855 3b04 	ldr.w	r3, [r5], #4
 8017186:	4798      	blx	r3
 8017188:	3601      	adds	r6, #1
 801718a:	e7f2      	b.n	8017172 <__libc_init_array+0x1e>
 801718c:	0801b514 	.word	0x0801b514
 8017190:	0801b514 	.word	0x0801b514
 8017194:	0801b514 	.word	0x0801b514
 8017198:	0801b518 	.word	0x0801b518

0801719c <__retarget_lock_init_recursive>:
 801719c:	4770      	bx	lr

0801719e <__retarget_lock_acquire_recursive>:
 801719e:	4770      	bx	lr

080171a0 <__retarget_lock_release_recursive>:
 80171a0:	4770      	bx	lr

080171a2 <memcpy>:
 80171a2:	440a      	add	r2, r1
 80171a4:	4291      	cmp	r1, r2
 80171a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80171aa:	d100      	bne.n	80171ae <memcpy+0xc>
 80171ac:	4770      	bx	lr
 80171ae:	b510      	push	{r4, lr}
 80171b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80171b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80171b8:	4291      	cmp	r1, r2
 80171ba:	d1f9      	bne.n	80171b0 <memcpy+0xe>
 80171bc:	bd10      	pop	{r4, pc}
	...

080171c0 <nanf>:
 80171c0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80171c8 <nanf+0x8>
 80171c4:	4770      	bx	lr
 80171c6:	bf00      	nop
 80171c8:	7fc00000 	.word	0x7fc00000

080171cc <quorem>:
 80171cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171d0:	6903      	ldr	r3, [r0, #16]
 80171d2:	690c      	ldr	r4, [r1, #16]
 80171d4:	42a3      	cmp	r3, r4
 80171d6:	4607      	mov	r7, r0
 80171d8:	db7e      	blt.n	80172d8 <quorem+0x10c>
 80171da:	3c01      	subs	r4, #1
 80171dc:	f101 0814 	add.w	r8, r1, #20
 80171e0:	00a3      	lsls	r3, r4, #2
 80171e2:	f100 0514 	add.w	r5, r0, #20
 80171e6:	9300      	str	r3, [sp, #0]
 80171e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80171ec:	9301      	str	r3, [sp, #4]
 80171ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80171f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80171f6:	3301      	adds	r3, #1
 80171f8:	429a      	cmp	r2, r3
 80171fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80171fe:	fbb2 f6f3 	udiv	r6, r2, r3
 8017202:	d32e      	bcc.n	8017262 <quorem+0x96>
 8017204:	f04f 0a00 	mov.w	sl, #0
 8017208:	46c4      	mov	ip, r8
 801720a:	46ae      	mov	lr, r5
 801720c:	46d3      	mov	fp, sl
 801720e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8017212:	b298      	uxth	r0, r3
 8017214:	fb06 a000 	mla	r0, r6, r0, sl
 8017218:	0c02      	lsrs	r2, r0, #16
 801721a:	0c1b      	lsrs	r3, r3, #16
 801721c:	fb06 2303 	mla	r3, r6, r3, r2
 8017220:	f8de 2000 	ldr.w	r2, [lr]
 8017224:	b280      	uxth	r0, r0
 8017226:	b292      	uxth	r2, r2
 8017228:	1a12      	subs	r2, r2, r0
 801722a:	445a      	add	r2, fp
 801722c:	f8de 0000 	ldr.w	r0, [lr]
 8017230:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017234:	b29b      	uxth	r3, r3
 8017236:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801723a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801723e:	b292      	uxth	r2, r2
 8017240:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8017244:	45e1      	cmp	r9, ip
 8017246:	f84e 2b04 	str.w	r2, [lr], #4
 801724a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801724e:	d2de      	bcs.n	801720e <quorem+0x42>
 8017250:	9b00      	ldr	r3, [sp, #0]
 8017252:	58eb      	ldr	r3, [r5, r3]
 8017254:	b92b      	cbnz	r3, 8017262 <quorem+0x96>
 8017256:	9b01      	ldr	r3, [sp, #4]
 8017258:	3b04      	subs	r3, #4
 801725a:	429d      	cmp	r5, r3
 801725c:	461a      	mov	r2, r3
 801725e:	d32f      	bcc.n	80172c0 <quorem+0xf4>
 8017260:	613c      	str	r4, [r7, #16]
 8017262:	4638      	mov	r0, r7
 8017264:	f001 f912 	bl	801848c <__mcmp>
 8017268:	2800      	cmp	r0, #0
 801726a:	db25      	blt.n	80172b8 <quorem+0xec>
 801726c:	4629      	mov	r1, r5
 801726e:	2000      	movs	r0, #0
 8017270:	f858 2b04 	ldr.w	r2, [r8], #4
 8017274:	f8d1 c000 	ldr.w	ip, [r1]
 8017278:	fa1f fe82 	uxth.w	lr, r2
 801727c:	fa1f f38c 	uxth.w	r3, ip
 8017280:	eba3 030e 	sub.w	r3, r3, lr
 8017284:	4403      	add	r3, r0
 8017286:	0c12      	lsrs	r2, r2, #16
 8017288:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801728c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8017290:	b29b      	uxth	r3, r3
 8017292:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017296:	45c1      	cmp	r9, r8
 8017298:	f841 3b04 	str.w	r3, [r1], #4
 801729c:	ea4f 4022 	mov.w	r0, r2, asr #16
 80172a0:	d2e6      	bcs.n	8017270 <quorem+0xa4>
 80172a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80172a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80172aa:	b922      	cbnz	r2, 80172b6 <quorem+0xea>
 80172ac:	3b04      	subs	r3, #4
 80172ae:	429d      	cmp	r5, r3
 80172b0:	461a      	mov	r2, r3
 80172b2:	d30b      	bcc.n	80172cc <quorem+0x100>
 80172b4:	613c      	str	r4, [r7, #16]
 80172b6:	3601      	adds	r6, #1
 80172b8:	4630      	mov	r0, r6
 80172ba:	b003      	add	sp, #12
 80172bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80172c0:	6812      	ldr	r2, [r2, #0]
 80172c2:	3b04      	subs	r3, #4
 80172c4:	2a00      	cmp	r2, #0
 80172c6:	d1cb      	bne.n	8017260 <quorem+0x94>
 80172c8:	3c01      	subs	r4, #1
 80172ca:	e7c6      	b.n	801725a <quorem+0x8e>
 80172cc:	6812      	ldr	r2, [r2, #0]
 80172ce:	3b04      	subs	r3, #4
 80172d0:	2a00      	cmp	r2, #0
 80172d2:	d1ef      	bne.n	80172b4 <quorem+0xe8>
 80172d4:	3c01      	subs	r4, #1
 80172d6:	e7ea      	b.n	80172ae <quorem+0xe2>
 80172d8:	2000      	movs	r0, #0
 80172da:	e7ee      	b.n	80172ba <quorem+0xee>
 80172dc:	0000      	movs	r0, r0
	...

080172e0 <_dtoa_r>:
 80172e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172e4:	69c7      	ldr	r7, [r0, #28]
 80172e6:	b097      	sub	sp, #92	@ 0x5c
 80172e8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80172ec:	ec55 4b10 	vmov	r4, r5, d0
 80172f0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80172f2:	9107      	str	r1, [sp, #28]
 80172f4:	4681      	mov	r9, r0
 80172f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80172f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80172fa:	b97f      	cbnz	r7, 801731c <_dtoa_r+0x3c>
 80172fc:	2010      	movs	r0, #16
 80172fe:	f7fe fc4f 	bl	8015ba0 <malloc>
 8017302:	4602      	mov	r2, r0
 8017304:	f8c9 001c 	str.w	r0, [r9, #28]
 8017308:	b920      	cbnz	r0, 8017314 <_dtoa_r+0x34>
 801730a:	4ba9      	ldr	r3, [pc, #676]	@ (80175b0 <_dtoa_r+0x2d0>)
 801730c:	21ef      	movs	r1, #239	@ 0xef
 801730e:	48a9      	ldr	r0, [pc, #676]	@ (80175b4 <_dtoa_r+0x2d4>)
 8017310:	f002 fc6a 	bl	8019be8 <__assert_func>
 8017314:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8017318:	6007      	str	r7, [r0, #0]
 801731a:	60c7      	str	r7, [r0, #12]
 801731c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017320:	6819      	ldr	r1, [r3, #0]
 8017322:	b159      	cbz	r1, 801733c <_dtoa_r+0x5c>
 8017324:	685a      	ldr	r2, [r3, #4]
 8017326:	604a      	str	r2, [r1, #4]
 8017328:	2301      	movs	r3, #1
 801732a:	4093      	lsls	r3, r2
 801732c:	608b      	str	r3, [r1, #8]
 801732e:	4648      	mov	r0, r9
 8017330:	f000 fe30 	bl	8017f94 <_Bfree>
 8017334:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017338:	2200      	movs	r2, #0
 801733a:	601a      	str	r2, [r3, #0]
 801733c:	1e2b      	subs	r3, r5, #0
 801733e:	bfb9      	ittee	lt
 8017340:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8017344:	9305      	strlt	r3, [sp, #20]
 8017346:	2300      	movge	r3, #0
 8017348:	6033      	strge	r3, [r6, #0]
 801734a:	9f05      	ldr	r7, [sp, #20]
 801734c:	4b9a      	ldr	r3, [pc, #616]	@ (80175b8 <_dtoa_r+0x2d8>)
 801734e:	bfbc      	itt	lt
 8017350:	2201      	movlt	r2, #1
 8017352:	6032      	strlt	r2, [r6, #0]
 8017354:	43bb      	bics	r3, r7
 8017356:	d112      	bne.n	801737e <_dtoa_r+0x9e>
 8017358:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801735a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801735e:	6013      	str	r3, [r2, #0]
 8017360:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8017364:	4323      	orrs	r3, r4
 8017366:	f000 855a 	beq.w	8017e1e <_dtoa_r+0xb3e>
 801736a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801736c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80175cc <_dtoa_r+0x2ec>
 8017370:	2b00      	cmp	r3, #0
 8017372:	f000 855c 	beq.w	8017e2e <_dtoa_r+0xb4e>
 8017376:	f10a 0303 	add.w	r3, sl, #3
 801737a:	f000 bd56 	b.w	8017e2a <_dtoa_r+0xb4a>
 801737e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8017382:	2200      	movs	r2, #0
 8017384:	ec51 0b17 	vmov	r0, r1, d7
 8017388:	2300      	movs	r3, #0
 801738a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801738e:	f7e9 fbbb 	bl	8000b08 <__aeabi_dcmpeq>
 8017392:	4680      	mov	r8, r0
 8017394:	b158      	cbz	r0, 80173ae <_dtoa_r+0xce>
 8017396:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017398:	2301      	movs	r3, #1
 801739a:	6013      	str	r3, [r2, #0]
 801739c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801739e:	b113      	cbz	r3, 80173a6 <_dtoa_r+0xc6>
 80173a0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80173a2:	4b86      	ldr	r3, [pc, #536]	@ (80175bc <_dtoa_r+0x2dc>)
 80173a4:	6013      	str	r3, [r2, #0]
 80173a6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80175d0 <_dtoa_r+0x2f0>
 80173aa:	f000 bd40 	b.w	8017e2e <_dtoa_r+0xb4e>
 80173ae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80173b2:	aa14      	add	r2, sp, #80	@ 0x50
 80173b4:	a915      	add	r1, sp, #84	@ 0x54
 80173b6:	4648      	mov	r0, r9
 80173b8:	f001 f988 	bl	80186cc <__d2b>
 80173bc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80173c0:	9002      	str	r0, [sp, #8]
 80173c2:	2e00      	cmp	r6, #0
 80173c4:	d078      	beq.n	80174b8 <_dtoa_r+0x1d8>
 80173c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80173c8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80173cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80173d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80173d4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80173d8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80173dc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80173e0:	4619      	mov	r1, r3
 80173e2:	2200      	movs	r2, #0
 80173e4:	4b76      	ldr	r3, [pc, #472]	@ (80175c0 <_dtoa_r+0x2e0>)
 80173e6:	f7e8 ff6f 	bl	80002c8 <__aeabi_dsub>
 80173ea:	a36b      	add	r3, pc, #428	@ (adr r3, 8017598 <_dtoa_r+0x2b8>)
 80173ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173f0:	f7e9 f922 	bl	8000638 <__aeabi_dmul>
 80173f4:	a36a      	add	r3, pc, #424	@ (adr r3, 80175a0 <_dtoa_r+0x2c0>)
 80173f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173fa:	f7e8 ff67 	bl	80002cc <__adddf3>
 80173fe:	4604      	mov	r4, r0
 8017400:	4630      	mov	r0, r6
 8017402:	460d      	mov	r5, r1
 8017404:	f7e9 f8ae 	bl	8000564 <__aeabi_i2d>
 8017408:	a367      	add	r3, pc, #412	@ (adr r3, 80175a8 <_dtoa_r+0x2c8>)
 801740a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801740e:	f7e9 f913 	bl	8000638 <__aeabi_dmul>
 8017412:	4602      	mov	r2, r0
 8017414:	460b      	mov	r3, r1
 8017416:	4620      	mov	r0, r4
 8017418:	4629      	mov	r1, r5
 801741a:	f7e8 ff57 	bl	80002cc <__adddf3>
 801741e:	4604      	mov	r4, r0
 8017420:	460d      	mov	r5, r1
 8017422:	f7e9 fbb9 	bl	8000b98 <__aeabi_d2iz>
 8017426:	2200      	movs	r2, #0
 8017428:	4607      	mov	r7, r0
 801742a:	2300      	movs	r3, #0
 801742c:	4620      	mov	r0, r4
 801742e:	4629      	mov	r1, r5
 8017430:	f7e9 fb74 	bl	8000b1c <__aeabi_dcmplt>
 8017434:	b140      	cbz	r0, 8017448 <_dtoa_r+0x168>
 8017436:	4638      	mov	r0, r7
 8017438:	f7e9 f894 	bl	8000564 <__aeabi_i2d>
 801743c:	4622      	mov	r2, r4
 801743e:	462b      	mov	r3, r5
 8017440:	f7e9 fb62 	bl	8000b08 <__aeabi_dcmpeq>
 8017444:	b900      	cbnz	r0, 8017448 <_dtoa_r+0x168>
 8017446:	3f01      	subs	r7, #1
 8017448:	2f16      	cmp	r7, #22
 801744a:	d852      	bhi.n	80174f2 <_dtoa_r+0x212>
 801744c:	4b5d      	ldr	r3, [pc, #372]	@ (80175c4 <_dtoa_r+0x2e4>)
 801744e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8017452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017456:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801745a:	f7e9 fb5f 	bl	8000b1c <__aeabi_dcmplt>
 801745e:	2800      	cmp	r0, #0
 8017460:	d049      	beq.n	80174f6 <_dtoa_r+0x216>
 8017462:	3f01      	subs	r7, #1
 8017464:	2300      	movs	r3, #0
 8017466:	9310      	str	r3, [sp, #64]	@ 0x40
 8017468:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801746a:	1b9b      	subs	r3, r3, r6
 801746c:	1e5a      	subs	r2, r3, #1
 801746e:	bf45      	ittet	mi
 8017470:	f1c3 0301 	rsbmi	r3, r3, #1
 8017474:	9300      	strmi	r3, [sp, #0]
 8017476:	2300      	movpl	r3, #0
 8017478:	2300      	movmi	r3, #0
 801747a:	9206      	str	r2, [sp, #24]
 801747c:	bf54      	ite	pl
 801747e:	9300      	strpl	r3, [sp, #0]
 8017480:	9306      	strmi	r3, [sp, #24]
 8017482:	2f00      	cmp	r7, #0
 8017484:	db39      	blt.n	80174fa <_dtoa_r+0x21a>
 8017486:	9b06      	ldr	r3, [sp, #24]
 8017488:	970d      	str	r7, [sp, #52]	@ 0x34
 801748a:	443b      	add	r3, r7
 801748c:	9306      	str	r3, [sp, #24]
 801748e:	2300      	movs	r3, #0
 8017490:	9308      	str	r3, [sp, #32]
 8017492:	9b07      	ldr	r3, [sp, #28]
 8017494:	2b09      	cmp	r3, #9
 8017496:	d863      	bhi.n	8017560 <_dtoa_r+0x280>
 8017498:	2b05      	cmp	r3, #5
 801749a:	bfc4      	itt	gt
 801749c:	3b04      	subgt	r3, #4
 801749e:	9307      	strgt	r3, [sp, #28]
 80174a0:	9b07      	ldr	r3, [sp, #28]
 80174a2:	f1a3 0302 	sub.w	r3, r3, #2
 80174a6:	bfcc      	ite	gt
 80174a8:	2400      	movgt	r4, #0
 80174aa:	2401      	movle	r4, #1
 80174ac:	2b03      	cmp	r3, #3
 80174ae:	d863      	bhi.n	8017578 <_dtoa_r+0x298>
 80174b0:	e8df f003 	tbb	[pc, r3]
 80174b4:	2b375452 	.word	0x2b375452
 80174b8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80174bc:	441e      	add	r6, r3
 80174be:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80174c2:	2b20      	cmp	r3, #32
 80174c4:	bfc1      	itttt	gt
 80174c6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80174ca:	409f      	lslgt	r7, r3
 80174cc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80174d0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80174d4:	bfd6      	itet	le
 80174d6:	f1c3 0320 	rsble	r3, r3, #32
 80174da:	ea47 0003 	orrgt.w	r0, r7, r3
 80174de:	fa04 f003 	lslle.w	r0, r4, r3
 80174e2:	f7e9 f82f 	bl	8000544 <__aeabi_ui2d>
 80174e6:	2201      	movs	r2, #1
 80174e8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80174ec:	3e01      	subs	r6, #1
 80174ee:	9212      	str	r2, [sp, #72]	@ 0x48
 80174f0:	e776      	b.n	80173e0 <_dtoa_r+0x100>
 80174f2:	2301      	movs	r3, #1
 80174f4:	e7b7      	b.n	8017466 <_dtoa_r+0x186>
 80174f6:	9010      	str	r0, [sp, #64]	@ 0x40
 80174f8:	e7b6      	b.n	8017468 <_dtoa_r+0x188>
 80174fa:	9b00      	ldr	r3, [sp, #0]
 80174fc:	1bdb      	subs	r3, r3, r7
 80174fe:	9300      	str	r3, [sp, #0]
 8017500:	427b      	negs	r3, r7
 8017502:	9308      	str	r3, [sp, #32]
 8017504:	2300      	movs	r3, #0
 8017506:	930d      	str	r3, [sp, #52]	@ 0x34
 8017508:	e7c3      	b.n	8017492 <_dtoa_r+0x1b2>
 801750a:	2301      	movs	r3, #1
 801750c:	9309      	str	r3, [sp, #36]	@ 0x24
 801750e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017510:	eb07 0b03 	add.w	fp, r7, r3
 8017514:	f10b 0301 	add.w	r3, fp, #1
 8017518:	2b01      	cmp	r3, #1
 801751a:	9303      	str	r3, [sp, #12]
 801751c:	bfb8      	it	lt
 801751e:	2301      	movlt	r3, #1
 8017520:	e006      	b.n	8017530 <_dtoa_r+0x250>
 8017522:	2301      	movs	r3, #1
 8017524:	9309      	str	r3, [sp, #36]	@ 0x24
 8017526:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017528:	2b00      	cmp	r3, #0
 801752a:	dd28      	ble.n	801757e <_dtoa_r+0x29e>
 801752c:	469b      	mov	fp, r3
 801752e:	9303      	str	r3, [sp, #12]
 8017530:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8017534:	2100      	movs	r1, #0
 8017536:	2204      	movs	r2, #4
 8017538:	f102 0514 	add.w	r5, r2, #20
 801753c:	429d      	cmp	r5, r3
 801753e:	d926      	bls.n	801758e <_dtoa_r+0x2ae>
 8017540:	6041      	str	r1, [r0, #4]
 8017542:	4648      	mov	r0, r9
 8017544:	f000 fce6 	bl	8017f14 <_Balloc>
 8017548:	4682      	mov	sl, r0
 801754a:	2800      	cmp	r0, #0
 801754c:	d142      	bne.n	80175d4 <_dtoa_r+0x2f4>
 801754e:	4b1e      	ldr	r3, [pc, #120]	@ (80175c8 <_dtoa_r+0x2e8>)
 8017550:	4602      	mov	r2, r0
 8017552:	f240 11af 	movw	r1, #431	@ 0x1af
 8017556:	e6da      	b.n	801730e <_dtoa_r+0x2e>
 8017558:	2300      	movs	r3, #0
 801755a:	e7e3      	b.n	8017524 <_dtoa_r+0x244>
 801755c:	2300      	movs	r3, #0
 801755e:	e7d5      	b.n	801750c <_dtoa_r+0x22c>
 8017560:	2401      	movs	r4, #1
 8017562:	2300      	movs	r3, #0
 8017564:	9307      	str	r3, [sp, #28]
 8017566:	9409      	str	r4, [sp, #36]	@ 0x24
 8017568:	f04f 3bff 	mov.w	fp, #4294967295
 801756c:	2200      	movs	r2, #0
 801756e:	f8cd b00c 	str.w	fp, [sp, #12]
 8017572:	2312      	movs	r3, #18
 8017574:	920c      	str	r2, [sp, #48]	@ 0x30
 8017576:	e7db      	b.n	8017530 <_dtoa_r+0x250>
 8017578:	2301      	movs	r3, #1
 801757a:	9309      	str	r3, [sp, #36]	@ 0x24
 801757c:	e7f4      	b.n	8017568 <_dtoa_r+0x288>
 801757e:	f04f 0b01 	mov.w	fp, #1
 8017582:	f8cd b00c 	str.w	fp, [sp, #12]
 8017586:	465b      	mov	r3, fp
 8017588:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801758c:	e7d0      	b.n	8017530 <_dtoa_r+0x250>
 801758e:	3101      	adds	r1, #1
 8017590:	0052      	lsls	r2, r2, #1
 8017592:	e7d1      	b.n	8017538 <_dtoa_r+0x258>
 8017594:	f3af 8000 	nop.w
 8017598:	636f4361 	.word	0x636f4361
 801759c:	3fd287a7 	.word	0x3fd287a7
 80175a0:	8b60c8b3 	.word	0x8b60c8b3
 80175a4:	3fc68a28 	.word	0x3fc68a28
 80175a8:	509f79fb 	.word	0x509f79fb
 80175ac:	3fd34413 	.word	0x3fd34413
 80175b0:	0801b12a 	.word	0x0801b12a
 80175b4:	0801b141 	.word	0x0801b141
 80175b8:	7ff00000 	.word	0x7ff00000
 80175bc:	0801b0f5 	.word	0x0801b0f5
 80175c0:	3ff80000 	.word	0x3ff80000
 80175c4:	0801b2f0 	.word	0x0801b2f0
 80175c8:	0801b199 	.word	0x0801b199
 80175cc:	0801b126 	.word	0x0801b126
 80175d0:	0801b0f4 	.word	0x0801b0f4
 80175d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80175d8:	6018      	str	r0, [r3, #0]
 80175da:	9b03      	ldr	r3, [sp, #12]
 80175dc:	2b0e      	cmp	r3, #14
 80175de:	f200 80a1 	bhi.w	8017724 <_dtoa_r+0x444>
 80175e2:	2c00      	cmp	r4, #0
 80175e4:	f000 809e 	beq.w	8017724 <_dtoa_r+0x444>
 80175e8:	2f00      	cmp	r7, #0
 80175ea:	dd33      	ble.n	8017654 <_dtoa_r+0x374>
 80175ec:	4b9c      	ldr	r3, [pc, #624]	@ (8017860 <_dtoa_r+0x580>)
 80175ee:	f007 020f 	and.w	r2, r7, #15
 80175f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80175f6:	ed93 7b00 	vldr	d7, [r3]
 80175fa:	05f8      	lsls	r0, r7, #23
 80175fc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8017600:	ea4f 1427 	mov.w	r4, r7, asr #4
 8017604:	d516      	bpl.n	8017634 <_dtoa_r+0x354>
 8017606:	4b97      	ldr	r3, [pc, #604]	@ (8017864 <_dtoa_r+0x584>)
 8017608:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801760c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017610:	f7e9 f93c 	bl	800088c <__aeabi_ddiv>
 8017614:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017618:	f004 040f 	and.w	r4, r4, #15
 801761c:	2603      	movs	r6, #3
 801761e:	4d91      	ldr	r5, [pc, #580]	@ (8017864 <_dtoa_r+0x584>)
 8017620:	b954      	cbnz	r4, 8017638 <_dtoa_r+0x358>
 8017622:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017626:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801762a:	f7e9 f92f 	bl	800088c <__aeabi_ddiv>
 801762e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017632:	e028      	b.n	8017686 <_dtoa_r+0x3a6>
 8017634:	2602      	movs	r6, #2
 8017636:	e7f2      	b.n	801761e <_dtoa_r+0x33e>
 8017638:	07e1      	lsls	r1, r4, #31
 801763a:	d508      	bpl.n	801764e <_dtoa_r+0x36e>
 801763c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8017640:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017644:	f7e8 fff8 	bl	8000638 <__aeabi_dmul>
 8017648:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801764c:	3601      	adds	r6, #1
 801764e:	1064      	asrs	r4, r4, #1
 8017650:	3508      	adds	r5, #8
 8017652:	e7e5      	b.n	8017620 <_dtoa_r+0x340>
 8017654:	f000 80af 	beq.w	80177b6 <_dtoa_r+0x4d6>
 8017658:	427c      	negs	r4, r7
 801765a:	4b81      	ldr	r3, [pc, #516]	@ (8017860 <_dtoa_r+0x580>)
 801765c:	4d81      	ldr	r5, [pc, #516]	@ (8017864 <_dtoa_r+0x584>)
 801765e:	f004 020f 	and.w	r2, r4, #15
 8017662:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801766a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801766e:	f7e8 ffe3 	bl	8000638 <__aeabi_dmul>
 8017672:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017676:	1124      	asrs	r4, r4, #4
 8017678:	2300      	movs	r3, #0
 801767a:	2602      	movs	r6, #2
 801767c:	2c00      	cmp	r4, #0
 801767e:	f040 808f 	bne.w	80177a0 <_dtoa_r+0x4c0>
 8017682:	2b00      	cmp	r3, #0
 8017684:	d1d3      	bne.n	801762e <_dtoa_r+0x34e>
 8017686:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017688:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801768c:	2b00      	cmp	r3, #0
 801768e:	f000 8094 	beq.w	80177ba <_dtoa_r+0x4da>
 8017692:	4b75      	ldr	r3, [pc, #468]	@ (8017868 <_dtoa_r+0x588>)
 8017694:	2200      	movs	r2, #0
 8017696:	4620      	mov	r0, r4
 8017698:	4629      	mov	r1, r5
 801769a:	f7e9 fa3f 	bl	8000b1c <__aeabi_dcmplt>
 801769e:	2800      	cmp	r0, #0
 80176a0:	f000 808b 	beq.w	80177ba <_dtoa_r+0x4da>
 80176a4:	9b03      	ldr	r3, [sp, #12]
 80176a6:	2b00      	cmp	r3, #0
 80176a8:	f000 8087 	beq.w	80177ba <_dtoa_r+0x4da>
 80176ac:	f1bb 0f00 	cmp.w	fp, #0
 80176b0:	dd34      	ble.n	801771c <_dtoa_r+0x43c>
 80176b2:	4620      	mov	r0, r4
 80176b4:	4b6d      	ldr	r3, [pc, #436]	@ (801786c <_dtoa_r+0x58c>)
 80176b6:	2200      	movs	r2, #0
 80176b8:	4629      	mov	r1, r5
 80176ba:	f7e8 ffbd 	bl	8000638 <__aeabi_dmul>
 80176be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80176c2:	f107 38ff 	add.w	r8, r7, #4294967295
 80176c6:	3601      	adds	r6, #1
 80176c8:	465c      	mov	r4, fp
 80176ca:	4630      	mov	r0, r6
 80176cc:	f7e8 ff4a 	bl	8000564 <__aeabi_i2d>
 80176d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80176d4:	f7e8 ffb0 	bl	8000638 <__aeabi_dmul>
 80176d8:	4b65      	ldr	r3, [pc, #404]	@ (8017870 <_dtoa_r+0x590>)
 80176da:	2200      	movs	r2, #0
 80176dc:	f7e8 fdf6 	bl	80002cc <__adddf3>
 80176e0:	4605      	mov	r5, r0
 80176e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80176e6:	2c00      	cmp	r4, #0
 80176e8:	d16a      	bne.n	80177c0 <_dtoa_r+0x4e0>
 80176ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80176ee:	4b61      	ldr	r3, [pc, #388]	@ (8017874 <_dtoa_r+0x594>)
 80176f0:	2200      	movs	r2, #0
 80176f2:	f7e8 fde9 	bl	80002c8 <__aeabi_dsub>
 80176f6:	4602      	mov	r2, r0
 80176f8:	460b      	mov	r3, r1
 80176fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80176fe:	462a      	mov	r2, r5
 8017700:	4633      	mov	r3, r6
 8017702:	f7e9 fa29 	bl	8000b58 <__aeabi_dcmpgt>
 8017706:	2800      	cmp	r0, #0
 8017708:	f040 8298 	bne.w	8017c3c <_dtoa_r+0x95c>
 801770c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017710:	462a      	mov	r2, r5
 8017712:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8017716:	f7e9 fa01 	bl	8000b1c <__aeabi_dcmplt>
 801771a:	bb38      	cbnz	r0, 801776c <_dtoa_r+0x48c>
 801771c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8017720:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8017724:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017726:	2b00      	cmp	r3, #0
 8017728:	f2c0 8157 	blt.w	80179da <_dtoa_r+0x6fa>
 801772c:	2f0e      	cmp	r7, #14
 801772e:	f300 8154 	bgt.w	80179da <_dtoa_r+0x6fa>
 8017732:	4b4b      	ldr	r3, [pc, #300]	@ (8017860 <_dtoa_r+0x580>)
 8017734:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8017738:	ed93 7b00 	vldr	d7, [r3]
 801773c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801773e:	2b00      	cmp	r3, #0
 8017740:	ed8d 7b00 	vstr	d7, [sp]
 8017744:	f280 80e5 	bge.w	8017912 <_dtoa_r+0x632>
 8017748:	9b03      	ldr	r3, [sp, #12]
 801774a:	2b00      	cmp	r3, #0
 801774c:	f300 80e1 	bgt.w	8017912 <_dtoa_r+0x632>
 8017750:	d10c      	bne.n	801776c <_dtoa_r+0x48c>
 8017752:	4b48      	ldr	r3, [pc, #288]	@ (8017874 <_dtoa_r+0x594>)
 8017754:	2200      	movs	r2, #0
 8017756:	ec51 0b17 	vmov	r0, r1, d7
 801775a:	f7e8 ff6d 	bl	8000638 <__aeabi_dmul>
 801775e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017762:	f7e9 f9ef 	bl	8000b44 <__aeabi_dcmpge>
 8017766:	2800      	cmp	r0, #0
 8017768:	f000 8266 	beq.w	8017c38 <_dtoa_r+0x958>
 801776c:	2400      	movs	r4, #0
 801776e:	4625      	mov	r5, r4
 8017770:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017772:	4656      	mov	r6, sl
 8017774:	ea6f 0803 	mvn.w	r8, r3
 8017778:	2700      	movs	r7, #0
 801777a:	4621      	mov	r1, r4
 801777c:	4648      	mov	r0, r9
 801777e:	f000 fc09 	bl	8017f94 <_Bfree>
 8017782:	2d00      	cmp	r5, #0
 8017784:	f000 80bd 	beq.w	8017902 <_dtoa_r+0x622>
 8017788:	b12f      	cbz	r7, 8017796 <_dtoa_r+0x4b6>
 801778a:	42af      	cmp	r7, r5
 801778c:	d003      	beq.n	8017796 <_dtoa_r+0x4b6>
 801778e:	4639      	mov	r1, r7
 8017790:	4648      	mov	r0, r9
 8017792:	f000 fbff 	bl	8017f94 <_Bfree>
 8017796:	4629      	mov	r1, r5
 8017798:	4648      	mov	r0, r9
 801779a:	f000 fbfb 	bl	8017f94 <_Bfree>
 801779e:	e0b0      	b.n	8017902 <_dtoa_r+0x622>
 80177a0:	07e2      	lsls	r2, r4, #31
 80177a2:	d505      	bpl.n	80177b0 <_dtoa_r+0x4d0>
 80177a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80177a8:	f7e8 ff46 	bl	8000638 <__aeabi_dmul>
 80177ac:	3601      	adds	r6, #1
 80177ae:	2301      	movs	r3, #1
 80177b0:	1064      	asrs	r4, r4, #1
 80177b2:	3508      	adds	r5, #8
 80177b4:	e762      	b.n	801767c <_dtoa_r+0x39c>
 80177b6:	2602      	movs	r6, #2
 80177b8:	e765      	b.n	8017686 <_dtoa_r+0x3a6>
 80177ba:	9c03      	ldr	r4, [sp, #12]
 80177bc:	46b8      	mov	r8, r7
 80177be:	e784      	b.n	80176ca <_dtoa_r+0x3ea>
 80177c0:	4b27      	ldr	r3, [pc, #156]	@ (8017860 <_dtoa_r+0x580>)
 80177c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80177c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80177c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80177cc:	4454      	add	r4, sl
 80177ce:	2900      	cmp	r1, #0
 80177d0:	d054      	beq.n	801787c <_dtoa_r+0x59c>
 80177d2:	4929      	ldr	r1, [pc, #164]	@ (8017878 <_dtoa_r+0x598>)
 80177d4:	2000      	movs	r0, #0
 80177d6:	f7e9 f859 	bl	800088c <__aeabi_ddiv>
 80177da:	4633      	mov	r3, r6
 80177dc:	462a      	mov	r2, r5
 80177de:	f7e8 fd73 	bl	80002c8 <__aeabi_dsub>
 80177e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80177e6:	4656      	mov	r6, sl
 80177e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80177ec:	f7e9 f9d4 	bl	8000b98 <__aeabi_d2iz>
 80177f0:	4605      	mov	r5, r0
 80177f2:	f7e8 feb7 	bl	8000564 <__aeabi_i2d>
 80177f6:	4602      	mov	r2, r0
 80177f8:	460b      	mov	r3, r1
 80177fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80177fe:	f7e8 fd63 	bl	80002c8 <__aeabi_dsub>
 8017802:	3530      	adds	r5, #48	@ 0x30
 8017804:	4602      	mov	r2, r0
 8017806:	460b      	mov	r3, r1
 8017808:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801780c:	f806 5b01 	strb.w	r5, [r6], #1
 8017810:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017814:	f7e9 f982 	bl	8000b1c <__aeabi_dcmplt>
 8017818:	2800      	cmp	r0, #0
 801781a:	d172      	bne.n	8017902 <_dtoa_r+0x622>
 801781c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017820:	4911      	ldr	r1, [pc, #68]	@ (8017868 <_dtoa_r+0x588>)
 8017822:	2000      	movs	r0, #0
 8017824:	f7e8 fd50 	bl	80002c8 <__aeabi_dsub>
 8017828:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801782c:	f7e9 f976 	bl	8000b1c <__aeabi_dcmplt>
 8017830:	2800      	cmp	r0, #0
 8017832:	f040 80b4 	bne.w	801799e <_dtoa_r+0x6be>
 8017836:	42a6      	cmp	r6, r4
 8017838:	f43f af70 	beq.w	801771c <_dtoa_r+0x43c>
 801783c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8017840:	4b0a      	ldr	r3, [pc, #40]	@ (801786c <_dtoa_r+0x58c>)
 8017842:	2200      	movs	r2, #0
 8017844:	f7e8 fef8 	bl	8000638 <__aeabi_dmul>
 8017848:	4b08      	ldr	r3, [pc, #32]	@ (801786c <_dtoa_r+0x58c>)
 801784a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801784e:	2200      	movs	r2, #0
 8017850:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017854:	f7e8 fef0 	bl	8000638 <__aeabi_dmul>
 8017858:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801785c:	e7c4      	b.n	80177e8 <_dtoa_r+0x508>
 801785e:	bf00      	nop
 8017860:	0801b2f0 	.word	0x0801b2f0
 8017864:	0801b2c8 	.word	0x0801b2c8
 8017868:	3ff00000 	.word	0x3ff00000
 801786c:	40240000 	.word	0x40240000
 8017870:	401c0000 	.word	0x401c0000
 8017874:	40140000 	.word	0x40140000
 8017878:	3fe00000 	.word	0x3fe00000
 801787c:	4631      	mov	r1, r6
 801787e:	4628      	mov	r0, r5
 8017880:	f7e8 feda 	bl	8000638 <__aeabi_dmul>
 8017884:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8017888:	9413      	str	r4, [sp, #76]	@ 0x4c
 801788a:	4656      	mov	r6, sl
 801788c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017890:	f7e9 f982 	bl	8000b98 <__aeabi_d2iz>
 8017894:	4605      	mov	r5, r0
 8017896:	f7e8 fe65 	bl	8000564 <__aeabi_i2d>
 801789a:	4602      	mov	r2, r0
 801789c:	460b      	mov	r3, r1
 801789e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80178a2:	f7e8 fd11 	bl	80002c8 <__aeabi_dsub>
 80178a6:	3530      	adds	r5, #48	@ 0x30
 80178a8:	f806 5b01 	strb.w	r5, [r6], #1
 80178ac:	4602      	mov	r2, r0
 80178ae:	460b      	mov	r3, r1
 80178b0:	42a6      	cmp	r6, r4
 80178b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80178b6:	f04f 0200 	mov.w	r2, #0
 80178ba:	d124      	bne.n	8017906 <_dtoa_r+0x626>
 80178bc:	4baf      	ldr	r3, [pc, #700]	@ (8017b7c <_dtoa_r+0x89c>)
 80178be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80178c2:	f7e8 fd03 	bl	80002cc <__adddf3>
 80178c6:	4602      	mov	r2, r0
 80178c8:	460b      	mov	r3, r1
 80178ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80178ce:	f7e9 f943 	bl	8000b58 <__aeabi_dcmpgt>
 80178d2:	2800      	cmp	r0, #0
 80178d4:	d163      	bne.n	801799e <_dtoa_r+0x6be>
 80178d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80178da:	49a8      	ldr	r1, [pc, #672]	@ (8017b7c <_dtoa_r+0x89c>)
 80178dc:	2000      	movs	r0, #0
 80178de:	f7e8 fcf3 	bl	80002c8 <__aeabi_dsub>
 80178e2:	4602      	mov	r2, r0
 80178e4:	460b      	mov	r3, r1
 80178e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80178ea:	f7e9 f917 	bl	8000b1c <__aeabi_dcmplt>
 80178ee:	2800      	cmp	r0, #0
 80178f0:	f43f af14 	beq.w	801771c <_dtoa_r+0x43c>
 80178f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80178f6:	1e73      	subs	r3, r6, #1
 80178f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80178fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80178fe:	2b30      	cmp	r3, #48	@ 0x30
 8017900:	d0f8      	beq.n	80178f4 <_dtoa_r+0x614>
 8017902:	4647      	mov	r7, r8
 8017904:	e03b      	b.n	801797e <_dtoa_r+0x69e>
 8017906:	4b9e      	ldr	r3, [pc, #632]	@ (8017b80 <_dtoa_r+0x8a0>)
 8017908:	f7e8 fe96 	bl	8000638 <__aeabi_dmul>
 801790c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017910:	e7bc      	b.n	801788c <_dtoa_r+0x5ac>
 8017912:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8017916:	4656      	mov	r6, sl
 8017918:	e9dd 2300 	ldrd	r2, r3, [sp]
 801791c:	4620      	mov	r0, r4
 801791e:	4629      	mov	r1, r5
 8017920:	f7e8 ffb4 	bl	800088c <__aeabi_ddiv>
 8017924:	f7e9 f938 	bl	8000b98 <__aeabi_d2iz>
 8017928:	4680      	mov	r8, r0
 801792a:	f7e8 fe1b 	bl	8000564 <__aeabi_i2d>
 801792e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017932:	f7e8 fe81 	bl	8000638 <__aeabi_dmul>
 8017936:	4602      	mov	r2, r0
 8017938:	460b      	mov	r3, r1
 801793a:	4620      	mov	r0, r4
 801793c:	4629      	mov	r1, r5
 801793e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8017942:	f7e8 fcc1 	bl	80002c8 <__aeabi_dsub>
 8017946:	f806 4b01 	strb.w	r4, [r6], #1
 801794a:	9d03      	ldr	r5, [sp, #12]
 801794c:	eba6 040a 	sub.w	r4, r6, sl
 8017950:	42a5      	cmp	r5, r4
 8017952:	4602      	mov	r2, r0
 8017954:	460b      	mov	r3, r1
 8017956:	d133      	bne.n	80179c0 <_dtoa_r+0x6e0>
 8017958:	f7e8 fcb8 	bl	80002cc <__adddf3>
 801795c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017960:	4604      	mov	r4, r0
 8017962:	460d      	mov	r5, r1
 8017964:	f7e9 f8f8 	bl	8000b58 <__aeabi_dcmpgt>
 8017968:	b9c0      	cbnz	r0, 801799c <_dtoa_r+0x6bc>
 801796a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801796e:	4620      	mov	r0, r4
 8017970:	4629      	mov	r1, r5
 8017972:	f7e9 f8c9 	bl	8000b08 <__aeabi_dcmpeq>
 8017976:	b110      	cbz	r0, 801797e <_dtoa_r+0x69e>
 8017978:	f018 0f01 	tst.w	r8, #1
 801797c:	d10e      	bne.n	801799c <_dtoa_r+0x6bc>
 801797e:	9902      	ldr	r1, [sp, #8]
 8017980:	4648      	mov	r0, r9
 8017982:	f000 fb07 	bl	8017f94 <_Bfree>
 8017986:	2300      	movs	r3, #0
 8017988:	7033      	strb	r3, [r6, #0]
 801798a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801798c:	3701      	adds	r7, #1
 801798e:	601f      	str	r7, [r3, #0]
 8017990:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017992:	2b00      	cmp	r3, #0
 8017994:	f000 824b 	beq.w	8017e2e <_dtoa_r+0xb4e>
 8017998:	601e      	str	r6, [r3, #0]
 801799a:	e248      	b.n	8017e2e <_dtoa_r+0xb4e>
 801799c:	46b8      	mov	r8, r7
 801799e:	4633      	mov	r3, r6
 80179a0:	461e      	mov	r6, r3
 80179a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80179a6:	2a39      	cmp	r2, #57	@ 0x39
 80179a8:	d106      	bne.n	80179b8 <_dtoa_r+0x6d8>
 80179aa:	459a      	cmp	sl, r3
 80179ac:	d1f8      	bne.n	80179a0 <_dtoa_r+0x6c0>
 80179ae:	2230      	movs	r2, #48	@ 0x30
 80179b0:	f108 0801 	add.w	r8, r8, #1
 80179b4:	f88a 2000 	strb.w	r2, [sl]
 80179b8:	781a      	ldrb	r2, [r3, #0]
 80179ba:	3201      	adds	r2, #1
 80179bc:	701a      	strb	r2, [r3, #0]
 80179be:	e7a0      	b.n	8017902 <_dtoa_r+0x622>
 80179c0:	4b6f      	ldr	r3, [pc, #444]	@ (8017b80 <_dtoa_r+0x8a0>)
 80179c2:	2200      	movs	r2, #0
 80179c4:	f7e8 fe38 	bl	8000638 <__aeabi_dmul>
 80179c8:	2200      	movs	r2, #0
 80179ca:	2300      	movs	r3, #0
 80179cc:	4604      	mov	r4, r0
 80179ce:	460d      	mov	r5, r1
 80179d0:	f7e9 f89a 	bl	8000b08 <__aeabi_dcmpeq>
 80179d4:	2800      	cmp	r0, #0
 80179d6:	d09f      	beq.n	8017918 <_dtoa_r+0x638>
 80179d8:	e7d1      	b.n	801797e <_dtoa_r+0x69e>
 80179da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80179dc:	2a00      	cmp	r2, #0
 80179de:	f000 80ea 	beq.w	8017bb6 <_dtoa_r+0x8d6>
 80179e2:	9a07      	ldr	r2, [sp, #28]
 80179e4:	2a01      	cmp	r2, #1
 80179e6:	f300 80cd 	bgt.w	8017b84 <_dtoa_r+0x8a4>
 80179ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80179ec:	2a00      	cmp	r2, #0
 80179ee:	f000 80c1 	beq.w	8017b74 <_dtoa_r+0x894>
 80179f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80179f6:	9c08      	ldr	r4, [sp, #32]
 80179f8:	9e00      	ldr	r6, [sp, #0]
 80179fa:	9a00      	ldr	r2, [sp, #0]
 80179fc:	441a      	add	r2, r3
 80179fe:	9200      	str	r2, [sp, #0]
 8017a00:	9a06      	ldr	r2, [sp, #24]
 8017a02:	2101      	movs	r1, #1
 8017a04:	441a      	add	r2, r3
 8017a06:	4648      	mov	r0, r9
 8017a08:	9206      	str	r2, [sp, #24]
 8017a0a:	f000 fbc1 	bl	8018190 <__i2b>
 8017a0e:	4605      	mov	r5, r0
 8017a10:	b166      	cbz	r6, 8017a2c <_dtoa_r+0x74c>
 8017a12:	9b06      	ldr	r3, [sp, #24]
 8017a14:	2b00      	cmp	r3, #0
 8017a16:	dd09      	ble.n	8017a2c <_dtoa_r+0x74c>
 8017a18:	42b3      	cmp	r3, r6
 8017a1a:	9a00      	ldr	r2, [sp, #0]
 8017a1c:	bfa8      	it	ge
 8017a1e:	4633      	movge	r3, r6
 8017a20:	1ad2      	subs	r2, r2, r3
 8017a22:	9200      	str	r2, [sp, #0]
 8017a24:	9a06      	ldr	r2, [sp, #24]
 8017a26:	1af6      	subs	r6, r6, r3
 8017a28:	1ad3      	subs	r3, r2, r3
 8017a2a:	9306      	str	r3, [sp, #24]
 8017a2c:	9b08      	ldr	r3, [sp, #32]
 8017a2e:	b30b      	cbz	r3, 8017a74 <_dtoa_r+0x794>
 8017a30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017a32:	2b00      	cmp	r3, #0
 8017a34:	f000 80c6 	beq.w	8017bc4 <_dtoa_r+0x8e4>
 8017a38:	2c00      	cmp	r4, #0
 8017a3a:	f000 80c0 	beq.w	8017bbe <_dtoa_r+0x8de>
 8017a3e:	4629      	mov	r1, r5
 8017a40:	4622      	mov	r2, r4
 8017a42:	4648      	mov	r0, r9
 8017a44:	f000 fc5c 	bl	8018300 <__pow5mult>
 8017a48:	9a02      	ldr	r2, [sp, #8]
 8017a4a:	4601      	mov	r1, r0
 8017a4c:	4605      	mov	r5, r0
 8017a4e:	4648      	mov	r0, r9
 8017a50:	f000 fbb4 	bl	80181bc <__multiply>
 8017a54:	9902      	ldr	r1, [sp, #8]
 8017a56:	4680      	mov	r8, r0
 8017a58:	4648      	mov	r0, r9
 8017a5a:	f000 fa9b 	bl	8017f94 <_Bfree>
 8017a5e:	9b08      	ldr	r3, [sp, #32]
 8017a60:	1b1b      	subs	r3, r3, r4
 8017a62:	9308      	str	r3, [sp, #32]
 8017a64:	f000 80b1 	beq.w	8017bca <_dtoa_r+0x8ea>
 8017a68:	9a08      	ldr	r2, [sp, #32]
 8017a6a:	4641      	mov	r1, r8
 8017a6c:	4648      	mov	r0, r9
 8017a6e:	f000 fc47 	bl	8018300 <__pow5mult>
 8017a72:	9002      	str	r0, [sp, #8]
 8017a74:	2101      	movs	r1, #1
 8017a76:	4648      	mov	r0, r9
 8017a78:	f000 fb8a 	bl	8018190 <__i2b>
 8017a7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017a7e:	4604      	mov	r4, r0
 8017a80:	2b00      	cmp	r3, #0
 8017a82:	f000 81d8 	beq.w	8017e36 <_dtoa_r+0xb56>
 8017a86:	461a      	mov	r2, r3
 8017a88:	4601      	mov	r1, r0
 8017a8a:	4648      	mov	r0, r9
 8017a8c:	f000 fc38 	bl	8018300 <__pow5mult>
 8017a90:	9b07      	ldr	r3, [sp, #28]
 8017a92:	2b01      	cmp	r3, #1
 8017a94:	4604      	mov	r4, r0
 8017a96:	f300 809f 	bgt.w	8017bd8 <_dtoa_r+0x8f8>
 8017a9a:	9b04      	ldr	r3, [sp, #16]
 8017a9c:	2b00      	cmp	r3, #0
 8017a9e:	f040 8097 	bne.w	8017bd0 <_dtoa_r+0x8f0>
 8017aa2:	9b05      	ldr	r3, [sp, #20]
 8017aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017aa8:	2b00      	cmp	r3, #0
 8017aaa:	f040 8093 	bne.w	8017bd4 <_dtoa_r+0x8f4>
 8017aae:	9b05      	ldr	r3, [sp, #20]
 8017ab0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017ab4:	0d1b      	lsrs	r3, r3, #20
 8017ab6:	051b      	lsls	r3, r3, #20
 8017ab8:	b133      	cbz	r3, 8017ac8 <_dtoa_r+0x7e8>
 8017aba:	9b00      	ldr	r3, [sp, #0]
 8017abc:	3301      	adds	r3, #1
 8017abe:	9300      	str	r3, [sp, #0]
 8017ac0:	9b06      	ldr	r3, [sp, #24]
 8017ac2:	3301      	adds	r3, #1
 8017ac4:	9306      	str	r3, [sp, #24]
 8017ac6:	2301      	movs	r3, #1
 8017ac8:	9308      	str	r3, [sp, #32]
 8017aca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017acc:	2b00      	cmp	r3, #0
 8017ace:	f000 81b8 	beq.w	8017e42 <_dtoa_r+0xb62>
 8017ad2:	6923      	ldr	r3, [r4, #16]
 8017ad4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017ad8:	6918      	ldr	r0, [r3, #16]
 8017ada:	f000 fb0d 	bl	80180f8 <__hi0bits>
 8017ade:	f1c0 0020 	rsb	r0, r0, #32
 8017ae2:	9b06      	ldr	r3, [sp, #24]
 8017ae4:	4418      	add	r0, r3
 8017ae6:	f010 001f 	ands.w	r0, r0, #31
 8017aea:	f000 8082 	beq.w	8017bf2 <_dtoa_r+0x912>
 8017aee:	f1c0 0320 	rsb	r3, r0, #32
 8017af2:	2b04      	cmp	r3, #4
 8017af4:	dd73      	ble.n	8017bde <_dtoa_r+0x8fe>
 8017af6:	9b00      	ldr	r3, [sp, #0]
 8017af8:	f1c0 001c 	rsb	r0, r0, #28
 8017afc:	4403      	add	r3, r0
 8017afe:	9300      	str	r3, [sp, #0]
 8017b00:	9b06      	ldr	r3, [sp, #24]
 8017b02:	4403      	add	r3, r0
 8017b04:	4406      	add	r6, r0
 8017b06:	9306      	str	r3, [sp, #24]
 8017b08:	9b00      	ldr	r3, [sp, #0]
 8017b0a:	2b00      	cmp	r3, #0
 8017b0c:	dd05      	ble.n	8017b1a <_dtoa_r+0x83a>
 8017b0e:	9902      	ldr	r1, [sp, #8]
 8017b10:	461a      	mov	r2, r3
 8017b12:	4648      	mov	r0, r9
 8017b14:	f000 fc4e 	bl	80183b4 <__lshift>
 8017b18:	9002      	str	r0, [sp, #8]
 8017b1a:	9b06      	ldr	r3, [sp, #24]
 8017b1c:	2b00      	cmp	r3, #0
 8017b1e:	dd05      	ble.n	8017b2c <_dtoa_r+0x84c>
 8017b20:	4621      	mov	r1, r4
 8017b22:	461a      	mov	r2, r3
 8017b24:	4648      	mov	r0, r9
 8017b26:	f000 fc45 	bl	80183b4 <__lshift>
 8017b2a:	4604      	mov	r4, r0
 8017b2c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017b2e:	2b00      	cmp	r3, #0
 8017b30:	d061      	beq.n	8017bf6 <_dtoa_r+0x916>
 8017b32:	9802      	ldr	r0, [sp, #8]
 8017b34:	4621      	mov	r1, r4
 8017b36:	f000 fca9 	bl	801848c <__mcmp>
 8017b3a:	2800      	cmp	r0, #0
 8017b3c:	da5b      	bge.n	8017bf6 <_dtoa_r+0x916>
 8017b3e:	2300      	movs	r3, #0
 8017b40:	9902      	ldr	r1, [sp, #8]
 8017b42:	220a      	movs	r2, #10
 8017b44:	4648      	mov	r0, r9
 8017b46:	f000 fa47 	bl	8017fd8 <__multadd>
 8017b4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017b4c:	9002      	str	r0, [sp, #8]
 8017b4e:	f107 38ff 	add.w	r8, r7, #4294967295
 8017b52:	2b00      	cmp	r3, #0
 8017b54:	f000 8177 	beq.w	8017e46 <_dtoa_r+0xb66>
 8017b58:	4629      	mov	r1, r5
 8017b5a:	2300      	movs	r3, #0
 8017b5c:	220a      	movs	r2, #10
 8017b5e:	4648      	mov	r0, r9
 8017b60:	f000 fa3a 	bl	8017fd8 <__multadd>
 8017b64:	f1bb 0f00 	cmp.w	fp, #0
 8017b68:	4605      	mov	r5, r0
 8017b6a:	dc6f      	bgt.n	8017c4c <_dtoa_r+0x96c>
 8017b6c:	9b07      	ldr	r3, [sp, #28]
 8017b6e:	2b02      	cmp	r3, #2
 8017b70:	dc49      	bgt.n	8017c06 <_dtoa_r+0x926>
 8017b72:	e06b      	b.n	8017c4c <_dtoa_r+0x96c>
 8017b74:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8017b76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8017b7a:	e73c      	b.n	80179f6 <_dtoa_r+0x716>
 8017b7c:	3fe00000 	.word	0x3fe00000
 8017b80:	40240000 	.word	0x40240000
 8017b84:	9b03      	ldr	r3, [sp, #12]
 8017b86:	1e5c      	subs	r4, r3, #1
 8017b88:	9b08      	ldr	r3, [sp, #32]
 8017b8a:	42a3      	cmp	r3, r4
 8017b8c:	db09      	blt.n	8017ba2 <_dtoa_r+0x8c2>
 8017b8e:	1b1c      	subs	r4, r3, r4
 8017b90:	9b03      	ldr	r3, [sp, #12]
 8017b92:	2b00      	cmp	r3, #0
 8017b94:	f6bf af30 	bge.w	80179f8 <_dtoa_r+0x718>
 8017b98:	9b00      	ldr	r3, [sp, #0]
 8017b9a:	9a03      	ldr	r2, [sp, #12]
 8017b9c:	1a9e      	subs	r6, r3, r2
 8017b9e:	2300      	movs	r3, #0
 8017ba0:	e72b      	b.n	80179fa <_dtoa_r+0x71a>
 8017ba2:	9b08      	ldr	r3, [sp, #32]
 8017ba4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8017ba6:	9408      	str	r4, [sp, #32]
 8017ba8:	1ae3      	subs	r3, r4, r3
 8017baa:	441a      	add	r2, r3
 8017bac:	9e00      	ldr	r6, [sp, #0]
 8017bae:	9b03      	ldr	r3, [sp, #12]
 8017bb0:	920d      	str	r2, [sp, #52]	@ 0x34
 8017bb2:	2400      	movs	r4, #0
 8017bb4:	e721      	b.n	80179fa <_dtoa_r+0x71a>
 8017bb6:	9c08      	ldr	r4, [sp, #32]
 8017bb8:	9e00      	ldr	r6, [sp, #0]
 8017bba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8017bbc:	e728      	b.n	8017a10 <_dtoa_r+0x730>
 8017bbe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8017bc2:	e751      	b.n	8017a68 <_dtoa_r+0x788>
 8017bc4:	9a08      	ldr	r2, [sp, #32]
 8017bc6:	9902      	ldr	r1, [sp, #8]
 8017bc8:	e750      	b.n	8017a6c <_dtoa_r+0x78c>
 8017bca:	f8cd 8008 	str.w	r8, [sp, #8]
 8017bce:	e751      	b.n	8017a74 <_dtoa_r+0x794>
 8017bd0:	2300      	movs	r3, #0
 8017bd2:	e779      	b.n	8017ac8 <_dtoa_r+0x7e8>
 8017bd4:	9b04      	ldr	r3, [sp, #16]
 8017bd6:	e777      	b.n	8017ac8 <_dtoa_r+0x7e8>
 8017bd8:	2300      	movs	r3, #0
 8017bda:	9308      	str	r3, [sp, #32]
 8017bdc:	e779      	b.n	8017ad2 <_dtoa_r+0x7f2>
 8017bde:	d093      	beq.n	8017b08 <_dtoa_r+0x828>
 8017be0:	9a00      	ldr	r2, [sp, #0]
 8017be2:	331c      	adds	r3, #28
 8017be4:	441a      	add	r2, r3
 8017be6:	9200      	str	r2, [sp, #0]
 8017be8:	9a06      	ldr	r2, [sp, #24]
 8017bea:	441a      	add	r2, r3
 8017bec:	441e      	add	r6, r3
 8017bee:	9206      	str	r2, [sp, #24]
 8017bf0:	e78a      	b.n	8017b08 <_dtoa_r+0x828>
 8017bf2:	4603      	mov	r3, r0
 8017bf4:	e7f4      	b.n	8017be0 <_dtoa_r+0x900>
 8017bf6:	9b03      	ldr	r3, [sp, #12]
 8017bf8:	2b00      	cmp	r3, #0
 8017bfa:	46b8      	mov	r8, r7
 8017bfc:	dc20      	bgt.n	8017c40 <_dtoa_r+0x960>
 8017bfe:	469b      	mov	fp, r3
 8017c00:	9b07      	ldr	r3, [sp, #28]
 8017c02:	2b02      	cmp	r3, #2
 8017c04:	dd1e      	ble.n	8017c44 <_dtoa_r+0x964>
 8017c06:	f1bb 0f00 	cmp.w	fp, #0
 8017c0a:	f47f adb1 	bne.w	8017770 <_dtoa_r+0x490>
 8017c0e:	4621      	mov	r1, r4
 8017c10:	465b      	mov	r3, fp
 8017c12:	2205      	movs	r2, #5
 8017c14:	4648      	mov	r0, r9
 8017c16:	f000 f9df 	bl	8017fd8 <__multadd>
 8017c1a:	4601      	mov	r1, r0
 8017c1c:	4604      	mov	r4, r0
 8017c1e:	9802      	ldr	r0, [sp, #8]
 8017c20:	f000 fc34 	bl	801848c <__mcmp>
 8017c24:	2800      	cmp	r0, #0
 8017c26:	f77f ada3 	ble.w	8017770 <_dtoa_r+0x490>
 8017c2a:	4656      	mov	r6, sl
 8017c2c:	2331      	movs	r3, #49	@ 0x31
 8017c2e:	f806 3b01 	strb.w	r3, [r6], #1
 8017c32:	f108 0801 	add.w	r8, r8, #1
 8017c36:	e59f      	b.n	8017778 <_dtoa_r+0x498>
 8017c38:	9c03      	ldr	r4, [sp, #12]
 8017c3a:	46b8      	mov	r8, r7
 8017c3c:	4625      	mov	r5, r4
 8017c3e:	e7f4      	b.n	8017c2a <_dtoa_r+0x94a>
 8017c40:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8017c44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017c46:	2b00      	cmp	r3, #0
 8017c48:	f000 8101 	beq.w	8017e4e <_dtoa_r+0xb6e>
 8017c4c:	2e00      	cmp	r6, #0
 8017c4e:	dd05      	ble.n	8017c5c <_dtoa_r+0x97c>
 8017c50:	4629      	mov	r1, r5
 8017c52:	4632      	mov	r2, r6
 8017c54:	4648      	mov	r0, r9
 8017c56:	f000 fbad 	bl	80183b4 <__lshift>
 8017c5a:	4605      	mov	r5, r0
 8017c5c:	9b08      	ldr	r3, [sp, #32]
 8017c5e:	2b00      	cmp	r3, #0
 8017c60:	d05c      	beq.n	8017d1c <_dtoa_r+0xa3c>
 8017c62:	6869      	ldr	r1, [r5, #4]
 8017c64:	4648      	mov	r0, r9
 8017c66:	f000 f955 	bl	8017f14 <_Balloc>
 8017c6a:	4606      	mov	r6, r0
 8017c6c:	b928      	cbnz	r0, 8017c7a <_dtoa_r+0x99a>
 8017c6e:	4b82      	ldr	r3, [pc, #520]	@ (8017e78 <_dtoa_r+0xb98>)
 8017c70:	4602      	mov	r2, r0
 8017c72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8017c76:	f7ff bb4a 	b.w	801730e <_dtoa_r+0x2e>
 8017c7a:	692a      	ldr	r2, [r5, #16]
 8017c7c:	3202      	adds	r2, #2
 8017c7e:	0092      	lsls	r2, r2, #2
 8017c80:	f105 010c 	add.w	r1, r5, #12
 8017c84:	300c      	adds	r0, #12
 8017c86:	f7ff fa8c 	bl	80171a2 <memcpy>
 8017c8a:	2201      	movs	r2, #1
 8017c8c:	4631      	mov	r1, r6
 8017c8e:	4648      	mov	r0, r9
 8017c90:	f000 fb90 	bl	80183b4 <__lshift>
 8017c94:	f10a 0301 	add.w	r3, sl, #1
 8017c98:	9300      	str	r3, [sp, #0]
 8017c9a:	eb0a 030b 	add.w	r3, sl, fp
 8017c9e:	9308      	str	r3, [sp, #32]
 8017ca0:	9b04      	ldr	r3, [sp, #16]
 8017ca2:	f003 0301 	and.w	r3, r3, #1
 8017ca6:	462f      	mov	r7, r5
 8017ca8:	9306      	str	r3, [sp, #24]
 8017caa:	4605      	mov	r5, r0
 8017cac:	9b00      	ldr	r3, [sp, #0]
 8017cae:	9802      	ldr	r0, [sp, #8]
 8017cb0:	4621      	mov	r1, r4
 8017cb2:	f103 3bff 	add.w	fp, r3, #4294967295
 8017cb6:	f7ff fa89 	bl	80171cc <quorem>
 8017cba:	4603      	mov	r3, r0
 8017cbc:	3330      	adds	r3, #48	@ 0x30
 8017cbe:	9003      	str	r0, [sp, #12]
 8017cc0:	4639      	mov	r1, r7
 8017cc2:	9802      	ldr	r0, [sp, #8]
 8017cc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8017cc6:	f000 fbe1 	bl	801848c <__mcmp>
 8017cca:	462a      	mov	r2, r5
 8017ccc:	9004      	str	r0, [sp, #16]
 8017cce:	4621      	mov	r1, r4
 8017cd0:	4648      	mov	r0, r9
 8017cd2:	f000 fbf7 	bl	80184c4 <__mdiff>
 8017cd6:	68c2      	ldr	r2, [r0, #12]
 8017cd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017cda:	4606      	mov	r6, r0
 8017cdc:	bb02      	cbnz	r2, 8017d20 <_dtoa_r+0xa40>
 8017cde:	4601      	mov	r1, r0
 8017ce0:	9802      	ldr	r0, [sp, #8]
 8017ce2:	f000 fbd3 	bl	801848c <__mcmp>
 8017ce6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017ce8:	4602      	mov	r2, r0
 8017cea:	4631      	mov	r1, r6
 8017cec:	4648      	mov	r0, r9
 8017cee:	920c      	str	r2, [sp, #48]	@ 0x30
 8017cf0:	9309      	str	r3, [sp, #36]	@ 0x24
 8017cf2:	f000 f94f 	bl	8017f94 <_Bfree>
 8017cf6:	9b07      	ldr	r3, [sp, #28]
 8017cf8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8017cfa:	9e00      	ldr	r6, [sp, #0]
 8017cfc:	ea42 0103 	orr.w	r1, r2, r3
 8017d00:	9b06      	ldr	r3, [sp, #24]
 8017d02:	4319      	orrs	r1, r3
 8017d04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d06:	d10d      	bne.n	8017d24 <_dtoa_r+0xa44>
 8017d08:	2b39      	cmp	r3, #57	@ 0x39
 8017d0a:	d027      	beq.n	8017d5c <_dtoa_r+0xa7c>
 8017d0c:	9a04      	ldr	r2, [sp, #16]
 8017d0e:	2a00      	cmp	r2, #0
 8017d10:	dd01      	ble.n	8017d16 <_dtoa_r+0xa36>
 8017d12:	9b03      	ldr	r3, [sp, #12]
 8017d14:	3331      	adds	r3, #49	@ 0x31
 8017d16:	f88b 3000 	strb.w	r3, [fp]
 8017d1a:	e52e      	b.n	801777a <_dtoa_r+0x49a>
 8017d1c:	4628      	mov	r0, r5
 8017d1e:	e7b9      	b.n	8017c94 <_dtoa_r+0x9b4>
 8017d20:	2201      	movs	r2, #1
 8017d22:	e7e2      	b.n	8017cea <_dtoa_r+0xa0a>
 8017d24:	9904      	ldr	r1, [sp, #16]
 8017d26:	2900      	cmp	r1, #0
 8017d28:	db04      	blt.n	8017d34 <_dtoa_r+0xa54>
 8017d2a:	9807      	ldr	r0, [sp, #28]
 8017d2c:	4301      	orrs	r1, r0
 8017d2e:	9806      	ldr	r0, [sp, #24]
 8017d30:	4301      	orrs	r1, r0
 8017d32:	d120      	bne.n	8017d76 <_dtoa_r+0xa96>
 8017d34:	2a00      	cmp	r2, #0
 8017d36:	ddee      	ble.n	8017d16 <_dtoa_r+0xa36>
 8017d38:	9902      	ldr	r1, [sp, #8]
 8017d3a:	9300      	str	r3, [sp, #0]
 8017d3c:	2201      	movs	r2, #1
 8017d3e:	4648      	mov	r0, r9
 8017d40:	f000 fb38 	bl	80183b4 <__lshift>
 8017d44:	4621      	mov	r1, r4
 8017d46:	9002      	str	r0, [sp, #8]
 8017d48:	f000 fba0 	bl	801848c <__mcmp>
 8017d4c:	2800      	cmp	r0, #0
 8017d4e:	9b00      	ldr	r3, [sp, #0]
 8017d50:	dc02      	bgt.n	8017d58 <_dtoa_r+0xa78>
 8017d52:	d1e0      	bne.n	8017d16 <_dtoa_r+0xa36>
 8017d54:	07da      	lsls	r2, r3, #31
 8017d56:	d5de      	bpl.n	8017d16 <_dtoa_r+0xa36>
 8017d58:	2b39      	cmp	r3, #57	@ 0x39
 8017d5a:	d1da      	bne.n	8017d12 <_dtoa_r+0xa32>
 8017d5c:	2339      	movs	r3, #57	@ 0x39
 8017d5e:	f88b 3000 	strb.w	r3, [fp]
 8017d62:	4633      	mov	r3, r6
 8017d64:	461e      	mov	r6, r3
 8017d66:	3b01      	subs	r3, #1
 8017d68:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8017d6c:	2a39      	cmp	r2, #57	@ 0x39
 8017d6e:	d04e      	beq.n	8017e0e <_dtoa_r+0xb2e>
 8017d70:	3201      	adds	r2, #1
 8017d72:	701a      	strb	r2, [r3, #0]
 8017d74:	e501      	b.n	801777a <_dtoa_r+0x49a>
 8017d76:	2a00      	cmp	r2, #0
 8017d78:	dd03      	ble.n	8017d82 <_dtoa_r+0xaa2>
 8017d7a:	2b39      	cmp	r3, #57	@ 0x39
 8017d7c:	d0ee      	beq.n	8017d5c <_dtoa_r+0xa7c>
 8017d7e:	3301      	adds	r3, #1
 8017d80:	e7c9      	b.n	8017d16 <_dtoa_r+0xa36>
 8017d82:	9a00      	ldr	r2, [sp, #0]
 8017d84:	9908      	ldr	r1, [sp, #32]
 8017d86:	f802 3c01 	strb.w	r3, [r2, #-1]
 8017d8a:	428a      	cmp	r2, r1
 8017d8c:	d028      	beq.n	8017de0 <_dtoa_r+0xb00>
 8017d8e:	9902      	ldr	r1, [sp, #8]
 8017d90:	2300      	movs	r3, #0
 8017d92:	220a      	movs	r2, #10
 8017d94:	4648      	mov	r0, r9
 8017d96:	f000 f91f 	bl	8017fd8 <__multadd>
 8017d9a:	42af      	cmp	r7, r5
 8017d9c:	9002      	str	r0, [sp, #8]
 8017d9e:	f04f 0300 	mov.w	r3, #0
 8017da2:	f04f 020a 	mov.w	r2, #10
 8017da6:	4639      	mov	r1, r7
 8017da8:	4648      	mov	r0, r9
 8017daa:	d107      	bne.n	8017dbc <_dtoa_r+0xadc>
 8017dac:	f000 f914 	bl	8017fd8 <__multadd>
 8017db0:	4607      	mov	r7, r0
 8017db2:	4605      	mov	r5, r0
 8017db4:	9b00      	ldr	r3, [sp, #0]
 8017db6:	3301      	adds	r3, #1
 8017db8:	9300      	str	r3, [sp, #0]
 8017dba:	e777      	b.n	8017cac <_dtoa_r+0x9cc>
 8017dbc:	f000 f90c 	bl	8017fd8 <__multadd>
 8017dc0:	4629      	mov	r1, r5
 8017dc2:	4607      	mov	r7, r0
 8017dc4:	2300      	movs	r3, #0
 8017dc6:	220a      	movs	r2, #10
 8017dc8:	4648      	mov	r0, r9
 8017dca:	f000 f905 	bl	8017fd8 <__multadd>
 8017dce:	4605      	mov	r5, r0
 8017dd0:	e7f0      	b.n	8017db4 <_dtoa_r+0xad4>
 8017dd2:	f1bb 0f00 	cmp.w	fp, #0
 8017dd6:	bfcc      	ite	gt
 8017dd8:	465e      	movgt	r6, fp
 8017dda:	2601      	movle	r6, #1
 8017ddc:	4456      	add	r6, sl
 8017dde:	2700      	movs	r7, #0
 8017de0:	9902      	ldr	r1, [sp, #8]
 8017de2:	9300      	str	r3, [sp, #0]
 8017de4:	2201      	movs	r2, #1
 8017de6:	4648      	mov	r0, r9
 8017de8:	f000 fae4 	bl	80183b4 <__lshift>
 8017dec:	4621      	mov	r1, r4
 8017dee:	9002      	str	r0, [sp, #8]
 8017df0:	f000 fb4c 	bl	801848c <__mcmp>
 8017df4:	2800      	cmp	r0, #0
 8017df6:	dcb4      	bgt.n	8017d62 <_dtoa_r+0xa82>
 8017df8:	d102      	bne.n	8017e00 <_dtoa_r+0xb20>
 8017dfa:	9b00      	ldr	r3, [sp, #0]
 8017dfc:	07db      	lsls	r3, r3, #31
 8017dfe:	d4b0      	bmi.n	8017d62 <_dtoa_r+0xa82>
 8017e00:	4633      	mov	r3, r6
 8017e02:	461e      	mov	r6, r3
 8017e04:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017e08:	2a30      	cmp	r2, #48	@ 0x30
 8017e0a:	d0fa      	beq.n	8017e02 <_dtoa_r+0xb22>
 8017e0c:	e4b5      	b.n	801777a <_dtoa_r+0x49a>
 8017e0e:	459a      	cmp	sl, r3
 8017e10:	d1a8      	bne.n	8017d64 <_dtoa_r+0xa84>
 8017e12:	2331      	movs	r3, #49	@ 0x31
 8017e14:	f108 0801 	add.w	r8, r8, #1
 8017e18:	f88a 3000 	strb.w	r3, [sl]
 8017e1c:	e4ad      	b.n	801777a <_dtoa_r+0x49a>
 8017e1e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017e20:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8017e7c <_dtoa_r+0xb9c>
 8017e24:	b11b      	cbz	r3, 8017e2e <_dtoa_r+0xb4e>
 8017e26:	f10a 0308 	add.w	r3, sl, #8
 8017e2a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8017e2c:	6013      	str	r3, [r2, #0]
 8017e2e:	4650      	mov	r0, sl
 8017e30:	b017      	add	sp, #92	@ 0x5c
 8017e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e36:	9b07      	ldr	r3, [sp, #28]
 8017e38:	2b01      	cmp	r3, #1
 8017e3a:	f77f ae2e 	ble.w	8017a9a <_dtoa_r+0x7ba>
 8017e3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017e40:	9308      	str	r3, [sp, #32]
 8017e42:	2001      	movs	r0, #1
 8017e44:	e64d      	b.n	8017ae2 <_dtoa_r+0x802>
 8017e46:	f1bb 0f00 	cmp.w	fp, #0
 8017e4a:	f77f aed9 	ble.w	8017c00 <_dtoa_r+0x920>
 8017e4e:	4656      	mov	r6, sl
 8017e50:	9802      	ldr	r0, [sp, #8]
 8017e52:	4621      	mov	r1, r4
 8017e54:	f7ff f9ba 	bl	80171cc <quorem>
 8017e58:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8017e5c:	f806 3b01 	strb.w	r3, [r6], #1
 8017e60:	eba6 020a 	sub.w	r2, r6, sl
 8017e64:	4593      	cmp	fp, r2
 8017e66:	ddb4      	ble.n	8017dd2 <_dtoa_r+0xaf2>
 8017e68:	9902      	ldr	r1, [sp, #8]
 8017e6a:	2300      	movs	r3, #0
 8017e6c:	220a      	movs	r2, #10
 8017e6e:	4648      	mov	r0, r9
 8017e70:	f000 f8b2 	bl	8017fd8 <__multadd>
 8017e74:	9002      	str	r0, [sp, #8]
 8017e76:	e7eb      	b.n	8017e50 <_dtoa_r+0xb70>
 8017e78:	0801b199 	.word	0x0801b199
 8017e7c:	0801b11d 	.word	0x0801b11d

08017e80 <_free_r>:
 8017e80:	b538      	push	{r3, r4, r5, lr}
 8017e82:	4605      	mov	r5, r0
 8017e84:	2900      	cmp	r1, #0
 8017e86:	d041      	beq.n	8017f0c <_free_r+0x8c>
 8017e88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017e8c:	1f0c      	subs	r4, r1, #4
 8017e8e:	2b00      	cmp	r3, #0
 8017e90:	bfb8      	it	lt
 8017e92:	18e4      	addlt	r4, r4, r3
 8017e94:	f7fd ff36 	bl	8015d04 <__malloc_lock>
 8017e98:	4a1d      	ldr	r2, [pc, #116]	@ (8017f10 <_free_r+0x90>)
 8017e9a:	6813      	ldr	r3, [r2, #0]
 8017e9c:	b933      	cbnz	r3, 8017eac <_free_r+0x2c>
 8017e9e:	6063      	str	r3, [r4, #4]
 8017ea0:	6014      	str	r4, [r2, #0]
 8017ea2:	4628      	mov	r0, r5
 8017ea4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017ea8:	f7fd bf32 	b.w	8015d10 <__malloc_unlock>
 8017eac:	42a3      	cmp	r3, r4
 8017eae:	d908      	bls.n	8017ec2 <_free_r+0x42>
 8017eb0:	6820      	ldr	r0, [r4, #0]
 8017eb2:	1821      	adds	r1, r4, r0
 8017eb4:	428b      	cmp	r3, r1
 8017eb6:	bf01      	itttt	eq
 8017eb8:	6819      	ldreq	r1, [r3, #0]
 8017eba:	685b      	ldreq	r3, [r3, #4]
 8017ebc:	1809      	addeq	r1, r1, r0
 8017ebe:	6021      	streq	r1, [r4, #0]
 8017ec0:	e7ed      	b.n	8017e9e <_free_r+0x1e>
 8017ec2:	461a      	mov	r2, r3
 8017ec4:	685b      	ldr	r3, [r3, #4]
 8017ec6:	b10b      	cbz	r3, 8017ecc <_free_r+0x4c>
 8017ec8:	42a3      	cmp	r3, r4
 8017eca:	d9fa      	bls.n	8017ec2 <_free_r+0x42>
 8017ecc:	6811      	ldr	r1, [r2, #0]
 8017ece:	1850      	adds	r0, r2, r1
 8017ed0:	42a0      	cmp	r0, r4
 8017ed2:	d10b      	bne.n	8017eec <_free_r+0x6c>
 8017ed4:	6820      	ldr	r0, [r4, #0]
 8017ed6:	4401      	add	r1, r0
 8017ed8:	1850      	adds	r0, r2, r1
 8017eda:	4283      	cmp	r3, r0
 8017edc:	6011      	str	r1, [r2, #0]
 8017ede:	d1e0      	bne.n	8017ea2 <_free_r+0x22>
 8017ee0:	6818      	ldr	r0, [r3, #0]
 8017ee2:	685b      	ldr	r3, [r3, #4]
 8017ee4:	6053      	str	r3, [r2, #4]
 8017ee6:	4408      	add	r0, r1
 8017ee8:	6010      	str	r0, [r2, #0]
 8017eea:	e7da      	b.n	8017ea2 <_free_r+0x22>
 8017eec:	d902      	bls.n	8017ef4 <_free_r+0x74>
 8017eee:	230c      	movs	r3, #12
 8017ef0:	602b      	str	r3, [r5, #0]
 8017ef2:	e7d6      	b.n	8017ea2 <_free_r+0x22>
 8017ef4:	6820      	ldr	r0, [r4, #0]
 8017ef6:	1821      	adds	r1, r4, r0
 8017ef8:	428b      	cmp	r3, r1
 8017efa:	bf04      	itt	eq
 8017efc:	6819      	ldreq	r1, [r3, #0]
 8017efe:	685b      	ldreq	r3, [r3, #4]
 8017f00:	6063      	str	r3, [r4, #4]
 8017f02:	bf04      	itt	eq
 8017f04:	1809      	addeq	r1, r1, r0
 8017f06:	6021      	streq	r1, [r4, #0]
 8017f08:	6054      	str	r4, [r2, #4]
 8017f0a:	e7ca      	b.n	8017ea2 <_free_r+0x22>
 8017f0c:	bd38      	pop	{r3, r4, r5, pc}
 8017f0e:	bf00      	nop
 8017f10:	200042f0 	.word	0x200042f0

08017f14 <_Balloc>:
 8017f14:	b570      	push	{r4, r5, r6, lr}
 8017f16:	69c6      	ldr	r6, [r0, #28]
 8017f18:	4604      	mov	r4, r0
 8017f1a:	460d      	mov	r5, r1
 8017f1c:	b976      	cbnz	r6, 8017f3c <_Balloc+0x28>
 8017f1e:	2010      	movs	r0, #16
 8017f20:	f7fd fe3e 	bl	8015ba0 <malloc>
 8017f24:	4602      	mov	r2, r0
 8017f26:	61e0      	str	r0, [r4, #28]
 8017f28:	b920      	cbnz	r0, 8017f34 <_Balloc+0x20>
 8017f2a:	4b18      	ldr	r3, [pc, #96]	@ (8017f8c <_Balloc+0x78>)
 8017f2c:	4818      	ldr	r0, [pc, #96]	@ (8017f90 <_Balloc+0x7c>)
 8017f2e:	216b      	movs	r1, #107	@ 0x6b
 8017f30:	f001 fe5a 	bl	8019be8 <__assert_func>
 8017f34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017f38:	6006      	str	r6, [r0, #0]
 8017f3a:	60c6      	str	r6, [r0, #12]
 8017f3c:	69e6      	ldr	r6, [r4, #28]
 8017f3e:	68f3      	ldr	r3, [r6, #12]
 8017f40:	b183      	cbz	r3, 8017f64 <_Balloc+0x50>
 8017f42:	69e3      	ldr	r3, [r4, #28]
 8017f44:	68db      	ldr	r3, [r3, #12]
 8017f46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8017f4a:	b9b8      	cbnz	r0, 8017f7c <_Balloc+0x68>
 8017f4c:	2101      	movs	r1, #1
 8017f4e:	fa01 f605 	lsl.w	r6, r1, r5
 8017f52:	1d72      	adds	r2, r6, #5
 8017f54:	0092      	lsls	r2, r2, #2
 8017f56:	4620      	mov	r0, r4
 8017f58:	f7fd fe0e 	bl	8015b78 <_calloc_r>
 8017f5c:	b160      	cbz	r0, 8017f78 <_Balloc+0x64>
 8017f5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8017f62:	e00e      	b.n	8017f82 <_Balloc+0x6e>
 8017f64:	2221      	movs	r2, #33	@ 0x21
 8017f66:	2104      	movs	r1, #4
 8017f68:	4620      	mov	r0, r4
 8017f6a:	f7fd fe05 	bl	8015b78 <_calloc_r>
 8017f6e:	69e3      	ldr	r3, [r4, #28]
 8017f70:	60f0      	str	r0, [r6, #12]
 8017f72:	68db      	ldr	r3, [r3, #12]
 8017f74:	2b00      	cmp	r3, #0
 8017f76:	d1e4      	bne.n	8017f42 <_Balloc+0x2e>
 8017f78:	2000      	movs	r0, #0
 8017f7a:	bd70      	pop	{r4, r5, r6, pc}
 8017f7c:	6802      	ldr	r2, [r0, #0]
 8017f7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017f82:	2300      	movs	r3, #0
 8017f84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017f88:	e7f7      	b.n	8017f7a <_Balloc+0x66>
 8017f8a:	bf00      	nop
 8017f8c:	0801b12a 	.word	0x0801b12a
 8017f90:	0801b1aa 	.word	0x0801b1aa

08017f94 <_Bfree>:
 8017f94:	b570      	push	{r4, r5, r6, lr}
 8017f96:	69c6      	ldr	r6, [r0, #28]
 8017f98:	4605      	mov	r5, r0
 8017f9a:	460c      	mov	r4, r1
 8017f9c:	b976      	cbnz	r6, 8017fbc <_Bfree+0x28>
 8017f9e:	2010      	movs	r0, #16
 8017fa0:	f7fd fdfe 	bl	8015ba0 <malloc>
 8017fa4:	4602      	mov	r2, r0
 8017fa6:	61e8      	str	r0, [r5, #28]
 8017fa8:	b920      	cbnz	r0, 8017fb4 <_Bfree+0x20>
 8017faa:	4b09      	ldr	r3, [pc, #36]	@ (8017fd0 <_Bfree+0x3c>)
 8017fac:	4809      	ldr	r0, [pc, #36]	@ (8017fd4 <_Bfree+0x40>)
 8017fae:	218f      	movs	r1, #143	@ 0x8f
 8017fb0:	f001 fe1a 	bl	8019be8 <__assert_func>
 8017fb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017fb8:	6006      	str	r6, [r0, #0]
 8017fba:	60c6      	str	r6, [r0, #12]
 8017fbc:	b13c      	cbz	r4, 8017fce <_Bfree+0x3a>
 8017fbe:	69eb      	ldr	r3, [r5, #28]
 8017fc0:	6862      	ldr	r2, [r4, #4]
 8017fc2:	68db      	ldr	r3, [r3, #12]
 8017fc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017fc8:	6021      	str	r1, [r4, #0]
 8017fca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8017fce:	bd70      	pop	{r4, r5, r6, pc}
 8017fd0:	0801b12a 	.word	0x0801b12a
 8017fd4:	0801b1aa 	.word	0x0801b1aa

08017fd8 <__multadd>:
 8017fd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017fdc:	690d      	ldr	r5, [r1, #16]
 8017fde:	4607      	mov	r7, r0
 8017fe0:	460c      	mov	r4, r1
 8017fe2:	461e      	mov	r6, r3
 8017fe4:	f101 0c14 	add.w	ip, r1, #20
 8017fe8:	2000      	movs	r0, #0
 8017fea:	f8dc 3000 	ldr.w	r3, [ip]
 8017fee:	b299      	uxth	r1, r3
 8017ff0:	fb02 6101 	mla	r1, r2, r1, r6
 8017ff4:	0c1e      	lsrs	r6, r3, #16
 8017ff6:	0c0b      	lsrs	r3, r1, #16
 8017ff8:	fb02 3306 	mla	r3, r2, r6, r3
 8017ffc:	b289      	uxth	r1, r1
 8017ffe:	3001      	adds	r0, #1
 8018000:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8018004:	4285      	cmp	r5, r0
 8018006:	f84c 1b04 	str.w	r1, [ip], #4
 801800a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801800e:	dcec      	bgt.n	8017fea <__multadd+0x12>
 8018010:	b30e      	cbz	r6, 8018056 <__multadd+0x7e>
 8018012:	68a3      	ldr	r3, [r4, #8]
 8018014:	42ab      	cmp	r3, r5
 8018016:	dc19      	bgt.n	801804c <__multadd+0x74>
 8018018:	6861      	ldr	r1, [r4, #4]
 801801a:	4638      	mov	r0, r7
 801801c:	3101      	adds	r1, #1
 801801e:	f7ff ff79 	bl	8017f14 <_Balloc>
 8018022:	4680      	mov	r8, r0
 8018024:	b928      	cbnz	r0, 8018032 <__multadd+0x5a>
 8018026:	4602      	mov	r2, r0
 8018028:	4b0c      	ldr	r3, [pc, #48]	@ (801805c <__multadd+0x84>)
 801802a:	480d      	ldr	r0, [pc, #52]	@ (8018060 <__multadd+0x88>)
 801802c:	21ba      	movs	r1, #186	@ 0xba
 801802e:	f001 fddb 	bl	8019be8 <__assert_func>
 8018032:	6922      	ldr	r2, [r4, #16]
 8018034:	3202      	adds	r2, #2
 8018036:	f104 010c 	add.w	r1, r4, #12
 801803a:	0092      	lsls	r2, r2, #2
 801803c:	300c      	adds	r0, #12
 801803e:	f7ff f8b0 	bl	80171a2 <memcpy>
 8018042:	4621      	mov	r1, r4
 8018044:	4638      	mov	r0, r7
 8018046:	f7ff ffa5 	bl	8017f94 <_Bfree>
 801804a:	4644      	mov	r4, r8
 801804c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018050:	3501      	adds	r5, #1
 8018052:	615e      	str	r6, [r3, #20]
 8018054:	6125      	str	r5, [r4, #16]
 8018056:	4620      	mov	r0, r4
 8018058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801805c:	0801b199 	.word	0x0801b199
 8018060:	0801b1aa 	.word	0x0801b1aa

08018064 <__s2b>:
 8018064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018068:	460c      	mov	r4, r1
 801806a:	4615      	mov	r5, r2
 801806c:	461f      	mov	r7, r3
 801806e:	2209      	movs	r2, #9
 8018070:	3308      	adds	r3, #8
 8018072:	4606      	mov	r6, r0
 8018074:	fb93 f3f2 	sdiv	r3, r3, r2
 8018078:	2100      	movs	r1, #0
 801807a:	2201      	movs	r2, #1
 801807c:	429a      	cmp	r2, r3
 801807e:	db09      	blt.n	8018094 <__s2b+0x30>
 8018080:	4630      	mov	r0, r6
 8018082:	f7ff ff47 	bl	8017f14 <_Balloc>
 8018086:	b940      	cbnz	r0, 801809a <__s2b+0x36>
 8018088:	4602      	mov	r2, r0
 801808a:	4b19      	ldr	r3, [pc, #100]	@ (80180f0 <__s2b+0x8c>)
 801808c:	4819      	ldr	r0, [pc, #100]	@ (80180f4 <__s2b+0x90>)
 801808e:	21d3      	movs	r1, #211	@ 0xd3
 8018090:	f001 fdaa 	bl	8019be8 <__assert_func>
 8018094:	0052      	lsls	r2, r2, #1
 8018096:	3101      	adds	r1, #1
 8018098:	e7f0      	b.n	801807c <__s2b+0x18>
 801809a:	9b08      	ldr	r3, [sp, #32]
 801809c:	6143      	str	r3, [r0, #20]
 801809e:	2d09      	cmp	r5, #9
 80180a0:	f04f 0301 	mov.w	r3, #1
 80180a4:	6103      	str	r3, [r0, #16]
 80180a6:	dd16      	ble.n	80180d6 <__s2b+0x72>
 80180a8:	f104 0909 	add.w	r9, r4, #9
 80180ac:	46c8      	mov	r8, r9
 80180ae:	442c      	add	r4, r5
 80180b0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80180b4:	4601      	mov	r1, r0
 80180b6:	3b30      	subs	r3, #48	@ 0x30
 80180b8:	220a      	movs	r2, #10
 80180ba:	4630      	mov	r0, r6
 80180bc:	f7ff ff8c 	bl	8017fd8 <__multadd>
 80180c0:	45a0      	cmp	r8, r4
 80180c2:	d1f5      	bne.n	80180b0 <__s2b+0x4c>
 80180c4:	f1a5 0408 	sub.w	r4, r5, #8
 80180c8:	444c      	add	r4, r9
 80180ca:	1b2d      	subs	r5, r5, r4
 80180cc:	1963      	adds	r3, r4, r5
 80180ce:	42bb      	cmp	r3, r7
 80180d0:	db04      	blt.n	80180dc <__s2b+0x78>
 80180d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80180d6:	340a      	adds	r4, #10
 80180d8:	2509      	movs	r5, #9
 80180da:	e7f6      	b.n	80180ca <__s2b+0x66>
 80180dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80180e0:	4601      	mov	r1, r0
 80180e2:	3b30      	subs	r3, #48	@ 0x30
 80180e4:	220a      	movs	r2, #10
 80180e6:	4630      	mov	r0, r6
 80180e8:	f7ff ff76 	bl	8017fd8 <__multadd>
 80180ec:	e7ee      	b.n	80180cc <__s2b+0x68>
 80180ee:	bf00      	nop
 80180f0:	0801b199 	.word	0x0801b199
 80180f4:	0801b1aa 	.word	0x0801b1aa

080180f8 <__hi0bits>:
 80180f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80180fc:	4603      	mov	r3, r0
 80180fe:	bf36      	itet	cc
 8018100:	0403      	lslcc	r3, r0, #16
 8018102:	2000      	movcs	r0, #0
 8018104:	2010      	movcc	r0, #16
 8018106:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801810a:	bf3c      	itt	cc
 801810c:	021b      	lslcc	r3, r3, #8
 801810e:	3008      	addcc	r0, #8
 8018110:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018114:	bf3c      	itt	cc
 8018116:	011b      	lslcc	r3, r3, #4
 8018118:	3004      	addcc	r0, #4
 801811a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801811e:	bf3c      	itt	cc
 8018120:	009b      	lslcc	r3, r3, #2
 8018122:	3002      	addcc	r0, #2
 8018124:	2b00      	cmp	r3, #0
 8018126:	db05      	blt.n	8018134 <__hi0bits+0x3c>
 8018128:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801812c:	f100 0001 	add.w	r0, r0, #1
 8018130:	bf08      	it	eq
 8018132:	2020      	moveq	r0, #32
 8018134:	4770      	bx	lr

08018136 <__lo0bits>:
 8018136:	6803      	ldr	r3, [r0, #0]
 8018138:	4602      	mov	r2, r0
 801813a:	f013 0007 	ands.w	r0, r3, #7
 801813e:	d00b      	beq.n	8018158 <__lo0bits+0x22>
 8018140:	07d9      	lsls	r1, r3, #31
 8018142:	d421      	bmi.n	8018188 <__lo0bits+0x52>
 8018144:	0798      	lsls	r0, r3, #30
 8018146:	bf49      	itett	mi
 8018148:	085b      	lsrmi	r3, r3, #1
 801814a:	089b      	lsrpl	r3, r3, #2
 801814c:	2001      	movmi	r0, #1
 801814e:	6013      	strmi	r3, [r2, #0]
 8018150:	bf5c      	itt	pl
 8018152:	6013      	strpl	r3, [r2, #0]
 8018154:	2002      	movpl	r0, #2
 8018156:	4770      	bx	lr
 8018158:	b299      	uxth	r1, r3
 801815a:	b909      	cbnz	r1, 8018160 <__lo0bits+0x2a>
 801815c:	0c1b      	lsrs	r3, r3, #16
 801815e:	2010      	movs	r0, #16
 8018160:	b2d9      	uxtb	r1, r3
 8018162:	b909      	cbnz	r1, 8018168 <__lo0bits+0x32>
 8018164:	3008      	adds	r0, #8
 8018166:	0a1b      	lsrs	r3, r3, #8
 8018168:	0719      	lsls	r1, r3, #28
 801816a:	bf04      	itt	eq
 801816c:	091b      	lsreq	r3, r3, #4
 801816e:	3004      	addeq	r0, #4
 8018170:	0799      	lsls	r1, r3, #30
 8018172:	bf04      	itt	eq
 8018174:	089b      	lsreq	r3, r3, #2
 8018176:	3002      	addeq	r0, #2
 8018178:	07d9      	lsls	r1, r3, #31
 801817a:	d403      	bmi.n	8018184 <__lo0bits+0x4e>
 801817c:	085b      	lsrs	r3, r3, #1
 801817e:	f100 0001 	add.w	r0, r0, #1
 8018182:	d003      	beq.n	801818c <__lo0bits+0x56>
 8018184:	6013      	str	r3, [r2, #0]
 8018186:	4770      	bx	lr
 8018188:	2000      	movs	r0, #0
 801818a:	4770      	bx	lr
 801818c:	2020      	movs	r0, #32
 801818e:	4770      	bx	lr

08018190 <__i2b>:
 8018190:	b510      	push	{r4, lr}
 8018192:	460c      	mov	r4, r1
 8018194:	2101      	movs	r1, #1
 8018196:	f7ff febd 	bl	8017f14 <_Balloc>
 801819a:	4602      	mov	r2, r0
 801819c:	b928      	cbnz	r0, 80181aa <__i2b+0x1a>
 801819e:	4b05      	ldr	r3, [pc, #20]	@ (80181b4 <__i2b+0x24>)
 80181a0:	4805      	ldr	r0, [pc, #20]	@ (80181b8 <__i2b+0x28>)
 80181a2:	f240 1145 	movw	r1, #325	@ 0x145
 80181a6:	f001 fd1f 	bl	8019be8 <__assert_func>
 80181aa:	2301      	movs	r3, #1
 80181ac:	6144      	str	r4, [r0, #20]
 80181ae:	6103      	str	r3, [r0, #16]
 80181b0:	bd10      	pop	{r4, pc}
 80181b2:	bf00      	nop
 80181b4:	0801b199 	.word	0x0801b199
 80181b8:	0801b1aa 	.word	0x0801b1aa

080181bc <__multiply>:
 80181bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80181c0:	4617      	mov	r7, r2
 80181c2:	690a      	ldr	r2, [r1, #16]
 80181c4:	693b      	ldr	r3, [r7, #16]
 80181c6:	429a      	cmp	r2, r3
 80181c8:	bfa8      	it	ge
 80181ca:	463b      	movge	r3, r7
 80181cc:	4689      	mov	r9, r1
 80181ce:	bfa4      	itt	ge
 80181d0:	460f      	movge	r7, r1
 80181d2:	4699      	movge	r9, r3
 80181d4:	693d      	ldr	r5, [r7, #16]
 80181d6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80181da:	68bb      	ldr	r3, [r7, #8]
 80181dc:	6879      	ldr	r1, [r7, #4]
 80181de:	eb05 060a 	add.w	r6, r5, sl
 80181e2:	42b3      	cmp	r3, r6
 80181e4:	b085      	sub	sp, #20
 80181e6:	bfb8      	it	lt
 80181e8:	3101      	addlt	r1, #1
 80181ea:	f7ff fe93 	bl	8017f14 <_Balloc>
 80181ee:	b930      	cbnz	r0, 80181fe <__multiply+0x42>
 80181f0:	4602      	mov	r2, r0
 80181f2:	4b41      	ldr	r3, [pc, #260]	@ (80182f8 <__multiply+0x13c>)
 80181f4:	4841      	ldr	r0, [pc, #260]	@ (80182fc <__multiply+0x140>)
 80181f6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80181fa:	f001 fcf5 	bl	8019be8 <__assert_func>
 80181fe:	f100 0414 	add.w	r4, r0, #20
 8018202:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8018206:	4623      	mov	r3, r4
 8018208:	2200      	movs	r2, #0
 801820a:	4573      	cmp	r3, lr
 801820c:	d320      	bcc.n	8018250 <__multiply+0x94>
 801820e:	f107 0814 	add.w	r8, r7, #20
 8018212:	f109 0114 	add.w	r1, r9, #20
 8018216:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801821a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801821e:	9302      	str	r3, [sp, #8]
 8018220:	1beb      	subs	r3, r5, r7
 8018222:	3b15      	subs	r3, #21
 8018224:	f023 0303 	bic.w	r3, r3, #3
 8018228:	3304      	adds	r3, #4
 801822a:	3715      	adds	r7, #21
 801822c:	42bd      	cmp	r5, r7
 801822e:	bf38      	it	cc
 8018230:	2304      	movcc	r3, #4
 8018232:	9301      	str	r3, [sp, #4]
 8018234:	9b02      	ldr	r3, [sp, #8]
 8018236:	9103      	str	r1, [sp, #12]
 8018238:	428b      	cmp	r3, r1
 801823a:	d80c      	bhi.n	8018256 <__multiply+0x9a>
 801823c:	2e00      	cmp	r6, #0
 801823e:	dd03      	ble.n	8018248 <__multiply+0x8c>
 8018240:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8018244:	2b00      	cmp	r3, #0
 8018246:	d055      	beq.n	80182f4 <__multiply+0x138>
 8018248:	6106      	str	r6, [r0, #16]
 801824a:	b005      	add	sp, #20
 801824c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018250:	f843 2b04 	str.w	r2, [r3], #4
 8018254:	e7d9      	b.n	801820a <__multiply+0x4e>
 8018256:	f8b1 a000 	ldrh.w	sl, [r1]
 801825a:	f1ba 0f00 	cmp.w	sl, #0
 801825e:	d01f      	beq.n	80182a0 <__multiply+0xe4>
 8018260:	46c4      	mov	ip, r8
 8018262:	46a1      	mov	r9, r4
 8018264:	2700      	movs	r7, #0
 8018266:	f85c 2b04 	ldr.w	r2, [ip], #4
 801826a:	f8d9 3000 	ldr.w	r3, [r9]
 801826e:	fa1f fb82 	uxth.w	fp, r2
 8018272:	b29b      	uxth	r3, r3
 8018274:	fb0a 330b 	mla	r3, sl, fp, r3
 8018278:	443b      	add	r3, r7
 801827a:	f8d9 7000 	ldr.w	r7, [r9]
 801827e:	0c12      	lsrs	r2, r2, #16
 8018280:	0c3f      	lsrs	r7, r7, #16
 8018282:	fb0a 7202 	mla	r2, sl, r2, r7
 8018286:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801828a:	b29b      	uxth	r3, r3
 801828c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018290:	4565      	cmp	r5, ip
 8018292:	f849 3b04 	str.w	r3, [r9], #4
 8018296:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801829a:	d8e4      	bhi.n	8018266 <__multiply+0xaa>
 801829c:	9b01      	ldr	r3, [sp, #4]
 801829e:	50e7      	str	r7, [r4, r3]
 80182a0:	9b03      	ldr	r3, [sp, #12]
 80182a2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80182a6:	3104      	adds	r1, #4
 80182a8:	f1b9 0f00 	cmp.w	r9, #0
 80182ac:	d020      	beq.n	80182f0 <__multiply+0x134>
 80182ae:	6823      	ldr	r3, [r4, #0]
 80182b0:	4647      	mov	r7, r8
 80182b2:	46a4      	mov	ip, r4
 80182b4:	f04f 0a00 	mov.w	sl, #0
 80182b8:	f8b7 b000 	ldrh.w	fp, [r7]
 80182bc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80182c0:	fb09 220b 	mla	r2, r9, fp, r2
 80182c4:	4452      	add	r2, sl
 80182c6:	b29b      	uxth	r3, r3
 80182c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80182cc:	f84c 3b04 	str.w	r3, [ip], #4
 80182d0:	f857 3b04 	ldr.w	r3, [r7], #4
 80182d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80182d8:	f8bc 3000 	ldrh.w	r3, [ip]
 80182dc:	fb09 330a 	mla	r3, r9, sl, r3
 80182e0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80182e4:	42bd      	cmp	r5, r7
 80182e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80182ea:	d8e5      	bhi.n	80182b8 <__multiply+0xfc>
 80182ec:	9a01      	ldr	r2, [sp, #4]
 80182ee:	50a3      	str	r3, [r4, r2]
 80182f0:	3404      	adds	r4, #4
 80182f2:	e79f      	b.n	8018234 <__multiply+0x78>
 80182f4:	3e01      	subs	r6, #1
 80182f6:	e7a1      	b.n	801823c <__multiply+0x80>
 80182f8:	0801b199 	.word	0x0801b199
 80182fc:	0801b1aa 	.word	0x0801b1aa

08018300 <__pow5mult>:
 8018300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018304:	4615      	mov	r5, r2
 8018306:	f012 0203 	ands.w	r2, r2, #3
 801830a:	4607      	mov	r7, r0
 801830c:	460e      	mov	r6, r1
 801830e:	d007      	beq.n	8018320 <__pow5mult+0x20>
 8018310:	4c25      	ldr	r4, [pc, #148]	@ (80183a8 <__pow5mult+0xa8>)
 8018312:	3a01      	subs	r2, #1
 8018314:	2300      	movs	r3, #0
 8018316:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801831a:	f7ff fe5d 	bl	8017fd8 <__multadd>
 801831e:	4606      	mov	r6, r0
 8018320:	10ad      	asrs	r5, r5, #2
 8018322:	d03d      	beq.n	80183a0 <__pow5mult+0xa0>
 8018324:	69fc      	ldr	r4, [r7, #28]
 8018326:	b97c      	cbnz	r4, 8018348 <__pow5mult+0x48>
 8018328:	2010      	movs	r0, #16
 801832a:	f7fd fc39 	bl	8015ba0 <malloc>
 801832e:	4602      	mov	r2, r0
 8018330:	61f8      	str	r0, [r7, #28]
 8018332:	b928      	cbnz	r0, 8018340 <__pow5mult+0x40>
 8018334:	4b1d      	ldr	r3, [pc, #116]	@ (80183ac <__pow5mult+0xac>)
 8018336:	481e      	ldr	r0, [pc, #120]	@ (80183b0 <__pow5mult+0xb0>)
 8018338:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801833c:	f001 fc54 	bl	8019be8 <__assert_func>
 8018340:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018344:	6004      	str	r4, [r0, #0]
 8018346:	60c4      	str	r4, [r0, #12]
 8018348:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801834c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018350:	b94c      	cbnz	r4, 8018366 <__pow5mult+0x66>
 8018352:	f240 2171 	movw	r1, #625	@ 0x271
 8018356:	4638      	mov	r0, r7
 8018358:	f7ff ff1a 	bl	8018190 <__i2b>
 801835c:	2300      	movs	r3, #0
 801835e:	f8c8 0008 	str.w	r0, [r8, #8]
 8018362:	4604      	mov	r4, r0
 8018364:	6003      	str	r3, [r0, #0]
 8018366:	f04f 0900 	mov.w	r9, #0
 801836a:	07eb      	lsls	r3, r5, #31
 801836c:	d50a      	bpl.n	8018384 <__pow5mult+0x84>
 801836e:	4631      	mov	r1, r6
 8018370:	4622      	mov	r2, r4
 8018372:	4638      	mov	r0, r7
 8018374:	f7ff ff22 	bl	80181bc <__multiply>
 8018378:	4631      	mov	r1, r6
 801837a:	4680      	mov	r8, r0
 801837c:	4638      	mov	r0, r7
 801837e:	f7ff fe09 	bl	8017f94 <_Bfree>
 8018382:	4646      	mov	r6, r8
 8018384:	106d      	asrs	r5, r5, #1
 8018386:	d00b      	beq.n	80183a0 <__pow5mult+0xa0>
 8018388:	6820      	ldr	r0, [r4, #0]
 801838a:	b938      	cbnz	r0, 801839c <__pow5mult+0x9c>
 801838c:	4622      	mov	r2, r4
 801838e:	4621      	mov	r1, r4
 8018390:	4638      	mov	r0, r7
 8018392:	f7ff ff13 	bl	80181bc <__multiply>
 8018396:	6020      	str	r0, [r4, #0]
 8018398:	f8c0 9000 	str.w	r9, [r0]
 801839c:	4604      	mov	r4, r0
 801839e:	e7e4      	b.n	801836a <__pow5mult+0x6a>
 80183a0:	4630      	mov	r0, r6
 80183a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80183a6:	bf00      	nop
 80183a8:	0801b2bc 	.word	0x0801b2bc
 80183ac:	0801b12a 	.word	0x0801b12a
 80183b0:	0801b1aa 	.word	0x0801b1aa

080183b4 <__lshift>:
 80183b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80183b8:	460c      	mov	r4, r1
 80183ba:	6849      	ldr	r1, [r1, #4]
 80183bc:	6923      	ldr	r3, [r4, #16]
 80183be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80183c2:	68a3      	ldr	r3, [r4, #8]
 80183c4:	4607      	mov	r7, r0
 80183c6:	4691      	mov	r9, r2
 80183c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80183cc:	f108 0601 	add.w	r6, r8, #1
 80183d0:	42b3      	cmp	r3, r6
 80183d2:	db0b      	blt.n	80183ec <__lshift+0x38>
 80183d4:	4638      	mov	r0, r7
 80183d6:	f7ff fd9d 	bl	8017f14 <_Balloc>
 80183da:	4605      	mov	r5, r0
 80183dc:	b948      	cbnz	r0, 80183f2 <__lshift+0x3e>
 80183de:	4602      	mov	r2, r0
 80183e0:	4b28      	ldr	r3, [pc, #160]	@ (8018484 <__lshift+0xd0>)
 80183e2:	4829      	ldr	r0, [pc, #164]	@ (8018488 <__lshift+0xd4>)
 80183e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80183e8:	f001 fbfe 	bl	8019be8 <__assert_func>
 80183ec:	3101      	adds	r1, #1
 80183ee:	005b      	lsls	r3, r3, #1
 80183f0:	e7ee      	b.n	80183d0 <__lshift+0x1c>
 80183f2:	2300      	movs	r3, #0
 80183f4:	f100 0114 	add.w	r1, r0, #20
 80183f8:	f100 0210 	add.w	r2, r0, #16
 80183fc:	4618      	mov	r0, r3
 80183fe:	4553      	cmp	r3, sl
 8018400:	db33      	blt.n	801846a <__lshift+0xb6>
 8018402:	6920      	ldr	r0, [r4, #16]
 8018404:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018408:	f104 0314 	add.w	r3, r4, #20
 801840c:	f019 091f 	ands.w	r9, r9, #31
 8018410:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018414:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018418:	d02b      	beq.n	8018472 <__lshift+0xbe>
 801841a:	f1c9 0e20 	rsb	lr, r9, #32
 801841e:	468a      	mov	sl, r1
 8018420:	2200      	movs	r2, #0
 8018422:	6818      	ldr	r0, [r3, #0]
 8018424:	fa00 f009 	lsl.w	r0, r0, r9
 8018428:	4310      	orrs	r0, r2
 801842a:	f84a 0b04 	str.w	r0, [sl], #4
 801842e:	f853 2b04 	ldr.w	r2, [r3], #4
 8018432:	459c      	cmp	ip, r3
 8018434:	fa22 f20e 	lsr.w	r2, r2, lr
 8018438:	d8f3      	bhi.n	8018422 <__lshift+0x6e>
 801843a:	ebac 0304 	sub.w	r3, ip, r4
 801843e:	3b15      	subs	r3, #21
 8018440:	f023 0303 	bic.w	r3, r3, #3
 8018444:	3304      	adds	r3, #4
 8018446:	f104 0015 	add.w	r0, r4, #21
 801844a:	4560      	cmp	r0, ip
 801844c:	bf88      	it	hi
 801844e:	2304      	movhi	r3, #4
 8018450:	50ca      	str	r2, [r1, r3]
 8018452:	b10a      	cbz	r2, 8018458 <__lshift+0xa4>
 8018454:	f108 0602 	add.w	r6, r8, #2
 8018458:	3e01      	subs	r6, #1
 801845a:	4638      	mov	r0, r7
 801845c:	612e      	str	r6, [r5, #16]
 801845e:	4621      	mov	r1, r4
 8018460:	f7ff fd98 	bl	8017f94 <_Bfree>
 8018464:	4628      	mov	r0, r5
 8018466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801846a:	f842 0f04 	str.w	r0, [r2, #4]!
 801846e:	3301      	adds	r3, #1
 8018470:	e7c5      	b.n	80183fe <__lshift+0x4a>
 8018472:	3904      	subs	r1, #4
 8018474:	f853 2b04 	ldr.w	r2, [r3], #4
 8018478:	f841 2f04 	str.w	r2, [r1, #4]!
 801847c:	459c      	cmp	ip, r3
 801847e:	d8f9      	bhi.n	8018474 <__lshift+0xc0>
 8018480:	e7ea      	b.n	8018458 <__lshift+0xa4>
 8018482:	bf00      	nop
 8018484:	0801b199 	.word	0x0801b199
 8018488:	0801b1aa 	.word	0x0801b1aa

0801848c <__mcmp>:
 801848c:	690a      	ldr	r2, [r1, #16]
 801848e:	4603      	mov	r3, r0
 8018490:	6900      	ldr	r0, [r0, #16]
 8018492:	1a80      	subs	r0, r0, r2
 8018494:	b530      	push	{r4, r5, lr}
 8018496:	d10e      	bne.n	80184b6 <__mcmp+0x2a>
 8018498:	3314      	adds	r3, #20
 801849a:	3114      	adds	r1, #20
 801849c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80184a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80184a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80184a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80184ac:	4295      	cmp	r5, r2
 80184ae:	d003      	beq.n	80184b8 <__mcmp+0x2c>
 80184b0:	d205      	bcs.n	80184be <__mcmp+0x32>
 80184b2:	f04f 30ff 	mov.w	r0, #4294967295
 80184b6:	bd30      	pop	{r4, r5, pc}
 80184b8:	42a3      	cmp	r3, r4
 80184ba:	d3f3      	bcc.n	80184a4 <__mcmp+0x18>
 80184bc:	e7fb      	b.n	80184b6 <__mcmp+0x2a>
 80184be:	2001      	movs	r0, #1
 80184c0:	e7f9      	b.n	80184b6 <__mcmp+0x2a>
	...

080184c4 <__mdiff>:
 80184c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184c8:	4689      	mov	r9, r1
 80184ca:	4606      	mov	r6, r0
 80184cc:	4611      	mov	r1, r2
 80184ce:	4648      	mov	r0, r9
 80184d0:	4614      	mov	r4, r2
 80184d2:	f7ff ffdb 	bl	801848c <__mcmp>
 80184d6:	1e05      	subs	r5, r0, #0
 80184d8:	d112      	bne.n	8018500 <__mdiff+0x3c>
 80184da:	4629      	mov	r1, r5
 80184dc:	4630      	mov	r0, r6
 80184de:	f7ff fd19 	bl	8017f14 <_Balloc>
 80184e2:	4602      	mov	r2, r0
 80184e4:	b928      	cbnz	r0, 80184f2 <__mdiff+0x2e>
 80184e6:	4b3f      	ldr	r3, [pc, #252]	@ (80185e4 <__mdiff+0x120>)
 80184e8:	f240 2137 	movw	r1, #567	@ 0x237
 80184ec:	483e      	ldr	r0, [pc, #248]	@ (80185e8 <__mdiff+0x124>)
 80184ee:	f001 fb7b 	bl	8019be8 <__assert_func>
 80184f2:	2301      	movs	r3, #1
 80184f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80184f8:	4610      	mov	r0, r2
 80184fa:	b003      	add	sp, #12
 80184fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018500:	bfbc      	itt	lt
 8018502:	464b      	movlt	r3, r9
 8018504:	46a1      	movlt	r9, r4
 8018506:	4630      	mov	r0, r6
 8018508:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801850c:	bfba      	itte	lt
 801850e:	461c      	movlt	r4, r3
 8018510:	2501      	movlt	r5, #1
 8018512:	2500      	movge	r5, #0
 8018514:	f7ff fcfe 	bl	8017f14 <_Balloc>
 8018518:	4602      	mov	r2, r0
 801851a:	b918      	cbnz	r0, 8018524 <__mdiff+0x60>
 801851c:	4b31      	ldr	r3, [pc, #196]	@ (80185e4 <__mdiff+0x120>)
 801851e:	f240 2145 	movw	r1, #581	@ 0x245
 8018522:	e7e3      	b.n	80184ec <__mdiff+0x28>
 8018524:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8018528:	6926      	ldr	r6, [r4, #16]
 801852a:	60c5      	str	r5, [r0, #12]
 801852c:	f109 0310 	add.w	r3, r9, #16
 8018530:	f109 0514 	add.w	r5, r9, #20
 8018534:	f104 0e14 	add.w	lr, r4, #20
 8018538:	f100 0b14 	add.w	fp, r0, #20
 801853c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8018540:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8018544:	9301      	str	r3, [sp, #4]
 8018546:	46d9      	mov	r9, fp
 8018548:	f04f 0c00 	mov.w	ip, #0
 801854c:	9b01      	ldr	r3, [sp, #4]
 801854e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8018552:	f853 af04 	ldr.w	sl, [r3, #4]!
 8018556:	9301      	str	r3, [sp, #4]
 8018558:	fa1f f38a 	uxth.w	r3, sl
 801855c:	4619      	mov	r1, r3
 801855e:	b283      	uxth	r3, r0
 8018560:	1acb      	subs	r3, r1, r3
 8018562:	0c00      	lsrs	r0, r0, #16
 8018564:	4463      	add	r3, ip
 8018566:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801856a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801856e:	b29b      	uxth	r3, r3
 8018570:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8018574:	4576      	cmp	r6, lr
 8018576:	f849 3b04 	str.w	r3, [r9], #4
 801857a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801857e:	d8e5      	bhi.n	801854c <__mdiff+0x88>
 8018580:	1b33      	subs	r3, r6, r4
 8018582:	3b15      	subs	r3, #21
 8018584:	f023 0303 	bic.w	r3, r3, #3
 8018588:	3415      	adds	r4, #21
 801858a:	3304      	adds	r3, #4
 801858c:	42a6      	cmp	r6, r4
 801858e:	bf38      	it	cc
 8018590:	2304      	movcc	r3, #4
 8018592:	441d      	add	r5, r3
 8018594:	445b      	add	r3, fp
 8018596:	461e      	mov	r6, r3
 8018598:	462c      	mov	r4, r5
 801859a:	4544      	cmp	r4, r8
 801859c:	d30e      	bcc.n	80185bc <__mdiff+0xf8>
 801859e:	f108 0103 	add.w	r1, r8, #3
 80185a2:	1b49      	subs	r1, r1, r5
 80185a4:	f021 0103 	bic.w	r1, r1, #3
 80185a8:	3d03      	subs	r5, #3
 80185aa:	45a8      	cmp	r8, r5
 80185ac:	bf38      	it	cc
 80185ae:	2100      	movcc	r1, #0
 80185b0:	440b      	add	r3, r1
 80185b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80185b6:	b191      	cbz	r1, 80185de <__mdiff+0x11a>
 80185b8:	6117      	str	r7, [r2, #16]
 80185ba:	e79d      	b.n	80184f8 <__mdiff+0x34>
 80185bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80185c0:	46e6      	mov	lr, ip
 80185c2:	0c08      	lsrs	r0, r1, #16
 80185c4:	fa1c fc81 	uxtah	ip, ip, r1
 80185c8:	4471      	add	r1, lr
 80185ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80185ce:	b289      	uxth	r1, r1
 80185d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80185d4:	f846 1b04 	str.w	r1, [r6], #4
 80185d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80185dc:	e7dd      	b.n	801859a <__mdiff+0xd6>
 80185de:	3f01      	subs	r7, #1
 80185e0:	e7e7      	b.n	80185b2 <__mdiff+0xee>
 80185e2:	bf00      	nop
 80185e4:	0801b199 	.word	0x0801b199
 80185e8:	0801b1aa 	.word	0x0801b1aa

080185ec <__ulp>:
 80185ec:	b082      	sub	sp, #8
 80185ee:	ed8d 0b00 	vstr	d0, [sp]
 80185f2:	9a01      	ldr	r2, [sp, #4]
 80185f4:	4b0f      	ldr	r3, [pc, #60]	@ (8018634 <__ulp+0x48>)
 80185f6:	4013      	ands	r3, r2
 80185f8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80185fc:	2b00      	cmp	r3, #0
 80185fe:	dc08      	bgt.n	8018612 <__ulp+0x26>
 8018600:	425b      	negs	r3, r3
 8018602:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8018606:	ea4f 5223 	mov.w	r2, r3, asr #20
 801860a:	da04      	bge.n	8018616 <__ulp+0x2a>
 801860c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8018610:	4113      	asrs	r3, r2
 8018612:	2200      	movs	r2, #0
 8018614:	e008      	b.n	8018628 <__ulp+0x3c>
 8018616:	f1a2 0314 	sub.w	r3, r2, #20
 801861a:	2b1e      	cmp	r3, #30
 801861c:	bfda      	itte	le
 801861e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8018622:	40da      	lsrle	r2, r3
 8018624:	2201      	movgt	r2, #1
 8018626:	2300      	movs	r3, #0
 8018628:	4619      	mov	r1, r3
 801862a:	4610      	mov	r0, r2
 801862c:	ec41 0b10 	vmov	d0, r0, r1
 8018630:	b002      	add	sp, #8
 8018632:	4770      	bx	lr
 8018634:	7ff00000 	.word	0x7ff00000

08018638 <__b2d>:
 8018638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801863c:	6906      	ldr	r6, [r0, #16]
 801863e:	f100 0814 	add.w	r8, r0, #20
 8018642:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8018646:	1f37      	subs	r7, r6, #4
 8018648:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801864c:	4610      	mov	r0, r2
 801864e:	f7ff fd53 	bl	80180f8 <__hi0bits>
 8018652:	f1c0 0320 	rsb	r3, r0, #32
 8018656:	280a      	cmp	r0, #10
 8018658:	600b      	str	r3, [r1, #0]
 801865a:	491b      	ldr	r1, [pc, #108]	@ (80186c8 <__b2d+0x90>)
 801865c:	dc15      	bgt.n	801868a <__b2d+0x52>
 801865e:	f1c0 0c0b 	rsb	ip, r0, #11
 8018662:	fa22 f30c 	lsr.w	r3, r2, ip
 8018666:	45b8      	cmp	r8, r7
 8018668:	ea43 0501 	orr.w	r5, r3, r1
 801866c:	bf34      	ite	cc
 801866e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8018672:	2300      	movcs	r3, #0
 8018674:	3015      	adds	r0, #21
 8018676:	fa02 f000 	lsl.w	r0, r2, r0
 801867a:	fa23 f30c 	lsr.w	r3, r3, ip
 801867e:	4303      	orrs	r3, r0
 8018680:	461c      	mov	r4, r3
 8018682:	ec45 4b10 	vmov	d0, r4, r5
 8018686:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801868a:	45b8      	cmp	r8, r7
 801868c:	bf3a      	itte	cc
 801868e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8018692:	f1a6 0708 	subcc.w	r7, r6, #8
 8018696:	2300      	movcs	r3, #0
 8018698:	380b      	subs	r0, #11
 801869a:	d012      	beq.n	80186c2 <__b2d+0x8a>
 801869c:	f1c0 0120 	rsb	r1, r0, #32
 80186a0:	fa23 f401 	lsr.w	r4, r3, r1
 80186a4:	4082      	lsls	r2, r0
 80186a6:	4322      	orrs	r2, r4
 80186a8:	4547      	cmp	r7, r8
 80186aa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80186ae:	bf8c      	ite	hi
 80186b0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80186b4:	2200      	movls	r2, #0
 80186b6:	4083      	lsls	r3, r0
 80186b8:	40ca      	lsrs	r2, r1
 80186ba:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80186be:	4313      	orrs	r3, r2
 80186c0:	e7de      	b.n	8018680 <__b2d+0x48>
 80186c2:	ea42 0501 	orr.w	r5, r2, r1
 80186c6:	e7db      	b.n	8018680 <__b2d+0x48>
 80186c8:	3ff00000 	.word	0x3ff00000

080186cc <__d2b>:
 80186cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80186d0:	460f      	mov	r7, r1
 80186d2:	2101      	movs	r1, #1
 80186d4:	ec59 8b10 	vmov	r8, r9, d0
 80186d8:	4616      	mov	r6, r2
 80186da:	f7ff fc1b 	bl	8017f14 <_Balloc>
 80186de:	4604      	mov	r4, r0
 80186e0:	b930      	cbnz	r0, 80186f0 <__d2b+0x24>
 80186e2:	4602      	mov	r2, r0
 80186e4:	4b23      	ldr	r3, [pc, #140]	@ (8018774 <__d2b+0xa8>)
 80186e6:	4824      	ldr	r0, [pc, #144]	@ (8018778 <__d2b+0xac>)
 80186e8:	f240 310f 	movw	r1, #783	@ 0x30f
 80186ec:	f001 fa7c 	bl	8019be8 <__assert_func>
 80186f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80186f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80186f8:	b10d      	cbz	r5, 80186fe <__d2b+0x32>
 80186fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80186fe:	9301      	str	r3, [sp, #4]
 8018700:	f1b8 0300 	subs.w	r3, r8, #0
 8018704:	d023      	beq.n	801874e <__d2b+0x82>
 8018706:	4668      	mov	r0, sp
 8018708:	9300      	str	r3, [sp, #0]
 801870a:	f7ff fd14 	bl	8018136 <__lo0bits>
 801870e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8018712:	b1d0      	cbz	r0, 801874a <__d2b+0x7e>
 8018714:	f1c0 0320 	rsb	r3, r0, #32
 8018718:	fa02 f303 	lsl.w	r3, r2, r3
 801871c:	430b      	orrs	r3, r1
 801871e:	40c2      	lsrs	r2, r0
 8018720:	6163      	str	r3, [r4, #20]
 8018722:	9201      	str	r2, [sp, #4]
 8018724:	9b01      	ldr	r3, [sp, #4]
 8018726:	61a3      	str	r3, [r4, #24]
 8018728:	2b00      	cmp	r3, #0
 801872a:	bf0c      	ite	eq
 801872c:	2201      	moveq	r2, #1
 801872e:	2202      	movne	r2, #2
 8018730:	6122      	str	r2, [r4, #16]
 8018732:	b1a5      	cbz	r5, 801875e <__d2b+0x92>
 8018734:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8018738:	4405      	add	r5, r0
 801873a:	603d      	str	r5, [r7, #0]
 801873c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8018740:	6030      	str	r0, [r6, #0]
 8018742:	4620      	mov	r0, r4
 8018744:	b003      	add	sp, #12
 8018746:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801874a:	6161      	str	r1, [r4, #20]
 801874c:	e7ea      	b.n	8018724 <__d2b+0x58>
 801874e:	a801      	add	r0, sp, #4
 8018750:	f7ff fcf1 	bl	8018136 <__lo0bits>
 8018754:	9b01      	ldr	r3, [sp, #4]
 8018756:	6163      	str	r3, [r4, #20]
 8018758:	3020      	adds	r0, #32
 801875a:	2201      	movs	r2, #1
 801875c:	e7e8      	b.n	8018730 <__d2b+0x64>
 801875e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018762:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8018766:	6038      	str	r0, [r7, #0]
 8018768:	6918      	ldr	r0, [r3, #16]
 801876a:	f7ff fcc5 	bl	80180f8 <__hi0bits>
 801876e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018772:	e7e5      	b.n	8018740 <__d2b+0x74>
 8018774:	0801b199 	.word	0x0801b199
 8018778:	0801b1aa 	.word	0x0801b1aa

0801877c <__ratio>:
 801877c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018780:	b085      	sub	sp, #20
 8018782:	e9cd 1000 	strd	r1, r0, [sp]
 8018786:	a902      	add	r1, sp, #8
 8018788:	f7ff ff56 	bl	8018638 <__b2d>
 801878c:	9800      	ldr	r0, [sp, #0]
 801878e:	a903      	add	r1, sp, #12
 8018790:	ec55 4b10 	vmov	r4, r5, d0
 8018794:	f7ff ff50 	bl	8018638 <__b2d>
 8018798:	9b01      	ldr	r3, [sp, #4]
 801879a:	6919      	ldr	r1, [r3, #16]
 801879c:	9b00      	ldr	r3, [sp, #0]
 801879e:	691b      	ldr	r3, [r3, #16]
 80187a0:	1ac9      	subs	r1, r1, r3
 80187a2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80187a6:	1a9b      	subs	r3, r3, r2
 80187a8:	ec5b ab10 	vmov	sl, fp, d0
 80187ac:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80187b0:	2b00      	cmp	r3, #0
 80187b2:	bfce      	itee	gt
 80187b4:	462a      	movgt	r2, r5
 80187b6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80187ba:	465a      	movle	r2, fp
 80187bc:	462f      	mov	r7, r5
 80187be:	46d9      	mov	r9, fp
 80187c0:	bfcc      	ite	gt
 80187c2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80187c6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80187ca:	464b      	mov	r3, r9
 80187cc:	4652      	mov	r2, sl
 80187ce:	4620      	mov	r0, r4
 80187d0:	4639      	mov	r1, r7
 80187d2:	f7e8 f85b 	bl	800088c <__aeabi_ddiv>
 80187d6:	ec41 0b10 	vmov	d0, r0, r1
 80187da:	b005      	add	sp, #20
 80187dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080187e0 <__copybits>:
 80187e0:	3901      	subs	r1, #1
 80187e2:	b570      	push	{r4, r5, r6, lr}
 80187e4:	1149      	asrs	r1, r1, #5
 80187e6:	6914      	ldr	r4, [r2, #16]
 80187e8:	3101      	adds	r1, #1
 80187ea:	f102 0314 	add.w	r3, r2, #20
 80187ee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80187f2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80187f6:	1f05      	subs	r5, r0, #4
 80187f8:	42a3      	cmp	r3, r4
 80187fa:	d30c      	bcc.n	8018816 <__copybits+0x36>
 80187fc:	1aa3      	subs	r3, r4, r2
 80187fe:	3b11      	subs	r3, #17
 8018800:	f023 0303 	bic.w	r3, r3, #3
 8018804:	3211      	adds	r2, #17
 8018806:	42a2      	cmp	r2, r4
 8018808:	bf88      	it	hi
 801880a:	2300      	movhi	r3, #0
 801880c:	4418      	add	r0, r3
 801880e:	2300      	movs	r3, #0
 8018810:	4288      	cmp	r0, r1
 8018812:	d305      	bcc.n	8018820 <__copybits+0x40>
 8018814:	bd70      	pop	{r4, r5, r6, pc}
 8018816:	f853 6b04 	ldr.w	r6, [r3], #4
 801881a:	f845 6f04 	str.w	r6, [r5, #4]!
 801881e:	e7eb      	b.n	80187f8 <__copybits+0x18>
 8018820:	f840 3b04 	str.w	r3, [r0], #4
 8018824:	e7f4      	b.n	8018810 <__copybits+0x30>

08018826 <__any_on>:
 8018826:	f100 0214 	add.w	r2, r0, #20
 801882a:	6900      	ldr	r0, [r0, #16]
 801882c:	114b      	asrs	r3, r1, #5
 801882e:	4298      	cmp	r0, r3
 8018830:	b510      	push	{r4, lr}
 8018832:	db11      	blt.n	8018858 <__any_on+0x32>
 8018834:	dd0a      	ble.n	801884c <__any_on+0x26>
 8018836:	f011 011f 	ands.w	r1, r1, #31
 801883a:	d007      	beq.n	801884c <__any_on+0x26>
 801883c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8018840:	fa24 f001 	lsr.w	r0, r4, r1
 8018844:	fa00 f101 	lsl.w	r1, r0, r1
 8018848:	428c      	cmp	r4, r1
 801884a:	d10b      	bne.n	8018864 <__any_on+0x3e>
 801884c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8018850:	4293      	cmp	r3, r2
 8018852:	d803      	bhi.n	801885c <__any_on+0x36>
 8018854:	2000      	movs	r0, #0
 8018856:	bd10      	pop	{r4, pc}
 8018858:	4603      	mov	r3, r0
 801885a:	e7f7      	b.n	801884c <__any_on+0x26>
 801885c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018860:	2900      	cmp	r1, #0
 8018862:	d0f5      	beq.n	8018850 <__any_on+0x2a>
 8018864:	2001      	movs	r0, #1
 8018866:	e7f6      	b.n	8018856 <__any_on+0x30>

08018868 <sulp>:
 8018868:	b570      	push	{r4, r5, r6, lr}
 801886a:	4604      	mov	r4, r0
 801886c:	460d      	mov	r5, r1
 801886e:	ec45 4b10 	vmov	d0, r4, r5
 8018872:	4616      	mov	r6, r2
 8018874:	f7ff feba 	bl	80185ec <__ulp>
 8018878:	ec51 0b10 	vmov	r0, r1, d0
 801887c:	b17e      	cbz	r6, 801889e <sulp+0x36>
 801887e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8018882:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8018886:	2b00      	cmp	r3, #0
 8018888:	dd09      	ble.n	801889e <sulp+0x36>
 801888a:	051b      	lsls	r3, r3, #20
 801888c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8018890:	2400      	movs	r4, #0
 8018892:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8018896:	4622      	mov	r2, r4
 8018898:	462b      	mov	r3, r5
 801889a:	f7e7 fecd 	bl	8000638 <__aeabi_dmul>
 801889e:	ec41 0b10 	vmov	d0, r0, r1
 80188a2:	bd70      	pop	{r4, r5, r6, pc}
 80188a4:	0000      	movs	r0, r0
	...

080188a8 <_strtod_l>:
 80188a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188ac:	b09f      	sub	sp, #124	@ 0x7c
 80188ae:	460c      	mov	r4, r1
 80188b0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80188b2:	2200      	movs	r2, #0
 80188b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80188b6:	9005      	str	r0, [sp, #20]
 80188b8:	f04f 0a00 	mov.w	sl, #0
 80188bc:	f04f 0b00 	mov.w	fp, #0
 80188c0:	460a      	mov	r2, r1
 80188c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80188c4:	7811      	ldrb	r1, [r2, #0]
 80188c6:	292b      	cmp	r1, #43	@ 0x2b
 80188c8:	d04a      	beq.n	8018960 <_strtod_l+0xb8>
 80188ca:	d838      	bhi.n	801893e <_strtod_l+0x96>
 80188cc:	290d      	cmp	r1, #13
 80188ce:	d832      	bhi.n	8018936 <_strtod_l+0x8e>
 80188d0:	2908      	cmp	r1, #8
 80188d2:	d832      	bhi.n	801893a <_strtod_l+0x92>
 80188d4:	2900      	cmp	r1, #0
 80188d6:	d03b      	beq.n	8018950 <_strtod_l+0xa8>
 80188d8:	2200      	movs	r2, #0
 80188da:	920e      	str	r2, [sp, #56]	@ 0x38
 80188dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80188de:	782a      	ldrb	r2, [r5, #0]
 80188e0:	2a30      	cmp	r2, #48	@ 0x30
 80188e2:	f040 80b2 	bne.w	8018a4a <_strtod_l+0x1a2>
 80188e6:	786a      	ldrb	r2, [r5, #1]
 80188e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80188ec:	2a58      	cmp	r2, #88	@ 0x58
 80188ee:	d16e      	bne.n	80189ce <_strtod_l+0x126>
 80188f0:	9302      	str	r3, [sp, #8]
 80188f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80188f4:	9301      	str	r3, [sp, #4]
 80188f6:	ab1a      	add	r3, sp, #104	@ 0x68
 80188f8:	9300      	str	r3, [sp, #0]
 80188fa:	4a8f      	ldr	r2, [pc, #572]	@ (8018b38 <_strtod_l+0x290>)
 80188fc:	9805      	ldr	r0, [sp, #20]
 80188fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8018900:	a919      	add	r1, sp, #100	@ 0x64
 8018902:	f001 f9f7 	bl	8019cf4 <__gethex>
 8018906:	f010 060f 	ands.w	r6, r0, #15
 801890a:	4604      	mov	r4, r0
 801890c:	d005      	beq.n	801891a <_strtod_l+0x72>
 801890e:	2e06      	cmp	r6, #6
 8018910:	d128      	bne.n	8018964 <_strtod_l+0xbc>
 8018912:	3501      	adds	r5, #1
 8018914:	2300      	movs	r3, #0
 8018916:	9519      	str	r5, [sp, #100]	@ 0x64
 8018918:	930e      	str	r3, [sp, #56]	@ 0x38
 801891a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801891c:	2b00      	cmp	r3, #0
 801891e:	f040 858e 	bne.w	801943e <_strtod_l+0xb96>
 8018922:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018924:	b1cb      	cbz	r3, 801895a <_strtod_l+0xb2>
 8018926:	4652      	mov	r2, sl
 8018928:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801892c:	ec43 2b10 	vmov	d0, r2, r3
 8018930:	b01f      	add	sp, #124	@ 0x7c
 8018932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018936:	2920      	cmp	r1, #32
 8018938:	d1ce      	bne.n	80188d8 <_strtod_l+0x30>
 801893a:	3201      	adds	r2, #1
 801893c:	e7c1      	b.n	80188c2 <_strtod_l+0x1a>
 801893e:	292d      	cmp	r1, #45	@ 0x2d
 8018940:	d1ca      	bne.n	80188d8 <_strtod_l+0x30>
 8018942:	2101      	movs	r1, #1
 8018944:	910e      	str	r1, [sp, #56]	@ 0x38
 8018946:	1c51      	adds	r1, r2, #1
 8018948:	9119      	str	r1, [sp, #100]	@ 0x64
 801894a:	7852      	ldrb	r2, [r2, #1]
 801894c:	2a00      	cmp	r2, #0
 801894e:	d1c5      	bne.n	80188dc <_strtod_l+0x34>
 8018950:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8018952:	9419      	str	r4, [sp, #100]	@ 0x64
 8018954:	2b00      	cmp	r3, #0
 8018956:	f040 8570 	bne.w	801943a <_strtod_l+0xb92>
 801895a:	4652      	mov	r2, sl
 801895c:	465b      	mov	r3, fp
 801895e:	e7e5      	b.n	801892c <_strtod_l+0x84>
 8018960:	2100      	movs	r1, #0
 8018962:	e7ef      	b.n	8018944 <_strtod_l+0x9c>
 8018964:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8018966:	b13a      	cbz	r2, 8018978 <_strtod_l+0xd0>
 8018968:	2135      	movs	r1, #53	@ 0x35
 801896a:	a81c      	add	r0, sp, #112	@ 0x70
 801896c:	f7ff ff38 	bl	80187e0 <__copybits>
 8018970:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8018972:	9805      	ldr	r0, [sp, #20]
 8018974:	f7ff fb0e 	bl	8017f94 <_Bfree>
 8018978:	3e01      	subs	r6, #1
 801897a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801897c:	2e04      	cmp	r6, #4
 801897e:	d806      	bhi.n	801898e <_strtod_l+0xe6>
 8018980:	e8df f006 	tbb	[pc, r6]
 8018984:	201d0314 	.word	0x201d0314
 8018988:	14          	.byte	0x14
 8018989:	00          	.byte	0x00
 801898a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801898e:	05e1      	lsls	r1, r4, #23
 8018990:	bf48      	it	mi
 8018992:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8018996:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801899a:	0d1b      	lsrs	r3, r3, #20
 801899c:	051b      	lsls	r3, r3, #20
 801899e:	2b00      	cmp	r3, #0
 80189a0:	d1bb      	bne.n	801891a <_strtod_l+0x72>
 80189a2:	f7fe fbd1 	bl	8017148 <__errno>
 80189a6:	2322      	movs	r3, #34	@ 0x22
 80189a8:	6003      	str	r3, [r0, #0]
 80189aa:	e7b6      	b.n	801891a <_strtod_l+0x72>
 80189ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80189b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80189b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80189b8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80189bc:	e7e7      	b.n	801898e <_strtod_l+0xe6>
 80189be:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8018b40 <_strtod_l+0x298>
 80189c2:	e7e4      	b.n	801898e <_strtod_l+0xe6>
 80189c4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80189c8:	f04f 3aff 	mov.w	sl, #4294967295
 80189cc:	e7df      	b.n	801898e <_strtod_l+0xe6>
 80189ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80189d0:	1c5a      	adds	r2, r3, #1
 80189d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80189d4:	785b      	ldrb	r3, [r3, #1]
 80189d6:	2b30      	cmp	r3, #48	@ 0x30
 80189d8:	d0f9      	beq.n	80189ce <_strtod_l+0x126>
 80189da:	2b00      	cmp	r3, #0
 80189dc:	d09d      	beq.n	801891a <_strtod_l+0x72>
 80189de:	2301      	movs	r3, #1
 80189e0:	2700      	movs	r7, #0
 80189e2:	9308      	str	r3, [sp, #32]
 80189e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80189e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80189e8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80189ea:	46b9      	mov	r9, r7
 80189ec:	220a      	movs	r2, #10
 80189ee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80189f0:	7805      	ldrb	r5, [r0, #0]
 80189f2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80189f6:	b2d9      	uxtb	r1, r3
 80189f8:	2909      	cmp	r1, #9
 80189fa:	d928      	bls.n	8018a4e <_strtod_l+0x1a6>
 80189fc:	494f      	ldr	r1, [pc, #316]	@ (8018b3c <_strtod_l+0x294>)
 80189fe:	2201      	movs	r2, #1
 8018a00:	f001 f8b4 	bl	8019b6c <strncmp>
 8018a04:	2800      	cmp	r0, #0
 8018a06:	d032      	beq.n	8018a6e <_strtod_l+0x1c6>
 8018a08:	2000      	movs	r0, #0
 8018a0a:	462a      	mov	r2, r5
 8018a0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8018a0e:	464d      	mov	r5, r9
 8018a10:	4603      	mov	r3, r0
 8018a12:	2a65      	cmp	r2, #101	@ 0x65
 8018a14:	d001      	beq.n	8018a1a <_strtod_l+0x172>
 8018a16:	2a45      	cmp	r2, #69	@ 0x45
 8018a18:	d114      	bne.n	8018a44 <_strtod_l+0x19c>
 8018a1a:	b91d      	cbnz	r5, 8018a24 <_strtod_l+0x17c>
 8018a1c:	9a08      	ldr	r2, [sp, #32]
 8018a1e:	4302      	orrs	r2, r0
 8018a20:	d096      	beq.n	8018950 <_strtod_l+0xa8>
 8018a22:	2500      	movs	r5, #0
 8018a24:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8018a26:	1c62      	adds	r2, r4, #1
 8018a28:	9219      	str	r2, [sp, #100]	@ 0x64
 8018a2a:	7862      	ldrb	r2, [r4, #1]
 8018a2c:	2a2b      	cmp	r2, #43	@ 0x2b
 8018a2e:	d07a      	beq.n	8018b26 <_strtod_l+0x27e>
 8018a30:	2a2d      	cmp	r2, #45	@ 0x2d
 8018a32:	d07e      	beq.n	8018b32 <_strtod_l+0x28a>
 8018a34:	f04f 0c00 	mov.w	ip, #0
 8018a38:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8018a3c:	2909      	cmp	r1, #9
 8018a3e:	f240 8085 	bls.w	8018b4c <_strtod_l+0x2a4>
 8018a42:	9419      	str	r4, [sp, #100]	@ 0x64
 8018a44:	f04f 0800 	mov.w	r8, #0
 8018a48:	e0a5      	b.n	8018b96 <_strtod_l+0x2ee>
 8018a4a:	2300      	movs	r3, #0
 8018a4c:	e7c8      	b.n	80189e0 <_strtod_l+0x138>
 8018a4e:	f1b9 0f08 	cmp.w	r9, #8
 8018a52:	bfd8      	it	le
 8018a54:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8018a56:	f100 0001 	add.w	r0, r0, #1
 8018a5a:	bfda      	itte	le
 8018a5c:	fb02 3301 	mlale	r3, r2, r1, r3
 8018a60:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8018a62:	fb02 3707 	mlagt	r7, r2, r7, r3
 8018a66:	f109 0901 	add.w	r9, r9, #1
 8018a6a:	9019      	str	r0, [sp, #100]	@ 0x64
 8018a6c:	e7bf      	b.n	80189ee <_strtod_l+0x146>
 8018a6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018a70:	1c5a      	adds	r2, r3, #1
 8018a72:	9219      	str	r2, [sp, #100]	@ 0x64
 8018a74:	785a      	ldrb	r2, [r3, #1]
 8018a76:	f1b9 0f00 	cmp.w	r9, #0
 8018a7a:	d03b      	beq.n	8018af4 <_strtod_l+0x24c>
 8018a7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8018a7e:	464d      	mov	r5, r9
 8018a80:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8018a84:	2b09      	cmp	r3, #9
 8018a86:	d912      	bls.n	8018aae <_strtod_l+0x206>
 8018a88:	2301      	movs	r3, #1
 8018a8a:	e7c2      	b.n	8018a12 <_strtod_l+0x16a>
 8018a8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018a8e:	1c5a      	adds	r2, r3, #1
 8018a90:	9219      	str	r2, [sp, #100]	@ 0x64
 8018a92:	785a      	ldrb	r2, [r3, #1]
 8018a94:	3001      	adds	r0, #1
 8018a96:	2a30      	cmp	r2, #48	@ 0x30
 8018a98:	d0f8      	beq.n	8018a8c <_strtod_l+0x1e4>
 8018a9a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8018a9e:	2b08      	cmp	r3, #8
 8018aa0:	f200 84d2 	bhi.w	8019448 <_strtod_l+0xba0>
 8018aa4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018aa6:	900a      	str	r0, [sp, #40]	@ 0x28
 8018aa8:	2000      	movs	r0, #0
 8018aaa:	930c      	str	r3, [sp, #48]	@ 0x30
 8018aac:	4605      	mov	r5, r0
 8018aae:	3a30      	subs	r2, #48	@ 0x30
 8018ab0:	f100 0301 	add.w	r3, r0, #1
 8018ab4:	d018      	beq.n	8018ae8 <_strtod_l+0x240>
 8018ab6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8018ab8:	4419      	add	r1, r3
 8018aba:	910a      	str	r1, [sp, #40]	@ 0x28
 8018abc:	462e      	mov	r6, r5
 8018abe:	f04f 0e0a 	mov.w	lr, #10
 8018ac2:	1c71      	adds	r1, r6, #1
 8018ac4:	eba1 0c05 	sub.w	ip, r1, r5
 8018ac8:	4563      	cmp	r3, ip
 8018aca:	dc15      	bgt.n	8018af8 <_strtod_l+0x250>
 8018acc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8018ad0:	182b      	adds	r3, r5, r0
 8018ad2:	2b08      	cmp	r3, #8
 8018ad4:	f105 0501 	add.w	r5, r5, #1
 8018ad8:	4405      	add	r5, r0
 8018ada:	dc1a      	bgt.n	8018b12 <_strtod_l+0x26a>
 8018adc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8018ade:	230a      	movs	r3, #10
 8018ae0:	fb03 2301 	mla	r3, r3, r1, r2
 8018ae4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8018ae6:	2300      	movs	r3, #0
 8018ae8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018aea:	1c51      	adds	r1, r2, #1
 8018aec:	9119      	str	r1, [sp, #100]	@ 0x64
 8018aee:	7852      	ldrb	r2, [r2, #1]
 8018af0:	4618      	mov	r0, r3
 8018af2:	e7c5      	b.n	8018a80 <_strtod_l+0x1d8>
 8018af4:	4648      	mov	r0, r9
 8018af6:	e7ce      	b.n	8018a96 <_strtod_l+0x1ee>
 8018af8:	2e08      	cmp	r6, #8
 8018afa:	dc05      	bgt.n	8018b08 <_strtod_l+0x260>
 8018afc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8018afe:	fb0e f606 	mul.w	r6, lr, r6
 8018b02:	960b      	str	r6, [sp, #44]	@ 0x2c
 8018b04:	460e      	mov	r6, r1
 8018b06:	e7dc      	b.n	8018ac2 <_strtod_l+0x21a>
 8018b08:	2910      	cmp	r1, #16
 8018b0a:	bfd8      	it	le
 8018b0c:	fb0e f707 	mulle.w	r7, lr, r7
 8018b10:	e7f8      	b.n	8018b04 <_strtod_l+0x25c>
 8018b12:	2b0f      	cmp	r3, #15
 8018b14:	bfdc      	itt	le
 8018b16:	230a      	movle	r3, #10
 8018b18:	fb03 2707 	mlale	r7, r3, r7, r2
 8018b1c:	e7e3      	b.n	8018ae6 <_strtod_l+0x23e>
 8018b1e:	2300      	movs	r3, #0
 8018b20:	930a      	str	r3, [sp, #40]	@ 0x28
 8018b22:	2301      	movs	r3, #1
 8018b24:	e77a      	b.n	8018a1c <_strtod_l+0x174>
 8018b26:	f04f 0c00 	mov.w	ip, #0
 8018b2a:	1ca2      	adds	r2, r4, #2
 8018b2c:	9219      	str	r2, [sp, #100]	@ 0x64
 8018b2e:	78a2      	ldrb	r2, [r4, #2]
 8018b30:	e782      	b.n	8018a38 <_strtod_l+0x190>
 8018b32:	f04f 0c01 	mov.w	ip, #1
 8018b36:	e7f8      	b.n	8018b2a <_strtod_l+0x282>
 8018b38:	0801b3cc 	.word	0x0801b3cc
 8018b3c:	0801b203 	.word	0x0801b203
 8018b40:	7ff00000 	.word	0x7ff00000
 8018b44:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018b46:	1c51      	adds	r1, r2, #1
 8018b48:	9119      	str	r1, [sp, #100]	@ 0x64
 8018b4a:	7852      	ldrb	r2, [r2, #1]
 8018b4c:	2a30      	cmp	r2, #48	@ 0x30
 8018b4e:	d0f9      	beq.n	8018b44 <_strtod_l+0x29c>
 8018b50:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8018b54:	2908      	cmp	r1, #8
 8018b56:	f63f af75 	bhi.w	8018a44 <_strtod_l+0x19c>
 8018b5a:	3a30      	subs	r2, #48	@ 0x30
 8018b5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8018b5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018b60:	920f      	str	r2, [sp, #60]	@ 0x3c
 8018b62:	f04f 080a 	mov.w	r8, #10
 8018b66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018b68:	1c56      	adds	r6, r2, #1
 8018b6a:	9619      	str	r6, [sp, #100]	@ 0x64
 8018b6c:	7852      	ldrb	r2, [r2, #1]
 8018b6e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8018b72:	f1be 0f09 	cmp.w	lr, #9
 8018b76:	d939      	bls.n	8018bec <_strtod_l+0x344>
 8018b78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8018b7a:	1a76      	subs	r6, r6, r1
 8018b7c:	2e08      	cmp	r6, #8
 8018b7e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8018b82:	dc03      	bgt.n	8018b8c <_strtod_l+0x2e4>
 8018b84:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018b86:	4588      	cmp	r8, r1
 8018b88:	bfa8      	it	ge
 8018b8a:	4688      	movge	r8, r1
 8018b8c:	f1bc 0f00 	cmp.w	ip, #0
 8018b90:	d001      	beq.n	8018b96 <_strtod_l+0x2ee>
 8018b92:	f1c8 0800 	rsb	r8, r8, #0
 8018b96:	2d00      	cmp	r5, #0
 8018b98:	d14e      	bne.n	8018c38 <_strtod_l+0x390>
 8018b9a:	9908      	ldr	r1, [sp, #32]
 8018b9c:	4308      	orrs	r0, r1
 8018b9e:	f47f aebc 	bne.w	801891a <_strtod_l+0x72>
 8018ba2:	2b00      	cmp	r3, #0
 8018ba4:	f47f aed4 	bne.w	8018950 <_strtod_l+0xa8>
 8018ba8:	2a69      	cmp	r2, #105	@ 0x69
 8018baa:	d028      	beq.n	8018bfe <_strtod_l+0x356>
 8018bac:	dc25      	bgt.n	8018bfa <_strtod_l+0x352>
 8018bae:	2a49      	cmp	r2, #73	@ 0x49
 8018bb0:	d025      	beq.n	8018bfe <_strtod_l+0x356>
 8018bb2:	2a4e      	cmp	r2, #78	@ 0x4e
 8018bb4:	f47f aecc 	bne.w	8018950 <_strtod_l+0xa8>
 8018bb8:	499a      	ldr	r1, [pc, #616]	@ (8018e24 <_strtod_l+0x57c>)
 8018bba:	a819      	add	r0, sp, #100	@ 0x64
 8018bbc:	f001 fabc 	bl	801a138 <__match>
 8018bc0:	2800      	cmp	r0, #0
 8018bc2:	f43f aec5 	beq.w	8018950 <_strtod_l+0xa8>
 8018bc6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018bc8:	781b      	ldrb	r3, [r3, #0]
 8018bca:	2b28      	cmp	r3, #40	@ 0x28
 8018bcc:	d12e      	bne.n	8018c2c <_strtod_l+0x384>
 8018bce:	4996      	ldr	r1, [pc, #600]	@ (8018e28 <_strtod_l+0x580>)
 8018bd0:	aa1c      	add	r2, sp, #112	@ 0x70
 8018bd2:	a819      	add	r0, sp, #100	@ 0x64
 8018bd4:	f001 fac4 	bl	801a160 <__hexnan>
 8018bd8:	2805      	cmp	r0, #5
 8018bda:	d127      	bne.n	8018c2c <_strtod_l+0x384>
 8018bdc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8018bde:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8018be2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8018be6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8018bea:	e696      	b.n	801891a <_strtod_l+0x72>
 8018bec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018bee:	fb08 2101 	mla	r1, r8, r1, r2
 8018bf2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8018bf6:	9209      	str	r2, [sp, #36]	@ 0x24
 8018bf8:	e7b5      	b.n	8018b66 <_strtod_l+0x2be>
 8018bfa:	2a6e      	cmp	r2, #110	@ 0x6e
 8018bfc:	e7da      	b.n	8018bb4 <_strtod_l+0x30c>
 8018bfe:	498b      	ldr	r1, [pc, #556]	@ (8018e2c <_strtod_l+0x584>)
 8018c00:	a819      	add	r0, sp, #100	@ 0x64
 8018c02:	f001 fa99 	bl	801a138 <__match>
 8018c06:	2800      	cmp	r0, #0
 8018c08:	f43f aea2 	beq.w	8018950 <_strtod_l+0xa8>
 8018c0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018c0e:	4988      	ldr	r1, [pc, #544]	@ (8018e30 <_strtod_l+0x588>)
 8018c10:	3b01      	subs	r3, #1
 8018c12:	a819      	add	r0, sp, #100	@ 0x64
 8018c14:	9319      	str	r3, [sp, #100]	@ 0x64
 8018c16:	f001 fa8f 	bl	801a138 <__match>
 8018c1a:	b910      	cbnz	r0, 8018c22 <_strtod_l+0x37a>
 8018c1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018c1e:	3301      	adds	r3, #1
 8018c20:	9319      	str	r3, [sp, #100]	@ 0x64
 8018c22:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8018e40 <_strtod_l+0x598>
 8018c26:	f04f 0a00 	mov.w	sl, #0
 8018c2a:	e676      	b.n	801891a <_strtod_l+0x72>
 8018c2c:	4881      	ldr	r0, [pc, #516]	@ (8018e34 <_strtod_l+0x58c>)
 8018c2e:	f000 ffd3 	bl	8019bd8 <nan>
 8018c32:	ec5b ab10 	vmov	sl, fp, d0
 8018c36:	e670      	b.n	801891a <_strtod_l+0x72>
 8018c38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018c3a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8018c3c:	eba8 0303 	sub.w	r3, r8, r3
 8018c40:	f1b9 0f00 	cmp.w	r9, #0
 8018c44:	bf08      	it	eq
 8018c46:	46a9      	moveq	r9, r5
 8018c48:	2d10      	cmp	r5, #16
 8018c4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8018c4c:	462c      	mov	r4, r5
 8018c4e:	bfa8      	it	ge
 8018c50:	2410      	movge	r4, #16
 8018c52:	f7e7 fc77 	bl	8000544 <__aeabi_ui2d>
 8018c56:	2d09      	cmp	r5, #9
 8018c58:	4682      	mov	sl, r0
 8018c5a:	468b      	mov	fp, r1
 8018c5c:	dc13      	bgt.n	8018c86 <_strtod_l+0x3de>
 8018c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c60:	2b00      	cmp	r3, #0
 8018c62:	f43f ae5a 	beq.w	801891a <_strtod_l+0x72>
 8018c66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c68:	dd78      	ble.n	8018d5c <_strtod_l+0x4b4>
 8018c6a:	2b16      	cmp	r3, #22
 8018c6c:	dc5f      	bgt.n	8018d2e <_strtod_l+0x486>
 8018c6e:	4972      	ldr	r1, [pc, #456]	@ (8018e38 <_strtod_l+0x590>)
 8018c70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018c74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018c78:	4652      	mov	r2, sl
 8018c7a:	465b      	mov	r3, fp
 8018c7c:	f7e7 fcdc 	bl	8000638 <__aeabi_dmul>
 8018c80:	4682      	mov	sl, r0
 8018c82:	468b      	mov	fp, r1
 8018c84:	e649      	b.n	801891a <_strtod_l+0x72>
 8018c86:	4b6c      	ldr	r3, [pc, #432]	@ (8018e38 <_strtod_l+0x590>)
 8018c88:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8018c8c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8018c90:	f7e7 fcd2 	bl	8000638 <__aeabi_dmul>
 8018c94:	4682      	mov	sl, r0
 8018c96:	4638      	mov	r0, r7
 8018c98:	468b      	mov	fp, r1
 8018c9a:	f7e7 fc53 	bl	8000544 <__aeabi_ui2d>
 8018c9e:	4602      	mov	r2, r0
 8018ca0:	460b      	mov	r3, r1
 8018ca2:	4650      	mov	r0, sl
 8018ca4:	4659      	mov	r1, fp
 8018ca6:	f7e7 fb11 	bl	80002cc <__adddf3>
 8018caa:	2d0f      	cmp	r5, #15
 8018cac:	4682      	mov	sl, r0
 8018cae:	468b      	mov	fp, r1
 8018cb0:	ddd5      	ble.n	8018c5e <_strtod_l+0x3b6>
 8018cb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018cb4:	1b2c      	subs	r4, r5, r4
 8018cb6:	441c      	add	r4, r3
 8018cb8:	2c00      	cmp	r4, #0
 8018cba:	f340 8093 	ble.w	8018de4 <_strtod_l+0x53c>
 8018cbe:	f014 030f 	ands.w	r3, r4, #15
 8018cc2:	d00a      	beq.n	8018cda <_strtod_l+0x432>
 8018cc4:	495c      	ldr	r1, [pc, #368]	@ (8018e38 <_strtod_l+0x590>)
 8018cc6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018cca:	4652      	mov	r2, sl
 8018ccc:	465b      	mov	r3, fp
 8018cce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018cd2:	f7e7 fcb1 	bl	8000638 <__aeabi_dmul>
 8018cd6:	4682      	mov	sl, r0
 8018cd8:	468b      	mov	fp, r1
 8018cda:	f034 040f 	bics.w	r4, r4, #15
 8018cde:	d073      	beq.n	8018dc8 <_strtod_l+0x520>
 8018ce0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8018ce4:	dd49      	ble.n	8018d7a <_strtod_l+0x4d2>
 8018ce6:	2400      	movs	r4, #0
 8018ce8:	46a0      	mov	r8, r4
 8018cea:	940b      	str	r4, [sp, #44]	@ 0x2c
 8018cec:	46a1      	mov	r9, r4
 8018cee:	9a05      	ldr	r2, [sp, #20]
 8018cf0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8018e40 <_strtod_l+0x598>
 8018cf4:	2322      	movs	r3, #34	@ 0x22
 8018cf6:	6013      	str	r3, [r2, #0]
 8018cf8:	f04f 0a00 	mov.w	sl, #0
 8018cfc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018cfe:	2b00      	cmp	r3, #0
 8018d00:	f43f ae0b 	beq.w	801891a <_strtod_l+0x72>
 8018d04:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8018d06:	9805      	ldr	r0, [sp, #20]
 8018d08:	f7ff f944 	bl	8017f94 <_Bfree>
 8018d0c:	9805      	ldr	r0, [sp, #20]
 8018d0e:	4649      	mov	r1, r9
 8018d10:	f7ff f940 	bl	8017f94 <_Bfree>
 8018d14:	9805      	ldr	r0, [sp, #20]
 8018d16:	4641      	mov	r1, r8
 8018d18:	f7ff f93c 	bl	8017f94 <_Bfree>
 8018d1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8018d1e:	9805      	ldr	r0, [sp, #20]
 8018d20:	f7ff f938 	bl	8017f94 <_Bfree>
 8018d24:	9805      	ldr	r0, [sp, #20]
 8018d26:	4621      	mov	r1, r4
 8018d28:	f7ff f934 	bl	8017f94 <_Bfree>
 8018d2c:	e5f5      	b.n	801891a <_strtod_l+0x72>
 8018d2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018d30:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8018d34:	4293      	cmp	r3, r2
 8018d36:	dbbc      	blt.n	8018cb2 <_strtod_l+0x40a>
 8018d38:	4c3f      	ldr	r4, [pc, #252]	@ (8018e38 <_strtod_l+0x590>)
 8018d3a:	f1c5 050f 	rsb	r5, r5, #15
 8018d3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8018d42:	4652      	mov	r2, sl
 8018d44:	465b      	mov	r3, fp
 8018d46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018d4a:	f7e7 fc75 	bl	8000638 <__aeabi_dmul>
 8018d4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018d50:	1b5d      	subs	r5, r3, r5
 8018d52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8018d56:	e9d4 2300 	ldrd	r2, r3, [r4]
 8018d5a:	e78f      	b.n	8018c7c <_strtod_l+0x3d4>
 8018d5c:	3316      	adds	r3, #22
 8018d5e:	dba8      	blt.n	8018cb2 <_strtod_l+0x40a>
 8018d60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018d62:	eba3 0808 	sub.w	r8, r3, r8
 8018d66:	4b34      	ldr	r3, [pc, #208]	@ (8018e38 <_strtod_l+0x590>)
 8018d68:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8018d6c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8018d70:	4650      	mov	r0, sl
 8018d72:	4659      	mov	r1, fp
 8018d74:	f7e7 fd8a 	bl	800088c <__aeabi_ddiv>
 8018d78:	e782      	b.n	8018c80 <_strtod_l+0x3d8>
 8018d7a:	2300      	movs	r3, #0
 8018d7c:	4f2f      	ldr	r7, [pc, #188]	@ (8018e3c <_strtod_l+0x594>)
 8018d7e:	1124      	asrs	r4, r4, #4
 8018d80:	4650      	mov	r0, sl
 8018d82:	4659      	mov	r1, fp
 8018d84:	461e      	mov	r6, r3
 8018d86:	2c01      	cmp	r4, #1
 8018d88:	dc21      	bgt.n	8018dce <_strtod_l+0x526>
 8018d8a:	b10b      	cbz	r3, 8018d90 <_strtod_l+0x4e8>
 8018d8c:	4682      	mov	sl, r0
 8018d8e:	468b      	mov	fp, r1
 8018d90:	492a      	ldr	r1, [pc, #168]	@ (8018e3c <_strtod_l+0x594>)
 8018d92:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8018d96:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8018d9a:	4652      	mov	r2, sl
 8018d9c:	465b      	mov	r3, fp
 8018d9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018da2:	f7e7 fc49 	bl	8000638 <__aeabi_dmul>
 8018da6:	4b26      	ldr	r3, [pc, #152]	@ (8018e40 <_strtod_l+0x598>)
 8018da8:	460a      	mov	r2, r1
 8018daa:	400b      	ands	r3, r1
 8018dac:	4925      	ldr	r1, [pc, #148]	@ (8018e44 <_strtod_l+0x59c>)
 8018dae:	428b      	cmp	r3, r1
 8018db0:	4682      	mov	sl, r0
 8018db2:	d898      	bhi.n	8018ce6 <_strtod_l+0x43e>
 8018db4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8018db8:	428b      	cmp	r3, r1
 8018dba:	bf86      	itte	hi
 8018dbc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8018e48 <_strtod_l+0x5a0>
 8018dc0:	f04f 3aff 	movhi.w	sl, #4294967295
 8018dc4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8018dc8:	2300      	movs	r3, #0
 8018dca:	9308      	str	r3, [sp, #32]
 8018dcc:	e076      	b.n	8018ebc <_strtod_l+0x614>
 8018dce:	07e2      	lsls	r2, r4, #31
 8018dd0:	d504      	bpl.n	8018ddc <_strtod_l+0x534>
 8018dd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018dd6:	f7e7 fc2f 	bl	8000638 <__aeabi_dmul>
 8018dda:	2301      	movs	r3, #1
 8018ddc:	3601      	adds	r6, #1
 8018dde:	1064      	asrs	r4, r4, #1
 8018de0:	3708      	adds	r7, #8
 8018de2:	e7d0      	b.n	8018d86 <_strtod_l+0x4de>
 8018de4:	d0f0      	beq.n	8018dc8 <_strtod_l+0x520>
 8018de6:	4264      	negs	r4, r4
 8018de8:	f014 020f 	ands.w	r2, r4, #15
 8018dec:	d00a      	beq.n	8018e04 <_strtod_l+0x55c>
 8018dee:	4b12      	ldr	r3, [pc, #72]	@ (8018e38 <_strtod_l+0x590>)
 8018df0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018df4:	4650      	mov	r0, sl
 8018df6:	4659      	mov	r1, fp
 8018df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018dfc:	f7e7 fd46 	bl	800088c <__aeabi_ddiv>
 8018e00:	4682      	mov	sl, r0
 8018e02:	468b      	mov	fp, r1
 8018e04:	1124      	asrs	r4, r4, #4
 8018e06:	d0df      	beq.n	8018dc8 <_strtod_l+0x520>
 8018e08:	2c1f      	cmp	r4, #31
 8018e0a:	dd1f      	ble.n	8018e4c <_strtod_l+0x5a4>
 8018e0c:	2400      	movs	r4, #0
 8018e0e:	46a0      	mov	r8, r4
 8018e10:	940b      	str	r4, [sp, #44]	@ 0x2c
 8018e12:	46a1      	mov	r9, r4
 8018e14:	9a05      	ldr	r2, [sp, #20]
 8018e16:	2322      	movs	r3, #34	@ 0x22
 8018e18:	f04f 0a00 	mov.w	sl, #0
 8018e1c:	f04f 0b00 	mov.w	fp, #0
 8018e20:	6013      	str	r3, [r2, #0]
 8018e22:	e76b      	b.n	8018cfc <_strtod_l+0x454>
 8018e24:	0801b0f1 	.word	0x0801b0f1
 8018e28:	0801b3b8 	.word	0x0801b3b8
 8018e2c:	0801b0e9 	.word	0x0801b0e9
 8018e30:	0801b120 	.word	0x0801b120
 8018e34:	0801b259 	.word	0x0801b259
 8018e38:	0801b2f0 	.word	0x0801b2f0
 8018e3c:	0801b2c8 	.word	0x0801b2c8
 8018e40:	7ff00000 	.word	0x7ff00000
 8018e44:	7ca00000 	.word	0x7ca00000
 8018e48:	7fefffff 	.word	0x7fefffff
 8018e4c:	f014 0310 	ands.w	r3, r4, #16
 8018e50:	bf18      	it	ne
 8018e52:	236a      	movne	r3, #106	@ 0x6a
 8018e54:	4ea9      	ldr	r6, [pc, #676]	@ (80190fc <_strtod_l+0x854>)
 8018e56:	9308      	str	r3, [sp, #32]
 8018e58:	4650      	mov	r0, sl
 8018e5a:	4659      	mov	r1, fp
 8018e5c:	2300      	movs	r3, #0
 8018e5e:	07e7      	lsls	r7, r4, #31
 8018e60:	d504      	bpl.n	8018e6c <_strtod_l+0x5c4>
 8018e62:	e9d6 2300 	ldrd	r2, r3, [r6]
 8018e66:	f7e7 fbe7 	bl	8000638 <__aeabi_dmul>
 8018e6a:	2301      	movs	r3, #1
 8018e6c:	1064      	asrs	r4, r4, #1
 8018e6e:	f106 0608 	add.w	r6, r6, #8
 8018e72:	d1f4      	bne.n	8018e5e <_strtod_l+0x5b6>
 8018e74:	b10b      	cbz	r3, 8018e7a <_strtod_l+0x5d2>
 8018e76:	4682      	mov	sl, r0
 8018e78:	468b      	mov	fp, r1
 8018e7a:	9b08      	ldr	r3, [sp, #32]
 8018e7c:	b1b3      	cbz	r3, 8018eac <_strtod_l+0x604>
 8018e7e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8018e82:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8018e86:	2b00      	cmp	r3, #0
 8018e88:	4659      	mov	r1, fp
 8018e8a:	dd0f      	ble.n	8018eac <_strtod_l+0x604>
 8018e8c:	2b1f      	cmp	r3, #31
 8018e8e:	dd56      	ble.n	8018f3e <_strtod_l+0x696>
 8018e90:	2b34      	cmp	r3, #52	@ 0x34
 8018e92:	bfde      	ittt	le
 8018e94:	f04f 33ff 	movle.w	r3, #4294967295
 8018e98:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8018e9c:	4093      	lslle	r3, r2
 8018e9e:	f04f 0a00 	mov.w	sl, #0
 8018ea2:	bfcc      	ite	gt
 8018ea4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8018ea8:	ea03 0b01 	andle.w	fp, r3, r1
 8018eac:	2200      	movs	r2, #0
 8018eae:	2300      	movs	r3, #0
 8018eb0:	4650      	mov	r0, sl
 8018eb2:	4659      	mov	r1, fp
 8018eb4:	f7e7 fe28 	bl	8000b08 <__aeabi_dcmpeq>
 8018eb8:	2800      	cmp	r0, #0
 8018eba:	d1a7      	bne.n	8018e0c <_strtod_l+0x564>
 8018ebc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018ebe:	9300      	str	r3, [sp, #0]
 8018ec0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8018ec2:	9805      	ldr	r0, [sp, #20]
 8018ec4:	462b      	mov	r3, r5
 8018ec6:	464a      	mov	r2, r9
 8018ec8:	f7ff f8cc 	bl	8018064 <__s2b>
 8018ecc:	900b      	str	r0, [sp, #44]	@ 0x2c
 8018ece:	2800      	cmp	r0, #0
 8018ed0:	f43f af09 	beq.w	8018ce6 <_strtod_l+0x43e>
 8018ed4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018ed6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018ed8:	2a00      	cmp	r2, #0
 8018eda:	eba3 0308 	sub.w	r3, r3, r8
 8018ede:	bfa8      	it	ge
 8018ee0:	2300      	movge	r3, #0
 8018ee2:	9312      	str	r3, [sp, #72]	@ 0x48
 8018ee4:	2400      	movs	r4, #0
 8018ee6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8018eea:	9316      	str	r3, [sp, #88]	@ 0x58
 8018eec:	46a0      	mov	r8, r4
 8018eee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018ef0:	9805      	ldr	r0, [sp, #20]
 8018ef2:	6859      	ldr	r1, [r3, #4]
 8018ef4:	f7ff f80e 	bl	8017f14 <_Balloc>
 8018ef8:	4681      	mov	r9, r0
 8018efa:	2800      	cmp	r0, #0
 8018efc:	f43f aef7 	beq.w	8018cee <_strtod_l+0x446>
 8018f00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018f02:	691a      	ldr	r2, [r3, #16]
 8018f04:	3202      	adds	r2, #2
 8018f06:	f103 010c 	add.w	r1, r3, #12
 8018f0a:	0092      	lsls	r2, r2, #2
 8018f0c:	300c      	adds	r0, #12
 8018f0e:	f7fe f948 	bl	80171a2 <memcpy>
 8018f12:	ec4b ab10 	vmov	d0, sl, fp
 8018f16:	9805      	ldr	r0, [sp, #20]
 8018f18:	aa1c      	add	r2, sp, #112	@ 0x70
 8018f1a:	a91b      	add	r1, sp, #108	@ 0x6c
 8018f1c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8018f20:	f7ff fbd4 	bl	80186cc <__d2b>
 8018f24:	901a      	str	r0, [sp, #104]	@ 0x68
 8018f26:	2800      	cmp	r0, #0
 8018f28:	f43f aee1 	beq.w	8018cee <_strtod_l+0x446>
 8018f2c:	9805      	ldr	r0, [sp, #20]
 8018f2e:	2101      	movs	r1, #1
 8018f30:	f7ff f92e 	bl	8018190 <__i2b>
 8018f34:	4680      	mov	r8, r0
 8018f36:	b948      	cbnz	r0, 8018f4c <_strtod_l+0x6a4>
 8018f38:	f04f 0800 	mov.w	r8, #0
 8018f3c:	e6d7      	b.n	8018cee <_strtod_l+0x446>
 8018f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8018f42:	fa02 f303 	lsl.w	r3, r2, r3
 8018f46:	ea03 0a0a 	and.w	sl, r3, sl
 8018f4a:	e7af      	b.n	8018eac <_strtod_l+0x604>
 8018f4c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8018f4e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8018f50:	2d00      	cmp	r5, #0
 8018f52:	bfab      	itete	ge
 8018f54:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8018f56:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8018f58:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8018f5a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8018f5c:	bfac      	ite	ge
 8018f5e:	18ef      	addge	r7, r5, r3
 8018f60:	1b5e      	sublt	r6, r3, r5
 8018f62:	9b08      	ldr	r3, [sp, #32]
 8018f64:	1aed      	subs	r5, r5, r3
 8018f66:	4415      	add	r5, r2
 8018f68:	4b65      	ldr	r3, [pc, #404]	@ (8019100 <_strtod_l+0x858>)
 8018f6a:	3d01      	subs	r5, #1
 8018f6c:	429d      	cmp	r5, r3
 8018f6e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8018f72:	da50      	bge.n	8019016 <_strtod_l+0x76e>
 8018f74:	1b5b      	subs	r3, r3, r5
 8018f76:	2b1f      	cmp	r3, #31
 8018f78:	eba2 0203 	sub.w	r2, r2, r3
 8018f7c:	f04f 0101 	mov.w	r1, #1
 8018f80:	dc3d      	bgt.n	8018ffe <_strtod_l+0x756>
 8018f82:	fa01 f303 	lsl.w	r3, r1, r3
 8018f86:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018f88:	2300      	movs	r3, #0
 8018f8a:	9310      	str	r3, [sp, #64]	@ 0x40
 8018f8c:	18bd      	adds	r5, r7, r2
 8018f8e:	9b08      	ldr	r3, [sp, #32]
 8018f90:	42af      	cmp	r7, r5
 8018f92:	4416      	add	r6, r2
 8018f94:	441e      	add	r6, r3
 8018f96:	463b      	mov	r3, r7
 8018f98:	bfa8      	it	ge
 8018f9a:	462b      	movge	r3, r5
 8018f9c:	42b3      	cmp	r3, r6
 8018f9e:	bfa8      	it	ge
 8018fa0:	4633      	movge	r3, r6
 8018fa2:	2b00      	cmp	r3, #0
 8018fa4:	bfc2      	ittt	gt
 8018fa6:	1aed      	subgt	r5, r5, r3
 8018fa8:	1af6      	subgt	r6, r6, r3
 8018faa:	1aff      	subgt	r7, r7, r3
 8018fac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8018fae:	2b00      	cmp	r3, #0
 8018fb0:	dd16      	ble.n	8018fe0 <_strtod_l+0x738>
 8018fb2:	4641      	mov	r1, r8
 8018fb4:	9805      	ldr	r0, [sp, #20]
 8018fb6:	461a      	mov	r2, r3
 8018fb8:	f7ff f9a2 	bl	8018300 <__pow5mult>
 8018fbc:	4680      	mov	r8, r0
 8018fbe:	2800      	cmp	r0, #0
 8018fc0:	d0ba      	beq.n	8018f38 <_strtod_l+0x690>
 8018fc2:	4601      	mov	r1, r0
 8018fc4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8018fc6:	9805      	ldr	r0, [sp, #20]
 8018fc8:	f7ff f8f8 	bl	80181bc <__multiply>
 8018fcc:	900a      	str	r0, [sp, #40]	@ 0x28
 8018fce:	2800      	cmp	r0, #0
 8018fd0:	f43f ae8d 	beq.w	8018cee <_strtod_l+0x446>
 8018fd4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8018fd6:	9805      	ldr	r0, [sp, #20]
 8018fd8:	f7fe ffdc 	bl	8017f94 <_Bfree>
 8018fdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018fde:	931a      	str	r3, [sp, #104]	@ 0x68
 8018fe0:	2d00      	cmp	r5, #0
 8018fe2:	dc1d      	bgt.n	8019020 <_strtod_l+0x778>
 8018fe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018fe6:	2b00      	cmp	r3, #0
 8018fe8:	dd23      	ble.n	8019032 <_strtod_l+0x78a>
 8018fea:	4649      	mov	r1, r9
 8018fec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8018fee:	9805      	ldr	r0, [sp, #20]
 8018ff0:	f7ff f986 	bl	8018300 <__pow5mult>
 8018ff4:	4681      	mov	r9, r0
 8018ff6:	b9e0      	cbnz	r0, 8019032 <_strtod_l+0x78a>
 8018ff8:	f04f 0900 	mov.w	r9, #0
 8018ffc:	e677      	b.n	8018cee <_strtod_l+0x446>
 8018ffe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8019002:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8019006:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801900a:	35e2      	adds	r5, #226	@ 0xe2
 801900c:	fa01 f305 	lsl.w	r3, r1, r5
 8019010:	9310      	str	r3, [sp, #64]	@ 0x40
 8019012:	9113      	str	r1, [sp, #76]	@ 0x4c
 8019014:	e7ba      	b.n	8018f8c <_strtod_l+0x6e4>
 8019016:	2300      	movs	r3, #0
 8019018:	9310      	str	r3, [sp, #64]	@ 0x40
 801901a:	2301      	movs	r3, #1
 801901c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801901e:	e7b5      	b.n	8018f8c <_strtod_l+0x6e4>
 8019020:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8019022:	9805      	ldr	r0, [sp, #20]
 8019024:	462a      	mov	r2, r5
 8019026:	f7ff f9c5 	bl	80183b4 <__lshift>
 801902a:	901a      	str	r0, [sp, #104]	@ 0x68
 801902c:	2800      	cmp	r0, #0
 801902e:	d1d9      	bne.n	8018fe4 <_strtod_l+0x73c>
 8019030:	e65d      	b.n	8018cee <_strtod_l+0x446>
 8019032:	2e00      	cmp	r6, #0
 8019034:	dd07      	ble.n	8019046 <_strtod_l+0x79e>
 8019036:	4649      	mov	r1, r9
 8019038:	9805      	ldr	r0, [sp, #20]
 801903a:	4632      	mov	r2, r6
 801903c:	f7ff f9ba 	bl	80183b4 <__lshift>
 8019040:	4681      	mov	r9, r0
 8019042:	2800      	cmp	r0, #0
 8019044:	d0d8      	beq.n	8018ff8 <_strtod_l+0x750>
 8019046:	2f00      	cmp	r7, #0
 8019048:	dd08      	ble.n	801905c <_strtod_l+0x7b4>
 801904a:	4641      	mov	r1, r8
 801904c:	9805      	ldr	r0, [sp, #20]
 801904e:	463a      	mov	r2, r7
 8019050:	f7ff f9b0 	bl	80183b4 <__lshift>
 8019054:	4680      	mov	r8, r0
 8019056:	2800      	cmp	r0, #0
 8019058:	f43f ae49 	beq.w	8018cee <_strtod_l+0x446>
 801905c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801905e:	9805      	ldr	r0, [sp, #20]
 8019060:	464a      	mov	r2, r9
 8019062:	f7ff fa2f 	bl	80184c4 <__mdiff>
 8019066:	4604      	mov	r4, r0
 8019068:	2800      	cmp	r0, #0
 801906a:	f43f ae40 	beq.w	8018cee <_strtod_l+0x446>
 801906e:	68c3      	ldr	r3, [r0, #12]
 8019070:	930f      	str	r3, [sp, #60]	@ 0x3c
 8019072:	2300      	movs	r3, #0
 8019074:	60c3      	str	r3, [r0, #12]
 8019076:	4641      	mov	r1, r8
 8019078:	f7ff fa08 	bl	801848c <__mcmp>
 801907c:	2800      	cmp	r0, #0
 801907e:	da45      	bge.n	801910c <_strtod_l+0x864>
 8019080:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019082:	ea53 030a 	orrs.w	r3, r3, sl
 8019086:	d16b      	bne.n	8019160 <_strtod_l+0x8b8>
 8019088:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801908c:	2b00      	cmp	r3, #0
 801908e:	d167      	bne.n	8019160 <_strtod_l+0x8b8>
 8019090:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019094:	0d1b      	lsrs	r3, r3, #20
 8019096:	051b      	lsls	r3, r3, #20
 8019098:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801909c:	d960      	bls.n	8019160 <_strtod_l+0x8b8>
 801909e:	6963      	ldr	r3, [r4, #20]
 80190a0:	b913      	cbnz	r3, 80190a8 <_strtod_l+0x800>
 80190a2:	6923      	ldr	r3, [r4, #16]
 80190a4:	2b01      	cmp	r3, #1
 80190a6:	dd5b      	ble.n	8019160 <_strtod_l+0x8b8>
 80190a8:	4621      	mov	r1, r4
 80190aa:	2201      	movs	r2, #1
 80190ac:	9805      	ldr	r0, [sp, #20]
 80190ae:	f7ff f981 	bl	80183b4 <__lshift>
 80190b2:	4641      	mov	r1, r8
 80190b4:	4604      	mov	r4, r0
 80190b6:	f7ff f9e9 	bl	801848c <__mcmp>
 80190ba:	2800      	cmp	r0, #0
 80190bc:	dd50      	ble.n	8019160 <_strtod_l+0x8b8>
 80190be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80190c2:	9a08      	ldr	r2, [sp, #32]
 80190c4:	0d1b      	lsrs	r3, r3, #20
 80190c6:	051b      	lsls	r3, r3, #20
 80190c8:	2a00      	cmp	r2, #0
 80190ca:	d06a      	beq.n	80191a2 <_strtod_l+0x8fa>
 80190cc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80190d0:	d867      	bhi.n	80191a2 <_strtod_l+0x8fa>
 80190d2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80190d6:	f67f ae9d 	bls.w	8018e14 <_strtod_l+0x56c>
 80190da:	4b0a      	ldr	r3, [pc, #40]	@ (8019104 <_strtod_l+0x85c>)
 80190dc:	4650      	mov	r0, sl
 80190de:	4659      	mov	r1, fp
 80190e0:	2200      	movs	r2, #0
 80190e2:	f7e7 faa9 	bl	8000638 <__aeabi_dmul>
 80190e6:	4b08      	ldr	r3, [pc, #32]	@ (8019108 <_strtod_l+0x860>)
 80190e8:	400b      	ands	r3, r1
 80190ea:	4682      	mov	sl, r0
 80190ec:	468b      	mov	fp, r1
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	f47f ae08 	bne.w	8018d04 <_strtod_l+0x45c>
 80190f4:	9a05      	ldr	r2, [sp, #20]
 80190f6:	2322      	movs	r3, #34	@ 0x22
 80190f8:	6013      	str	r3, [r2, #0]
 80190fa:	e603      	b.n	8018d04 <_strtod_l+0x45c>
 80190fc:	0801b3e0 	.word	0x0801b3e0
 8019100:	fffffc02 	.word	0xfffffc02
 8019104:	39500000 	.word	0x39500000
 8019108:	7ff00000 	.word	0x7ff00000
 801910c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8019110:	d165      	bne.n	80191de <_strtod_l+0x936>
 8019112:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8019114:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019118:	b35a      	cbz	r2, 8019172 <_strtod_l+0x8ca>
 801911a:	4a9f      	ldr	r2, [pc, #636]	@ (8019398 <_strtod_l+0xaf0>)
 801911c:	4293      	cmp	r3, r2
 801911e:	d12b      	bne.n	8019178 <_strtod_l+0x8d0>
 8019120:	9b08      	ldr	r3, [sp, #32]
 8019122:	4651      	mov	r1, sl
 8019124:	b303      	cbz	r3, 8019168 <_strtod_l+0x8c0>
 8019126:	4b9d      	ldr	r3, [pc, #628]	@ (801939c <_strtod_l+0xaf4>)
 8019128:	465a      	mov	r2, fp
 801912a:	4013      	ands	r3, r2
 801912c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8019130:	f04f 32ff 	mov.w	r2, #4294967295
 8019134:	d81b      	bhi.n	801916e <_strtod_l+0x8c6>
 8019136:	0d1b      	lsrs	r3, r3, #20
 8019138:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801913c:	fa02 f303 	lsl.w	r3, r2, r3
 8019140:	4299      	cmp	r1, r3
 8019142:	d119      	bne.n	8019178 <_strtod_l+0x8d0>
 8019144:	4b96      	ldr	r3, [pc, #600]	@ (80193a0 <_strtod_l+0xaf8>)
 8019146:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019148:	429a      	cmp	r2, r3
 801914a:	d102      	bne.n	8019152 <_strtod_l+0x8aa>
 801914c:	3101      	adds	r1, #1
 801914e:	f43f adce 	beq.w	8018cee <_strtod_l+0x446>
 8019152:	4b92      	ldr	r3, [pc, #584]	@ (801939c <_strtod_l+0xaf4>)
 8019154:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019156:	401a      	ands	r2, r3
 8019158:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801915c:	f04f 0a00 	mov.w	sl, #0
 8019160:	9b08      	ldr	r3, [sp, #32]
 8019162:	2b00      	cmp	r3, #0
 8019164:	d1b9      	bne.n	80190da <_strtod_l+0x832>
 8019166:	e5cd      	b.n	8018d04 <_strtod_l+0x45c>
 8019168:	f04f 33ff 	mov.w	r3, #4294967295
 801916c:	e7e8      	b.n	8019140 <_strtod_l+0x898>
 801916e:	4613      	mov	r3, r2
 8019170:	e7e6      	b.n	8019140 <_strtod_l+0x898>
 8019172:	ea53 030a 	orrs.w	r3, r3, sl
 8019176:	d0a2      	beq.n	80190be <_strtod_l+0x816>
 8019178:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801917a:	b1db      	cbz	r3, 80191b4 <_strtod_l+0x90c>
 801917c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801917e:	4213      	tst	r3, r2
 8019180:	d0ee      	beq.n	8019160 <_strtod_l+0x8b8>
 8019182:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019184:	9a08      	ldr	r2, [sp, #32]
 8019186:	4650      	mov	r0, sl
 8019188:	4659      	mov	r1, fp
 801918a:	b1bb      	cbz	r3, 80191bc <_strtod_l+0x914>
 801918c:	f7ff fb6c 	bl	8018868 <sulp>
 8019190:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8019194:	ec53 2b10 	vmov	r2, r3, d0
 8019198:	f7e7 f898 	bl	80002cc <__adddf3>
 801919c:	4682      	mov	sl, r0
 801919e:	468b      	mov	fp, r1
 80191a0:	e7de      	b.n	8019160 <_strtod_l+0x8b8>
 80191a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80191a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80191aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80191ae:	f04f 3aff 	mov.w	sl, #4294967295
 80191b2:	e7d5      	b.n	8019160 <_strtod_l+0x8b8>
 80191b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80191b6:	ea13 0f0a 	tst.w	r3, sl
 80191ba:	e7e1      	b.n	8019180 <_strtod_l+0x8d8>
 80191bc:	f7ff fb54 	bl	8018868 <sulp>
 80191c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80191c4:	ec53 2b10 	vmov	r2, r3, d0
 80191c8:	f7e7 f87e 	bl	80002c8 <__aeabi_dsub>
 80191cc:	2200      	movs	r2, #0
 80191ce:	2300      	movs	r3, #0
 80191d0:	4682      	mov	sl, r0
 80191d2:	468b      	mov	fp, r1
 80191d4:	f7e7 fc98 	bl	8000b08 <__aeabi_dcmpeq>
 80191d8:	2800      	cmp	r0, #0
 80191da:	d0c1      	beq.n	8019160 <_strtod_l+0x8b8>
 80191dc:	e61a      	b.n	8018e14 <_strtod_l+0x56c>
 80191de:	4641      	mov	r1, r8
 80191e0:	4620      	mov	r0, r4
 80191e2:	f7ff facb 	bl	801877c <__ratio>
 80191e6:	ec57 6b10 	vmov	r6, r7, d0
 80191ea:	2200      	movs	r2, #0
 80191ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80191f0:	4630      	mov	r0, r6
 80191f2:	4639      	mov	r1, r7
 80191f4:	f7e7 fc9c 	bl	8000b30 <__aeabi_dcmple>
 80191f8:	2800      	cmp	r0, #0
 80191fa:	d06f      	beq.n	80192dc <_strtod_l+0xa34>
 80191fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80191fe:	2b00      	cmp	r3, #0
 8019200:	d17a      	bne.n	80192f8 <_strtod_l+0xa50>
 8019202:	f1ba 0f00 	cmp.w	sl, #0
 8019206:	d158      	bne.n	80192ba <_strtod_l+0xa12>
 8019208:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801920a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801920e:	2b00      	cmp	r3, #0
 8019210:	d15a      	bne.n	80192c8 <_strtod_l+0xa20>
 8019212:	4b64      	ldr	r3, [pc, #400]	@ (80193a4 <_strtod_l+0xafc>)
 8019214:	2200      	movs	r2, #0
 8019216:	4630      	mov	r0, r6
 8019218:	4639      	mov	r1, r7
 801921a:	f7e7 fc7f 	bl	8000b1c <__aeabi_dcmplt>
 801921e:	2800      	cmp	r0, #0
 8019220:	d159      	bne.n	80192d6 <_strtod_l+0xa2e>
 8019222:	4630      	mov	r0, r6
 8019224:	4639      	mov	r1, r7
 8019226:	4b60      	ldr	r3, [pc, #384]	@ (80193a8 <_strtod_l+0xb00>)
 8019228:	2200      	movs	r2, #0
 801922a:	f7e7 fa05 	bl	8000638 <__aeabi_dmul>
 801922e:	4606      	mov	r6, r0
 8019230:	460f      	mov	r7, r1
 8019232:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8019236:	9606      	str	r6, [sp, #24]
 8019238:	9307      	str	r3, [sp, #28]
 801923a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801923e:	4d57      	ldr	r5, [pc, #348]	@ (801939c <_strtod_l+0xaf4>)
 8019240:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8019244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019246:	401d      	ands	r5, r3
 8019248:	4b58      	ldr	r3, [pc, #352]	@ (80193ac <_strtod_l+0xb04>)
 801924a:	429d      	cmp	r5, r3
 801924c:	f040 80b2 	bne.w	80193b4 <_strtod_l+0xb0c>
 8019250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019252:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8019256:	ec4b ab10 	vmov	d0, sl, fp
 801925a:	f7ff f9c7 	bl	80185ec <__ulp>
 801925e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019262:	ec51 0b10 	vmov	r0, r1, d0
 8019266:	f7e7 f9e7 	bl	8000638 <__aeabi_dmul>
 801926a:	4652      	mov	r2, sl
 801926c:	465b      	mov	r3, fp
 801926e:	f7e7 f82d 	bl	80002cc <__adddf3>
 8019272:	460b      	mov	r3, r1
 8019274:	4949      	ldr	r1, [pc, #292]	@ (801939c <_strtod_l+0xaf4>)
 8019276:	4a4e      	ldr	r2, [pc, #312]	@ (80193b0 <_strtod_l+0xb08>)
 8019278:	4019      	ands	r1, r3
 801927a:	4291      	cmp	r1, r2
 801927c:	4682      	mov	sl, r0
 801927e:	d942      	bls.n	8019306 <_strtod_l+0xa5e>
 8019280:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019282:	4b47      	ldr	r3, [pc, #284]	@ (80193a0 <_strtod_l+0xaf8>)
 8019284:	429a      	cmp	r2, r3
 8019286:	d103      	bne.n	8019290 <_strtod_l+0x9e8>
 8019288:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801928a:	3301      	adds	r3, #1
 801928c:	f43f ad2f 	beq.w	8018cee <_strtod_l+0x446>
 8019290:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80193a0 <_strtod_l+0xaf8>
 8019294:	f04f 3aff 	mov.w	sl, #4294967295
 8019298:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801929a:	9805      	ldr	r0, [sp, #20]
 801929c:	f7fe fe7a 	bl	8017f94 <_Bfree>
 80192a0:	9805      	ldr	r0, [sp, #20]
 80192a2:	4649      	mov	r1, r9
 80192a4:	f7fe fe76 	bl	8017f94 <_Bfree>
 80192a8:	9805      	ldr	r0, [sp, #20]
 80192aa:	4641      	mov	r1, r8
 80192ac:	f7fe fe72 	bl	8017f94 <_Bfree>
 80192b0:	9805      	ldr	r0, [sp, #20]
 80192b2:	4621      	mov	r1, r4
 80192b4:	f7fe fe6e 	bl	8017f94 <_Bfree>
 80192b8:	e619      	b.n	8018eee <_strtod_l+0x646>
 80192ba:	f1ba 0f01 	cmp.w	sl, #1
 80192be:	d103      	bne.n	80192c8 <_strtod_l+0xa20>
 80192c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80192c2:	2b00      	cmp	r3, #0
 80192c4:	f43f ada6 	beq.w	8018e14 <_strtod_l+0x56c>
 80192c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8019378 <_strtod_l+0xad0>
 80192cc:	4f35      	ldr	r7, [pc, #212]	@ (80193a4 <_strtod_l+0xafc>)
 80192ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80192d2:	2600      	movs	r6, #0
 80192d4:	e7b1      	b.n	801923a <_strtod_l+0x992>
 80192d6:	4f34      	ldr	r7, [pc, #208]	@ (80193a8 <_strtod_l+0xb00>)
 80192d8:	2600      	movs	r6, #0
 80192da:	e7aa      	b.n	8019232 <_strtod_l+0x98a>
 80192dc:	4b32      	ldr	r3, [pc, #200]	@ (80193a8 <_strtod_l+0xb00>)
 80192de:	4630      	mov	r0, r6
 80192e0:	4639      	mov	r1, r7
 80192e2:	2200      	movs	r2, #0
 80192e4:	f7e7 f9a8 	bl	8000638 <__aeabi_dmul>
 80192e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80192ea:	4606      	mov	r6, r0
 80192ec:	460f      	mov	r7, r1
 80192ee:	2b00      	cmp	r3, #0
 80192f0:	d09f      	beq.n	8019232 <_strtod_l+0x98a>
 80192f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80192f6:	e7a0      	b.n	801923a <_strtod_l+0x992>
 80192f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8019380 <_strtod_l+0xad8>
 80192fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8019300:	ec57 6b17 	vmov	r6, r7, d7
 8019304:	e799      	b.n	801923a <_strtod_l+0x992>
 8019306:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801930a:	9b08      	ldr	r3, [sp, #32]
 801930c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8019310:	2b00      	cmp	r3, #0
 8019312:	d1c1      	bne.n	8019298 <_strtod_l+0x9f0>
 8019314:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019318:	0d1b      	lsrs	r3, r3, #20
 801931a:	051b      	lsls	r3, r3, #20
 801931c:	429d      	cmp	r5, r3
 801931e:	d1bb      	bne.n	8019298 <_strtod_l+0x9f0>
 8019320:	4630      	mov	r0, r6
 8019322:	4639      	mov	r1, r7
 8019324:	f7e7 fce8 	bl	8000cf8 <__aeabi_d2lz>
 8019328:	f7e7 f958 	bl	80005dc <__aeabi_l2d>
 801932c:	4602      	mov	r2, r0
 801932e:	460b      	mov	r3, r1
 8019330:	4630      	mov	r0, r6
 8019332:	4639      	mov	r1, r7
 8019334:	f7e6 ffc8 	bl	80002c8 <__aeabi_dsub>
 8019338:	460b      	mov	r3, r1
 801933a:	4602      	mov	r2, r0
 801933c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8019340:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8019344:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019346:	ea46 060a 	orr.w	r6, r6, sl
 801934a:	431e      	orrs	r6, r3
 801934c:	d06f      	beq.n	801942e <_strtod_l+0xb86>
 801934e:	a30e      	add	r3, pc, #56	@ (adr r3, 8019388 <_strtod_l+0xae0>)
 8019350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019354:	f7e7 fbe2 	bl	8000b1c <__aeabi_dcmplt>
 8019358:	2800      	cmp	r0, #0
 801935a:	f47f acd3 	bne.w	8018d04 <_strtod_l+0x45c>
 801935e:	a30c      	add	r3, pc, #48	@ (adr r3, 8019390 <_strtod_l+0xae8>)
 8019360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019364:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8019368:	f7e7 fbf6 	bl	8000b58 <__aeabi_dcmpgt>
 801936c:	2800      	cmp	r0, #0
 801936e:	d093      	beq.n	8019298 <_strtod_l+0x9f0>
 8019370:	e4c8      	b.n	8018d04 <_strtod_l+0x45c>
 8019372:	bf00      	nop
 8019374:	f3af 8000 	nop.w
 8019378:	00000000 	.word	0x00000000
 801937c:	bff00000 	.word	0xbff00000
 8019380:	00000000 	.word	0x00000000
 8019384:	3ff00000 	.word	0x3ff00000
 8019388:	94a03595 	.word	0x94a03595
 801938c:	3fdfffff 	.word	0x3fdfffff
 8019390:	35afe535 	.word	0x35afe535
 8019394:	3fe00000 	.word	0x3fe00000
 8019398:	000fffff 	.word	0x000fffff
 801939c:	7ff00000 	.word	0x7ff00000
 80193a0:	7fefffff 	.word	0x7fefffff
 80193a4:	3ff00000 	.word	0x3ff00000
 80193a8:	3fe00000 	.word	0x3fe00000
 80193ac:	7fe00000 	.word	0x7fe00000
 80193b0:	7c9fffff 	.word	0x7c9fffff
 80193b4:	9b08      	ldr	r3, [sp, #32]
 80193b6:	b323      	cbz	r3, 8019402 <_strtod_l+0xb5a>
 80193b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80193bc:	d821      	bhi.n	8019402 <_strtod_l+0xb5a>
 80193be:	a328      	add	r3, pc, #160	@ (adr r3, 8019460 <_strtod_l+0xbb8>)
 80193c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80193c4:	4630      	mov	r0, r6
 80193c6:	4639      	mov	r1, r7
 80193c8:	f7e7 fbb2 	bl	8000b30 <__aeabi_dcmple>
 80193cc:	b1a0      	cbz	r0, 80193f8 <_strtod_l+0xb50>
 80193ce:	4639      	mov	r1, r7
 80193d0:	4630      	mov	r0, r6
 80193d2:	f7e7 fc09 	bl	8000be8 <__aeabi_d2uiz>
 80193d6:	2801      	cmp	r0, #1
 80193d8:	bf38      	it	cc
 80193da:	2001      	movcc	r0, #1
 80193dc:	f7e7 f8b2 	bl	8000544 <__aeabi_ui2d>
 80193e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80193e2:	4606      	mov	r6, r0
 80193e4:	460f      	mov	r7, r1
 80193e6:	b9fb      	cbnz	r3, 8019428 <_strtod_l+0xb80>
 80193e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80193ec:	9014      	str	r0, [sp, #80]	@ 0x50
 80193ee:	9315      	str	r3, [sp, #84]	@ 0x54
 80193f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80193f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80193f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80193fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80193fe:	1b5b      	subs	r3, r3, r5
 8019400:	9311      	str	r3, [sp, #68]	@ 0x44
 8019402:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8019406:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801940a:	f7ff f8ef 	bl	80185ec <__ulp>
 801940e:	4650      	mov	r0, sl
 8019410:	ec53 2b10 	vmov	r2, r3, d0
 8019414:	4659      	mov	r1, fp
 8019416:	f7e7 f90f 	bl	8000638 <__aeabi_dmul>
 801941a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801941e:	f7e6 ff55 	bl	80002cc <__adddf3>
 8019422:	4682      	mov	sl, r0
 8019424:	468b      	mov	fp, r1
 8019426:	e770      	b.n	801930a <_strtod_l+0xa62>
 8019428:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801942c:	e7e0      	b.n	80193f0 <_strtod_l+0xb48>
 801942e:	a30e      	add	r3, pc, #56	@ (adr r3, 8019468 <_strtod_l+0xbc0>)
 8019430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019434:	f7e7 fb72 	bl	8000b1c <__aeabi_dcmplt>
 8019438:	e798      	b.n	801936c <_strtod_l+0xac4>
 801943a:	2300      	movs	r3, #0
 801943c:	930e      	str	r3, [sp, #56]	@ 0x38
 801943e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8019440:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8019442:	6013      	str	r3, [r2, #0]
 8019444:	f7ff ba6d 	b.w	8018922 <_strtod_l+0x7a>
 8019448:	2a65      	cmp	r2, #101	@ 0x65
 801944a:	f43f ab68 	beq.w	8018b1e <_strtod_l+0x276>
 801944e:	2a45      	cmp	r2, #69	@ 0x45
 8019450:	f43f ab65 	beq.w	8018b1e <_strtod_l+0x276>
 8019454:	2301      	movs	r3, #1
 8019456:	f7ff bba0 	b.w	8018b9a <_strtod_l+0x2f2>
 801945a:	bf00      	nop
 801945c:	f3af 8000 	nop.w
 8019460:	ffc00000 	.word	0xffc00000
 8019464:	41dfffff 	.word	0x41dfffff
 8019468:	94a03595 	.word	0x94a03595
 801946c:	3fcfffff 	.word	0x3fcfffff

08019470 <_strtod_r>:
 8019470:	4b01      	ldr	r3, [pc, #4]	@ (8019478 <_strtod_r+0x8>)
 8019472:	f7ff ba19 	b.w	80188a8 <_strtod_l>
 8019476:	bf00      	nop
 8019478:	20000268 	.word	0x20000268

0801947c <_strtol_l.isra.0>:
 801947c:	2b24      	cmp	r3, #36	@ 0x24
 801947e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019482:	4686      	mov	lr, r0
 8019484:	4690      	mov	r8, r2
 8019486:	d801      	bhi.n	801948c <_strtol_l.isra.0+0x10>
 8019488:	2b01      	cmp	r3, #1
 801948a:	d106      	bne.n	801949a <_strtol_l.isra.0+0x1e>
 801948c:	f7fd fe5c 	bl	8017148 <__errno>
 8019490:	2316      	movs	r3, #22
 8019492:	6003      	str	r3, [r0, #0]
 8019494:	2000      	movs	r0, #0
 8019496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801949a:	4834      	ldr	r0, [pc, #208]	@ (801956c <_strtol_l.isra.0+0xf0>)
 801949c:	460d      	mov	r5, r1
 801949e:	462a      	mov	r2, r5
 80194a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80194a4:	5d06      	ldrb	r6, [r0, r4]
 80194a6:	f016 0608 	ands.w	r6, r6, #8
 80194aa:	d1f8      	bne.n	801949e <_strtol_l.isra.0+0x22>
 80194ac:	2c2d      	cmp	r4, #45	@ 0x2d
 80194ae:	d110      	bne.n	80194d2 <_strtol_l.isra.0+0x56>
 80194b0:	782c      	ldrb	r4, [r5, #0]
 80194b2:	2601      	movs	r6, #1
 80194b4:	1c95      	adds	r5, r2, #2
 80194b6:	f033 0210 	bics.w	r2, r3, #16
 80194ba:	d115      	bne.n	80194e8 <_strtol_l.isra.0+0x6c>
 80194bc:	2c30      	cmp	r4, #48	@ 0x30
 80194be:	d10d      	bne.n	80194dc <_strtol_l.isra.0+0x60>
 80194c0:	782a      	ldrb	r2, [r5, #0]
 80194c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80194c6:	2a58      	cmp	r2, #88	@ 0x58
 80194c8:	d108      	bne.n	80194dc <_strtol_l.isra.0+0x60>
 80194ca:	786c      	ldrb	r4, [r5, #1]
 80194cc:	3502      	adds	r5, #2
 80194ce:	2310      	movs	r3, #16
 80194d0:	e00a      	b.n	80194e8 <_strtol_l.isra.0+0x6c>
 80194d2:	2c2b      	cmp	r4, #43	@ 0x2b
 80194d4:	bf04      	itt	eq
 80194d6:	782c      	ldrbeq	r4, [r5, #0]
 80194d8:	1c95      	addeq	r5, r2, #2
 80194da:	e7ec      	b.n	80194b6 <_strtol_l.isra.0+0x3a>
 80194dc:	2b00      	cmp	r3, #0
 80194de:	d1f6      	bne.n	80194ce <_strtol_l.isra.0+0x52>
 80194e0:	2c30      	cmp	r4, #48	@ 0x30
 80194e2:	bf14      	ite	ne
 80194e4:	230a      	movne	r3, #10
 80194e6:	2308      	moveq	r3, #8
 80194e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80194ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 80194f0:	2200      	movs	r2, #0
 80194f2:	fbbc f9f3 	udiv	r9, ip, r3
 80194f6:	4610      	mov	r0, r2
 80194f8:	fb03 ca19 	mls	sl, r3, r9, ip
 80194fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8019500:	2f09      	cmp	r7, #9
 8019502:	d80f      	bhi.n	8019524 <_strtol_l.isra.0+0xa8>
 8019504:	463c      	mov	r4, r7
 8019506:	42a3      	cmp	r3, r4
 8019508:	dd1b      	ble.n	8019542 <_strtol_l.isra.0+0xc6>
 801950a:	1c57      	adds	r7, r2, #1
 801950c:	d007      	beq.n	801951e <_strtol_l.isra.0+0xa2>
 801950e:	4581      	cmp	r9, r0
 8019510:	d314      	bcc.n	801953c <_strtol_l.isra.0+0xc0>
 8019512:	d101      	bne.n	8019518 <_strtol_l.isra.0+0x9c>
 8019514:	45a2      	cmp	sl, r4
 8019516:	db11      	blt.n	801953c <_strtol_l.isra.0+0xc0>
 8019518:	fb00 4003 	mla	r0, r0, r3, r4
 801951c:	2201      	movs	r2, #1
 801951e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019522:	e7eb      	b.n	80194fc <_strtol_l.isra.0+0x80>
 8019524:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8019528:	2f19      	cmp	r7, #25
 801952a:	d801      	bhi.n	8019530 <_strtol_l.isra.0+0xb4>
 801952c:	3c37      	subs	r4, #55	@ 0x37
 801952e:	e7ea      	b.n	8019506 <_strtol_l.isra.0+0x8a>
 8019530:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8019534:	2f19      	cmp	r7, #25
 8019536:	d804      	bhi.n	8019542 <_strtol_l.isra.0+0xc6>
 8019538:	3c57      	subs	r4, #87	@ 0x57
 801953a:	e7e4      	b.n	8019506 <_strtol_l.isra.0+0x8a>
 801953c:	f04f 32ff 	mov.w	r2, #4294967295
 8019540:	e7ed      	b.n	801951e <_strtol_l.isra.0+0xa2>
 8019542:	1c53      	adds	r3, r2, #1
 8019544:	d108      	bne.n	8019558 <_strtol_l.isra.0+0xdc>
 8019546:	2322      	movs	r3, #34	@ 0x22
 8019548:	f8ce 3000 	str.w	r3, [lr]
 801954c:	4660      	mov	r0, ip
 801954e:	f1b8 0f00 	cmp.w	r8, #0
 8019552:	d0a0      	beq.n	8019496 <_strtol_l.isra.0+0x1a>
 8019554:	1e69      	subs	r1, r5, #1
 8019556:	e006      	b.n	8019566 <_strtol_l.isra.0+0xea>
 8019558:	b106      	cbz	r6, 801955c <_strtol_l.isra.0+0xe0>
 801955a:	4240      	negs	r0, r0
 801955c:	f1b8 0f00 	cmp.w	r8, #0
 8019560:	d099      	beq.n	8019496 <_strtol_l.isra.0+0x1a>
 8019562:	2a00      	cmp	r2, #0
 8019564:	d1f6      	bne.n	8019554 <_strtol_l.isra.0+0xd8>
 8019566:	f8c8 1000 	str.w	r1, [r8]
 801956a:	e794      	b.n	8019496 <_strtol_l.isra.0+0x1a>
 801956c:	0801b409 	.word	0x0801b409

08019570 <_strtol_r>:
 8019570:	f7ff bf84 	b.w	801947c <_strtol_l.isra.0>

08019574 <__ssputs_r>:
 8019574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019578:	688e      	ldr	r6, [r1, #8]
 801957a:	461f      	mov	r7, r3
 801957c:	42be      	cmp	r6, r7
 801957e:	680b      	ldr	r3, [r1, #0]
 8019580:	4682      	mov	sl, r0
 8019582:	460c      	mov	r4, r1
 8019584:	4690      	mov	r8, r2
 8019586:	d82d      	bhi.n	80195e4 <__ssputs_r+0x70>
 8019588:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801958c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019590:	d026      	beq.n	80195e0 <__ssputs_r+0x6c>
 8019592:	6965      	ldr	r5, [r4, #20]
 8019594:	6909      	ldr	r1, [r1, #16]
 8019596:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801959a:	eba3 0901 	sub.w	r9, r3, r1
 801959e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80195a2:	1c7b      	adds	r3, r7, #1
 80195a4:	444b      	add	r3, r9
 80195a6:	106d      	asrs	r5, r5, #1
 80195a8:	429d      	cmp	r5, r3
 80195aa:	bf38      	it	cc
 80195ac:	461d      	movcc	r5, r3
 80195ae:	0553      	lsls	r3, r2, #21
 80195b0:	d527      	bpl.n	8019602 <__ssputs_r+0x8e>
 80195b2:	4629      	mov	r1, r5
 80195b4:	f7fc fb26 	bl	8015c04 <_malloc_r>
 80195b8:	4606      	mov	r6, r0
 80195ba:	b360      	cbz	r0, 8019616 <__ssputs_r+0xa2>
 80195bc:	6921      	ldr	r1, [r4, #16]
 80195be:	464a      	mov	r2, r9
 80195c0:	f7fd fdef 	bl	80171a2 <memcpy>
 80195c4:	89a3      	ldrh	r3, [r4, #12]
 80195c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80195ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80195ce:	81a3      	strh	r3, [r4, #12]
 80195d0:	6126      	str	r6, [r4, #16]
 80195d2:	6165      	str	r5, [r4, #20]
 80195d4:	444e      	add	r6, r9
 80195d6:	eba5 0509 	sub.w	r5, r5, r9
 80195da:	6026      	str	r6, [r4, #0]
 80195dc:	60a5      	str	r5, [r4, #8]
 80195de:	463e      	mov	r6, r7
 80195e0:	42be      	cmp	r6, r7
 80195e2:	d900      	bls.n	80195e6 <__ssputs_r+0x72>
 80195e4:	463e      	mov	r6, r7
 80195e6:	6820      	ldr	r0, [r4, #0]
 80195e8:	4632      	mov	r2, r6
 80195ea:	4641      	mov	r1, r8
 80195ec:	f7fd fd1c 	bl	8017028 <memmove>
 80195f0:	68a3      	ldr	r3, [r4, #8]
 80195f2:	1b9b      	subs	r3, r3, r6
 80195f4:	60a3      	str	r3, [r4, #8]
 80195f6:	6823      	ldr	r3, [r4, #0]
 80195f8:	4433      	add	r3, r6
 80195fa:	6023      	str	r3, [r4, #0]
 80195fc:	2000      	movs	r0, #0
 80195fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019602:	462a      	mov	r2, r5
 8019604:	f000 fe59 	bl	801a2ba <_realloc_r>
 8019608:	4606      	mov	r6, r0
 801960a:	2800      	cmp	r0, #0
 801960c:	d1e0      	bne.n	80195d0 <__ssputs_r+0x5c>
 801960e:	6921      	ldr	r1, [r4, #16]
 8019610:	4650      	mov	r0, sl
 8019612:	f7fe fc35 	bl	8017e80 <_free_r>
 8019616:	230c      	movs	r3, #12
 8019618:	f8ca 3000 	str.w	r3, [sl]
 801961c:	89a3      	ldrh	r3, [r4, #12]
 801961e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019622:	81a3      	strh	r3, [r4, #12]
 8019624:	f04f 30ff 	mov.w	r0, #4294967295
 8019628:	e7e9      	b.n	80195fe <__ssputs_r+0x8a>
	...

0801962c <_svfiprintf_r>:
 801962c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019630:	4698      	mov	r8, r3
 8019632:	898b      	ldrh	r3, [r1, #12]
 8019634:	061b      	lsls	r3, r3, #24
 8019636:	b09d      	sub	sp, #116	@ 0x74
 8019638:	4607      	mov	r7, r0
 801963a:	460d      	mov	r5, r1
 801963c:	4614      	mov	r4, r2
 801963e:	d510      	bpl.n	8019662 <_svfiprintf_r+0x36>
 8019640:	690b      	ldr	r3, [r1, #16]
 8019642:	b973      	cbnz	r3, 8019662 <_svfiprintf_r+0x36>
 8019644:	2140      	movs	r1, #64	@ 0x40
 8019646:	f7fc fadd 	bl	8015c04 <_malloc_r>
 801964a:	6028      	str	r0, [r5, #0]
 801964c:	6128      	str	r0, [r5, #16]
 801964e:	b930      	cbnz	r0, 801965e <_svfiprintf_r+0x32>
 8019650:	230c      	movs	r3, #12
 8019652:	603b      	str	r3, [r7, #0]
 8019654:	f04f 30ff 	mov.w	r0, #4294967295
 8019658:	b01d      	add	sp, #116	@ 0x74
 801965a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801965e:	2340      	movs	r3, #64	@ 0x40
 8019660:	616b      	str	r3, [r5, #20]
 8019662:	2300      	movs	r3, #0
 8019664:	9309      	str	r3, [sp, #36]	@ 0x24
 8019666:	2320      	movs	r3, #32
 8019668:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801966c:	f8cd 800c 	str.w	r8, [sp, #12]
 8019670:	2330      	movs	r3, #48	@ 0x30
 8019672:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019810 <_svfiprintf_r+0x1e4>
 8019676:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801967a:	f04f 0901 	mov.w	r9, #1
 801967e:	4623      	mov	r3, r4
 8019680:	469a      	mov	sl, r3
 8019682:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019686:	b10a      	cbz	r2, 801968c <_svfiprintf_r+0x60>
 8019688:	2a25      	cmp	r2, #37	@ 0x25
 801968a:	d1f9      	bne.n	8019680 <_svfiprintf_r+0x54>
 801968c:	ebba 0b04 	subs.w	fp, sl, r4
 8019690:	d00b      	beq.n	80196aa <_svfiprintf_r+0x7e>
 8019692:	465b      	mov	r3, fp
 8019694:	4622      	mov	r2, r4
 8019696:	4629      	mov	r1, r5
 8019698:	4638      	mov	r0, r7
 801969a:	f7ff ff6b 	bl	8019574 <__ssputs_r>
 801969e:	3001      	adds	r0, #1
 80196a0:	f000 80a7 	beq.w	80197f2 <_svfiprintf_r+0x1c6>
 80196a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80196a6:	445a      	add	r2, fp
 80196a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80196aa:	f89a 3000 	ldrb.w	r3, [sl]
 80196ae:	2b00      	cmp	r3, #0
 80196b0:	f000 809f 	beq.w	80197f2 <_svfiprintf_r+0x1c6>
 80196b4:	2300      	movs	r3, #0
 80196b6:	f04f 32ff 	mov.w	r2, #4294967295
 80196ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80196be:	f10a 0a01 	add.w	sl, sl, #1
 80196c2:	9304      	str	r3, [sp, #16]
 80196c4:	9307      	str	r3, [sp, #28]
 80196c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80196ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80196cc:	4654      	mov	r4, sl
 80196ce:	2205      	movs	r2, #5
 80196d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80196d4:	484e      	ldr	r0, [pc, #312]	@ (8019810 <_svfiprintf_r+0x1e4>)
 80196d6:	f7e6 fd9b 	bl	8000210 <memchr>
 80196da:	9a04      	ldr	r2, [sp, #16]
 80196dc:	b9d8      	cbnz	r0, 8019716 <_svfiprintf_r+0xea>
 80196de:	06d0      	lsls	r0, r2, #27
 80196e0:	bf44      	itt	mi
 80196e2:	2320      	movmi	r3, #32
 80196e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80196e8:	0711      	lsls	r1, r2, #28
 80196ea:	bf44      	itt	mi
 80196ec:	232b      	movmi	r3, #43	@ 0x2b
 80196ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80196f2:	f89a 3000 	ldrb.w	r3, [sl]
 80196f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80196f8:	d015      	beq.n	8019726 <_svfiprintf_r+0xfa>
 80196fa:	9a07      	ldr	r2, [sp, #28]
 80196fc:	4654      	mov	r4, sl
 80196fe:	2000      	movs	r0, #0
 8019700:	f04f 0c0a 	mov.w	ip, #10
 8019704:	4621      	mov	r1, r4
 8019706:	f811 3b01 	ldrb.w	r3, [r1], #1
 801970a:	3b30      	subs	r3, #48	@ 0x30
 801970c:	2b09      	cmp	r3, #9
 801970e:	d94b      	bls.n	80197a8 <_svfiprintf_r+0x17c>
 8019710:	b1b0      	cbz	r0, 8019740 <_svfiprintf_r+0x114>
 8019712:	9207      	str	r2, [sp, #28]
 8019714:	e014      	b.n	8019740 <_svfiprintf_r+0x114>
 8019716:	eba0 0308 	sub.w	r3, r0, r8
 801971a:	fa09 f303 	lsl.w	r3, r9, r3
 801971e:	4313      	orrs	r3, r2
 8019720:	9304      	str	r3, [sp, #16]
 8019722:	46a2      	mov	sl, r4
 8019724:	e7d2      	b.n	80196cc <_svfiprintf_r+0xa0>
 8019726:	9b03      	ldr	r3, [sp, #12]
 8019728:	1d19      	adds	r1, r3, #4
 801972a:	681b      	ldr	r3, [r3, #0]
 801972c:	9103      	str	r1, [sp, #12]
 801972e:	2b00      	cmp	r3, #0
 8019730:	bfbb      	ittet	lt
 8019732:	425b      	neglt	r3, r3
 8019734:	f042 0202 	orrlt.w	r2, r2, #2
 8019738:	9307      	strge	r3, [sp, #28]
 801973a:	9307      	strlt	r3, [sp, #28]
 801973c:	bfb8      	it	lt
 801973e:	9204      	strlt	r2, [sp, #16]
 8019740:	7823      	ldrb	r3, [r4, #0]
 8019742:	2b2e      	cmp	r3, #46	@ 0x2e
 8019744:	d10a      	bne.n	801975c <_svfiprintf_r+0x130>
 8019746:	7863      	ldrb	r3, [r4, #1]
 8019748:	2b2a      	cmp	r3, #42	@ 0x2a
 801974a:	d132      	bne.n	80197b2 <_svfiprintf_r+0x186>
 801974c:	9b03      	ldr	r3, [sp, #12]
 801974e:	1d1a      	adds	r2, r3, #4
 8019750:	681b      	ldr	r3, [r3, #0]
 8019752:	9203      	str	r2, [sp, #12]
 8019754:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019758:	3402      	adds	r4, #2
 801975a:	9305      	str	r3, [sp, #20]
 801975c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019820 <_svfiprintf_r+0x1f4>
 8019760:	7821      	ldrb	r1, [r4, #0]
 8019762:	2203      	movs	r2, #3
 8019764:	4650      	mov	r0, sl
 8019766:	f7e6 fd53 	bl	8000210 <memchr>
 801976a:	b138      	cbz	r0, 801977c <_svfiprintf_r+0x150>
 801976c:	9b04      	ldr	r3, [sp, #16]
 801976e:	eba0 000a 	sub.w	r0, r0, sl
 8019772:	2240      	movs	r2, #64	@ 0x40
 8019774:	4082      	lsls	r2, r0
 8019776:	4313      	orrs	r3, r2
 8019778:	3401      	adds	r4, #1
 801977a:	9304      	str	r3, [sp, #16]
 801977c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019780:	4824      	ldr	r0, [pc, #144]	@ (8019814 <_svfiprintf_r+0x1e8>)
 8019782:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019786:	2206      	movs	r2, #6
 8019788:	f7e6 fd42 	bl	8000210 <memchr>
 801978c:	2800      	cmp	r0, #0
 801978e:	d036      	beq.n	80197fe <_svfiprintf_r+0x1d2>
 8019790:	4b21      	ldr	r3, [pc, #132]	@ (8019818 <_svfiprintf_r+0x1ec>)
 8019792:	bb1b      	cbnz	r3, 80197dc <_svfiprintf_r+0x1b0>
 8019794:	9b03      	ldr	r3, [sp, #12]
 8019796:	3307      	adds	r3, #7
 8019798:	f023 0307 	bic.w	r3, r3, #7
 801979c:	3308      	adds	r3, #8
 801979e:	9303      	str	r3, [sp, #12]
 80197a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80197a2:	4433      	add	r3, r6
 80197a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80197a6:	e76a      	b.n	801967e <_svfiprintf_r+0x52>
 80197a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80197ac:	460c      	mov	r4, r1
 80197ae:	2001      	movs	r0, #1
 80197b0:	e7a8      	b.n	8019704 <_svfiprintf_r+0xd8>
 80197b2:	2300      	movs	r3, #0
 80197b4:	3401      	adds	r4, #1
 80197b6:	9305      	str	r3, [sp, #20]
 80197b8:	4619      	mov	r1, r3
 80197ba:	f04f 0c0a 	mov.w	ip, #10
 80197be:	4620      	mov	r0, r4
 80197c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80197c4:	3a30      	subs	r2, #48	@ 0x30
 80197c6:	2a09      	cmp	r2, #9
 80197c8:	d903      	bls.n	80197d2 <_svfiprintf_r+0x1a6>
 80197ca:	2b00      	cmp	r3, #0
 80197cc:	d0c6      	beq.n	801975c <_svfiprintf_r+0x130>
 80197ce:	9105      	str	r1, [sp, #20]
 80197d0:	e7c4      	b.n	801975c <_svfiprintf_r+0x130>
 80197d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80197d6:	4604      	mov	r4, r0
 80197d8:	2301      	movs	r3, #1
 80197da:	e7f0      	b.n	80197be <_svfiprintf_r+0x192>
 80197dc:	ab03      	add	r3, sp, #12
 80197de:	9300      	str	r3, [sp, #0]
 80197e0:	462a      	mov	r2, r5
 80197e2:	4b0e      	ldr	r3, [pc, #56]	@ (801981c <_svfiprintf_r+0x1f0>)
 80197e4:	a904      	add	r1, sp, #16
 80197e6:	4638      	mov	r0, r7
 80197e8:	f7fc fb38 	bl	8015e5c <_printf_float>
 80197ec:	1c42      	adds	r2, r0, #1
 80197ee:	4606      	mov	r6, r0
 80197f0:	d1d6      	bne.n	80197a0 <_svfiprintf_r+0x174>
 80197f2:	89ab      	ldrh	r3, [r5, #12]
 80197f4:	065b      	lsls	r3, r3, #25
 80197f6:	f53f af2d 	bmi.w	8019654 <_svfiprintf_r+0x28>
 80197fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80197fc:	e72c      	b.n	8019658 <_svfiprintf_r+0x2c>
 80197fe:	ab03      	add	r3, sp, #12
 8019800:	9300      	str	r3, [sp, #0]
 8019802:	462a      	mov	r2, r5
 8019804:	4b05      	ldr	r3, [pc, #20]	@ (801981c <_svfiprintf_r+0x1f0>)
 8019806:	a904      	add	r1, sp, #16
 8019808:	4638      	mov	r0, r7
 801980a:	f7fc fdbf 	bl	801638c <_printf_i>
 801980e:	e7ed      	b.n	80197ec <_svfiprintf_r+0x1c0>
 8019810:	0801b205 	.word	0x0801b205
 8019814:	0801b20f 	.word	0x0801b20f
 8019818:	08015e5d 	.word	0x08015e5d
 801981c:	08019575 	.word	0x08019575
 8019820:	0801b20b 	.word	0x0801b20b

08019824 <__sfputc_r>:
 8019824:	6893      	ldr	r3, [r2, #8]
 8019826:	3b01      	subs	r3, #1
 8019828:	2b00      	cmp	r3, #0
 801982a:	b410      	push	{r4}
 801982c:	6093      	str	r3, [r2, #8]
 801982e:	da08      	bge.n	8019842 <__sfputc_r+0x1e>
 8019830:	6994      	ldr	r4, [r2, #24]
 8019832:	42a3      	cmp	r3, r4
 8019834:	db01      	blt.n	801983a <__sfputc_r+0x16>
 8019836:	290a      	cmp	r1, #10
 8019838:	d103      	bne.n	8019842 <__sfputc_r+0x1e>
 801983a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801983e:	f7fd bb5e 	b.w	8016efe <__swbuf_r>
 8019842:	6813      	ldr	r3, [r2, #0]
 8019844:	1c58      	adds	r0, r3, #1
 8019846:	6010      	str	r0, [r2, #0]
 8019848:	7019      	strb	r1, [r3, #0]
 801984a:	4608      	mov	r0, r1
 801984c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019850:	4770      	bx	lr

08019852 <__sfputs_r>:
 8019852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019854:	4606      	mov	r6, r0
 8019856:	460f      	mov	r7, r1
 8019858:	4614      	mov	r4, r2
 801985a:	18d5      	adds	r5, r2, r3
 801985c:	42ac      	cmp	r4, r5
 801985e:	d101      	bne.n	8019864 <__sfputs_r+0x12>
 8019860:	2000      	movs	r0, #0
 8019862:	e007      	b.n	8019874 <__sfputs_r+0x22>
 8019864:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019868:	463a      	mov	r2, r7
 801986a:	4630      	mov	r0, r6
 801986c:	f7ff ffda 	bl	8019824 <__sfputc_r>
 8019870:	1c43      	adds	r3, r0, #1
 8019872:	d1f3      	bne.n	801985c <__sfputs_r+0xa>
 8019874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019878 <_vfiprintf_r>:
 8019878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801987c:	460d      	mov	r5, r1
 801987e:	b09d      	sub	sp, #116	@ 0x74
 8019880:	4614      	mov	r4, r2
 8019882:	4698      	mov	r8, r3
 8019884:	4606      	mov	r6, r0
 8019886:	b118      	cbz	r0, 8019890 <_vfiprintf_r+0x18>
 8019888:	6a03      	ldr	r3, [r0, #32]
 801988a:	b90b      	cbnz	r3, 8019890 <_vfiprintf_r+0x18>
 801988c:	f7fd f9f6 	bl	8016c7c <__sinit>
 8019890:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019892:	07d9      	lsls	r1, r3, #31
 8019894:	d405      	bmi.n	80198a2 <_vfiprintf_r+0x2a>
 8019896:	89ab      	ldrh	r3, [r5, #12]
 8019898:	059a      	lsls	r2, r3, #22
 801989a:	d402      	bmi.n	80198a2 <_vfiprintf_r+0x2a>
 801989c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801989e:	f7fd fc7e 	bl	801719e <__retarget_lock_acquire_recursive>
 80198a2:	89ab      	ldrh	r3, [r5, #12]
 80198a4:	071b      	lsls	r3, r3, #28
 80198a6:	d501      	bpl.n	80198ac <_vfiprintf_r+0x34>
 80198a8:	692b      	ldr	r3, [r5, #16]
 80198aa:	b99b      	cbnz	r3, 80198d4 <_vfiprintf_r+0x5c>
 80198ac:	4629      	mov	r1, r5
 80198ae:	4630      	mov	r0, r6
 80198b0:	f7fd fb64 	bl	8016f7c <__swsetup_r>
 80198b4:	b170      	cbz	r0, 80198d4 <_vfiprintf_r+0x5c>
 80198b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80198b8:	07dc      	lsls	r4, r3, #31
 80198ba:	d504      	bpl.n	80198c6 <_vfiprintf_r+0x4e>
 80198bc:	f04f 30ff 	mov.w	r0, #4294967295
 80198c0:	b01d      	add	sp, #116	@ 0x74
 80198c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80198c6:	89ab      	ldrh	r3, [r5, #12]
 80198c8:	0598      	lsls	r0, r3, #22
 80198ca:	d4f7      	bmi.n	80198bc <_vfiprintf_r+0x44>
 80198cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80198ce:	f7fd fc67 	bl	80171a0 <__retarget_lock_release_recursive>
 80198d2:	e7f3      	b.n	80198bc <_vfiprintf_r+0x44>
 80198d4:	2300      	movs	r3, #0
 80198d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80198d8:	2320      	movs	r3, #32
 80198da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80198de:	f8cd 800c 	str.w	r8, [sp, #12]
 80198e2:	2330      	movs	r3, #48	@ 0x30
 80198e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019a94 <_vfiprintf_r+0x21c>
 80198e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80198ec:	f04f 0901 	mov.w	r9, #1
 80198f0:	4623      	mov	r3, r4
 80198f2:	469a      	mov	sl, r3
 80198f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80198f8:	b10a      	cbz	r2, 80198fe <_vfiprintf_r+0x86>
 80198fa:	2a25      	cmp	r2, #37	@ 0x25
 80198fc:	d1f9      	bne.n	80198f2 <_vfiprintf_r+0x7a>
 80198fe:	ebba 0b04 	subs.w	fp, sl, r4
 8019902:	d00b      	beq.n	801991c <_vfiprintf_r+0xa4>
 8019904:	465b      	mov	r3, fp
 8019906:	4622      	mov	r2, r4
 8019908:	4629      	mov	r1, r5
 801990a:	4630      	mov	r0, r6
 801990c:	f7ff ffa1 	bl	8019852 <__sfputs_r>
 8019910:	3001      	adds	r0, #1
 8019912:	f000 80a7 	beq.w	8019a64 <_vfiprintf_r+0x1ec>
 8019916:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019918:	445a      	add	r2, fp
 801991a:	9209      	str	r2, [sp, #36]	@ 0x24
 801991c:	f89a 3000 	ldrb.w	r3, [sl]
 8019920:	2b00      	cmp	r3, #0
 8019922:	f000 809f 	beq.w	8019a64 <_vfiprintf_r+0x1ec>
 8019926:	2300      	movs	r3, #0
 8019928:	f04f 32ff 	mov.w	r2, #4294967295
 801992c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019930:	f10a 0a01 	add.w	sl, sl, #1
 8019934:	9304      	str	r3, [sp, #16]
 8019936:	9307      	str	r3, [sp, #28]
 8019938:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801993c:	931a      	str	r3, [sp, #104]	@ 0x68
 801993e:	4654      	mov	r4, sl
 8019940:	2205      	movs	r2, #5
 8019942:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019946:	4853      	ldr	r0, [pc, #332]	@ (8019a94 <_vfiprintf_r+0x21c>)
 8019948:	f7e6 fc62 	bl	8000210 <memchr>
 801994c:	9a04      	ldr	r2, [sp, #16]
 801994e:	b9d8      	cbnz	r0, 8019988 <_vfiprintf_r+0x110>
 8019950:	06d1      	lsls	r1, r2, #27
 8019952:	bf44      	itt	mi
 8019954:	2320      	movmi	r3, #32
 8019956:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801995a:	0713      	lsls	r3, r2, #28
 801995c:	bf44      	itt	mi
 801995e:	232b      	movmi	r3, #43	@ 0x2b
 8019960:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019964:	f89a 3000 	ldrb.w	r3, [sl]
 8019968:	2b2a      	cmp	r3, #42	@ 0x2a
 801996a:	d015      	beq.n	8019998 <_vfiprintf_r+0x120>
 801996c:	9a07      	ldr	r2, [sp, #28]
 801996e:	4654      	mov	r4, sl
 8019970:	2000      	movs	r0, #0
 8019972:	f04f 0c0a 	mov.w	ip, #10
 8019976:	4621      	mov	r1, r4
 8019978:	f811 3b01 	ldrb.w	r3, [r1], #1
 801997c:	3b30      	subs	r3, #48	@ 0x30
 801997e:	2b09      	cmp	r3, #9
 8019980:	d94b      	bls.n	8019a1a <_vfiprintf_r+0x1a2>
 8019982:	b1b0      	cbz	r0, 80199b2 <_vfiprintf_r+0x13a>
 8019984:	9207      	str	r2, [sp, #28]
 8019986:	e014      	b.n	80199b2 <_vfiprintf_r+0x13a>
 8019988:	eba0 0308 	sub.w	r3, r0, r8
 801998c:	fa09 f303 	lsl.w	r3, r9, r3
 8019990:	4313      	orrs	r3, r2
 8019992:	9304      	str	r3, [sp, #16]
 8019994:	46a2      	mov	sl, r4
 8019996:	e7d2      	b.n	801993e <_vfiprintf_r+0xc6>
 8019998:	9b03      	ldr	r3, [sp, #12]
 801999a:	1d19      	adds	r1, r3, #4
 801999c:	681b      	ldr	r3, [r3, #0]
 801999e:	9103      	str	r1, [sp, #12]
 80199a0:	2b00      	cmp	r3, #0
 80199a2:	bfbb      	ittet	lt
 80199a4:	425b      	neglt	r3, r3
 80199a6:	f042 0202 	orrlt.w	r2, r2, #2
 80199aa:	9307      	strge	r3, [sp, #28]
 80199ac:	9307      	strlt	r3, [sp, #28]
 80199ae:	bfb8      	it	lt
 80199b0:	9204      	strlt	r2, [sp, #16]
 80199b2:	7823      	ldrb	r3, [r4, #0]
 80199b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80199b6:	d10a      	bne.n	80199ce <_vfiprintf_r+0x156>
 80199b8:	7863      	ldrb	r3, [r4, #1]
 80199ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80199bc:	d132      	bne.n	8019a24 <_vfiprintf_r+0x1ac>
 80199be:	9b03      	ldr	r3, [sp, #12]
 80199c0:	1d1a      	adds	r2, r3, #4
 80199c2:	681b      	ldr	r3, [r3, #0]
 80199c4:	9203      	str	r2, [sp, #12]
 80199c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80199ca:	3402      	adds	r4, #2
 80199cc:	9305      	str	r3, [sp, #20]
 80199ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019aa4 <_vfiprintf_r+0x22c>
 80199d2:	7821      	ldrb	r1, [r4, #0]
 80199d4:	2203      	movs	r2, #3
 80199d6:	4650      	mov	r0, sl
 80199d8:	f7e6 fc1a 	bl	8000210 <memchr>
 80199dc:	b138      	cbz	r0, 80199ee <_vfiprintf_r+0x176>
 80199de:	9b04      	ldr	r3, [sp, #16]
 80199e0:	eba0 000a 	sub.w	r0, r0, sl
 80199e4:	2240      	movs	r2, #64	@ 0x40
 80199e6:	4082      	lsls	r2, r0
 80199e8:	4313      	orrs	r3, r2
 80199ea:	3401      	adds	r4, #1
 80199ec:	9304      	str	r3, [sp, #16]
 80199ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80199f2:	4829      	ldr	r0, [pc, #164]	@ (8019a98 <_vfiprintf_r+0x220>)
 80199f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80199f8:	2206      	movs	r2, #6
 80199fa:	f7e6 fc09 	bl	8000210 <memchr>
 80199fe:	2800      	cmp	r0, #0
 8019a00:	d03f      	beq.n	8019a82 <_vfiprintf_r+0x20a>
 8019a02:	4b26      	ldr	r3, [pc, #152]	@ (8019a9c <_vfiprintf_r+0x224>)
 8019a04:	bb1b      	cbnz	r3, 8019a4e <_vfiprintf_r+0x1d6>
 8019a06:	9b03      	ldr	r3, [sp, #12]
 8019a08:	3307      	adds	r3, #7
 8019a0a:	f023 0307 	bic.w	r3, r3, #7
 8019a0e:	3308      	adds	r3, #8
 8019a10:	9303      	str	r3, [sp, #12]
 8019a12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019a14:	443b      	add	r3, r7
 8019a16:	9309      	str	r3, [sp, #36]	@ 0x24
 8019a18:	e76a      	b.n	80198f0 <_vfiprintf_r+0x78>
 8019a1a:	fb0c 3202 	mla	r2, ip, r2, r3
 8019a1e:	460c      	mov	r4, r1
 8019a20:	2001      	movs	r0, #1
 8019a22:	e7a8      	b.n	8019976 <_vfiprintf_r+0xfe>
 8019a24:	2300      	movs	r3, #0
 8019a26:	3401      	adds	r4, #1
 8019a28:	9305      	str	r3, [sp, #20]
 8019a2a:	4619      	mov	r1, r3
 8019a2c:	f04f 0c0a 	mov.w	ip, #10
 8019a30:	4620      	mov	r0, r4
 8019a32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019a36:	3a30      	subs	r2, #48	@ 0x30
 8019a38:	2a09      	cmp	r2, #9
 8019a3a:	d903      	bls.n	8019a44 <_vfiprintf_r+0x1cc>
 8019a3c:	2b00      	cmp	r3, #0
 8019a3e:	d0c6      	beq.n	80199ce <_vfiprintf_r+0x156>
 8019a40:	9105      	str	r1, [sp, #20]
 8019a42:	e7c4      	b.n	80199ce <_vfiprintf_r+0x156>
 8019a44:	fb0c 2101 	mla	r1, ip, r1, r2
 8019a48:	4604      	mov	r4, r0
 8019a4a:	2301      	movs	r3, #1
 8019a4c:	e7f0      	b.n	8019a30 <_vfiprintf_r+0x1b8>
 8019a4e:	ab03      	add	r3, sp, #12
 8019a50:	9300      	str	r3, [sp, #0]
 8019a52:	462a      	mov	r2, r5
 8019a54:	4b12      	ldr	r3, [pc, #72]	@ (8019aa0 <_vfiprintf_r+0x228>)
 8019a56:	a904      	add	r1, sp, #16
 8019a58:	4630      	mov	r0, r6
 8019a5a:	f7fc f9ff 	bl	8015e5c <_printf_float>
 8019a5e:	4607      	mov	r7, r0
 8019a60:	1c78      	adds	r0, r7, #1
 8019a62:	d1d6      	bne.n	8019a12 <_vfiprintf_r+0x19a>
 8019a64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019a66:	07d9      	lsls	r1, r3, #31
 8019a68:	d405      	bmi.n	8019a76 <_vfiprintf_r+0x1fe>
 8019a6a:	89ab      	ldrh	r3, [r5, #12]
 8019a6c:	059a      	lsls	r2, r3, #22
 8019a6e:	d402      	bmi.n	8019a76 <_vfiprintf_r+0x1fe>
 8019a70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019a72:	f7fd fb95 	bl	80171a0 <__retarget_lock_release_recursive>
 8019a76:	89ab      	ldrh	r3, [r5, #12]
 8019a78:	065b      	lsls	r3, r3, #25
 8019a7a:	f53f af1f 	bmi.w	80198bc <_vfiprintf_r+0x44>
 8019a7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019a80:	e71e      	b.n	80198c0 <_vfiprintf_r+0x48>
 8019a82:	ab03      	add	r3, sp, #12
 8019a84:	9300      	str	r3, [sp, #0]
 8019a86:	462a      	mov	r2, r5
 8019a88:	4b05      	ldr	r3, [pc, #20]	@ (8019aa0 <_vfiprintf_r+0x228>)
 8019a8a:	a904      	add	r1, sp, #16
 8019a8c:	4630      	mov	r0, r6
 8019a8e:	f7fc fc7d 	bl	801638c <_printf_i>
 8019a92:	e7e4      	b.n	8019a5e <_vfiprintf_r+0x1e6>
 8019a94:	0801b205 	.word	0x0801b205
 8019a98:	0801b20f 	.word	0x0801b20f
 8019a9c:	08015e5d 	.word	0x08015e5d
 8019aa0:	08019853 	.word	0x08019853
 8019aa4:	0801b20b 	.word	0x0801b20b

08019aa8 <__swhatbuf_r>:
 8019aa8:	b570      	push	{r4, r5, r6, lr}
 8019aaa:	460c      	mov	r4, r1
 8019aac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019ab0:	2900      	cmp	r1, #0
 8019ab2:	b096      	sub	sp, #88	@ 0x58
 8019ab4:	4615      	mov	r5, r2
 8019ab6:	461e      	mov	r6, r3
 8019ab8:	da0d      	bge.n	8019ad6 <__swhatbuf_r+0x2e>
 8019aba:	89a3      	ldrh	r3, [r4, #12]
 8019abc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019ac0:	f04f 0100 	mov.w	r1, #0
 8019ac4:	bf14      	ite	ne
 8019ac6:	2340      	movne	r3, #64	@ 0x40
 8019ac8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8019acc:	2000      	movs	r0, #0
 8019ace:	6031      	str	r1, [r6, #0]
 8019ad0:	602b      	str	r3, [r5, #0]
 8019ad2:	b016      	add	sp, #88	@ 0x58
 8019ad4:	bd70      	pop	{r4, r5, r6, pc}
 8019ad6:	466a      	mov	r2, sp
 8019ad8:	f000 f85a 	bl	8019b90 <_fstat_r>
 8019adc:	2800      	cmp	r0, #0
 8019ade:	dbec      	blt.n	8019aba <__swhatbuf_r+0x12>
 8019ae0:	9901      	ldr	r1, [sp, #4]
 8019ae2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8019ae6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8019aea:	4259      	negs	r1, r3
 8019aec:	4159      	adcs	r1, r3
 8019aee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019af2:	e7eb      	b.n	8019acc <__swhatbuf_r+0x24>

08019af4 <__smakebuf_r>:
 8019af4:	898b      	ldrh	r3, [r1, #12]
 8019af6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019af8:	079d      	lsls	r5, r3, #30
 8019afa:	4606      	mov	r6, r0
 8019afc:	460c      	mov	r4, r1
 8019afe:	d507      	bpl.n	8019b10 <__smakebuf_r+0x1c>
 8019b00:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8019b04:	6023      	str	r3, [r4, #0]
 8019b06:	6123      	str	r3, [r4, #16]
 8019b08:	2301      	movs	r3, #1
 8019b0a:	6163      	str	r3, [r4, #20]
 8019b0c:	b003      	add	sp, #12
 8019b0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019b10:	ab01      	add	r3, sp, #4
 8019b12:	466a      	mov	r2, sp
 8019b14:	f7ff ffc8 	bl	8019aa8 <__swhatbuf_r>
 8019b18:	9f00      	ldr	r7, [sp, #0]
 8019b1a:	4605      	mov	r5, r0
 8019b1c:	4639      	mov	r1, r7
 8019b1e:	4630      	mov	r0, r6
 8019b20:	f7fc f870 	bl	8015c04 <_malloc_r>
 8019b24:	b948      	cbnz	r0, 8019b3a <__smakebuf_r+0x46>
 8019b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019b2a:	059a      	lsls	r2, r3, #22
 8019b2c:	d4ee      	bmi.n	8019b0c <__smakebuf_r+0x18>
 8019b2e:	f023 0303 	bic.w	r3, r3, #3
 8019b32:	f043 0302 	orr.w	r3, r3, #2
 8019b36:	81a3      	strh	r3, [r4, #12]
 8019b38:	e7e2      	b.n	8019b00 <__smakebuf_r+0xc>
 8019b3a:	89a3      	ldrh	r3, [r4, #12]
 8019b3c:	6020      	str	r0, [r4, #0]
 8019b3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019b42:	81a3      	strh	r3, [r4, #12]
 8019b44:	9b01      	ldr	r3, [sp, #4]
 8019b46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8019b4a:	b15b      	cbz	r3, 8019b64 <__smakebuf_r+0x70>
 8019b4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019b50:	4630      	mov	r0, r6
 8019b52:	f000 f82f 	bl	8019bb4 <_isatty_r>
 8019b56:	b128      	cbz	r0, 8019b64 <__smakebuf_r+0x70>
 8019b58:	89a3      	ldrh	r3, [r4, #12]
 8019b5a:	f023 0303 	bic.w	r3, r3, #3
 8019b5e:	f043 0301 	orr.w	r3, r3, #1
 8019b62:	81a3      	strh	r3, [r4, #12]
 8019b64:	89a3      	ldrh	r3, [r4, #12]
 8019b66:	431d      	orrs	r5, r3
 8019b68:	81a5      	strh	r5, [r4, #12]
 8019b6a:	e7cf      	b.n	8019b0c <__smakebuf_r+0x18>

08019b6c <strncmp>:
 8019b6c:	b510      	push	{r4, lr}
 8019b6e:	b16a      	cbz	r2, 8019b8c <strncmp+0x20>
 8019b70:	3901      	subs	r1, #1
 8019b72:	1884      	adds	r4, r0, r2
 8019b74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019b78:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8019b7c:	429a      	cmp	r2, r3
 8019b7e:	d103      	bne.n	8019b88 <strncmp+0x1c>
 8019b80:	42a0      	cmp	r0, r4
 8019b82:	d001      	beq.n	8019b88 <strncmp+0x1c>
 8019b84:	2a00      	cmp	r2, #0
 8019b86:	d1f5      	bne.n	8019b74 <strncmp+0x8>
 8019b88:	1ad0      	subs	r0, r2, r3
 8019b8a:	bd10      	pop	{r4, pc}
 8019b8c:	4610      	mov	r0, r2
 8019b8e:	e7fc      	b.n	8019b8a <strncmp+0x1e>

08019b90 <_fstat_r>:
 8019b90:	b538      	push	{r3, r4, r5, lr}
 8019b92:	4d07      	ldr	r5, [pc, #28]	@ (8019bb0 <_fstat_r+0x20>)
 8019b94:	2300      	movs	r3, #0
 8019b96:	4604      	mov	r4, r0
 8019b98:	4608      	mov	r0, r1
 8019b9a:	4611      	mov	r1, r2
 8019b9c:	602b      	str	r3, [r5, #0]
 8019b9e:	f7f2 fac9 	bl	800c134 <_fstat>
 8019ba2:	1c43      	adds	r3, r0, #1
 8019ba4:	d102      	bne.n	8019bac <_fstat_r+0x1c>
 8019ba6:	682b      	ldr	r3, [r5, #0]
 8019ba8:	b103      	cbz	r3, 8019bac <_fstat_r+0x1c>
 8019baa:	6023      	str	r3, [r4, #0]
 8019bac:	bd38      	pop	{r3, r4, r5, pc}
 8019bae:	bf00      	nop
 8019bb0:	20004430 	.word	0x20004430

08019bb4 <_isatty_r>:
 8019bb4:	b538      	push	{r3, r4, r5, lr}
 8019bb6:	4d06      	ldr	r5, [pc, #24]	@ (8019bd0 <_isatty_r+0x1c>)
 8019bb8:	2300      	movs	r3, #0
 8019bba:	4604      	mov	r4, r0
 8019bbc:	4608      	mov	r0, r1
 8019bbe:	602b      	str	r3, [r5, #0]
 8019bc0:	f7f2 fac8 	bl	800c154 <_isatty>
 8019bc4:	1c43      	adds	r3, r0, #1
 8019bc6:	d102      	bne.n	8019bce <_isatty_r+0x1a>
 8019bc8:	682b      	ldr	r3, [r5, #0]
 8019bca:	b103      	cbz	r3, 8019bce <_isatty_r+0x1a>
 8019bcc:	6023      	str	r3, [r4, #0]
 8019bce:	bd38      	pop	{r3, r4, r5, pc}
 8019bd0:	20004430 	.word	0x20004430
 8019bd4:	00000000 	.word	0x00000000

08019bd8 <nan>:
 8019bd8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8019be0 <nan+0x8>
 8019bdc:	4770      	bx	lr
 8019bde:	bf00      	nop
 8019be0:	00000000 	.word	0x00000000
 8019be4:	7ff80000 	.word	0x7ff80000

08019be8 <__assert_func>:
 8019be8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019bea:	4614      	mov	r4, r2
 8019bec:	461a      	mov	r2, r3
 8019bee:	4b09      	ldr	r3, [pc, #36]	@ (8019c14 <__assert_func+0x2c>)
 8019bf0:	681b      	ldr	r3, [r3, #0]
 8019bf2:	4605      	mov	r5, r0
 8019bf4:	68d8      	ldr	r0, [r3, #12]
 8019bf6:	b14c      	cbz	r4, 8019c0c <__assert_func+0x24>
 8019bf8:	4b07      	ldr	r3, [pc, #28]	@ (8019c18 <__assert_func+0x30>)
 8019bfa:	9100      	str	r1, [sp, #0]
 8019bfc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019c00:	4906      	ldr	r1, [pc, #24]	@ (8019c1c <__assert_func+0x34>)
 8019c02:	462b      	mov	r3, r5
 8019c04:	f000 fb94 	bl	801a330 <fiprintf>
 8019c08:	f000 fba4 	bl	801a354 <abort>
 8019c0c:	4b04      	ldr	r3, [pc, #16]	@ (8019c20 <__assert_func+0x38>)
 8019c0e:	461c      	mov	r4, r3
 8019c10:	e7f3      	b.n	8019bfa <__assert_func+0x12>
 8019c12:	bf00      	nop
 8019c14:	20000218 	.word	0x20000218
 8019c18:	0801b21e 	.word	0x0801b21e
 8019c1c:	0801b22b 	.word	0x0801b22b
 8019c20:	0801b259 	.word	0x0801b259

08019c24 <rshift>:
 8019c24:	6903      	ldr	r3, [r0, #16]
 8019c26:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8019c2a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019c2e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8019c32:	f100 0414 	add.w	r4, r0, #20
 8019c36:	dd45      	ble.n	8019cc4 <rshift+0xa0>
 8019c38:	f011 011f 	ands.w	r1, r1, #31
 8019c3c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8019c40:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8019c44:	d10c      	bne.n	8019c60 <rshift+0x3c>
 8019c46:	f100 0710 	add.w	r7, r0, #16
 8019c4a:	4629      	mov	r1, r5
 8019c4c:	42b1      	cmp	r1, r6
 8019c4e:	d334      	bcc.n	8019cba <rshift+0x96>
 8019c50:	1a9b      	subs	r3, r3, r2
 8019c52:	009b      	lsls	r3, r3, #2
 8019c54:	1eea      	subs	r2, r5, #3
 8019c56:	4296      	cmp	r6, r2
 8019c58:	bf38      	it	cc
 8019c5a:	2300      	movcc	r3, #0
 8019c5c:	4423      	add	r3, r4
 8019c5e:	e015      	b.n	8019c8c <rshift+0x68>
 8019c60:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8019c64:	f1c1 0820 	rsb	r8, r1, #32
 8019c68:	40cf      	lsrs	r7, r1
 8019c6a:	f105 0e04 	add.w	lr, r5, #4
 8019c6e:	46a1      	mov	r9, r4
 8019c70:	4576      	cmp	r6, lr
 8019c72:	46f4      	mov	ip, lr
 8019c74:	d815      	bhi.n	8019ca2 <rshift+0x7e>
 8019c76:	1a9a      	subs	r2, r3, r2
 8019c78:	0092      	lsls	r2, r2, #2
 8019c7a:	3a04      	subs	r2, #4
 8019c7c:	3501      	adds	r5, #1
 8019c7e:	42ae      	cmp	r6, r5
 8019c80:	bf38      	it	cc
 8019c82:	2200      	movcc	r2, #0
 8019c84:	18a3      	adds	r3, r4, r2
 8019c86:	50a7      	str	r7, [r4, r2]
 8019c88:	b107      	cbz	r7, 8019c8c <rshift+0x68>
 8019c8a:	3304      	adds	r3, #4
 8019c8c:	1b1a      	subs	r2, r3, r4
 8019c8e:	42a3      	cmp	r3, r4
 8019c90:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8019c94:	bf08      	it	eq
 8019c96:	2300      	moveq	r3, #0
 8019c98:	6102      	str	r2, [r0, #16]
 8019c9a:	bf08      	it	eq
 8019c9c:	6143      	streq	r3, [r0, #20]
 8019c9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019ca2:	f8dc c000 	ldr.w	ip, [ip]
 8019ca6:	fa0c fc08 	lsl.w	ip, ip, r8
 8019caa:	ea4c 0707 	orr.w	r7, ip, r7
 8019cae:	f849 7b04 	str.w	r7, [r9], #4
 8019cb2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8019cb6:	40cf      	lsrs	r7, r1
 8019cb8:	e7da      	b.n	8019c70 <rshift+0x4c>
 8019cba:	f851 cb04 	ldr.w	ip, [r1], #4
 8019cbe:	f847 cf04 	str.w	ip, [r7, #4]!
 8019cc2:	e7c3      	b.n	8019c4c <rshift+0x28>
 8019cc4:	4623      	mov	r3, r4
 8019cc6:	e7e1      	b.n	8019c8c <rshift+0x68>

08019cc8 <__hexdig_fun>:
 8019cc8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8019ccc:	2b09      	cmp	r3, #9
 8019cce:	d802      	bhi.n	8019cd6 <__hexdig_fun+0xe>
 8019cd0:	3820      	subs	r0, #32
 8019cd2:	b2c0      	uxtb	r0, r0
 8019cd4:	4770      	bx	lr
 8019cd6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8019cda:	2b05      	cmp	r3, #5
 8019cdc:	d801      	bhi.n	8019ce2 <__hexdig_fun+0x1a>
 8019cde:	3847      	subs	r0, #71	@ 0x47
 8019ce0:	e7f7      	b.n	8019cd2 <__hexdig_fun+0xa>
 8019ce2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8019ce6:	2b05      	cmp	r3, #5
 8019ce8:	d801      	bhi.n	8019cee <__hexdig_fun+0x26>
 8019cea:	3827      	subs	r0, #39	@ 0x27
 8019cec:	e7f1      	b.n	8019cd2 <__hexdig_fun+0xa>
 8019cee:	2000      	movs	r0, #0
 8019cf0:	4770      	bx	lr
	...

08019cf4 <__gethex>:
 8019cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019cf8:	b085      	sub	sp, #20
 8019cfa:	468a      	mov	sl, r1
 8019cfc:	9302      	str	r3, [sp, #8]
 8019cfe:	680b      	ldr	r3, [r1, #0]
 8019d00:	9001      	str	r0, [sp, #4]
 8019d02:	4690      	mov	r8, r2
 8019d04:	1c9c      	adds	r4, r3, #2
 8019d06:	46a1      	mov	r9, r4
 8019d08:	f814 0b01 	ldrb.w	r0, [r4], #1
 8019d0c:	2830      	cmp	r0, #48	@ 0x30
 8019d0e:	d0fa      	beq.n	8019d06 <__gethex+0x12>
 8019d10:	eba9 0303 	sub.w	r3, r9, r3
 8019d14:	f1a3 0b02 	sub.w	fp, r3, #2
 8019d18:	f7ff ffd6 	bl	8019cc8 <__hexdig_fun>
 8019d1c:	4605      	mov	r5, r0
 8019d1e:	2800      	cmp	r0, #0
 8019d20:	d168      	bne.n	8019df4 <__gethex+0x100>
 8019d22:	49a0      	ldr	r1, [pc, #640]	@ (8019fa4 <__gethex+0x2b0>)
 8019d24:	2201      	movs	r2, #1
 8019d26:	4648      	mov	r0, r9
 8019d28:	f7ff ff20 	bl	8019b6c <strncmp>
 8019d2c:	4607      	mov	r7, r0
 8019d2e:	2800      	cmp	r0, #0
 8019d30:	d167      	bne.n	8019e02 <__gethex+0x10e>
 8019d32:	f899 0001 	ldrb.w	r0, [r9, #1]
 8019d36:	4626      	mov	r6, r4
 8019d38:	f7ff ffc6 	bl	8019cc8 <__hexdig_fun>
 8019d3c:	2800      	cmp	r0, #0
 8019d3e:	d062      	beq.n	8019e06 <__gethex+0x112>
 8019d40:	4623      	mov	r3, r4
 8019d42:	7818      	ldrb	r0, [r3, #0]
 8019d44:	2830      	cmp	r0, #48	@ 0x30
 8019d46:	4699      	mov	r9, r3
 8019d48:	f103 0301 	add.w	r3, r3, #1
 8019d4c:	d0f9      	beq.n	8019d42 <__gethex+0x4e>
 8019d4e:	f7ff ffbb 	bl	8019cc8 <__hexdig_fun>
 8019d52:	fab0 f580 	clz	r5, r0
 8019d56:	096d      	lsrs	r5, r5, #5
 8019d58:	f04f 0b01 	mov.w	fp, #1
 8019d5c:	464a      	mov	r2, r9
 8019d5e:	4616      	mov	r6, r2
 8019d60:	3201      	adds	r2, #1
 8019d62:	7830      	ldrb	r0, [r6, #0]
 8019d64:	f7ff ffb0 	bl	8019cc8 <__hexdig_fun>
 8019d68:	2800      	cmp	r0, #0
 8019d6a:	d1f8      	bne.n	8019d5e <__gethex+0x6a>
 8019d6c:	498d      	ldr	r1, [pc, #564]	@ (8019fa4 <__gethex+0x2b0>)
 8019d6e:	2201      	movs	r2, #1
 8019d70:	4630      	mov	r0, r6
 8019d72:	f7ff fefb 	bl	8019b6c <strncmp>
 8019d76:	2800      	cmp	r0, #0
 8019d78:	d13f      	bne.n	8019dfa <__gethex+0x106>
 8019d7a:	b944      	cbnz	r4, 8019d8e <__gethex+0x9a>
 8019d7c:	1c74      	adds	r4, r6, #1
 8019d7e:	4622      	mov	r2, r4
 8019d80:	4616      	mov	r6, r2
 8019d82:	3201      	adds	r2, #1
 8019d84:	7830      	ldrb	r0, [r6, #0]
 8019d86:	f7ff ff9f 	bl	8019cc8 <__hexdig_fun>
 8019d8a:	2800      	cmp	r0, #0
 8019d8c:	d1f8      	bne.n	8019d80 <__gethex+0x8c>
 8019d8e:	1ba4      	subs	r4, r4, r6
 8019d90:	00a7      	lsls	r7, r4, #2
 8019d92:	7833      	ldrb	r3, [r6, #0]
 8019d94:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8019d98:	2b50      	cmp	r3, #80	@ 0x50
 8019d9a:	d13e      	bne.n	8019e1a <__gethex+0x126>
 8019d9c:	7873      	ldrb	r3, [r6, #1]
 8019d9e:	2b2b      	cmp	r3, #43	@ 0x2b
 8019da0:	d033      	beq.n	8019e0a <__gethex+0x116>
 8019da2:	2b2d      	cmp	r3, #45	@ 0x2d
 8019da4:	d034      	beq.n	8019e10 <__gethex+0x11c>
 8019da6:	1c71      	adds	r1, r6, #1
 8019da8:	2400      	movs	r4, #0
 8019daa:	7808      	ldrb	r0, [r1, #0]
 8019dac:	f7ff ff8c 	bl	8019cc8 <__hexdig_fun>
 8019db0:	1e43      	subs	r3, r0, #1
 8019db2:	b2db      	uxtb	r3, r3
 8019db4:	2b18      	cmp	r3, #24
 8019db6:	d830      	bhi.n	8019e1a <__gethex+0x126>
 8019db8:	f1a0 0210 	sub.w	r2, r0, #16
 8019dbc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8019dc0:	f7ff ff82 	bl	8019cc8 <__hexdig_fun>
 8019dc4:	f100 3cff 	add.w	ip, r0, #4294967295
 8019dc8:	fa5f fc8c 	uxtb.w	ip, ip
 8019dcc:	f1bc 0f18 	cmp.w	ip, #24
 8019dd0:	f04f 030a 	mov.w	r3, #10
 8019dd4:	d91e      	bls.n	8019e14 <__gethex+0x120>
 8019dd6:	b104      	cbz	r4, 8019dda <__gethex+0xe6>
 8019dd8:	4252      	negs	r2, r2
 8019dda:	4417      	add	r7, r2
 8019ddc:	f8ca 1000 	str.w	r1, [sl]
 8019de0:	b1ed      	cbz	r5, 8019e1e <__gethex+0x12a>
 8019de2:	f1bb 0f00 	cmp.w	fp, #0
 8019de6:	bf0c      	ite	eq
 8019de8:	2506      	moveq	r5, #6
 8019dea:	2500      	movne	r5, #0
 8019dec:	4628      	mov	r0, r5
 8019dee:	b005      	add	sp, #20
 8019df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019df4:	2500      	movs	r5, #0
 8019df6:	462c      	mov	r4, r5
 8019df8:	e7b0      	b.n	8019d5c <__gethex+0x68>
 8019dfa:	2c00      	cmp	r4, #0
 8019dfc:	d1c7      	bne.n	8019d8e <__gethex+0x9a>
 8019dfe:	4627      	mov	r7, r4
 8019e00:	e7c7      	b.n	8019d92 <__gethex+0x9e>
 8019e02:	464e      	mov	r6, r9
 8019e04:	462f      	mov	r7, r5
 8019e06:	2501      	movs	r5, #1
 8019e08:	e7c3      	b.n	8019d92 <__gethex+0x9e>
 8019e0a:	2400      	movs	r4, #0
 8019e0c:	1cb1      	adds	r1, r6, #2
 8019e0e:	e7cc      	b.n	8019daa <__gethex+0xb6>
 8019e10:	2401      	movs	r4, #1
 8019e12:	e7fb      	b.n	8019e0c <__gethex+0x118>
 8019e14:	fb03 0002 	mla	r0, r3, r2, r0
 8019e18:	e7ce      	b.n	8019db8 <__gethex+0xc4>
 8019e1a:	4631      	mov	r1, r6
 8019e1c:	e7de      	b.n	8019ddc <__gethex+0xe8>
 8019e1e:	eba6 0309 	sub.w	r3, r6, r9
 8019e22:	3b01      	subs	r3, #1
 8019e24:	4629      	mov	r1, r5
 8019e26:	2b07      	cmp	r3, #7
 8019e28:	dc0a      	bgt.n	8019e40 <__gethex+0x14c>
 8019e2a:	9801      	ldr	r0, [sp, #4]
 8019e2c:	f7fe f872 	bl	8017f14 <_Balloc>
 8019e30:	4604      	mov	r4, r0
 8019e32:	b940      	cbnz	r0, 8019e46 <__gethex+0x152>
 8019e34:	4b5c      	ldr	r3, [pc, #368]	@ (8019fa8 <__gethex+0x2b4>)
 8019e36:	4602      	mov	r2, r0
 8019e38:	21e4      	movs	r1, #228	@ 0xe4
 8019e3a:	485c      	ldr	r0, [pc, #368]	@ (8019fac <__gethex+0x2b8>)
 8019e3c:	f7ff fed4 	bl	8019be8 <__assert_func>
 8019e40:	3101      	adds	r1, #1
 8019e42:	105b      	asrs	r3, r3, #1
 8019e44:	e7ef      	b.n	8019e26 <__gethex+0x132>
 8019e46:	f100 0a14 	add.w	sl, r0, #20
 8019e4a:	2300      	movs	r3, #0
 8019e4c:	4655      	mov	r5, sl
 8019e4e:	469b      	mov	fp, r3
 8019e50:	45b1      	cmp	r9, r6
 8019e52:	d337      	bcc.n	8019ec4 <__gethex+0x1d0>
 8019e54:	f845 bb04 	str.w	fp, [r5], #4
 8019e58:	eba5 050a 	sub.w	r5, r5, sl
 8019e5c:	10ad      	asrs	r5, r5, #2
 8019e5e:	6125      	str	r5, [r4, #16]
 8019e60:	4658      	mov	r0, fp
 8019e62:	f7fe f949 	bl	80180f8 <__hi0bits>
 8019e66:	016d      	lsls	r5, r5, #5
 8019e68:	f8d8 6000 	ldr.w	r6, [r8]
 8019e6c:	1a2d      	subs	r5, r5, r0
 8019e6e:	42b5      	cmp	r5, r6
 8019e70:	dd54      	ble.n	8019f1c <__gethex+0x228>
 8019e72:	1bad      	subs	r5, r5, r6
 8019e74:	4629      	mov	r1, r5
 8019e76:	4620      	mov	r0, r4
 8019e78:	f7fe fcd5 	bl	8018826 <__any_on>
 8019e7c:	4681      	mov	r9, r0
 8019e7e:	b178      	cbz	r0, 8019ea0 <__gethex+0x1ac>
 8019e80:	1e6b      	subs	r3, r5, #1
 8019e82:	1159      	asrs	r1, r3, #5
 8019e84:	f003 021f 	and.w	r2, r3, #31
 8019e88:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8019e8c:	f04f 0901 	mov.w	r9, #1
 8019e90:	fa09 f202 	lsl.w	r2, r9, r2
 8019e94:	420a      	tst	r2, r1
 8019e96:	d003      	beq.n	8019ea0 <__gethex+0x1ac>
 8019e98:	454b      	cmp	r3, r9
 8019e9a:	dc36      	bgt.n	8019f0a <__gethex+0x216>
 8019e9c:	f04f 0902 	mov.w	r9, #2
 8019ea0:	4629      	mov	r1, r5
 8019ea2:	4620      	mov	r0, r4
 8019ea4:	f7ff febe 	bl	8019c24 <rshift>
 8019ea8:	442f      	add	r7, r5
 8019eaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8019eae:	42bb      	cmp	r3, r7
 8019eb0:	da42      	bge.n	8019f38 <__gethex+0x244>
 8019eb2:	9801      	ldr	r0, [sp, #4]
 8019eb4:	4621      	mov	r1, r4
 8019eb6:	f7fe f86d 	bl	8017f94 <_Bfree>
 8019eba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019ebc:	2300      	movs	r3, #0
 8019ebe:	6013      	str	r3, [r2, #0]
 8019ec0:	25a3      	movs	r5, #163	@ 0xa3
 8019ec2:	e793      	b.n	8019dec <__gethex+0xf8>
 8019ec4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8019ec8:	2a2e      	cmp	r2, #46	@ 0x2e
 8019eca:	d012      	beq.n	8019ef2 <__gethex+0x1fe>
 8019ecc:	2b20      	cmp	r3, #32
 8019ece:	d104      	bne.n	8019eda <__gethex+0x1e6>
 8019ed0:	f845 bb04 	str.w	fp, [r5], #4
 8019ed4:	f04f 0b00 	mov.w	fp, #0
 8019ed8:	465b      	mov	r3, fp
 8019eda:	7830      	ldrb	r0, [r6, #0]
 8019edc:	9303      	str	r3, [sp, #12]
 8019ede:	f7ff fef3 	bl	8019cc8 <__hexdig_fun>
 8019ee2:	9b03      	ldr	r3, [sp, #12]
 8019ee4:	f000 000f 	and.w	r0, r0, #15
 8019ee8:	4098      	lsls	r0, r3
 8019eea:	ea4b 0b00 	orr.w	fp, fp, r0
 8019eee:	3304      	adds	r3, #4
 8019ef0:	e7ae      	b.n	8019e50 <__gethex+0x15c>
 8019ef2:	45b1      	cmp	r9, r6
 8019ef4:	d8ea      	bhi.n	8019ecc <__gethex+0x1d8>
 8019ef6:	492b      	ldr	r1, [pc, #172]	@ (8019fa4 <__gethex+0x2b0>)
 8019ef8:	9303      	str	r3, [sp, #12]
 8019efa:	2201      	movs	r2, #1
 8019efc:	4630      	mov	r0, r6
 8019efe:	f7ff fe35 	bl	8019b6c <strncmp>
 8019f02:	9b03      	ldr	r3, [sp, #12]
 8019f04:	2800      	cmp	r0, #0
 8019f06:	d1e1      	bne.n	8019ecc <__gethex+0x1d8>
 8019f08:	e7a2      	b.n	8019e50 <__gethex+0x15c>
 8019f0a:	1ea9      	subs	r1, r5, #2
 8019f0c:	4620      	mov	r0, r4
 8019f0e:	f7fe fc8a 	bl	8018826 <__any_on>
 8019f12:	2800      	cmp	r0, #0
 8019f14:	d0c2      	beq.n	8019e9c <__gethex+0x1a8>
 8019f16:	f04f 0903 	mov.w	r9, #3
 8019f1a:	e7c1      	b.n	8019ea0 <__gethex+0x1ac>
 8019f1c:	da09      	bge.n	8019f32 <__gethex+0x23e>
 8019f1e:	1b75      	subs	r5, r6, r5
 8019f20:	4621      	mov	r1, r4
 8019f22:	9801      	ldr	r0, [sp, #4]
 8019f24:	462a      	mov	r2, r5
 8019f26:	f7fe fa45 	bl	80183b4 <__lshift>
 8019f2a:	1b7f      	subs	r7, r7, r5
 8019f2c:	4604      	mov	r4, r0
 8019f2e:	f100 0a14 	add.w	sl, r0, #20
 8019f32:	f04f 0900 	mov.w	r9, #0
 8019f36:	e7b8      	b.n	8019eaa <__gethex+0x1b6>
 8019f38:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8019f3c:	42bd      	cmp	r5, r7
 8019f3e:	dd6f      	ble.n	801a020 <__gethex+0x32c>
 8019f40:	1bed      	subs	r5, r5, r7
 8019f42:	42ae      	cmp	r6, r5
 8019f44:	dc34      	bgt.n	8019fb0 <__gethex+0x2bc>
 8019f46:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019f4a:	2b02      	cmp	r3, #2
 8019f4c:	d022      	beq.n	8019f94 <__gethex+0x2a0>
 8019f4e:	2b03      	cmp	r3, #3
 8019f50:	d024      	beq.n	8019f9c <__gethex+0x2a8>
 8019f52:	2b01      	cmp	r3, #1
 8019f54:	d115      	bne.n	8019f82 <__gethex+0x28e>
 8019f56:	42ae      	cmp	r6, r5
 8019f58:	d113      	bne.n	8019f82 <__gethex+0x28e>
 8019f5a:	2e01      	cmp	r6, #1
 8019f5c:	d10b      	bne.n	8019f76 <__gethex+0x282>
 8019f5e:	9a02      	ldr	r2, [sp, #8]
 8019f60:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019f64:	6013      	str	r3, [r2, #0]
 8019f66:	2301      	movs	r3, #1
 8019f68:	6123      	str	r3, [r4, #16]
 8019f6a:	f8ca 3000 	str.w	r3, [sl]
 8019f6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019f70:	2562      	movs	r5, #98	@ 0x62
 8019f72:	601c      	str	r4, [r3, #0]
 8019f74:	e73a      	b.n	8019dec <__gethex+0xf8>
 8019f76:	1e71      	subs	r1, r6, #1
 8019f78:	4620      	mov	r0, r4
 8019f7a:	f7fe fc54 	bl	8018826 <__any_on>
 8019f7e:	2800      	cmp	r0, #0
 8019f80:	d1ed      	bne.n	8019f5e <__gethex+0x26a>
 8019f82:	9801      	ldr	r0, [sp, #4]
 8019f84:	4621      	mov	r1, r4
 8019f86:	f7fe f805 	bl	8017f94 <_Bfree>
 8019f8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019f8c:	2300      	movs	r3, #0
 8019f8e:	6013      	str	r3, [r2, #0]
 8019f90:	2550      	movs	r5, #80	@ 0x50
 8019f92:	e72b      	b.n	8019dec <__gethex+0xf8>
 8019f94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019f96:	2b00      	cmp	r3, #0
 8019f98:	d1f3      	bne.n	8019f82 <__gethex+0x28e>
 8019f9a:	e7e0      	b.n	8019f5e <__gethex+0x26a>
 8019f9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019f9e:	2b00      	cmp	r3, #0
 8019fa0:	d1dd      	bne.n	8019f5e <__gethex+0x26a>
 8019fa2:	e7ee      	b.n	8019f82 <__gethex+0x28e>
 8019fa4:	0801b203 	.word	0x0801b203
 8019fa8:	0801b199 	.word	0x0801b199
 8019fac:	0801b25a 	.word	0x0801b25a
 8019fb0:	1e6f      	subs	r7, r5, #1
 8019fb2:	f1b9 0f00 	cmp.w	r9, #0
 8019fb6:	d130      	bne.n	801a01a <__gethex+0x326>
 8019fb8:	b127      	cbz	r7, 8019fc4 <__gethex+0x2d0>
 8019fba:	4639      	mov	r1, r7
 8019fbc:	4620      	mov	r0, r4
 8019fbe:	f7fe fc32 	bl	8018826 <__any_on>
 8019fc2:	4681      	mov	r9, r0
 8019fc4:	117a      	asrs	r2, r7, #5
 8019fc6:	2301      	movs	r3, #1
 8019fc8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8019fcc:	f007 071f 	and.w	r7, r7, #31
 8019fd0:	40bb      	lsls	r3, r7
 8019fd2:	4213      	tst	r3, r2
 8019fd4:	4629      	mov	r1, r5
 8019fd6:	4620      	mov	r0, r4
 8019fd8:	bf18      	it	ne
 8019fda:	f049 0902 	orrne.w	r9, r9, #2
 8019fde:	f7ff fe21 	bl	8019c24 <rshift>
 8019fe2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8019fe6:	1b76      	subs	r6, r6, r5
 8019fe8:	2502      	movs	r5, #2
 8019fea:	f1b9 0f00 	cmp.w	r9, #0
 8019fee:	d047      	beq.n	801a080 <__gethex+0x38c>
 8019ff0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019ff4:	2b02      	cmp	r3, #2
 8019ff6:	d015      	beq.n	801a024 <__gethex+0x330>
 8019ff8:	2b03      	cmp	r3, #3
 8019ffa:	d017      	beq.n	801a02c <__gethex+0x338>
 8019ffc:	2b01      	cmp	r3, #1
 8019ffe:	d109      	bne.n	801a014 <__gethex+0x320>
 801a000:	f019 0f02 	tst.w	r9, #2
 801a004:	d006      	beq.n	801a014 <__gethex+0x320>
 801a006:	f8da 3000 	ldr.w	r3, [sl]
 801a00a:	ea49 0903 	orr.w	r9, r9, r3
 801a00e:	f019 0f01 	tst.w	r9, #1
 801a012:	d10e      	bne.n	801a032 <__gethex+0x33e>
 801a014:	f045 0510 	orr.w	r5, r5, #16
 801a018:	e032      	b.n	801a080 <__gethex+0x38c>
 801a01a:	f04f 0901 	mov.w	r9, #1
 801a01e:	e7d1      	b.n	8019fc4 <__gethex+0x2d0>
 801a020:	2501      	movs	r5, #1
 801a022:	e7e2      	b.n	8019fea <__gethex+0x2f6>
 801a024:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a026:	f1c3 0301 	rsb	r3, r3, #1
 801a02a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801a02c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a02e:	2b00      	cmp	r3, #0
 801a030:	d0f0      	beq.n	801a014 <__gethex+0x320>
 801a032:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801a036:	f104 0314 	add.w	r3, r4, #20
 801a03a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801a03e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801a042:	f04f 0c00 	mov.w	ip, #0
 801a046:	4618      	mov	r0, r3
 801a048:	f853 2b04 	ldr.w	r2, [r3], #4
 801a04c:	f1b2 3fff 	cmp.w	r2, #4294967295
 801a050:	d01b      	beq.n	801a08a <__gethex+0x396>
 801a052:	3201      	adds	r2, #1
 801a054:	6002      	str	r2, [r0, #0]
 801a056:	2d02      	cmp	r5, #2
 801a058:	f104 0314 	add.w	r3, r4, #20
 801a05c:	d13c      	bne.n	801a0d8 <__gethex+0x3e4>
 801a05e:	f8d8 2000 	ldr.w	r2, [r8]
 801a062:	3a01      	subs	r2, #1
 801a064:	42b2      	cmp	r2, r6
 801a066:	d109      	bne.n	801a07c <__gethex+0x388>
 801a068:	1171      	asrs	r1, r6, #5
 801a06a:	2201      	movs	r2, #1
 801a06c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a070:	f006 061f 	and.w	r6, r6, #31
 801a074:	fa02 f606 	lsl.w	r6, r2, r6
 801a078:	421e      	tst	r6, r3
 801a07a:	d13a      	bne.n	801a0f2 <__gethex+0x3fe>
 801a07c:	f045 0520 	orr.w	r5, r5, #32
 801a080:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a082:	601c      	str	r4, [r3, #0]
 801a084:	9b02      	ldr	r3, [sp, #8]
 801a086:	601f      	str	r7, [r3, #0]
 801a088:	e6b0      	b.n	8019dec <__gethex+0xf8>
 801a08a:	4299      	cmp	r1, r3
 801a08c:	f843 cc04 	str.w	ip, [r3, #-4]
 801a090:	d8d9      	bhi.n	801a046 <__gethex+0x352>
 801a092:	68a3      	ldr	r3, [r4, #8]
 801a094:	459b      	cmp	fp, r3
 801a096:	db17      	blt.n	801a0c8 <__gethex+0x3d4>
 801a098:	6861      	ldr	r1, [r4, #4]
 801a09a:	9801      	ldr	r0, [sp, #4]
 801a09c:	3101      	adds	r1, #1
 801a09e:	f7fd ff39 	bl	8017f14 <_Balloc>
 801a0a2:	4681      	mov	r9, r0
 801a0a4:	b918      	cbnz	r0, 801a0ae <__gethex+0x3ba>
 801a0a6:	4b1a      	ldr	r3, [pc, #104]	@ (801a110 <__gethex+0x41c>)
 801a0a8:	4602      	mov	r2, r0
 801a0aa:	2184      	movs	r1, #132	@ 0x84
 801a0ac:	e6c5      	b.n	8019e3a <__gethex+0x146>
 801a0ae:	6922      	ldr	r2, [r4, #16]
 801a0b0:	3202      	adds	r2, #2
 801a0b2:	f104 010c 	add.w	r1, r4, #12
 801a0b6:	0092      	lsls	r2, r2, #2
 801a0b8:	300c      	adds	r0, #12
 801a0ba:	f7fd f872 	bl	80171a2 <memcpy>
 801a0be:	4621      	mov	r1, r4
 801a0c0:	9801      	ldr	r0, [sp, #4]
 801a0c2:	f7fd ff67 	bl	8017f94 <_Bfree>
 801a0c6:	464c      	mov	r4, r9
 801a0c8:	6923      	ldr	r3, [r4, #16]
 801a0ca:	1c5a      	adds	r2, r3, #1
 801a0cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801a0d0:	6122      	str	r2, [r4, #16]
 801a0d2:	2201      	movs	r2, #1
 801a0d4:	615a      	str	r2, [r3, #20]
 801a0d6:	e7be      	b.n	801a056 <__gethex+0x362>
 801a0d8:	6922      	ldr	r2, [r4, #16]
 801a0da:	455a      	cmp	r2, fp
 801a0dc:	dd0b      	ble.n	801a0f6 <__gethex+0x402>
 801a0de:	2101      	movs	r1, #1
 801a0e0:	4620      	mov	r0, r4
 801a0e2:	f7ff fd9f 	bl	8019c24 <rshift>
 801a0e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a0ea:	3701      	adds	r7, #1
 801a0ec:	42bb      	cmp	r3, r7
 801a0ee:	f6ff aee0 	blt.w	8019eb2 <__gethex+0x1be>
 801a0f2:	2501      	movs	r5, #1
 801a0f4:	e7c2      	b.n	801a07c <__gethex+0x388>
 801a0f6:	f016 061f 	ands.w	r6, r6, #31
 801a0fa:	d0fa      	beq.n	801a0f2 <__gethex+0x3fe>
 801a0fc:	4453      	add	r3, sl
 801a0fe:	f1c6 0620 	rsb	r6, r6, #32
 801a102:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801a106:	f7fd fff7 	bl	80180f8 <__hi0bits>
 801a10a:	42b0      	cmp	r0, r6
 801a10c:	dbe7      	blt.n	801a0de <__gethex+0x3ea>
 801a10e:	e7f0      	b.n	801a0f2 <__gethex+0x3fe>
 801a110:	0801b199 	.word	0x0801b199

0801a114 <L_shift>:
 801a114:	f1c2 0208 	rsb	r2, r2, #8
 801a118:	0092      	lsls	r2, r2, #2
 801a11a:	b570      	push	{r4, r5, r6, lr}
 801a11c:	f1c2 0620 	rsb	r6, r2, #32
 801a120:	6843      	ldr	r3, [r0, #4]
 801a122:	6804      	ldr	r4, [r0, #0]
 801a124:	fa03 f506 	lsl.w	r5, r3, r6
 801a128:	432c      	orrs	r4, r5
 801a12a:	40d3      	lsrs	r3, r2
 801a12c:	6004      	str	r4, [r0, #0]
 801a12e:	f840 3f04 	str.w	r3, [r0, #4]!
 801a132:	4288      	cmp	r0, r1
 801a134:	d3f4      	bcc.n	801a120 <L_shift+0xc>
 801a136:	bd70      	pop	{r4, r5, r6, pc}

0801a138 <__match>:
 801a138:	b530      	push	{r4, r5, lr}
 801a13a:	6803      	ldr	r3, [r0, #0]
 801a13c:	3301      	adds	r3, #1
 801a13e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a142:	b914      	cbnz	r4, 801a14a <__match+0x12>
 801a144:	6003      	str	r3, [r0, #0]
 801a146:	2001      	movs	r0, #1
 801a148:	bd30      	pop	{r4, r5, pc}
 801a14a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a14e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801a152:	2d19      	cmp	r5, #25
 801a154:	bf98      	it	ls
 801a156:	3220      	addls	r2, #32
 801a158:	42a2      	cmp	r2, r4
 801a15a:	d0f0      	beq.n	801a13e <__match+0x6>
 801a15c:	2000      	movs	r0, #0
 801a15e:	e7f3      	b.n	801a148 <__match+0x10>

0801a160 <__hexnan>:
 801a160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a164:	680b      	ldr	r3, [r1, #0]
 801a166:	6801      	ldr	r1, [r0, #0]
 801a168:	115e      	asrs	r6, r3, #5
 801a16a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801a16e:	f013 031f 	ands.w	r3, r3, #31
 801a172:	b087      	sub	sp, #28
 801a174:	bf18      	it	ne
 801a176:	3604      	addne	r6, #4
 801a178:	2500      	movs	r5, #0
 801a17a:	1f37      	subs	r7, r6, #4
 801a17c:	4682      	mov	sl, r0
 801a17e:	4690      	mov	r8, r2
 801a180:	9301      	str	r3, [sp, #4]
 801a182:	f846 5c04 	str.w	r5, [r6, #-4]
 801a186:	46b9      	mov	r9, r7
 801a188:	463c      	mov	r4, r7
 801a18a:	9502      	str	r5, [sp, #8]
 801a18c:	46ab      	mov	fp, r5
 801a18e:	784a      	ldrb	r2, [r1, #1]
 801a190:	1c4b      	adds	r3, r1, #1
 801a192:	9303      	str	r3, [sp, #12]
 801a194:	b342      	cbz	r2, 801a1e8 <__hexnan+0x88>
 801a196:	4610      	mov	r0, r2
 801a198:	9105      	str	r1, [sp, #20]
 801a19a:	9204      	str	r2, [sp, #16]
 801a19c:	f7ff fd94 	bl	8019cc8 <__hexdig_fun>
 801a1a0:	2800      	cmp	r0, #0
 801a1a2:	d151      	bne.n	801a248 <__hexnan+0xe8>
 801a1a4:	9a04      	ldr	r2, [sp, #16]
 801a1a6:	9905      	ldr	r1, [sp, #20]
 801a1a8:	2a20      	cmp	r2, #32
 801a1aa:	d818      	bhi.n	801a1de <__hexnan+0x7e>
 801a1ac:	9b02      	ldr	r3, [sp, #8]
 801a1ae:	459b      	cmp	fp, r3
 801a1b0:	dd13      	ble.n	801a1da <__hexnan+0x7a>
 801a1b2:	454c      	cmp	r4, r9
 801a1b4:	d206      	bcs.n	801a1c4 <__hexnan+0x64>
 801a1b6:	2d07      	cmp	r5, #7
 801a1b8:	dc04      	bgt.n	801a1c4 <__hexnan+0x64>
 801a1ba:	462a      	mov	r2, r5
 801a1bc:	4649      	mov	r1, r9
 801a1be:	4620      	mov	r0, r4
 801a1c0:	f7ff ffa8 	bl	801a114 <L_shift>
 801a1c4:	4544      	cmp	r4, r8
 801a1c6:	d952      	bls.n	801a26e <__hexnan+0x10e>
 801a1c8:	2300      	movs	r3, #0
 801a1ca:	f1a4 0904 	sub.w	r9, r4, #4
 801a1ce:	f844 3c04 	str.w	r3, [r4, #-4]
 801a1d2:	f8cd b008 	str.w	fp, [sp, #8]
 801a1d6:	464c      	mov	r4, r9
 801a1d8:	461d      	mov	r5, r3
 801a1da:	9903      	ldr	r1, [sp, #12]
 801a1dc:	e7d7      	b.n	801a18e <__hexnan+0x2e>
 801a1de:	2a29      	cmp	r2, #41	@ 0x29
 801a1e0:	d157      	bne.n	801a292 <__hexnan+0x132>
 801a1e2:	3102      	adds	r1, #2
 801a1e4:	f8ca 1000 	str.w	r1, [sl]
 801a1e8:	f1bb 0f00 	cmp.w	fp, #0
 801a1ec:	d051      	beq.n	801a292 <__hexnan+0x132>
 801a1ee:	454c      	cmp	r4, r9
 801a1f0:	d206      	bcs.n	801a200 <__hexnan+0xa0>
 801a1f2:	2d07      	cmp	r5, #7
 801a1f4:	dc04      	bgt.n	801a200 <__hexnan+0xa0>
 801a1f6:	462a      	mov	r2, r5
 801a1f8:	4649      	mov	r1, r9
 801a1fa:	4620      	mov	r0, r4
 801a1fc:	f7ff ff8a 	bl	801a114 <L_shift>
 801a200:	4544      	cmp	r4, r8
 801a202:	d936      	bls.n	801a272 <__hexnan+0x112>
 801a204:	f1a8 0204 	sub.w	r2, r8, #4
 801a208:	4623      	mov	r3, r4
 801a20a:	f853 1b04 	ldr.w	r1, [r3], #4
 801a20e:	f842 1f04 	str.w	r1, [r2, #4]!
 801a212:	429f      	cmp	r7, r3
 801a214:	d2f9      	bcs.n	801a20a <__hexnan+0xaa>
 801a216:	1b3b      	subs	r3, r7, r4
 801a218:	f023 0303 	bic.w	r3, r3, #3
 801a21c:	3304      	adds	r3, #4
 801a21e:	3401      	adds	r4, #1
 801a220:	3e03      	subs	r6, #3
 801a222:	42b4      	cmp	r4, r6
 801a224:	bf88      	it	hi
 801a226:	2304      	movhi	r3, #4
 801a228:	4443      	add	r3, r8
 801a22a:	2200      	movs	r2, #0
 801a22c:	f843 2b04 	str.w	r2, [r3], #4
 801a230:	429f      	cmp	r7, r3
 801a232:	d2fb      	bcs.n	801a22c <__hexnan+0xcc>
 801a234:	683b      	ldr	r3, [r7, #0]
 801a236:	b91b      	cbnz	r3, 801a240 <__hexnan+0xe0>
 801a238:	4547      	cmp	r7, r8
 801a23a:	d128      	bne.n	801a28e <__hexnan+0x12e>
 801a23c:	2301      	movs	r3, #1
 801a23e:	603b      	str	r3, [r7, #0]
 801a240:	2005      	movs	r0, #5
 801a242:	b007      	add	sp, #28
 801a244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a248:	3501      	adds	r5, #1
 801a24a:	2d08      	cmp	r5, #8
 801a24c:	f10b 0b01 	add.w	fp, fp, #1
 801a250:	dd06      	ble.n	801a260 <__hexnan+0x100>
 801a252:	4544      	cmp	r4, r8
 801a254:	d9c1      	bls.n	801a1da <__hexnan+0x7a>
 801a256:	2300      	movs	r3, #0
 801a258:	f844 3c04 	str.w	r3, [r4, #-4]
 801a25c:	2501      	movs	r5, #1
 801a25e:	3c04      	subs	r4, #4
 801a260:	6822      	ldr	r2, [r4, #0]
 801a262:	f000 000f 	and.w	r0, r0, #15
 801a266:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801a26a:	6020      	str	r0, [r4, #0]
 801a26c:	e7b5      	b.n	801a1da <__hexnan+0x7a>
 801a26e:	2508      	movs	r5, #8
 801a270:	e7b3      	b.n	801a1da <__hexnan+0x7a>
 801a272:	9b01      	ldr	r3, [sp, #4]
 801a274:	2b00      	cmp	r3, #0
 801a276:	d0dd      	beq.n	801a234 <__hexnan+0xd4>
 801a278:	f1c3 0320 	rsb	r3, r3, #32
 801a27c:	f04f 32ff 	mov.w	r2, #4294967295
 801a280:	40da      	lsrs	r2, r3
 801a282:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801a286:	4013      	ands	r3, r2
 801a288:	f846 3c04 	str.w	r3, [r6, #-4]
 801a28c:	e7d2      	b.n	801a234 <__hexnan+0xd4>
 801a28e:	3f04      	subs	r7, #4
 801a290:	e7d0      	b.n	801a234 <__hexnan+0xd4>
 801a292:	2004      	movs	r0, #4
 801a294:	e7d5      	b.n	801a242 <__hexnan+0xe2>

0801a296 <__ascii_mbtowc>:
 801a296:	b082      	sub	sp, #8
 801a298:	b901      	cbnz	r1, 801a29c <__ascii_mbtowc+0x6>
 801a29a:	a901      	add	r1, sp, #4
 801a29c:	b142      	cbz	r2, 801a2b0 <__ascii_mbtowc+0x1a>
 801a29e:	b14b      	cbz	r3, 801a2b4 <__ascii_mbtowc+0x1e>
 801a2a0:	7813      	ldrb	r3, [r2, #0]
 801a2a2:	600b      	str	r3, [r1, #0]
 801a2a4:	7812      	ldrb	r2, [r2, #0]
 801a2a6:	1e10      	subs	r0, r2, #0
 801a2a8:	bf18      	it	ne
 801a2aa:	2001      	movne	r0, #1
 801a2ac:	b002      	add	sp, #8
 801a2ae:	4770      	bx	lr
 801a2b0:	4610      	mov	r0, r2
 801a2b2:	e7fb      	b.n	801a2ac <__ascii_mbtowc+0x16>
 801a2b4:	f06f 0001 	mvn.w	r0, #1
 801a2b8:	e7f8      	b.n	801a2ac <__ascii_mbtowc+0x16>

0801a2ba <_realloc_r>:
 801a2ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a2be:	4607      	mov	r7, r0
 801a2c0:	4614      	mov	r4, r2
 801a2c2:	460d      	mov	r5, r1
 801a2c4:	b921      	cbnz	r1, 801a2d0 <_realloc_r+0x16>
 801a2c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a2ca:	4611      	mov	r1, r2
 801a2cc:	f7fb bc9a 	b.w	8015c04 <_malloc_r>
 801a2d0:	b92a      	cbnz	r2, 801a2de <_realloc_r+0x24>
 801a2d2:	f7fd fdd5 	bl	8017e80 <_free_r>
 801a2d6:	4625      	mov	r5, r4
 801a2d8:	4628      	mov	r0, r5
 801a2da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a2de:	f000 f840 	bl	801a362 <_malloc_usable_size_r>
 801a2e2:	4284      	cmp	r4, r0
 801a2e4:	4606      	mov	r6, r0
 801a2e6:	d802      	bhi.n	801a2ee <_realloc_r+0x34>
 801a2e8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a2ec:	d8f4      	bhi.n	801a2d8 <_realloc_r+0x1e>
 801a2ee:	4621      	mov	r1, r4
 801a2f0:	4638      	mov	r0, r7
 801a2f2:	f7fb fc87 	bl	8015c04 <_malloc_r>
 801a2f6:	4680      	mov	r8, r0
 801a2f8:	b908      	cbnz	r0, 801a2fe <_realloc_r+0x44>
 801a2fa:	4645      	mov	r5, r8
 801a2fc:	e7ec      	b.n	801a2d8 <_realloc_r+0x1e>
 801a2fe:	42b4      	cmp	r4, r6
 801a300:	4622      	mov	r2, r4
 801a302:	4629      	mov	r1, r5
 801a304:	bf28      	it	cs
 801a306:	4632      	movcs	r2, r6
 801a308:	f7fc ff4b 	bl	80171a2 <memcpy>
 801a30c:	4629      	mov	r1, r5
 801a30e:	4638      	mov	r0, r7
 801a310:	f7fd fdb6 	bl	8017e80 <_free_r>
 801a314:	e7f1      	b.n	801a2fa <_realloc_r+0x40>

0801a316 <__ascii_wctomb>:
 801a316:	4603      	mov	r3, r0
 801a318:	4608      	mov	r0, r1
 801a31a:	b141      	cbz	r1, 801a32e <__ascii_wctomb+0x18>
 801a31c:	2aff      	cmp	r2, #255	@ 0xff
 801a31e:	d904      	bls.n	801a32a <__ascii_wctomb+0x14>
 801a320:	228a      	movs	r2, #138	@ 0x8a
 801a322:	601a      	str	r2, [r3, #0]
 801a324:	f04f 30ff 	mov.w	r0, #4294967295
 801a328:	4770      	bx	lr
 801a32a:	700a      	strb	r2, [r1, #0]
 801a32c:	2001      	movs	r0, #1
 801a32e:	4770      	bx	lr

0801a330 <fiprintf>:
 801a330:	b40e      	push	{r1, r2, r3}
 801a332:	b503      	push	{r0, r1, lr}
 801a334:	4601      	mov	r1, r0
 801a336:	ab03      	add	r3, sp, #12
 801a338:	4805      	ldr	r0, [pc, #20]	@ (801a350 <fiprintf+0x20>)
 801a33a:	f853 2b04 	ldr.w	r2, [r3], #4
 801a33e:	6800      	ldr	r0, [r0, #0]
 801a340:	9301      	str	r3, [sp, #4]
 801a342:	f7ff fa99 	bl	8019878 <_vfiprintf_r>
 801a346:	b002      	add	sp, #8
 801a348:	f85d eb04 	ldr.w	lr, [sp], #4
 801a34c:	b003      	add	sp, #12
 801a34e:	4770      	bx	lr
 801a350:	20000218 	.word	0x20000218

0801a354 <abort>:
 801a354:	b508      	push	{r3, lr}
 801a356:	2006      	movs	r0, #6
 801a358:	f000 f834 	bl	801a3c4 <raise>
 801a35c:	2001      	movs	r0, #1
 801a35e:	f7f1 fe99 	bl	800c094 <_exit>

0801a362 <_malloc_usable_size_r>:
 801a362:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a366:	1f18      	subs	r0, r3, #4
 801a368:	2b00      	cmp	r3, #0
 801a36a:	bfbc      	itt	lt
 801a36c:	580b      	ldrlt	r3, [r1, r0]
 801a36e:	18c0      	addlt	r0, r0, r3
 801a370:	4770      	bx	lr

0801a372 <_raise_r>:
 801a372:	291f      	cmp	r1, #31
 801a374:	b538      	push	{r3, r4, r5, lr}
 801a376:	4605      	mov	r5, r0
 801a378:	460c      	mov	r4, r1
 801a37a:	d904      	bls.n	801a386 <_raise_r+0x14>
 801a37c:	2316      	movs	r3, #22
 801a37e:	6003      	str	r3, [r0, #0]
 801a380:	f04f 30ff 	mov.w	r0, #4294967295
 801a384:	bd38      	pop	{r3, r4, r5, pc}
 801a386:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a388:	b112      	cbz	r2, 801a390 <_raise_r+0x1e>
 801a38a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a38e:	b94b      	cbnz	r3, 801a3a4 <_raise_r+0x32>
 801a390:	4628      	mov	r0, r5
 801a392:	f000 f831 	bl	801a3f8 <_getpid_r>
 801a396:	4622      	mov	r2, r4
 801a398:	4601      	mov	r1, r0
 801a39a:	4628      	mov	r0, r5
 801a39c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a3a0:	f000 b818 	b.w	801a3d4 <_kill_r>
 801a3a4:	2b01      	cmp	r3, #1
 801a3a6:	d00a      	beq.n	801a3be <_raise_r+0x4c>
 801a3a8:	1c59      	adds	r1, r3, #1
 801a3aa:	d103      	bne.n	801a3b4 <_raise_r+0x42>
 801a3ac:	2316      	movs	r3, #22
 801a3ae:	6003      	str	r3, [r0, #0]
 801a3b0:	2001      	movs	r0, #1
 801a3b2:	e7e7      	b.n	801a384 <_raise_r+0x12>
 801a3b4:	2100      	movs	r1, #0
 801a3b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a3ba:	4620      	mov	r0, r4
 801a3bc:	4798      	blx	r3
 801a3be:	2000      	movs	r0, #0
 801a3c0:	e7e0      	b.n	801a384 <_raise_r+0x12>
	...

0801a3c4 <raise>:
 801a3c4:	4b02      	ldr	r3, [pc, #8]	@ (801a3d0 <raise+0xc>)
 801a3c6:	4601      	mov	r1, r0
 801a3c8:	6818      	ldr	r0, [r3, #0]
 801a3ca:	f7ff bfd2 	b.w	801a372 <_raise_r>
 801a3ce:	bf00      	nop
 801a3d0:	20000218 	.word	0x20000218

0801a3d4 <_kill_r>:
 801a3d4:	b538      	push	{r3, r4, r5, lr}
 801a3d6:	4d07      	ldr	r5, [pc, #28]	@ (801a3f4 <_kill_r+0x20>)
 801a3d8:	2300      	movs	r3, #0
 801a3da:	4604      	mov	r4, r0
 801a3dc:	4608      	mov	r0, r1
 801a3de:	4611      	mov	r1, r2
 801a3e0:	602b      	str	r3, [r5, #0]
 801a3e2:	f7f1 fe47 	bl	800c074 <_kill>
 801a3e6:	1c43      	adds	r3, r0, #1
 801a3e8:	d102      	bne.n	801a3f0 <_kill_r+0x1c>
 801a3ea:	682b      	ldr	r3, [r5, #0]
 801a3ec:	b103      	cbz	r3, 801a3f0 <_kill_r+0x1c>
 801a3ee:	6023      	str	r3, [r4, #0]
 801a3f0:	bd38      	pop	{r3, r4, r5, pc}
 801a3f2:	bf00      	nop
 801a3f4:	20004430 	.word	0x20004430

0801a3f8 <_getpid_r>:
 801a3f8:	f7f1 be34 	b.w	800c064 <_getpid>

0801a3fc <_init>:
 801a3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a3fe:	bf00      	nop
 801a400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a402:	bc08      	pop	{r3}
 801a404:	469e      	mov	lr, r3
 801a406:	4770      	bx	lr

0801a408 <_fini>:
 801a408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a40a:	bf00      	nop
 801a40c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a40e:	bc08      	pop	{r3}
 801a410:	469e      	mov	lr, r3
 801a412:	4770      	bx	lr
