<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 15.23-s045_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID ieng6-ece-13.ucsd.edu)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Wed Mar 19 20:38:18 2025</TD></TR>
<TR><TD>#  Design:          /TD><TD>core</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Layer Information Page</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Overlap<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.800 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.800 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.400 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.400 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="core_via_layer_VIA7.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.800 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.800 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.400 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.400 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="core_via_layer_VIA6.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.100 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="core_via_layer_VIA5.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 InformationLayer M5 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.100 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 InformationLayer M5 InformationLayer VIA4 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="core_via_layer_VIA4.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 InformationLayer M5 InformationLayer VIA4 InformationLayer M4 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.100 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 InformationLayer M5 InformationLayer VIA4 InformationLayer M4 InformationLayer VIA3 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="core_via_layer_VIA3.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 InformationLayer M5 InformationLayer VIA4 InformationLayer M4 InformationLayer VIA3 InformationLayer M3 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.100 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 InformationLayer M5 InformationLayer VIA4 InformationLayer M4 InformationLayer VIA3 InformationLayer M3 InformationLayer VIA2 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="core_via_layer_VIA2.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 InformationLayer M5 InformationLayer VIA4 InformationLayer M4 InformationLayer VIA3 InformationLayer M3 InformationLayer VIA2 InformationLayer M2 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.100 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.100 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 InformationLayer M5 InformationLayer VIA4 InformationLayer M4 InformationLayer VIA3 InformationLayer M3 InformationLayer VIA2 InformationLayer M2 InformationLayer VIA1 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="core_via_layer_VIA1.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 InformationLayer M5 InformationLayer VIA4 InformationLayer M4 InformationLayer VIA3 InformationLayer M3 InformationLayer VIA2 InformationLayer M2 InformationLayer VIA1 InformationLayer M1 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.090 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.090 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 InformationLayer M5 InformationLayer VIA4 InformationLayer M4 InformationLayer VIA3 InformationLayer M3 InformationLayer VIA2 InformationLayer M2 InformationLayer VIA1 InformationLayer M1 InformationLayer CO Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer M8 InformationLayer VIA7 InformationLayer M7 InformationLayer VIA6 InformationLayer M6 InformationLayer VIA5 InformationLayer M5 InformationLayer VIA4 InformationLayer M4 InformationLayer VIA3 InformationLayer M3 InformationLayer VIA2 InformationLayer M2 InformationLayer VIA1 InformationLayer M1 InformationLayer CO InformationLayer PO Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Masterslice<BR></TD>
</TABLE>
<BR>

</BODY>
</HTML>
