{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 16:53:21 2023 " "Info: Processing started: Mon Jun 05 16:53:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_buzzer -c pwm_buzzer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_buzzer -c pwm_buzzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_buzzer.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file pwm_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Info: Found entity 1: key_debounce" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pwm_buzzer " "Info: Found entity 2: pwm_buzzer" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_buzzer " "Info: Elaborating entity \"pwm_buzzer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(140) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(140): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm_buzzer.v(159) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(159): truncated value with size 32 to match size of target (11)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_buzzer.v(179) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(179): truncated value with size 32 to match size of target (6)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pwm_buzzer.v(186) " "Warning (10270): Verilog HDL Case Statement warning at pwm_buzzer.v(186): incomplete case statement has no default case item" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cishu pwm_buzzer.v(186) " "Warning (10240): Verilog HDL Always Construct warning at pwm_buzzer.v(186): inferring latch(es) for variable \"cishu\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(202) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(202): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(203) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(203): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(204) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(204): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(205) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(205): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(206) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(206): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(207) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(207): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(208) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(208): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(209) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(209): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(210) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(210): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(211) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(211): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(212) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(212): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(213) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(213): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(214) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(214): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(215) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(215): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(216) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(216): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(217) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(217): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(219) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(219): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(220) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(220): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(221) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(221): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(222) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(222): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(223) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(223): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(224) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(224): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(225) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(225): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(226) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(226): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(227) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(227): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(228) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(228): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(229) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(229): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(230) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(230): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(231) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(231): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(232) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(232): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(233) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(233): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(234) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(234): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(236) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(236): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(237) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(237): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(238) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(238): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(239) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(239): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(240) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(240): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(241) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(241): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(242) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(242): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(243) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(243): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(244) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(244): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(245) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(245): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(246) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(246): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(247) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(247): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(248) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(248): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(249) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(249): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(250) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(250): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(251) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(251): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pwm_buzzer.v(201) " "Warning (10270): Verilog HDL Case Statement warning at pwm_buzzer.v(201): incomplete case statement has no default case item" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 201 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(257) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(257): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(258) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(258): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(259) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(259): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(260) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(260): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(261) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(261): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(263) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(263): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(264) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(264): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(265) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(265): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(266) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(266): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(267) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(267): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(269) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(269): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(270) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(270): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(271) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(271): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(272) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(272): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(274) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(274): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(275) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(275): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(276) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(276): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(277) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(277): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(279) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(279): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(280) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(280): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(281) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(281): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(282) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(282): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(283) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(283): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(284) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(284): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(285) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(285): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(287) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(287): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(288) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(288): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(289) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(289): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(290) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(290): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(291) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(291): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(292) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(292): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(293) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(293): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(295) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(295): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(296) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(296): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(297) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(297): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(298) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(298): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(300) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(300): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(301) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(301): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(302) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(302): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 pwm_buzzer.v(303) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(303): truncated value with size 32 to match size of target (17)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pwm_buzzer.v(256) " "Warning (10270): Verilog HDL Case Statement warning at pwm_buzzer.v(256): incomplete case statement has no default case item" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre_set pwm_buzzer.v(200) " "Warning (10240): Verilog HDL Always Construct warning at pwm_buzzer.v(200): inferring latch(es) for variable \"pre_set\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm_buzzer.v(341) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(341): truncated value with size 32 to match size of target (11)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[0\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[0\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[1\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[1\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[2\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[2\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[3\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[3\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[4\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[4\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[5\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[5\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[6\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[6\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[7\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[7\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[8\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[8\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[9\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[9\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[10\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[10\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[11\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[11\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[12\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[12\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[13\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[13\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[14\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[14\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[15\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[15\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_set\[16\] pwm_buzzer.v(256) " "Info (10041): Inferred latch for \"pre_set\[16\]\" at pwm_buzzer.v(256)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cishu\[0\] pwm_buzzer.v(186) " "Info (10041): Inferred latch for \"cishu\[0\]\" at pwm_buzzer.v(186)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cishu\[1\] pwm_buzzer.v(186) " "Info (10041): Inferred latch for \"cishu\[1\]\" at pwm_buzzer.v(186)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cishu\[2\] pwm_buzzer.v(186) " "Info (10041): Inferred latch for \"cishu\[2\]\" at pwm_buzzer.v(186)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cishu\[3\] pwm_buzzer.v(186) " "Info (10041): Inferred latch for \"cishu\[3\]\" at pwm_buzzer.v(186)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cishu\[4\] pwm_buzzer.v(186) " "Info (10041): Inferred latch for \"cishu\[4\]\" at pwm_buzzer.v(186)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cishu\[5\] pwm_buzzer.v(186) " "Info (10041): Inferred latch for \"cishu\[5\]\" at pwm_buzzer.v(186)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cishu\[6\] pwm_buzzer.v(186) " "Info (10041): Inferred latch for \"cishu\[6\]\" at pwm_buzzer.v(186)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cishu\[7\] pwm_buzzer.v(186) " "Info (10041): Inferred latch for \"cishu\[7\]\" at pwm_buzzer.v(186)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cishu\[8\] pwm_buzzer.v(186) " "Info (10041): Inferred latch for \"cishu\[8\]\" at pwm_buzzer.v(186)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cishu\[9\] pwm_buzzer.v(186) " "Info (10041): Inferred latch for \"cishu\[9\]\" at pwm_buzzer.v(186)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cishu\[10\] pwm_buzzer.v(186) " "Info (10041): Inferred latch for \"cishu\[10\]\" at pwm_buzzer.v(186)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Info: Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "pwm_buzzer.v" "u_key_debounce" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pwm_buzzer.v(35) " "Warning (10230): Verilog HDL assignment warning at pwm_buzzer.v(35): truncated value with size 32 to match size of target (20)" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "pwm_buzzer.v" "Div0" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 341 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 341 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Info: Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Info: Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 341 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lhm " "Info: Found entity 1: lpm_divide_lhm" {  } { { "db/lpm_divide_lhm.tdf" "" { Text "C:/Users/user/Desktop/pwm_buzzer/db/lpm_divide_lhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Info: Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/user/Desktop/pwm_buzzer/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_n5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_n5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_n5f " "Info: Found entity 1: alt_u_div_n5f" {  } { { "db/alt_u_div_n5f.tdf" "" { Text "C:/Users/user/Desktop/pwm_buzzer/db/alt_u_div_n5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/user/Desktop/pwm_buzzer/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/user/Desktop/pwm_buzzer/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[16\] " "Warning: Latch pre_set\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt2\[5\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 171 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[15\] " "Warning: Latch pre_set\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt2\[5\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 171 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[14\] " "Warning: Latch pre_set\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt2\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt2\[4\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 171 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[13\] " "Warning: Latch pre_set\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flag " "Warning: Ports D and ENA on the latch are fed by the same signal flag" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[12\] " "Warning: Latch pre_set\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt2\[5\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 171 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[11\] " "Warning: Latch pre_set\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt2\[5\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 171 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[10\] " "Warning: Latch pre_set\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt2\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt2\[4\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 171 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[9\] " "Warning: Latch pre_set\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flag " "Warning: Ports D and ENA on the latch are fed by the same signal flag" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[8\] " "Warning: Latch pre_set\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flag " "Warning: Ports D and ENA on the latch are fed by the same signal flag" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[7\] " "Warning: Latch pre_set\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flag " "Warning: Ports D and ENA on the latch are fed by the same signal flag" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[6\] " "Warning: Latch pre_set\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt2\[5\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 171 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[5\] " "Warning: Latch pre_set\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flag " "Warning: Ports D and ENA on the latch are fed by the same signal flag" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[4\] " "Warning: Latch pre_set\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt2\[5\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 171 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[3\] " "Warning: Latch pre_set\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flag " "Warning: Ports D and ENA on the latch are fed by the same signal flag" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[2\] " "Warning: Latch pre_set\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt2\[5\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 171 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pre_set\[1\] " "Warning: Latch pre_set\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA flag " "Warning: Ports D and ENA on the latch are fed by the same signal flag" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cishu\[8\] " "Warning: Latch cishu\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pre_set\[16\] " "Warning: Ports D and ENA on the latch are fed by the same signal pre_set\[16\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cishu\[7\] " "Warning: Latch cishu\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pre_set\[16\] " "Warning: Ports D and ENA on the latch are fed by the same signal pre_set\[16\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cishu\[6\] " "Warning: Latch cishu\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pre_set\[16\] " "Warning: Ports D and ENA on the latch are fed by the same signal pre_set\[16\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cishu\[5\] " "Warning: Latch cishu\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pre_set\[16\] " "Warning: Ports D and ENA on the latch are fed by the same signal pre_set\[16\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cishu\[4\] " "Warning: Latch cishu\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pre_set\[16\] " "Warning: Ports D and ENA on the latch are fed by the same signal pre_set\[16\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cishu\[3\] " "Warning: Latch cishu\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pre_set\[16\] " "Warning: Ports D and ENA on the latch are fed by the same signal pre_set\[16\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cishu\[2\] " "Warning: Latch cishu\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pre_set\[16\] " "Warning: Ports D and ENA on the latch are fed by the same signal pre_set\[16\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cishu\[1\] " "Warning: Latch cishu\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pre_set\[16\] " "Warning: Ports D and ENA on the latch are fed by the same signal pre_set\[16\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cishu\[0\] " "Warning: Latch cishu\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pre_set\[16\] " "Warning: Ports D and ENA on the latch are fed by the same signal pre_set\[16\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 70 -1 0 } } { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 120 -1 0 } } { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 8 -1 0 } } { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 9 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "430 " "Info: Implemented 430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "419 " "Info: Implemented 419 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 16:53:23 2023 " "Info: Processing ended: Mon Jun 05 16:53:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 16:53:24 2023 " "Info: Processing started: Mon Jun 05 16:53:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pwm_buzzer -c pwm_buzzer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pwm_buzzer -c pwm_buzzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwm_buzzer EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"pwm_buzzer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/pwm_buzzer/" 0 { } { { 0 { 0 ""} 0 726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/pwm_buzzer/" 0 { } { { 0 { 0 ""} 0 728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/pwm_buzzer/" 0 { } { { 0 { 0 ""} 0 730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/pwm_buzzer/" 0 { } { { 0 { 0 ""} 0 732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/pwm_buzzer/" 0 { } { { 0 { 0 ""} 0 734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[1\]\|combout " "Warning: Node \"pre_set\[1\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[2\]\|combout " "Warning: Node \"pre_set\[2\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[3\]\|combout " "Warning: Node \"pre_set\[3\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[4\]\|combout " "Warning: Node \"pre_set\[4\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[5\]\|combout " "Warning: Node \"pre_set\[5\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[6\]\|combout " "Warning: Node \"pre_set\[6\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[7\]\|combout " "Warning: Node \"pre_set\[7\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[8\]\|combout " "Warning: Node \"pre_set\[8\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[16\]\|combout " "Warning: Node \"pre_set\[16\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[9\]\|combout " "Warning: Node \"pre_set\[9\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[10\]\|combout " "Warning: Node \"pre_set\[10\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[11\]\|combout " "Warning: Node \"pre_set\[11\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[12\]\|combout " "Warning: Node \"pre_set\[12\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[13\]\|combout " "Warning: Node \"pre_set\[13\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[14\]\|combout " "Warning: Node \"pre_set\[14\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[15\]\|combout " "Warning: Node \"pre_set\[15\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[8\]\|combout " "Warning: Node \"cishu\[8\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[0\]\|combout " "Warning: Node \"cishu\[0\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[5\]\|combout " "Warning: Node \"cishu\[5\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[4\]\|combout " "Warning: Node \"cishu\[4\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[7\]\|combout " "Warning: Node \"cishu\[7\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[6\]\|combout " "Warning: Node \"cishu\[6\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[3\]\|combout " "Warning: Node \"cishu\[3\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[2\]\|combout " "Warning: Node \"cishu\[2\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[1\]\|combout " "Warning: Node \"cishu\[1\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_buzzer.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'pwm_buzzer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[4\] " "Info: Destination node cnt2\[4\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 171 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/pwm_buzzer/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt2\[5\] " "Info: Destination node cnt2\[5\]" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 171 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/pwm_buzzer/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flag " "Info: Destination node flag" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 98 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/pwm_buzzer/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 67 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/pwm_buzzer/" 0 { } { { 0 { 0 ""} 0 720 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideNor0  " "Info: Automatically promoted node WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideNor0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/pwm_buzzer/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Info: Peak virtual memory: 296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 16:53:27 2023 " "Info: Processing ended: Mon Jun 05 16:53:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 16:53:28 2023 " "Info: Processing started: Mon Jun 05 16:53:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pwm_buzzer -c pwm_buzzer " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pwm_buzzer -c pwm_buzzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 16:53:28 2023 " "Info: Processing started: Mon Jun 05 16:53:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pwm_buzzer -c pwm_buzzer " "Info: Command: quartus_sta pwm_buzzer -c pwm_buzzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[3\]\|combout " "Warning: Node \"pre_set\[3\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[4\]\|combout " "Warning: Node \"pre_set\[4\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[2\]\|combout " "Warning: Node \"pre_set\[2\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[1\]\|combout " "Warning: Node \"pre_set\[1\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[6\]\|combout " "Warning: Node \"pre_set\[6\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[5\]\|combout " "Warning: Node \"pre_set\[5\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[7\]\|combout " "Warning: Node \"pre_set\[7\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[8\]\|combout " "Warning: Node \"pre_set\[8\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[10\]\|combout " "Warning: Node \"pre_set\[10\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[9\]\|combout " "Warning: Node \"pre_set\[9\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[11\]\|combout " "Warning: Node \"pre_set\[11\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[12\]\|combout " "Warning: Node \"pre_set\[12\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[13\]\|combout " "Warning: Node \"pre_set\[13\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[14\]\|combout " "Warning: Node \"pre_set\[14\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[16\]\|combout " "Warning: Node \"pre_set\[16\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pre_set\[15\]\|combout " "Warning: Node \"pre_set\[15\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 256 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[8\]\|combout " "Warning: Node \"cishu\[8\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[6\]\|combout " "Warning: Node \"cishu\[6\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[7\]\|combout " "Warning: Node \"cishu\[7\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[4\]\|combout " "Warning: Node \"cishu\[4\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[5\]\|combout " "Warning: Node \"cishu\[5\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[0\]\|combout " "Warning: Node \"cishu\[0\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[1\]\|combout " "Warning: Node \"cishu\[1\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[3\]\|combout " "Warning: Node \"cishu\[3\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cishu\[2\]\|combout " "Warning: Node \"cishu\[2\]\|combout\" is a latch" {  } { { "pwm_buzzer.v" "" { Text "C:/Users/user/Desktop/pwm_buzzer/pwm_buzzer.v" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_buzzer.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'pwm_buzzer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt2\[3\] cnt2\[3\] " "Info: create_clock -period 1.000 -name cnt2\[3\] cnt2\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pre_set\[10\] pre_set\[10\] " "Info: create_clock -period 1.000 -name pre_set\[10\] pre_set\[10\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.796 " "Info: Worst-case setup slack is -24.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.796      -276.216 clk  " "Info:   -24.796      -276.216 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.519       -65.199 cnt2\[3\]  " "Info:    -4.519       -65.199 cnt2\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.011       -34.297 pre_set\[10\]  " "Info:    -4.011       -34.297 pre_set\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.210 " "Info: Worst-case hold slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210       -24.247 pre_set\[10\]  " "Info:    -3.210       -24.247 pre_set\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583        -1.886 clk  " "Info:    -1.583        -1.886 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107         0.000 cnt2\[3\]  " "Info:     0.107         0.000 cnt2\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -64.000 clk  " "Info:    -3.000       -64.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.352       -81.477 pre_set\[10\]  " "Info:    -1.352       -81.477 pre_set\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 cnt2\[3\]  " "Info:     0.402         0.000 cnt2\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 16:53:29 2023 " "Info: Processing ended: Mon Jun 05 16:53:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.015 " "Info: Worst-case setup slack is -22.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.015      -240.345 clk  " "Info:   -22.015      -240.345 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.014       -57.543 cnt2\[3\]  " "Info:    -4.014       -57.543 cnt2\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.594       -30.875 pre_set\[10\]  " "Info:    -3.594       -30.875 pre_set\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.812 " "Info: Worst-case hold slack is -2.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.812       -20.874 pre_set\[10\]  " "Info:    -2.812       -20.874 pre_set\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475        -1.890 clk  " "Info:    -1.475        -1.890 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080         0.000 cnt2\[3\]  " "Info:     0.080         0.000 cnt2\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -64.000 clk  " "Info:    -3.000       -64.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.165       -69.101 pre_set\[10\]  " "Info:    -1.165       -69.101 pre_set\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426         0.000 cnt2\[3\]  " "Info:     0.426         0.000 cnt2\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pre_set\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cnt2\[3\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pre_set\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cnt2\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.711 " "Info: Worst-case setup slack is -13.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.711      -137.834 clk  " "Info:   -13.711      -137.834 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.197       -30.965 cnt2\[3\]  " "Info:    -2.197       -30.965 cnt2\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.877       -16.096 pre_set\[10\]  " "Info:    -1.877       -16.096 pre_set\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.973 " "Info: Worst-case hold slack is -1.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.973       -14.911 pre_set\[10\]  " "Info:    -1.973       -14.911 pre_set\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.974        -1.488 clk  " "Info:    -0.974        -1.488 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034         0.000 cnt2\[3\]  " "Info:     0.034         0.000 cnt2\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -67.258 clk  " "Info:    -3.000       -67.258 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610       -28.644 pre_set\[10\]  " "Info:    -0.610       -28.644 pre_set\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395         0.000 cnt2\[3\]  " "Info:     0.395         0.000 cnt2\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 16:53:30 2023 " "Info: Processing ended: Mon Jun 05 16:53:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 207 s " "Info: Quartus II Full Compilation was successful. 0 errors, 207 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
