{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619065408116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619065408119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 11:23:28 2021 " "Processing started: Thu Apr 22 11:23:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619065408119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065408119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Miniproject -c Miniproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off Miniproject -c Miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065408119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619065408636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619065408637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_timer_0 " "Found entity 1: niosiisystem_timer_0" {  } { { "qsys/synthesis/submodules/niosiisystem_timer_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_sysid_qsys_0 " "Found entity 1: niosiisystem_sysid_qsys_0" {  } { { "qsys/synthesis/submodules/niosiisystem_sysid_qsys_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_sys_sdram_pll_0_sys_pll " "Found entity 1: niosiisystem_sys_sdram_pll_0_sys_pll" {  } { { "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_sys_sdram_pll_0 " "Found entity 1: niosiisystem_sys_sdram_pll_0" {  } { { "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_SW " "Found entity 1: niosiisystem_SW" {  } { { "qsys/synthesis/submodules/niosiisystem_SW.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosiisystem_nios2_gen2_0_cpu_test_bench" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosiisystem_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: niosiisystem_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: niosiisystem_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosiisystem_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: niosiisystem_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosiisystem_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: niosiisystem_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosiisystem_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: niosiisystem_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosiisystem_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: niosiisystem_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosiisystem_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: niosiisystem_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosiisystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosiisystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosiisystem_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: niosiisystem_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosiisystem_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: niosiisystem_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosiisystem_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: niosiisystem_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosiisystem_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: niosiisystem_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosiisystem_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: niosiisystem_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosiisystem_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: niosiisystem_nios2_gen2_0_cpu_nios2_oci" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosiisystem_nios2_gen2_0_cpu " "Found entity 21: niosiisystem_nios2_gen2_0_cpu" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_nios2_gen2_0 " "Found entity 1: niosiisystem_nios2_gen2_0" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosiisystem_mm_interconnect_0_rsp_mux_001" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_rsp_mux " "Found entity 1: niosiisystem_mm_interconnect_0_rsp_mux" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_rsp_demux " "Found entity 1: niosiisystem_mm_interconnect_0_rsp_demux" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosiisystem_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosiisystem_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_router_007_default_decode " "Found entity 1: niosiisystem_mm_interconnect_0_router_007_default_decode" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416175 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_mm_interconnect_0_router_007 " "Found entity 2: niosiisystem_mm_interconnect_0_router_007" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosiisystem_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosiisystem_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_router_005_default_decode " "Found entity 1: niosiisystem_mm_interconnect_0_router_005_default_decode" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416181 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_mm_interconnect_0_router_005 " "Found entity 2: niosiisystem_mm_interconnect_0_router_005" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosiisystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosiisystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosiisystem_mm_interconnect_0_router_002_default_decode" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416187 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_mm_interconnect_0_router_002 " "Found entity 2: niosiisystem_mm_interconnect_0_router_002" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosiisystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosiisystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosiisystem_mm_interconnect_0_router_001_default_decode" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416193 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_mm_interconnect_0_router_001 " "Found entity 2: niosiisystem_mm_interconnect_0_router_001" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosiisystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosiisystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosiisystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_router_default_decode " "Found entity 1: niosiisystem_mm_interconnect_0_router_default_decode" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416200 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_mm_interconnect_0_router " "Found entity 2: niosiisystem_mm_interconnect_0_router" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_cmd_mux_003 " "Found entity 1: niosiisystem_mm_interconnect_0_cmd_mux_003" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_cmd_mux " "Found entity 1: niosiisystem_mm_interconnect_0_cmd_mux" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosiisystem_mm_interconnect_0_cmd_demux_001" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_cmd_demux " "Found entity 1: niosiisystem_mm_interconnect_0_cmd_demux" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: niosiisystem_mm_interconnect_0_avalon_st_adapter_005" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosiisystem_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_mm_interconnect_0 " "Found entity 1: niosiisystem_mm_interconnect_0" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_LEDR " "Found entity 1: niosiisystem_LEDR" {  } { { "qsys/synthesis/submodules/niosiisystem_LEDR.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_LEDR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosiisystem_jtag_uart_0_sim_scfifo_w" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416267 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_jtag_uart_0_scfifo_w " "Found entity 2: niosiisystem_jtag_uart_0_scfifo_w" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416267 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosiisystem_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosiisystem_jtag_uart_0_sim_scfifo_r" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416267 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosiisystem_jtag_uart_0_scfifo_r " "Found entity 4: niosiisystem_jtag_uart_0_scfifo_r" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416267 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosiisystem_jtag_uart_0 " "Found entity 5: niosiisystem_jtag_uart_0" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_irq_mapper " "Found entity 1: niosiisystem_irq_mapper" {  } { { "qsys/synthesis/submodules/niosiisystem_irq_mapper.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_IMEM " "Found entity 1: niosiisystem_IMEM" {  } { { "qsys/synthesis/submodules/niosiisystem_IMEM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_IMEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_GPIO " "Found entity 1: niosiisystem_GPIO" {  } { { "qsys/synthesis/submodules/niosiisystem_GPIO.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_GPIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_dram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/niosiisystem_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_DRAM_input_efifo_module " "Found entity 1: niosiisystem_DRAM_input_efifo_module" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416291 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosiisystem_DRAM " "Found entity 2: niosiisystem_DRAM" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/niosiisystem_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/niosiisystem_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem_adc_0 " "Found entity 1: niosiisystem_adc_0" {  } { { "qsys/synthesis/submodules/niosiisystem_adc_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "qsys/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619065416363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416380 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416380 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416380 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416380 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416391 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/niosiisystem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/niosiisystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosiisystem " "Found entity 1: niosiisystem" {  } { { "qsys/synthesis/niosiisystem.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065416425 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosiisystem_DRAM.v(318) " "Verilog HDL or VHDL warning at niosiisystem_DRAM.v(318): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619065416465 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosiisystem_DRAM.v(328) " "Verilog HDL or VHDL warning at niosiisystem_DRAM.v(328): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619065416466 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosiisystem_DRAM.v(338) " "Verilog HDL or VHDL warning at niosiisystem_DRAM.v(338): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619065416466 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosiisystem_DRAM.v(682) " "Verilog HDL or VHDL warning at niosiisystem_DRAM.v(682): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619065416467 ""}
{ "Warning" "WSGN_SEARCH_FILE" "miniproject.vhd 2 1 " "Using design file miniproject.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Miniproject-rtl " "Found design unit 1: Miniproject-rtl" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416819 ""} { "Info" "ISGN_ENTITY_NAME" "1 Miniproject " "Found entity 1: Miniproject" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065416819 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619065416819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Miniproject " "Elaborating entity \"Miniproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619065416832 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 miniproject.vhd(29) " "VHDL Signal Declaration warning at miniproject.vhd(29): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619065416961 "|Miniproject"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 miniproject.vhd(30) " "VHDL Signal Declaration warning at miniproject.vhd(30): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619065416961 "|Miniproject"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 miniproject.vhd(31) " "VHDL Signal Declaration warning at miniproject.vhd(31): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619065416961 "|Miniproject"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 miniproject.vhd(32) " "VHDL Signal Declaration warning at miniproject.vhd(32): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619065416961 "|Miniproject"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 miniproject.vhd(33) " "VHDL Signal Declaration warning at miniproject.vhd(33): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619065416961 "|Miniproject"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 miniproject.vhd(34) " "VHDL Signal Declaration warning at miniproject.vhd(34): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619065416961 "|Miniproject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem niosiisystem:stage " "Elaborating entity \"niosiisystem\" for hierarchy \"niosiisystem:stage\"" {  } { { "miniproject.vhd" "stage" { Text "C:/Quartus/Miniproject/miniproject.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065417187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_DRAM niosiisystem:stage\|niosiisystem_DRAM:dram " "Elaborating entity \"niosiisystem_DRAM\" for hierarchy \"niosiisystem:stage\|niosiisystem_DRAM:dram\"" {  } { { "qsys/synthesis/niosiisystem.v" "dram" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065417218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_DRAM_input_efifo_module niosiisystem:stage\|niosiisystem_DRAM:dram\|niosiisystem_DRAM_input_efifo_module:the_niosiisystem_DRAM_input_efifo_module " "Elaborating entity \"niosiisystem_DRAM_input_efifo_module\" for hierarchy \"niosiisystem:stage\|niosiisystem_DRAM:dram\|niosiisystem_DRAM_input_efifo_module:the_niosiisystem_DRAM_input_efifo_module\"" {  } { { "qsys/synthesis/submodules/niosiisystem_DRAM.v" "the_niosiisystem_DRAM_input_efifo_module" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_DRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065417301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_GPIO niosiisystem:stage\|niosiisystem_GPIO:gpio " "Elaborating entity \"niosiisystem_GPIO\" for hierarchy \"niosiisystem:stage\|niosiisystem_GPIO:gpio\"" {  } { { "qsys/synthesis/niosiisystem.v" "gpio" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065417313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_IMEM niosiisystem:stage\|niosiisystem_IMEM:imem " "Elaborating entity \"niosiisystem_IMEM\" for hierarchy \"niosiisystem:stage\|niosiisystem_IMEM:imem\"" {  } { { "qsys/synthesis/niosiisystem.v" "imem" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065417320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/niosiisystem_IMEM.v" "the_altsyncram" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_IMEM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065418176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/niosiisystem_IMEM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_IMEM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065418253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosiisystem_IMEM.hex " "Parameter \"init_file\" = \"niosiisystem_IMEM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065418271 ""}  } { { "qsys/synthesis/submodules/niosiisystem_IMEM.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_IMEM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619065418271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_srm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_srm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_srm1 " "Found entity 1: altsyncram_srm1" {  } { { "db/altsyncram_srm1.tdf" "" { Text "C:/Quartus/Miniproject/db/altsyncram_srm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065418447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065418447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_srm1 niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_srm1:auto_generated " "Elaborating entity \"altsyncram_srm1\" for hierarchy \"niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_srm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065418450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "C:/Quartus/Miniproject/db/decode_cla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065419968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065419968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_srm1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_srm1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_srm1.tdf" "decode3" { Text "C:/Quartus/Miniproject/db/altsyncram_srm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065419971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Quartus/Miniproject/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065420026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065420026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_srm1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"niosiisystem:stage\|niosiisystem_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_srm1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_srm1.tdf" "mux2" { Text "C:/Quartus/Miniproject/db/altsyncram_srm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065420029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_LEDR niosiisystem:stage\|niosiisystem_LEDR:ledr " "Elaborating entity \"niosiisystem_LEDR\" for hierarchy \"niosiisystem:stage\|niosiisystem_LEDR:ledr\"" {  } { { "qsys/synthesis/niosiisystem.v" "ledr" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065420393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_SW niosiisystem:stage\|niosiisystem_SW:sw " "Elaborating entity \"niosiisystem_SW\" for hierarchy \"niosiisystem:stage\|niosiisystem_SW:sw\"" {  } { { "qsys/synthesis/niosiisystem.v" "sw" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065420417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_adc_0 niosiisystem:stage\|niosiisystem_adc_0:adc_0 " "Elaborating entity \"niosiisystem_adc_0\" for hierarchy \"niosiisystem:stage\|niosiisystem_adc_0:adc_0\"" {  } { { "qsys/synthesis/niosiisystem.v" "adc_0" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065420424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc niosiisystem:stage\|niosiisystem_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"niosiisystem:stage\|niosiisystem_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "qsys/synthesis/submodules/niosiisystem_adc_0.v" "ADC_CTRL" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_adc_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065420437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_jtag_uart_0 niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"niosiisystem_jtag_uart_0\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\"" {  } { { "qsys/synthesis/niosiisystem.v" "jtag_uart_0" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065420463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_jtag_uart_0_scfifo_w niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w " "Elaborating entity \"niosiisystem_jtag_uart_0_scfifo_w\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\"" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "the_niosiisystem_jtag_uart_0_scfifo_w" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065420471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "wfifo" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421024 ""}  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619065421024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Quartus/Miniproject/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065421073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065421073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Quartus/Miniproject/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065421094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065421094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Quartus/Miniproject/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Quartus/Miniproject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065421115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065421115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Quartus/Miniproject/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Quartus/Miniproject/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065421168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065421168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Quartus/Miniproject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Quartus/Miniproject/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065421247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065421247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Quartus/Miniproject/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Quartus/Miniproject/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065421296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065421296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_w:the_niosiisystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Quartus/Miniproject/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_jtag_uart_0_scfifo_r niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_r:the_niosiisystem_jtag_uart_0_scfifo_r " "Elaborating entity \"niosiisystem_jtag_uart_0_scfifo_r\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|niosiisystem_jtag_uart_0_scfifo_r:the_niosiisystem_jtag_uart_0_scfifo_r\"" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "the_niosiisystem_jtag_uart_0_scfifo_r" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosiisystem_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosiisystem_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "niosiisystem_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosiisystem_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosiisystem_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosiisystem_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosiisystem_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065421770 ""}  } { { "qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619065421770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosiisystem_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosiisystem_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065421954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosiisystem_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosiisystem:stage\|niosiisystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosiisystem_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0 niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"niosiisystem_nios2_gen2_0\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\"" {  } { { "qsys/synthesis/niosiisystem.v" "nios2_gen2_0" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0.v" "cpu" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_test_bench niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_test_bench:the_niosiisystem_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_test_bench\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_test_bench:the_niosiisystem_nios2_gen2_0_cpu_test_bench\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_test_bench" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_register_bank_a_module niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_a_module:niosiisystem_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_a_module:niosiisystem_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "niosiisystem_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_a_module:niosiisystem_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_a_module:niosiisystem_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_a_module:niosiisystem_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_a_module:niosiisystem_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_a_module:niosiisystem_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_a_module:niosiisystem_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422374 ""}  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619065422374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Quartus/Miniproject/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065422420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065422420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_a_module:niosiisystem_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_a_module:niosiisystem_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_register_bank_b_module niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_b_module:niosiisystem_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_register_bank_b_module:niosiisystem_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "niosiisystem_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422521 ""}  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619065422521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_break niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_break:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_break:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_xbrk niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_dbrk niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_itrace niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_td_mode niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_td_mode:niosiisystem_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_td_mode:niosiisystem_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_pib niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_pib:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_pib:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_oci_im niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_im:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_oci_im:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_avalon_reg niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosiisystem_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosiisystem_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_nios2_ocimem niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\|niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module:niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\|niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module:niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\|niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module:niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\|niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module:niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\|niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module:niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\|niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module:niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\|niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module:niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\|niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module:niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422771 ""}  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619065422771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Quartus/Miniproject/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065422817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065422817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\|niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module:niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_nios2_ocimem:the_niosiisystem_nios2_gen2_0_cpu_nios2_ocimem\|niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram_module:niosiisystem_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" "the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_debug_slave_tck niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|niosiisystem_nios2_gen2_0_cpu_debug_slave_tck:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|niosiisystem_nios2_gen2_0_cpu_debug_slave_tck:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosiisystem_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosiisystem_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" "niosiisystem_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065422981 ""}  } { { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619065422981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065422993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosiisystem:stage\|niosiisystem_nios2_gen2_0:nios2_gen2_0\|niosiisystem_nios2_gen2_0_cpu:cpu\|niosiisystem_nios2_gen2_0_cpu_nios2_oci:the_niosiisystem_nios2_gen2_0_cpu_nios2_oci\|niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosiisystem_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosiisystem_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_sys_sdram_pll_0 niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"niosiisystem_sys_sdram_pll_0\" for hierarchy \"niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "qsys/synthesis/niosiisystem.v" "sys_sdram_pll_0" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_sys_sdram_pll_0_sys_pll niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"niosiisystem_sys_sdram_pll_0_sys_pll\" for hierarchy \"niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v" "sys_pll" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423150 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1619065423177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065423233 ""}  } { { "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619065423233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_sysid_qsys_0 niosiisystem:stage\|niosiisystem_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"niosiisystem_sysid_qsys_0\" for hierarchy \"niosiisystem:stage\|niosiisystem_sysid_qsys_0:sysid_qsys_0\"" {  } { { "qsys/synthesis/niosiisystem.v" "sysid_qsys_0" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_timer_0 niosiisystem:stage\|niosiisystem_timer_0:timer_0 " "Elaborating entity \"niosiisystem_timer_0\" for hierarchy \"niosiisystem:stage\|niosiisystem_timer_0:timer_0\"" {  } { { "qsys/synthesis/niosiisystem.v" "timer_0" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0 niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosiisystem_mm_interconnect_0\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys/synthesis/niosiisystem.v" "mm_interconnect_0" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_0_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_0_adc_slave_translator\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "adc_0_adc_slave_translator" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:imem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:imem_s1_translator\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "imem_s1_translator" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dram_s1_translator\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "dram_s1_translator" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "sw_s1_translator" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 1511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "adc_0_adc_slave_agent" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 1885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "adc_0_adc_slave_agent_rsp_fifo" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dram_s1_agent\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "dram_s1_agent" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 2510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "dram_s1_agent_rsp_fifo" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 2551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "dram_s1_agent_rdata_fifo" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 2592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065423865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_router niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router:router " "Elaborating entity \"niosiisystem_mm_interconnect_0_router\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router:router\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "router" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 3233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_router_default_decode niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router:router\|niosiisystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosiisystem_mm_interconnect_0_router_default_decode\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router:router\|niosiisystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_router_001 niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosiisystem_mm_interconnect_0_router_001\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "router_001" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 3249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_router_001_default_decode niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_001:router_001\|niosiisystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosiisystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_001:router_001\|niosiisystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_router_002 niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosiisystem_mm_interconnect_0_router_002\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "router_002" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_router_002_default_decode niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_002:router_002\|niosiisystem_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosiisystem_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_002:router_002\|niosiisystem_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_router_005 niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"niosiisystem_mm_interconnect_0_router_005\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_005:router_005\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "router_005" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 3313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_router_005_default_decode niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_005:router_005\|niosiisystem_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"niosiisystem_mm_interconnect_0_router_005_default_decode\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_005:router_005\|niosiisystem_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_router_007 niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"niosiisystem_mm_interconnect_0_router_007\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_007:router_007\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "router_007" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 3345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_router_007_default_decode niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_007:router_007\|niosiisystem_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"niosiisystem_mm_interconnect_0_router_007_default_decode\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_router_007:router_007\|niosiisystem_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dram_s1_burst_adapter\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "dram_s1_burst_adapter" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 3475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_cmd_demux niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosiisystem_mm_interconnect_0_cmd_demux\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "cmd_demux" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 3552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_cmd_demux_001 niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosiisystem_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 3575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_cmd_mux niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosiisystem_mm_interconnect_0_cmd_mux\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "cmd_mux" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_cmd_mux_003 niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"niosiisystem_mm_interconnect_0_cmd_mux_003\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 3649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_rsp_demux niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosiisystem_mm_interconnect_0_rsp_demux\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "rsp_demux" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 3791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_rsp_mux niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosiisystem_mm_interconnect_0_rsp_mux\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "rsp_mux" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_rsp_mux_001 niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosiisystem_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 4073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dram_s1_rsp_width_adapter\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "dram_s1_rsp_width_adapter" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 4139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424319 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619065424326 "|Miniproject|niosiisystem:stage|niosiisystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619065424327 "|Miniproject|niosiisystem:stage|niosiisystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619065424327 "|Miniproject|niosiisystem:stage|niosiisystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dram_s1_cmd_width_adapter\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "dram_s1_cmd_width_adapter" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_avalon_st_adapter niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosiisystem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 4234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosiisystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_avalon_st_adapter_005 niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"niosiisystem_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0.v" 4379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|niosiisystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|niosiisystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/niosiisystem_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosiisystem_irq_mapper niosiisystem:stage\|niosiisystem_irq_mapper:irq_mapper " "Elaborating entity \"niosiisystem_irq_mapper\" for hierarchy \"niosiisystem:stage\|niosiisystem_irq_mapper:irq_mapper\"" {  } { { "qsys/synthesis/niosiisystem.v" "irq_mapper" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosiisystem:stage\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosiisystem:stage\|altera_reset_controller:rst_controller\"" {  } { { "qsys/synthesis/niosiisystem.v" "rst_controller" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosiisystem:stage\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosiisystem:stage\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosiisystem:stage\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosiisystem:stage\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Quartus/Miniproject/qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosiisystem:stage\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosiisystem:stage\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys/synthesis/niosiisystem.v" "rst_controller_001" { Text "C:/Quartus/Miniproject/qsys/synthesis/niosiisystem.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065424463 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619065426276 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.22.11:23:49 Progress: Loading sld6066235f/alt_sld_fab_wrapper_hw.tcl " "2021.04.22.11:23:49 Progress: Loading sld6066235f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065429282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065431684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065431877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065434085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065434214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065434344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065434558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065434662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065434662 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619065435339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6066235f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6066235f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6066235f/alt_sld_fab.v" "" { Text "C:/Quartus/Miniproject/db/ip/sld6066235f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065435636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065435636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Quartus/Miniproject/db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065435724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065435724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Quartus/Miniproject/db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065435732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065435732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Quartus/Miniproject/db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065435796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065435796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Quartus/Miniproject/db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065435881 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Quartus/Miniproject/db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065435881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065435881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Quartus/Miniproject/db/ip/sld6066235f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065435957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065435957 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619065440124 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1619065440124 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619065440124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065440162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"niosiisystem:stage\|niosiisystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619065440162 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619065440162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Quartus/Miniproject/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619065440210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065440210 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619065440868 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO\[14\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO\[15\]\" and its non-tri-state driver." {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1619065441108 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1619065441108 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619065441108 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1619065441108 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[12\]~synth " "Node \"GPIO\[12\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[14\]~synth " "Node \"GPIO\[14\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[15\]~synth " "Node \"GPIO\[15\]~synth\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065442195 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619065442195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619065442195 "|Miniproject|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619065442195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065442525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "430 " "430 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619065444739 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065445240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus/Miniproject/Miniproject.map.smsg " "Generated suppressed messages file C:/Quartus/Miniproject/Miniproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065445619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619065447410 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619065447410 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1619065448263 ""}  } { { "altera_pll.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1619065448263 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance niosiisystem:stage\|niosiisystem_sys_sdram_pll_0:sys_sdram_pll_0\|niosiisystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1619065448415 ""}  } { { "altera_pll.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1619065448415 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065448886 "|Miniproject|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065448886 "|Miniproject|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065448886 "|Miniproject|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065448886 "|Miniproject|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065448886 "|Miniproject|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065448886 "|Miniproject|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "miniproject.vhd" "" { Text "C:/Quartus/Miniproject/miniproject.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619065448886 "|Miniproject|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619065448886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3594 " "Implemented 3594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619065448901 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619065448901 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1619065448901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3086 " "Implemented 3086 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619065448901 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619065448901 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1619065448901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619065448901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5053 " "Peak virtual memory: 5053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619065448961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 11:24:08 2021 " "Processing ended: Thu Apr 22 11:24:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619065448961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619065448961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619065448961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619065448961 ""}
