EESchema Schematic File Version 4
LIBS:b00s(t)ed-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	5700 2400 5500 2400
Wire Wire Line
	5900 2600 5900 2550
$Comp
L Transistor_FET:IRL7472L1 Q1
U 1 1 5C52EA7D
P 5900 2300
F 0 "Q1" V 6150 2300 50  0000 C CNN
F 1 "IRL7472L1" V 6241 2300 50  0000 C CNN
F 2 "Package_DirectFET:DirectFET_L8" H 5900 2300 50  0001 C CIN
F 3 "https://www.infineon.com/dgdl/Infineon-IRL7472L1-DS-v02_00-EN.pdf?fileId=5546d46254e133b401555d17178250d8" H 5900 2300 50  0001 L CNN
	1    5900 2300
	0    1    1    0   
$EndComp
Wire Wire Line
	6100 2400 6300 2400
$EndSCHEMATC
