#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 10 09:26:52 2020
# Process ID: 16284
# Current directory: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17684 E:\Exercise\FPGA\v3edu\test09_rx_filter_crc\design\Gige_HDMI.xpr
# Log file: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test09_rx_filter_crc/design/Gige_HDMI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 865.738 ; gain = 165.199
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 09:39:13 2020...
