# Logical-Designed_Group7
Final Project for Verilog with FPGA

功能介紹:

1.
2.
3.
