# yml2hdl v2
# This file was auto-generated.
# Modifications might be lost.
# Created : 2021-03-29 00:34:38.058193.
config:
  basic_convert_functions : off
  packages:
    - ieee: [std_logic_1164, numeric_std, math_real]

hdl:

- MEM_INT_10A148D_wr_data_CTRL_t:
  - wr_data_0 : [ type: logic, length: 32 ]
  - wr_data_1 : [ type: logic, length: 32 ]
  - wr_data_2 : [ type: logic, length: 32 ]
  - wr_data_3 : [ type: logic, length: 32 ]
  - wr_data_4 : [ type: logic, length: 20 ]


- MEM_INT_10A148D_rd_data_MON_t:
  - rd_data_0 : [ type: logic, length: 32 ]
  - rd_data_1 : [ type: logic, length: 32 ]
  - rd_data_2 : [ type: logic, length: 32 ]
  - rd_data_3 : [ type: logic, length: 32 ]
  - rd_data_4 : [ type: logic, length: 20 ]


- MEM_INT_10A148D_MON_t:
  - rd_rdy : [ type: logic ]
  - rd_data : [ type: MEM_INT_10A148D_rd_data_MON_t ]

- MEM_INT_10A148D_MON_t_ARRAY: [array: 5, type: MEM_INT_10A148D_MON_t]

- MEM_INT_10A148D_CTRL_t:
  - wr_req : [ type: logic ]
  - rd_ack : [ type: logic ]
  - wr_addr : [ type: logic, length: 10 ]
  - rd_addr : [ type: logic, length: 10 ]
  - wr_data : [ type: MEM_INT_10A148D_wr_data_CTRL_t ]

- MEM_INT_10A148D_CTRL_t_ARRAY: [array: 5, type: MEM_INT_10A148D_CTRL_t]