# FIFO-analysis
This project presents a parameterized Adaptive FIFO (First-In, First-Out) buffer designed in Verilog, along with a complete simulation testbench for functional and performance analysis.
