@P:  Worst Slack : 6.471
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 - Estimated Frequency : 2521.4 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 - Requested Frequency : 125.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 - Estimated Period : 0.397
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 - Requested Period : 8.000
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 - Slack : 7.603
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 - Estimated Frequency : NA
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 - Requested Frequency : 125.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 - Estimated Period : NA
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 - Requested Period : 8.000
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 - Slack : NA
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 - Estimated Frequency : NA
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 - Requested Frequency : 125.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 - Estimated Period : NA
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 - Requested Period : 8.000
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 - Slack : NA
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 - Estimated Frequency : 92.7 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 - Requested Frequency : 50.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 - Estimated Period : 10.790
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 - Requested Period : 20.000
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 - Slack : 9.210
@P:  CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 - Estimated Frequency : NA
@P:  CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 - Requested Frequency : 4.9 MHz
@P:  CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 - Estimated Period : NA
@P:  CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 - Requested Period : 203.459
@P:  CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 - Slack : NA
@P:  osc_rc160mhz - Estimated Frequency : NA
@P:  osc_rc160mhz - Requested Frequency : 160.0 MHz
@P:  osc_rc160mhz - Estimated Period : NA
@P:  osc_rc160mhz - Requested Period : 6.250
@P:  osc_rc160mhz - Slack : NA
@P:  System - Estimated Frequency : 283.3 MHz
@P:  System - Requested Frequency : 100.0 MHz
@P:  System - Estimated Period : 3.529
@P:  System - Requested Period : 10.000
@P:  System - Slack : 6.471
@P: MY_CUSTOM_FPGA_DESIGN_E1068E8F Part : mpfs025tfcvg484std
@P: MY_CUSTOM_FPGA_DESIGN_E1068E8F Register bits  : 446 
@P: MY_CUSTOM_FPGA_DESIGN_E1068E8F DSP Blocks  : 0
@P: MY_CUSTOM_FPGA_DESIGN_E1068E8F I/O primitives : 170
@P: MY_CUSTOM_FPGA_DESIGN_E1068E8F RAM1K20 :  2
@P:  CPU Time : 0h:00m:18s
