CAPI=1

[main]
description = sha256 core

simulators = icarus

[fileset rtl]
files =
 src/rtl/sha256_core.v
 src/rtl/sha256_k_constants.v
 src/rtl/sha256_w_mem.v
 src/rtl/sha256.v
file_type = verilogSource
usage = sim synth

[fileset tb]
files =
 src/tb/tb_sha256_core.v
 src/tb/tb_sha256.v
file_type = verilogSource
scope = private
usage = sim

[simulator]
toplevel = tb_sha256

[icarus]

[isim]

[modelsim]

[xsim]

[parameter expected_sha]
datatype    = int
description = Expected sha (decimal integer)
paramtype   = plusarg
scope       = private

[parameter file]
datatype    = file
description = Input file to digest
paramtype   = plusarg
scope       = private
