set NETLIST_CACHE(Logic32Bit,cells) {{schematic Logic4Bit}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Logic32Bit,version) MMI_SUE4.4.0
set NETLIST_CACHE(Logic32Bit) {{module Logic32Bit (a, b, s, y);} {	input	[31:0]	a;} {	input	[31:0]	b;} {	input	[1:0]	s;} {	output	[31:0]	y;} { } {	Logic4Bit Logic4Bit(.y(y[0]), .a(a[0]), .b(b[0]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_1(.y(y[1]), .a(a[1]), .b(b[1]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_2(.y(y[2]), .a(a[2]), .b(b[2]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_3(.y(y[3]), .a(a[3]), .b(b[3]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_4(.y(y[4]), .a(a[4]), .b(b[4]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_5(.y(y[5]), .a(a[5]), .b(b[5]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_6(.y(y[6]), .a(a[6]), .b(b[6]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_7(.y(y[7]), .a(a[7]), .b(b[7]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_8(.y(y[8]), .a(a[8]), .b(b[8]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_9(.y(y[9]), .a(a[9]), .b(b[9]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_10(.y(y[10]), .a(a[10]), .b(b[10]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_11(.y(y[11]), .a(a[11]), .b(b[11]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_12(.y(y[12]), .a(a[12]), .b(b[12]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_13(.y(y[13]), .a(a[13]), .b(b[13]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_14(.y(y[14]), .a(a[14]), .b(b[14]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_15(.y(y[15]), .a(a[15]), .b(b[15]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_16(.y(y[16]), .a(a[16]), .b(b[16]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_17(.y(y[17]), .a(a[17]), .b(b[17]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_18(.y(y[18]), .a(a[18]), .b(b[18]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_19(.y(y[19]), .a(a[19]), .b(b[19]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_20(.y(y[20]), .a(a[20]), .b(b[20]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_21(.y(y[21]), .a(a[21]), .b(b[21]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_22(.y(y[22]), .a(a[22]), .b(b[22]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_23(.y(y[23]), .a(a[23]), .b(b[23]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_24(.y(y[24]), .a(a[24]), .b(b[24]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_25(.y(y[25]), .a(a[25]), .b(b[25]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_26(.y(y[26]), .a(a[26]), .b(b[26]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_27(.y(y[27]), .a(a[27]), .b(b[27]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_28(.y(y[28]), .a(a[28]), .b(b[28]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_29(.y(y[29]), .a(a[29]), .b(b[29]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_30(.y(y[30]), .a(a[30]), .b(b[30]), .s(s[1:0]));} {	Logic4Bit Logic4Bit_31(.y(y[31]), .a(a[31]), .b(b[31]), .s(s[1:0]));} {} {endmodule		// Logic32Bit} {}}
set NETLIST_CACHE(Logic32Bit,names) {{460 4910 {0 y[21]} {2 y[21]}} {270 3310 {0 b[14]} {2 b[14]}} {470 2830 {0 y[12]} {2 y[12]}} {270 780 {0 b[3]} {2 b[3]}} {270 1680 {0 a[7]} {2 a[7]}} {360 3850 {0 Logic4Bit_16}} {300 6880 {0 s[1:0]}} {360 6840 {0 Logic4Bit_29}} {460 6290 {0 y[27]} {2 y[27]}} {260 5860 {0 b[25]} {2 b[25]}} {270 3070 {0 a[13]} {2 a[13]}} {470 2600 {0 y[11]} {2 y[11]}} {270 550 {0 b[2]} {2 b[2]}} {270 1450 {0 a[6]} {2 a[6]}} {310 2950 {0 s[1:0]}} {470 1000 {0 y[4]} {2 y[4]}} {260 6520 {0 a[28]} {2 a[28]}} {370 2910 {0 Logic4Bit_12}} {260 5630 {0 b[24]} {2 b[24]}} {270 1220 {0 a[5]} {2 a[5]}} {310 2720 {0 s[1:0]}} {310 1120 {0 s[1:0]}} {360 6370 {0 Logic4Bit_27}} {260 5390 {0 b[23]} {2 b[23]}} {260 3770 {0 a[16]} {2 a[16]}} {270 1700 {0 b[7]} {2 b[7]}} {260 6760 {0 a[29]} {2 a[29]}} {260 5160 {0 b[22]} {2 b[22]}} {310 880 {0 s[1:0]}} {260 4910 {0 a[21]} {2 a[21]}} {270 2830 {0 a[12]} {2 a[12]}} {360 4990 {0 Logic4Bit_21}} {460 6070 {0 y[26]} {2 y[26]}} {460 4450 {0 y[19]} {2 y[19]}} {270 330 {0 b[1]} {2 b[1]}} {310 650 {0 s[1:0]}} {270 1940 {0 b[8]} {2 b[8]}} {300 4810 {0 s[1:0]}} {470 760 {0 y[3]} {2 y[3]}} {260 6290 {0 a[27]} {2 a[27]}} {270 80 {0 a[0]} {2 a[0]}} {270 2600 {0 a[11]} {2 a[11]}} {370 2680 {0 Logic4Bit_11}} {460 4220 {0 y[18]} {2 y[18]}} {270 100 {0 b[0]} {2 b[0]}} {270 1000 {0 a[4]} {2 a[4]}} {370 1080 {0 Logic4Bit_4}} {300 6190 {0 s[1:0]}} {300 4570 {0 s[1:0]}} {470 530 {0 y[2]} {2 y[2]}} {310 2500 {0 s[1:0]}} {460 7210 {0 y[31]} {2 y[31]}} {360 6150 {0 Logic4Bit_26}} {360 4530 {0 Logic4Bit_19}} {460 4690 {0 y[20]} {2 y[20]}} {270 3090 {0 b[13]} {2 b[13]}} {270 1470 {0 b[6]} {2 b[6]}} {300 4340 {0 s[1:0]}} {260 6540 {0 b[28]} {2 b[28]}} {360 4300 {0 Logic4Bit_18}} {300 7330 {0 s[1:0]}} {270 1240 {0 b[5]} {2 b[5]}} {470 2380 {0 y[10]} {2 y[10]}} {260 6310 {0 b[27]} {2 b[27]}} {360 4770 {0 Logic4Bit_20}} {300 7100 {0 s[1:0]}} {260 3790 {0 b[16]} {2 b[16]}} {310 430 {0 s[1:0]}} {470 2150 {0 y[9]} {2 y[9]}} {260 6780 {0 b[29]} {2 b[29]}} {260 6070 {0 a[26]} {2 a[26]}} {260 4450 {0 a[19]} {2 a[19]}} {470 3520 {0 y[15]} {2 y[15]}} {370 2460 {0 Logic4Bit_10}} {370 840 {0 Logic4Bit_3}} {460 4000 {0 y[17]} {2 y[17]}} {310 200 {0 s[1:0]}} {470 310 {0 y[1]} {2 y[1]}} {310 2270 {0 s[1:0]}} {260 4930 {0 b[21]} {2 b[21]}} {260 4220 {0 a[18]} {2 a[18]}} {270 2850 {0 b[12]} {2 b[12]}} {370 2230 {0 Logic4Bit_9}} {370 610 {0 Logic4Bit_2}} {310 3640 {0 s[1:0]}} {260 7210 {0 a[31]} {2 a[31]}} {300 4120 {0 s[1:0]}} {310 2040 {0 s[1:0]}} {360 7290 {0 Logic4Bit_31}} {370 3600 {0 Logic4Bit_15}} {460 5840 {0 y[25]} {2 y[25]}} {260 4690 {0 a[20]} {2 a[20]}} {470 80 {0 y[0]} {2 y[0]}} {270 2620 {0 b[11]} {2 b[11]}} {370 2000 {0 Logic4Bit_8}} {310 3410 {0 s[1:0]}} {270 1020 {0 b[4]} {2 b[4]}} {360 7060 {0 Logic4Bit_30}} {460 5610 {0 y[24]} {2 y[24]}} {270 2380 {0 a[10]} {2 a[10]}} {300 5960 {0 s[1:0]}} {360 5920 {0 Logic4Bit_25}} {460 5370 {0 y[23]} {2 y[23]}} {470 3290 {0 y[14]} {2 y[14]}} {270 2150 {0 a[9]} {2 a[9]}} {300 5730 {0 s[1:0]}} {270 3520 {0 a[15]} {2 a[15]}} {460 5140 {0 y[22]} {2 y[22]}} {260 4710 {0 b[20]} {2 b[20]}} {260 4000 {0 a[17]} {2 a[17]}} {360 4080 {0 Logic4Bit_17}} {300 5490 {0 s[1:0]}} {310 1800 {0 s[1:0]}} {270 760 {0 a[3]} {2 a[3]}} {360 5450 {0 Logic4Bit_23}} {370 3370 {0 Logic4Bit_14}} {260 6090 {0 b[26]} {2 b[26]}} {260 4470 {0 b[19]} {2 b[19]}} {470 1920 {0 y[8]} {2 y[8]}} {270 2400 {0 b[10]} {2 b[10]}} {300 5260 {0 s[1:0]}} {460 6980 {0 y[30]} {2 y[30]}} {260 5840 {0 a[25]} {2 a[25]}} {270 530 {0 a[2]} {2 a[2]}} {360 5220 {0 Logic4Bit_22}} {260 4240 {0 b[18]} {2 b[18]}} {-320 80 {1 s[1:0]}} {470 1680 {0 y[7]} {2 y[7]}} {300 5030 {0 s[1:0]}} {260 7230 {0 b[31]} {2 b[31]}} {260 5610 {0 a[24]} {2 a[24]}} {360 5690 {0 Logic4Bit_24}} {470 3070 {0 y[13]} {2 y[13]}} {470 1450 {0 y[6]} {2 y[6]}} {370 390 {0 Logic4Bit_1}} {260 7000 {0 b[30]} {2 b[30]}} {460 6520 {0 y[28]} {2 y[28]}} {260 5370 {0 a[23]} {2 a[23]}} {270 3290 {0 a[14]} {2 a[14]}} {370 1760 {0 Logic4Bit_7}} {470 1220 {0 y[5]} {2 y[5]}} {370 160 {0 Logic4Bit}} {310 3190 {0 s[1:0]}} {310 1570 {0 s[1:0]}} {260 5140 {0 a[22]} {2 a[22]}} {370 3150 {0 Logic4Bit_13}} {370 1530 {0 Logic4Bit_6}} {300 6640 {0 s[1:0]}} {460 3770 {0 y[16]} {2 y[16]}} {270 2170 {0 b[9]} {2 b[9]}} {310 1340 {0 s[1:0]}} {360 6600 {0 Logic4Bit_28}} {460 6760 {0 y[29]} {2 y[29]}} {270 3540 {0 b[15]} {2 b[15]}} {270 310 {0 a[1]} {2 a[1]}} {270 1920 {0 a[8]} {2 a[8]}} {370 1300 {0 Logic4Bit_5}} {300 6410 {0 s[1:0]}} {260 4020 {0 b[17]} {2 b[17]}} {260 6980 {0 a[30]} {2 a[30]}} {300 3890 {0 s[1:0]}}}
set NETLIST_CACHE(Logic32Bit,wires) {{30 80 30 230 s[1:0]} {30 230 310 230 s[1:0]} {310 200 310 230 s[1:0]} {-170 1130 310 1130 s[1:0]} {310 1120 310 1130 s[1:0]} {-320 80 -170 80 s[1:0]} {-170 1360 310 1360 s[1:0]} {310 1340 310 1360 s[1:0]} {-170 1360 -170 1600 s[1:0]} {-170 1600 310 1600 s[1:0]} {310 1570 310 1600 s[1:0]} {-170 1600 -170 1830 s[1:0]} {-170 1830 310 1830 s[1:0]} {310 1800 310 1830 s[1:0]} {-170 1830 -170 2060 s[1:0]} {-170 2060 310 2060 s[1:0]} {310 2040 310 2060 s[1:0]} {-170 2060 -170 2290 s[1:0]} {-170 2290 310 2290 s[1:0]} {310 2270 310 2290 s[1:0]} {-170 2290 -170 2520 s[1:0]} {-170 2520 310 2520 s[1:0]} {310 2500 310 2520 s[1:0]} {-170 2520 -170 2740 s[1:0]} {-170 2740 310 2740 s[1:0]} {310 2720 310 2740 s[1:0]} {-170 2740 -170 2970 s[1:0]} {-170 2970 310 2970 s[1:0]} {310 2950 310 2970 s[1:0]} {-170 2970 -170 3210 s[1:0]} {-170 3210 310 3210 s[1:0]} {310 3190 310 3210 s[1:0]} {-170 3210 -170 3430 s[1:0]} {-170 3430 310 3430 s[1:0]} {310 3410 310 3430 s[1:0]} {-170 3430 -170 3680 s[1:0]} {-170 3680 310 3680 s[1:0]} {310 3640 310 3680 s[1:0]} {-170 3680 -170 3920 s[1:0]} {-170 3920 300 3920 s[1:0]} {300 3890 300 3920 s[1:0]} {-170 3920 -170 4140 s[1:0]} {-170 4140 300 4140 s[1:0]} {300 4120 300 4140 s[1:0]} {-170 4140 -170 4370 s[1:0]} {-170 4370 300 4370 s[1:0]} {300 4340 300 4370 s[1:0]} {-170 4370 -170 4590 s[1:0]} {-170 4590 300 4590 s[1:0]} {300 4570 300 4590 s[1:0]} {-170 4590 -170 4830 s[1:0]} {-170 4830 300 4830 s[1:0]} {300 4810 300 4830 s[1:0]} {-170 4830 -170 5050 s[1:0]} {-170 5050 300 5050 s[1:0]} {300 5030 300 5050 s[1:0]} {-170 5050 -170 5280 s[1:0]} {-170 5280 300 5280 s[1:0]} {300 5260 300 5280 s[1:0]} {-170 5280 -170 5520 s[1:0]} {-170 5520 300 5520 s[1:0]} {300 5490 300 5520 s[1:0]} {-170 5520 -170 5750 s[1:0]} {-170 5750 300 5750 s[1:0]} {300 5730 300 5750 s[1:0]} {-170 5750 -170 5990 s[1:0]} {-170 5990 300 5990 s[1:0]} {300 5960 300 5990 s[1:0]} {-170 5990 -170 6210 s[1:0]} {-170 6210 300 6210 s[1:0]} {300 6190 300 6210 s[1:0]} {-170 6210 -170 6430 s[1:0]} {-170 6430 300 6430 s[1:0]} {300 6410 300 6430 s[1:0]} {-170 6430 -170 6670 s[1:0]} {-170 6670 300 6670 s[1:0]} {300 6640 300 6670 s[1:0]} {-170 6670 -170 6900 s[1:0]} {-170 6900 300 6900 s[1:0]} {300 6880 300 6900 s[1:0]} {-170 6900 -170 7130 s[1:0]} {-170 7130 300 7130 s[1:0]} {300 7100 300 7130 s[1:0]} {-170 7130 -170 7370 s[1:0]} {-170 7370 300 7370 s[1:0]} {300 7330 300 7370 s[1:0]} {-170 80 30 80 s[1:0]} {-170 450 310 450 s[1:0]} {-170 1130 -170 1360 s[1:0]} {-170 660 310 660 s[1:0]} {-170 920 -170 1130 s[1:0]} {310 880 310 920 s[1:0]} {-170 920 310 920 s[1:0]} {-170 660 -170 920 s[1:0]} {310 650 310 660 s[1:0]} {-170 80 -170 450 s[1:0]} {-170 450 -170 660 s[1:0]} {310 430 310 450 s[1:0]}}
