#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x243aec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x243b050 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x242c2d0 .functor NOT 1, L_0x2497150, C4<0>, C4<0>, C4<0>;
L_0x2496f30 .functor XOR 2, L_0x2496dd0, L_0x2496e90, C4<00>, C4<00>;
L_0x2497040 .functor XOR 2, L_0x2496f30, L_0x2496fa0, C4<00>, C4<00>;
v0x248ee40_0 .net *"_ivl_10", 1 0, L_0x2496fa0;  1 drivers
v0x248ef40_0 .net *"_ivl_12", 1 0, L_0x2497040;  1 drivers
v0x248f020_0 .net *"_ivl_2", 1 0, L_0x2492200;  1 drivers
v0x248f0e0_0 .net *"_ivl_4", 1 0, L_0x2496dd0;  1 drivers
v0x248f1c0_0 .net *"_ivl_6", 1 0, L_0x2496e90;  1 drivers
v0x248f2f0_0 .net *"_ivl_8", 1 0, L_0x2496f30;  1 drivers
v0x248f3d0_0 .net "a", 0 0, v0x2489cc0_0;  1 drivers
v0x248f470_0 .net "b", 0 0, v0x2489d60_0;  1 drivers
v0x248f510_0 .net "c", 0 0, v0x2489e00_0;  1 drivers
v0x248f5b0_0 .var "clk", 0 0;
v0x248f650_0 .net "d", 0 0, v0x2489f40_0;  1 drivers
v0x248f6f0_0 .net "out_pos_dut", 0 0, L_0x2496a30;  1 drivers
v0x248f790_0 .net "out_pos_ref", 0 0, L_0x2490cc0;  1 drivers
v0x248f830_0 .net "out_sop_dut", 0 0, L_0x2491c20;  1 drivers
v0x248f8d0_0 .net "out_sop_ref", 0 0, L_0x2464470;  1 drivers
v0x248f970_0 .var/2u "stats1", 223 0;
v0x248fa10_0 .var/2u "strobe", 0 0;
v0x248fab0_0 .net "tb_match", 0 0, L_0x2497150;  1 drivers
v0x248fb80_0 .net "tb_mismatch", 0 0, L_0x242c2d0;  1 drivers
v0x248fc20_0 .net "wavedrom_enable", 0 0, v0x248a210_0;  1 drivers
v0x248fcf0_0 .net "wavedrom_title", 511 0, v0x248a2b0_0;  1 drivers
L_0x2492200 .concat [ 1 1 0 0], L_0x2490cc0, L_0x2464470;
L_0x2496dd0 .concat [ 1 1 0 0], L_0x2490cc0, L_0x2464470;
L_0x2496e90 .concat [ 1 1 0 0], L_0x2496a30, L_0x2491c20;
L_0x2496fa0 .concat [ 1 1 0 0], L_0x2490cc0, L_0x2464470;
L_0x2497150 .cmp/eeq 2, L_0x2492200, L_0x2497040;
S_0x243b1e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x243b050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x242c6b0 .functor AND 1, v0x2489e00_0, v0x2489f40_0, C4<1>, C4<1>;
L_0x242ca90 .functor NOT 1, v0x2489cc0_0, C4<0>, C4<0>, C4<0>;
L_0x242ce70 .functor NOT 1, v0x2489d60_0, C4<0>, C4<0>, C4<0>;
L_0x242d0f0 .functor AND 1, L_0x242ca90, L_0x242ce70, C4<1>, C4<1>;
L_0x2445b60 .functor AND 1, L_0x242d0f0, v0x2489e00_0, C4<1>, C4<1>;
L_0x2464470 .functor OR 1, L_0x242c6b0, L_0x2445b60, C4<0>, C4<0>;
L_0x2490140 .functor NOT 1, v0x2489d60_0, C4<0>, C4<0>, C4<0>;
L_0x24901b0 .functor OR 1, L_0x2490140, v0x2489f40_0, C4<0>, C4<0>;
L_0x24902c0 .functor AND 1, v0x2489e00_0, L_0x24901b0, C4<1>, C4<1>;
L_0x2490380 .functor NOT 1, v0x2489cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2490450 .functor OR 1, L_0x2490380, v0x2489d60_0, C4<0>, C4<0>;
L_0x24904c0 .functor AND 1, L_0x24902c0, L_0x2490450, C4<1>, C4<1>;
L_0x2490640 .functor NOT 1, v0x2489d60_0, C4<0>, C4<0>, C4<0>;
L_0x24906b0 .functor OR 1, L_0x2490640, v0x2489f40_0, C4<0>, C4<0>;
L_0x24905d0 .functor AND 1, v0x2489e00_0, L_0x24906b0, C4<1>, C4<1>;
L_0x2490840 .functor NOT 1, v0x2489cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2490940 .functor OR 1, L_0x2490840, v0x2489f40_0, C4<0>, C4<0>;
L_0x2490a00 .functor AND 1, L_0x24905d0, L_0x2490940, C4<1>, C4<1>;
L_0x2490bb0 .functor XNOR 1, L_0x24904c0, L_0x2490a00, C4<0>, C4<0>;
v0x242bc00_0 .net *"_ivl_0", 0 0, L_0x242c6b0;  1 drivers
v0x242c000_0 .net *"_ivl_12", 0 0, L_0x2490140;  1 drivers
v0x242c3e0_0 .net *"_ivl_14", 0 0, L_0x24901b0;  1 drivers
v0x242c7c0_0 .net *"_ivl_16", 0 0, L_0x24902c0;  1 drivers
v0x242cba0_0 .net *"_ivl_18", 0 0, L_0x2490380;  1 drivers
v0x242cf80_0 .net *"_ivl_2", 0 0, L_0x242ca90;  1 drivers
v0x242d200_0 .net *"_ivl_20", 0 0, L_0x2490450;  1 drivers
v0x2488230_0 .net *"_ivl_24", 0 0, L_0x2490640;  1 drivers
v0x2488310_0 .net *"_ivl_26", 0 0, L_0x24906b0;  1 drivers
v0x24883f0_0 .net *"_ivl_28", 0 0, L_0x24905d0;  1 drivers
v0x24884d0_0 .net *"_ivl_30", 0 0, L_0x2490840;  1 drivers
v0x24885b0_0 .net *"_ivl_32", 0 0, L_0x2490940;  1 drivers
v0x2488690_0 .net *"_ivl_36", 0 0, L_0x2490bb0;  1 drivers
L_0x7f0244c82018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2488750_0 .net *"_ivl_38", 0 0, L_0x7f0244c82018;  1 drivers
v0x2488830_0 .net *"_ivl_4", 0 0, L_0x242ce70;  1 drivers
v0x2488910_0 .net *"_ivl_6", 0 0, L_0x242d0f0;  1 drivers
v0x24889f0_0 .net *"_ivl_8", 0 0, L_0x2445b60;  1 drivers
v0x2488ad0_0 .net "a", 0 0, v0x2489cc0_0;  alias, 1 drivers
v0x2488b90_0 .net "b", 0 0, v0x2489d60_0;  alias, 1 drivers
v0x2488c50_0 .net "c", 0 0, v0x2489e00_0;  alias, 1 drivers
v0x2488d10_0 .net "d", 0 0, v0x2489f40_0;  alias, 1 drivers
v0x2488dd0_0 .net "out_pos", 0 0, L_0x2490cc0;  alias, 1 drivers
v0x2488e90_0 .net "out_sop", 0 0, L_0x2464470;  alias, 1 drivers
v0x2488f50_0 .net "pos0", 0 0, L_0x24904c0;  1 drivers
v0x2489010_0 .net "pos1", 0 0, L_0x2490a00;  1 drivers
L_0x2490cc0 .functor MUXZ 1, L_0x7f0244c82018, L_0x24904c0, L_0x2490bb0, C4<>;
S_0x2489190 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x243b050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2489cc0_0 .var "a", 0 0;
v0x2489d60_0 .var "b", 0 0;
v0x2489e00_0 .var "c", 0 0;
v0x2489ea0_0 .net "clk", 0 0, v0x248f5b0_0;  1 drivers
v0x2489f40_0 .var "d", 0 0;
v0x248a030_0 .var/2u "fail", 0 0;
v0x248a0d0_0 .var/2u "fail1", 0 0;
v0x248a170_0 .net "tb_match", 0 0, L_0x2497150;  alias, 1 drivers
v0x248a210_0 .var "wavedrom_enable", 0 0;
v0x248a2b0_0 .var "wavedrom_title", 511 0;
E_0x2439830/0 .event negedge, v0x2489ea0_0;
E_0x2439830/1 .event posedge, v0x2489ea0_0;
E_0x2439830 .event/or E_0x2439830/0, E_0x2439830/1;
S_0x24894c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2489190;
 .timescale -12 -12;
v0x2489700_0 .var/2s "i", 31 0;
E_0x24396d0 .event posedge, v0x2489ea0_0;
S_0x2489800 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2489190;
 .timescale -12 -12;
v0x2489a00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2489ae0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2489190;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x248a490 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x243b050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2490e70 .functor NOT 1, v0x2489cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2490f00 .functor NOT 1, v0x2489d60_0, C4<0>, C4<0>, C4<0>;
L_0x24910a0 .functor AND 1, L_0x2490e70, L_0x2490f00, C4<1>, C4<1>;
L_0x24911b0 .functor AND 1, L_0x24910a0, v0x2489e00_0, C4<1>, C4<1>;
L_0x24913b0 .functor NOT 1, v0x2489f40_0, C4<0>, C4<0>, C4<0>;
L_0x2491530 .functor AND 1, L_0x24911b0, L_0x24913b0, C4<1>, C4<1>;
L_0x2491680 .functor NOT 1, v0x2489cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2491800 .functor AND 1, L_0x2491680, v0x2489d60_0, C4<1>, C4<1>;
L_0x2491910 .functor AND 1, L_0x2491800, v0x2489e00_0, C4<1>, C4<1>;
L_0x24919d0 .functor AND 1, L_0x2491910, v0x2489f40_0, C4<1>, C4<1>;
L_0x2491af0 .functor OR 1, L_0x2491530, L_0x24919d0, C4<0>, C4<0>;
L_0x2491bb0 .functor AND 1, v0x2489cc0_0, v0x2489d60_0, C4<1>, C4<1>;
L_0x2491c90 .functor AND 1, L_0x2491bb0, v0x2489e00_0, C4<1>, C4<1>;
L_0x2491d50 .functor AND 1, L_0x2491c90, v0x2489f40_0, C4<1>, C4<1>;
L_0x2491c20 .functor OR 1, L_0x2491af0, L_0x2491d50, C4<0>, C4<0>;
L_0x2491f80 .functor OR 1, v0x2489cc0_0, v0x2489d60_0, C4<0>, C4<0>;
L_0x2492080 .functor OR 1, L_0x2491f80, v0x2489e00_0, C4<0>, C4<0>;
L_0x2492140 .functor OR 1, L_0x2492080, v0x2489f40_0, C4<0>, C4<0>;
L_0x24922a0 .functor OR 1, v0x2489cc0_0, v0x2489d60_0, C4<0>, C4<0>;
L_0x2492310 .functor OR 1, L_0x24922a0, v0x2489e00_0, C4<0>, C4<0>;
L_0x2492480 .functor NOT 1, v0x2489f40_0, C4<0>, C4<0>, C4<0>;
L_0x24924f0 .functor OR 1, L_0x2492310, L_0x2492480, C4<0>, C4<0>;
L_0x24926c0 .functor AND 1, L_0x2492140, L_0x24924f0, C4<1>, C4<1>;
L_0x24927d0 .functor NOT 1, v0x2489d60_0, C4<0>, C4<0>, C4<0>;
L_0x2492910 .functor OR 1, v0x2489cc0_0, L_0x24927d0, C4<0>, C4<0>;
L_0x24929d0 .functor OR 1, L_0x2492910, v0x2489e00_0, C4<0>, C4<0>;
L_0x2492b70 .functor OR 1, L_0x24929d0, v0x2489f40_0, C4<0>, C4<0>;
L_0x2492c30 .functor AND 1, L_0x24926c0, L_0x2492b70, C4<1>, C4<1>;
L_0x2492e30 .functor NOT 1, v0x2489d60_0, C4<0>, C4<0>, C4<0>;
L_0x2492ea0 .functor OR 1, v0x2489cc0_0, L_0x2492e30, C4<0>, C4<0>;
L_0x2493060 .functor OR 1, L_0x2492ea0, v0x2489e00_0, C4<0>, C4<0>;
L_0x2493120 .functor NOT 1, v0x2489f40_0, C4<0>, C4<0>, C4<0>;
L_0x24932a0 .functor OR 1, L_0x2493060, L_0x2493120, C4<0>, C4<0>;
L_0x24933b0 .functor AND 1, L_0x2492c30, L_0x24932a0, C4<1>, C4<1>;
L_0x24935e0 .functor NOT 1, v0x2489d60_0, C4<0>, C4<0>, C4<0>;
L_0x2493650 .functor OR 1, v0x2489cc0_0, L_0x24935e0, C4<0>, C4<0>;
L_0x2493840 .functor NOT 1, v0x2489e00_0, C4<0>, C4<0>, C4<0>;
L_0x24938b0 .functor OR 1, L_0x2493650, L_0x2493840, C4<0>, C4<0>;
L_0x2493710 .functor OR 1, L_0x24938b0, v0x2489f40_0, C4<0>, C4<0>;
L_0x24937d0 .functor AND 1, L_0x24933b0, L_0x2493710, C4<1>, C4<1>;
L_0x2493cf0 .functor NOT 1, v0x2489cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2493d60 .functor OR 1, L_0x2493cf0, v0x2489d60_0, C4<0>, C4<0>;
L_0x2493f80 .functor OR 1, L_0x2493d60, v0x2489e00_0, C4<0>, C4<0>;
L_0x2494250 .functor NOT 1, v0x2489f40_0, C4<0>, C4<0>, C4<0>;
L_0x2494640 .functor OR 1, L_0x2493f80, L_0x2494250, C4<0>, C4<0>;
L_0x2494750 .functor AND 1, L_0x24937d0, L_0x2494640, C4<1>, C4<1>;
L_0x24949e0 .functor NOT 1, v0x2489cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2494c60 .functor OR 1, L_0x24949e0, v0x2489d60_0, C4<0>, C4<0>;
L_0x2494eb0 .functor NOT 1, v0x2489e00_0, C4<0>, C4<0>, C4<0>;
L_0x2494f20 .functor OR 1, L_0x2494c60, L_0x2494eb0, C4<0>, C4<0>;
L_0x24951d0 .functor OR 1, L_0x2494f20, v0x2489f40_0, C4<0>, C4<0>;
L_0x2495290 .functor AND 1, L_0x2494750, L_0x24951d0, C4<1>, C4<1>;
L_0x2495550 .functor NOT 1, v0x2489cc0_0, C4<0>, C4<0>, C4<0>;
L_0x24955c0 .functor NOT 1, v0x2489d60_0, C4<0>, C4<0>, C4<0>;
L_0x24957f0 .functor OR 1, L_0x2495550, L_0x24955c0, C4<0>, C4<0>;
L_0x2495900 .functor OR 1, L_0x24957f0, v0x2489e00_0, C4<0>, C4<0>;
L_0x2495b90 .functor NOT 1, v0x2489f40_0, C4<0>, C4<0>, C4<0>;
L_0x2495c00 .functor OR 1, L_0x2495900, L_0x2495b90, C4<0>, C4<0>;
L_0x2495ef0 .functor AND 1, L_0x2495290, L_0x2495c00, C4<1>, C4<1>;
L_0x2496000 .functor NOT 1, v0x2489cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2496260 .functor NOT 1, v0x2489d60_0, C4<0>, C4<0>, C4<0>;
L_0x24962d0 .functor OR 1, L_0x2496000, L_0x2496260, C4<0>, C4<0>;
L_0x24965e0 .functor NOT 1, v0x2489e00_0, C4<0>, C4<0>, C4<0>;
L_0x2496650 .functor OR 1, L_0x24962d0, L_0x24965e0, C4<0>, C4<0>;
L_0x2496970 .functor OR 1, L_0x2496650, v0x2489f40_0, C4<0>, C4<0>;
L_0x2496a30 .functor AND 1, L_0x2495ef0, L_0x2496970, C4<1>, C4<1>;
v0x248a650_0 .net *"_ivl_0", 0 0, L_0x2490e70;  1 drivers
v0x248a730_0 .net *"_ivl_10", 0 0, L_0x2491530;  1 drivers
v0x248a810_0 .net *"_ivl_100", 0 0, L_0x24951d0;  1 drivers
v0x248a900_0 .net *"_ivl_102", 0 0, L_0x2495290;  1 drivers
v0x248a9e0_0 .net *"_ivl_104", 0 0, L_0x2495550;  1 drivers
v0x248ab10_0 .net *"_ivl_106", 0 0, L_0x24955c0;  1 drivers
v0x248abf0_0 .net *"_ivl_108", 0 0, L_0x24957f0;  1 drivers
v0x248acd0_0 .net *"_ivl_110", 0 0, L_0x2495900;  1 drivers
v0x248adb0_0 .net *"_ivl_112", 0 0, L_0x2495b90;  1 drivers
v0x248af20_0 .net *"_ivl_114", 0 0, L_0x2495c00;  1 drivers
v0x248b000_0 .net *"_ivl_116", 0 0, L_0x2495ef0;  1 drivers
v0x248b0e0_0 .net *"_ivl_118", 0 0, L_0x2496000;  1 drivers
v0x248b1c0_0 .net *"_ivl_12", 0 0, L_0x2491680;  1 drivers
v0x248b2a0_0 .net *"_ivl_120", 0 0, L_0x2496260;  1 drivers
v0x248b380_0 .net *"_ivl_122", 0 0, L_0x24962d0;  1 drivers
v0x248b460_0 .net *"_ivl_124", 0 0, L_0x24965e0;  1 drivers
v0x248b540_0 .net *"_ivl_126", 0 0, L_0x2496650;  1 drivers
v0x248b730_0 .net *"_ivl_128", 0 0, L_0x2496970;  1 drivers
v0x248b810_0 .net *"_ivl_14", 0 0, L_0x2491800;  1 drivers
v0x248b8f0_0 .net *"_ivl_16", 0 0, L_0x2491910;  1 drivers
v0x248b9d0_0 .net *"_ivl_18", 0 0, L_0x24919d0;  1 drivers
v0x248bab0_0 .net *"_ivl_2", 0 0, L_0x2490f00;  1 drivers
v0x248bb90_0 .net *"_ivl_20", 0 0, L_0x2491af0;  1 drivers
v0x248bc70_0 .net *"_ivl_22", 0 0, L_0x2491bb0;  1 drivers
v0x248bd50_0 .net *"_ivl_24", 0 0, L_0x2491c90;  1 drivers
v0x248be30_0 .net *"_ivl_26", 0 0, L_0x2491d50;  1 drivers
v0x248bf10_0 .net *"_ivl_30", 0 0, L_0x2491f80;  1 drivers
v0x248bff0_0 .net *"_ivl_32", 0 0, L_0x2492080;  1 drivers
v0x248c0d0_0 .net *"_ivl_34", 0 0, L_0x2492140;  1 drivers
v0x248c1b0_0 .net *"_ivl_36", 0 0, L_0x24922a0;  1 drivers
v0x248c290_0 .net *"_ivl_38", 0 0, L_0x2492310;  1 drivers
v0x248c370_0 .net *"_ivl_4", 0 0, L_0x24910a0;  1 drivers
v0x248c450_0 .net *"_ivl_40", 0 0, L_0x2492480;  1 drivers
v0x248c740_0 .net *"_ivl_42", 0 0, L_0x24924f0;  1 drivers
v0x248c820_0 .net *"_ivl_44", 0 0, L_0x24926c0;  1 drivers
v0x248c900_0 .net *"_ivl_46", 0 0, L_0x24927d0;  1 drivers
v0x248c9e0_0 .net *"_ivl_48", 0 0, L_0x2492910;  1 drivers
v0x248cac0_0 .net *"_ivl_50", 0 0, L_0x24929d0;  1 drivers
v0x248cba0_0 .net *"_ivl_52", 0 0, L_0x2492b70;  1 drivers
v0x248cc80_0 .net *"_ivl_54", 0 0, L_0x2492c30;  1 drivers
v0x248cd60_0 .net *"_ivl_56", 0 0, L_0x2492e30;  1 drivers
v0x248ce40_0 .net *"_ivl_58", 0 0, L_0x2492ea0;  1 drivers
v0x248cf20_0 .net *"_ivl_6", 0 0, L_0x24911b0;  1 drivers
v0x248d000_0 .net *"_ivl_60", 0 0, L_0x2493060;  1 drivers
v0x248d0e0_0 .net *"_ivl_62", 0 0, L_0x2493120;  1 drivers
v0x248d1c0_0 .net *"_ivl_64", 0 0, L_0x24932a0;  1 drivers
v0x248d2a0_0 .net *"_ivl_66", 0 0, L_0x24933b0;  1 drivers
v0x248d380_0 .net *"_ivl_68", 0 0, L_0x24935e0;  1 drivers
v0x248d460_0 .net *"_ivl_70", 0 0, L_0x2493650;  1 drivers
v0x248d540_0 .net *"_ivl_72", 0 0, L_0x2493840;  1 drivers
v0x248d620_0 .net *"_ivl_74", 0 0, L_0x24938b0;  1 drivers
v0x248d700_0 .net *"_ivl_76", 0 0, L_0x2493710;  1 drivers
v0x248d7e0_0 .net *"_ivl_78", 0 0, L_0x24937d0;  1 drivers
v0x248d8c0_0 .net *"_ivl_8", 0 0, L_0x24913b0;  1 drivers
v0x248d9a0_0 .net *"_ivl_80", 0 0, L_0x2493cf0;  1 drivers
v0x248da80_0 .net *"_ivl_82", 0 0, L_0x2493d60;  1 drivers
v0x248db60_0 .net *"_ivl_84", 0 0, L_0x2493f80;  1 drivers
v0x248dc40_0 .net *"_ivl_86", 0 0, L_0x2494250;  1 drivers
v0x248dd20_0 .net *"_ivl_88", 0 0, L_0x2494640;  1 drivers
v0x248de00_0 .net *"_ivl_90", 0 0, L_0x2494750;  1 drivers
v0x248dee0_0 .net *"_ivl_92", 0 0, L_0x24949e0;  1 drivers
v0x248dfc0_0 .net *"_ivl_94", 0 0, L_0x2494c60;  1 drivers
v0x248e0a0_0 .net *"_ivl_96", 0 0, L_0x2494eb0;  1 drivers
v0x248e180_0 .net *"_ivl_98", 0 0, L_0x2494f20;  1 drivers
v0x248e260_0 .net "a", 0 0, v0x2489cc0_0;  alias, 1 drivers
v0x248e710_0 .net "b", 0 0, v0x2489d60_0;  alias, 1 drivers
v0x248e800_0 .net "c", 0 0, v0x2489e00_0;  alias, 1 drivers
v0x248e8f0_0 .net "d", 0 0, v0x2489f40_0;  alias, 1 drivers
v0x248e9e0_0 .net "out_pos", 0 0, L_0x2496a30;  alias, 1 drivers
v0x248eaa0_0 .net "out_sop", 0 0, L_0x2491c20;  alias, 1 drivers
S_0x248ec20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x243b050;
 .timescale -12 -12;
E_0x24219f0 .event anyedge, v0x248fa10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x248fa10_0;
    %nor/r;
    %assign/vec4 v0x248fa10_0, 0;
    %wait E_0x24219f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2489190;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248a030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248a0d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2489190;
T_4 ;
    %wait E_0x2439830;
    %load/vec4 v0x248a170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x248a030_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2489190;
T_5 ;
    %wait E_0x24396d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %wait E_0x24396d0;
    %load/vec4 v0x248a030_0;
    %store/vec4 v0x248a0d0_0, 0, 1;
    %fork t_1, S_0x24894c0;
    %jmp t_0;
    .scope S_0x24894c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2489700_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2489700_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x24396d0;
    %load/vec4 v0x2489700_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2489700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2489700_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2489190;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2439830;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2489f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2489d60_0, 0;
    %assign/vec4 v0x2489cc0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x248a030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x248a0d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x243b050;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248fa10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x243b050;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x248f5b0_0;
    %inv;
    %store/vec4 v0x248f5b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x243b050;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2489ea0_0, v0x248fb80_0, v0x248f3d0_0, v0x248f470_0, v0x248f510_0, v0x248f650_0, v0x248f8d0_0, v0x248f830_0, v0x248f790_0, v0x248f6f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x243b050;
T_9 ;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x248f970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x243b050;
T_10 ;
    %wait E_0x2439830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x248f970_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248f970_0, 4, 32;
    %load/vec4 v0x248fab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248f970_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x248f970_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248f970_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x248f8d0_0;
    %load/vec4 v0x248f8d0_0;
    %load/vec4 v0x248f830_0;
    %xor;
    %load/vec4 v0x248f8d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248f970_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248f970_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x248f790_0;
    %load/vec4 v0x248f790_0;
    %load/vec4 v0x248f6f0_0;
    %xor;
    %load/vec4 v0x248f790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248f970_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x248f970_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248f970_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter10/response0/top_module.sv";
