<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_reg_tsu</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_reg_tsu'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_reg_tsu')">gem_reg_tsu</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.83</td>
<td class="s7 cl rt"><a href="mod251.html#Line" > 74.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod251.html#Toggle" >  8.31</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod251.html#Branch" > 75.47</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_reg_tsu.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/gem_reg_tsu.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod251.html#inst_tag_26041"  onclick="showContent('inst_tag_26041')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.gen_tsu.i_reg_tsu<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_reg_tsu'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod251.html" >gem_reg_tsu</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>87</td><td>65</td><td>74.71</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>139</td><td>36</td><td>18</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>246</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>258</td><td>13</td><td>9</td><td>69.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>310</td><td>27</td><td>27</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>345</td><td>7</td><td>7</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
138                       begin
139        1/1              if (~n_preset)
140                         begin
141        1/1                tsu_timer_sec_r         &lt;= 48'd0;
142        1/1                tsu_timer_nsec_r        &lt;= 30'h00000000;
143        1/1                tsu_timer_adj_ctrl_r    &lt;= 1'b0;
144        1/1                tsu_timer_adj_r         &lt;= 30'h00000000;
145        1/1                tsu_timer_sec_wr_r      &lt;= 1'b0;
146        1/1                tsu_timer_nsec_wr_r     &lt;= 1'b0;
147        1/1                tsu_timer_adj_wr_r      &lt;= 1'b0;
148        1/1                tsu_timer_incr_r        &lt;= 32'h00000000;
149        1/1                tsu_timer_alt_incr_r    &lt;= 8'h00;
150        1/1                tsu_timer_num_incr_r    &lt;= 8'h00;
151        1/1                tsu_timer_incr_wr_r     &lt;= 1'b0;
152        1/1                tsu_timer_sec_cmp_r     &lt;= 48'd0;
153        1/1                tsu_timer_nsec_cmp_r    &lt;= 22'd0;
154        1/1                tsu_timer_nsec_cmp_wr_r &lt;= 1'b0;
155                         end
156        1/1              else if (write_registers)
157        1/1                case (i_paddr)
158                             `gem_tsu_timer_sec      :
159                             begin
160        <font color = "red">0/1     ==>            tsu_timer_sec_r[31:0] &lt;= pwdata[31:0];</font>
161        <font color = "red">0/1     ==>            tsu_timer_sec_wr_r    &lt;= ~tsu_timer_sec_wr_r;</font>
162                             end
163        <font color = "red">0/1     ==>          `gem_tsu_timer_msb_sec  : tsu_timer_sec_r[47:32]&lt;= pwdata[15:0];</font>
164                             `gem_tsu_timer_nsec     :
165                             begin
166        <font color = "red">0/1     ==>            tsu_timer_nsec_r      &lt;= pwdata[29:0];</font>
167        <font color = "red">0/1     ==>            tsu_timer_nsec_wr_r   &lt;= ~tsu_timer_nsec_wr;</font>
168                             end
169                             `gem_tsu_timer_adjust   :
170                             begin
171        <font color = "red">0/1     ==>            tsu_timer_adj_ctrl_r  &lt;= pwdata[31];</font>
172        <font color = "red">0/1     ==>            tsu_timer_adj_r       &lt;= pwdata[29:0];</font>
173        <font color = "red">0/1     ==>            tsu_timer_adj_wr_r    &lt;= ~tsu_timer_adj_wr;</font>
174                             end
175                             `gem_tsu_timer_incr     :
176                             begin
177        <font color = "red">0/1     ==>            tsu_timer_incr_r[31:24] &lt;= pwdata[7:0];</font>
178        <font color = "red">0/1     ==>            tsu_timer_alt_incr_r    &lt;= pwdata[15:8];</font>
179        <font color = "red">0/1     ==>            tsu_timer_num_incr_r    &lt;= pwdata[23:16];</font>
180        <font color = "red">0/1     ==>            tsu_timer_incr_wr_r     &lt;= ~tsu_timer_incr_wr;</font>
181                             end
182                             `gem_tsu_timer_incr_sub_nsec  :
183                             begin
184        <font color = "red">0/1     ==>            tsu_timer_incr_r[23:8]  &lt;= pwdata[15:0];</font>
185        <font color = "red">0/1     ==>            tsu_timer_incr_r[7:0]   &lt;= pwdata[31:24];</font>
186                             end
187        <font color = "red">0/1     ==>          `gem_tsu_sec_cmp      : tsu_timer_sec_cmp_r[31:0]   &lt;= pwdata[31:0];</font>
188        <font color = "red">0/1     ==>          `gem_tsu_msb_sec_cmp  : tsu_timer_sec_cmp_r[47:32]  &lt;= pwdata[15:0];</font>
189                             `gem_tsu_nsec_cmp     :
190                             begin
191        <font color = "red">0/1     ==>            tsu_timer_nsec_cmp_r    &lt;= pwdata[21:0];</font>
192        <font color = "red">0/1     ==>            tsu_timer_nsec_cmp_wr_r &lt;= ~tsu_timer_nsec_cmp_wr;</font>
193                             end
194                     
195                     
196        1/1                  default : ;
                        MISSING_ELSE
197                           endcase // case(i_paddr).
198                       end
199                     
200                     
201                       // Sample timer value if not using pclk.
202                       generate if (p_edma_tsu_clk == 1) begin : gen_tsu_clk
203                         reg [77:0]  tsu_timer_cnt_r;
204                     
205                         // register timer value
206                         always @(posedge pclk or negedge n_preset)
207                         begin
208                           if (~n_preset)
209                             tsu_timer_cnt_r   &lt;= {78{1'b0}};
210                           else
211                             if (tsu_timer_cnt_pclk_vld)
212                               tsu_timer_cnt_r &lt;= tsu_timer_cnt_pclk;
213                         end
214                     
215                         // Optional store parity but this will only apply if data/address path parity is also
216                         // enabled since TSU will not generate parity unless that is on.
217                         if ((p_parity_prot == 1) &amp;&amp; (p_dap_prot == 1)) begin : gen_par_store
218                           reg [9:0]   tsu_timer_cnt_par_r;
219                           always @(posedge pclk or negedge n_preset)
220                           begin
221                             if (~n_preset)
222                               tsu_timer_cnt_par_r &lt;= {10{1'b0}};
223                             else
224                               if (tsu_timer_cnt_pclk_vld)
225                                 tsu_timer_cnt_par_r &lt;= tsu_timer_cnt_par_pclk;
226                           end
227                           assign timer_sync_par_src = tsu_timer_cnt_par_r;
228                         end else begin : gen_no_par_store
229                           assign timer_sync_par_src = 10'h000;
230                         end
231                     
232                         assign timer_sync_sec_src   = tsu_timer_cnt_r[77:30];
233                         assign timer_sync_nsec_src  = tsu_timer_cnt_r[29:0];
234                     
235                       end else begin : gen_no_gen_tsu_clk
236                         assign timer_sync_sec_src   = tsu_timer_cnt_pclk[77:30];
237                         assign timer_sync_nsec_src  = tsu_timer_cnt_pclk[29:0];
238                         assign timer_sync_par_src   = tsu_timer_cnt_par_pclk;
239                       end // gen_tsu_clk
240                       endgenerate
241                     
242                     
243                       // Store timer value
244                       always @(posedge pclk or negedge n_preset)
245                       begin
246        1/1              if (~n_preset)
247        1/1                timer_sync_str_r    &lt;= {78{1'b0}};
248                         else
249        1/1                if (timer_strobe)
250        1/1                  timer_sync_str_r  &lt;= {timer_sync_sec_src,timer_sync_nsec_src};
                        MISSING_ELSE
251                       end
252                     
253                     
254                       // Store timer value when a PTP sync or delay request frame is detected
255                       // Also store timer value when a pdelay_req or pdelay_resp frame is detected
256                       always @(posedge pclk or negedge n_preset)
257                       begin
258        1/1              if(~n_preset)
259                         begin
260        1/1                tsu_ptp_tx_r  &lt;= {78{1'b0}};
261        1/1                tsu_ptp_rx_r  &lt;= {78{1'b0}};
262        1/1                tsu_peer_tx_r &lt;= {78{1'b0}};
263        1/1                tsu_peer_rx_r &lt;= {78{1'b0}};
264                         end
265                         else
266                         begin
267        1/1                if (ptp_tx_time_load)
268        <font color = "red">0/1     ==>          tsu_ptp_tx_r  &lt;= tsu_ptp_tx_timer_in;</font>
                        MISSING_ELSE
269        1/1                if(ptp_rx_time_load)
270        <font color = "red">0/1     ==>          tsu_ptp_rx_r  &lt;= tsu_ptp_rx_timer_in;</font>
                        MISSING_ELSE
271        1/1                if (ptp_tx_ptime_load)
272        <font color = "red">0/1     ==>          tsu_peer_tx_r &lt;= tsu_ptp_tx_timer_in;</font>
                        MISSING_ELSE
273        1/1                if(ptp_rx_ptime_load)
274        <font color = "red">0/1     ==>          tsu_peer_rx_r &lt;= tsu_ptp_rx_timer_in;</font>
                        MISSING_ELSE
275                         end
276                       end
277                     
278                     
279                       // Assign internal register values to wires for lookup
280                       assign tsu_ptp_tx_sec       = tsu_ptp_tx_r[77:30];
281                       assign tsu_ptp_tx_nsec      = tsu_ptp_tx_r[29:0];
282                       assign tsu_ptp_rx_sec       = tsu_ptp_rx_r[77:30];
283                       assign tsu_ptp_rx_nsec      = tsu_ptp_rx_r[29:0];
284                       assign tsu_peer_tx_sec      = tsu_peer_tx_r[77:30];
285                       assign tsu_peer_tx_nsec     = tsu_peer_tx_r[29:0];
286                       assign tsu_peer_rx_sec      = tsu_peer_rx_r[77:30];
287                       assign tsu_peer_rx_nsec     = tsu_peer_rx_r[29:0];
288                       assign timer_sync_str_sec   = timer_sync_str_r[77:30];
289                       assign timer_sync_str_nsec  = timer_sync_str_r[29:0];
290                       assign tsu_timer_sec        = tsu_timer_sec_r;
291                       assign tsu_timer_nsec       = tsu_timer_nsec_r;
292                       assign tsu_timer_sec_wr     = tsu_timer_sec_wr_r;
293                       assign tsu_timer_nsec_wr    = tsu_timer_nsec_wr_r;
294                       assign tsu_timer_adj_wr     = tsu_timer_adj_wr_r;
295                       assign tsu_timer_adj_ctrl   = tsu_timer_adj_ctrl_r;
296                       assign tsu_timer_adj        = tsu_timer_adj_r;
297                       assign tsu_timer_incr       = tsu_timer_incr_r;
298                       assign tsu_timer_incr_wr    = tsu_timer_incr_wr_r;
299                       assign tsu_timer_alt_incr   = tsu_timer_alt_incr_r;
300                       assign tsu_timer_num_incr   = tsu_timer_num_incr_r;
301                       assign tsu_timer_nsec_cmp   = tsu_timer_nsec_cmp_r;
302                       assign tsu_timer_sec_cmp    = tsu_timer_sec_cmp_r;
303                       assign tsu_timer_nsec_cmp_wr = tsu_timer_nsec_cmp_wr_r;
304                     
305                     
306                       // APB read of registers.
307                       // The prdata_tsu should be registered externally.
308                       always @(*)
309                       begin
310        1/1              if (read_registers)
311        1/1                case (i_paddr)
312        1/1                  `gem_tsu_timer_msb_sec        : prdata_tsu  = {16'h0000,timer_sync_sec_src[47:32]};
313        1/1                  `gem_tsu_timer_sec            : prdata_tsu  = timer_sync_sec_src[31:0];
314        1/1                  `gem_tsu_timer_nsec           : prdata_tsu  = {2'b00,timer_sync_nsec_src[29:0]};
315        1/1                  `gem_tsu_sec_cmp              : prdata_tsu  = tsu_timer_sec_cmp[31:0];
316        1/1                  `gem_tsu_msb_sec_cmp          : prdata_tsu  = {16'h0000,tsu_timer_sec_cmp[47:32]};
317        1/1                  `gem_tsu_nsec_cmp             : prdata_tsu  = {10'h000,tsu_timer_nsec_cmp[21:0]};
318        1/1                  `gem_tsu_timer_incr           : prdata_tsu  = {8'h00,tsu_timer_num_incr[7:0],
319                                                                             tsu_timer_alt_incr[7:0],tsu_timer_incr[31:24]};
320        1/1                  `gem_tsu_timer_incr_sub_nsec  : prdata_tsu  = {tsu_timer_incr[7:0],8'h00, tsu_timer_incr[23:8]};
321        1/1                  `gem_tsu_ptp_tx_sec           : prdata_tsu  = tsu_ptp_tx_sec[31:0];
322        1/1                  `gem_tsu_ptp_tx_msb_sec       : prdata_tsu  = {16'h0000,tsu_ptp_tx_sec[47:32]};
323        1/1                  `gem_tsu_ptp_tx_nsec          : prdata_tsu  = {2'b00,tsu_ptp_tx_nsec[29:0]};
324        1/1                  `gem_tsu_ptp_rx_sec           : prdata_tsu  = tsu_ptp_rx_sec[31:0];
325        1/1                  `gem_tsu_ptp_rx_msb_sec       : prdata_tsu  = {16'h0000,tsu_ptp_rx_sec[47:32]};
326        1/1                  `gem_tsu_ptp_rx_nsec          : prdata_tsu  = {2'b00,tsu_ptp_rx_nsec[29:0]};
327        1/1                  `gem_tsu_peer_tx_sec          : prdata_tsu  = tsu_peer_tx_sec[31:0];
328        1/1                  `gem_tsu_peer_tx_msb_sec      : prdata_tsu  = {16'h0000,tsu_peer_tx_sec[47:32]};
329        1/1                  `gem_tsu_peer_tx_nsec         : prdata_tsu  = {2'b00,tsu_peer_tx_nsec[29:0]};
330        1/1                  `gem_tsu_peer_rx_sec          : prdata_tsu  = tsu_peer_rx_sec[31:0];
331        1/1                  `gem_tsu_peer_rx_msb_sec      : prdata_tsu  = {16'h0000,tsu_peer_rx_sec[47:32]};
332        1/1                  `gem_tsu_peer_rx_nsec         : prdata_tsu  = {2'b00,tsu_peer_rx_nsec[29:0]};
333        1/1                  `gem_tsu_strobe_sec           : prdata_tsu  = timer_sync_str_sec[31:0];
334        1/1                  `gem_tsu_strobe_msb_sec       : prdata_tsu  = {16'h0000,timer_sync_str_sec[47:32]};
335        1/1                  `gem_tsu_strobe_nsec          : prdata_tsu  = {2'b00,timer_sync_str_nsec[29:0]};
336        1/1                  default                       : prdata_tsu  = 32'h00000000;
337                           endcase
338                         else
339        1/1                prdata_tsu  = 32'h00000000;
340                       end
341                     
342                       // Perr signal is similar to above. This is registered to match previous implementation
343                       always @(posedge pclk or negedge n_preset)
344                       begin
345        1/1              if (~n_preset)
346        1/1                perr_tsu  &lt;= 1'b0;
347        1/1              else if (psel)
348        1/1                case (i_paddr)
349                             `gem_tsu_sec_cmp              ,
350                             `gem_tsu_msb_sec_cmp          ,
351                             `gem_tsu_nsec_cmp             ,
352                             `gem_tsu_strobe_sec           ,
353                             `gem_tsu_strobe_msb_sec       ,
354                             `gem_tsu_strobe_nsec          ,
355                             `gem_tsu_timer_sec            ,
356                             `gem_tsu_timer_msb_sec        ,
357                             `gem_tsu_timer_nsec           ,
358                             `gem_tsu_timer_adjust         ,
359                             `gem_tsu_timer_incr           ,
360                             `gem_tsu_timer_incr_sub_nsec  ,
361                             `gem_tsu_ptp_tx_sec           ,
362                             `gem_tsu_ptp_tx_msb_sec       ,
363                             `gem_tsu_ptp_tx_nsec          ,
364                             `gem_tsu_ptp_rx_sec           ,
365                             `gem_tsu_ptp_rx_msb_sec       ,
366                             `gem_tsu_ptp_rx_nsec          ,
367                             `gem_tsu_peer_tx_sec          ,
368                             `gem_tsu_peer_tx_msb_sec      ,
369                             `gem_tsu_peer_tx_nsec         ,
370                             `gem_tsu_peer_rx_sec          ,
371                             `gem_tsu_peer_rx_msb_sec      ,
372        1/1                  `gem_tsu_peer_rx_nsec         : perr_tsu  &lt;= 1'b0;
373        1/1                  default                       : perr_tsu  &lt;= 1'b1;  // No match for this module
374                           endcase
375                         else
376        1/1                perr_tsu  &lt;= 1'b0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod251.html" >gem_reg_tsu</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">38</td>
<td class="rt">8</td>
<td class="rt">21.05 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">98</td>
<td class="rt">8.31  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">49</td>
<td class="rt">8.31  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">49</td>
<td class="rt">8.31  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">8</td>
<td class="rt">21.05 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1180</td>
<td class="rt">98</td>
<td class="rt">8.31  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">49</td>
<td class="rt">8.31  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">49</td>
<td class="rt">8.31  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_paddr[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_registers</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_registers</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>timer_strobe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_timer_cnt_pclk_vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_timer_cnt_pclk[77:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_ptp_tx_timer_in[77:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_ptp_rx_timer_in[77:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_timer_cnt_par_pclk[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_ptp_tx_timer_par_in[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_ptp_rx_timer_par_in[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_tx_time_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_rx_time_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_tx_ptime_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptp_rx_ptime_load</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tsu_timer_sec[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_nsec[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_sec_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_nsec_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_adj_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_adj_ctrl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_adj[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_incr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_incr_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_alt_incr[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_num_incr[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_nsec_cmp[21:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_nsec_cmp_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_timer_sec_cmp[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata_tsu[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>perr_tsu</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_par_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tsu_dap_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod251.html" >gem_reg_tsu</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">53</td>
<td class="rt">40</td>
<td class="rt">75.47 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">139</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">246</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">258</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">310</td>
<td class="rt">25</td>
<td class="rt">25</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">345</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139            if (~n_preset)
               <font color = "green">-1-</font>  
140            begin
141              tsu_timer_sec_r         <= 48'd0;
           <font color = "green">      ==></font>
142              tsu_timer_nsec_r        <= 30'h00000000;
143              tsu_timer_adj_ctrl_r    <= 1'b0;
144              tsu_timer_adj_r         <= 30'h00000000;
145              tsu_timer_sec_wr_r      <= 1'b0;
146              tsu_timer_nsec_wr_r     <= 1'b0;
147              tsu_timer_adj_wr_r      <= 1'b0;
148              tsu_timer_incr_r        <= 32'h00000000;
149              tsu_timer_alt_incr_r    <= 8'h00;
150              tsu_timer_num_incr_r    <= 8'h00;
151              tsu_timer_incr_wr_r     <= 1'b0;
152              tsu_timer_sec_cmp_r     <= 48'd0;
153              tsu_timer_nsec_cmp_r    <= 22'd0;
154              tsu_timer_nsec_cmp_wr_r <= 1'b0;
155            end
156            else if (write_registers)
                    <font color = "green">-2-</font>  
157              case (i_paddr)
                 <font color = "red">-3-</font>  
                 MISSING_ELSE
           <font color = "green">      ==></font>
158                `gem_tsu_timer_sec      :
159                begin
160                  tsu_timer_sec_r[31:0] <= pwdata[31:0];
           <font color = "red">          ==></font>
161                  tsu_timer_sec_wr_r    <= ~tsu_timer_sec_wr_r;
162                end
163                `gem_tsu_timer_msb_sec  : tsu_timer_sec_r[47:32]<= pwdata[15:0];
           <font color = "red">        ==></font>
164                `gem_tsu_timer_nsec     :
165                begin
166                  tsu_timer_nsec_r      <= pwdata[29:0];
           <font color = "red">          ==></font>
167                  tsu_timer_nsec_wr_r   <= ~tsu_timer_nsec_wr;
168                end
169                `gem_tsu_timer_adjust   :
170                begin
171                  tsu_timer_adj_ctrl_r  <= pwdata[31];
           <font color = "red">          ==></font>
172                  tsu_timer_adj_r       <= pwdata[29:0];
173                  tsu_timer_adj_wr_r    <= ~tsu_timer_adj_wr;
174                end
175                `gem_tsu_timer_incr     :
176                begin
177                  tsu_timer_incr_r[31:24] <= pwdata[7:0];
           <font color = "red">          ==></font>
178                  tsu_timer_alt_incr_r    <= pwdata[15:8];
179                  tsu_timer_num_incr_r    <= pwdata[23:16];
180                  tsu_timer_incr_wr_r     <= ~tsu_timer_incr_wr;
181                end
182                `gem_tsu_timer_incr_sub_nsec  :
183                begin
184                  tsu_timer_incr_r[23:8]  <= pwdata[15:0];
           <font color = "red">          ==></font>
185                  tsu_timer_incr_r[7:0]   <= pwdata[31:24];
186                end
187                `gem_tsu_sec_cmp      : tsu_timer_sec_cmp_r[31:0]   <= pwdata[31:0];
           <font color = "red">        ==></font>
188                `gem_tsu_msb_sec_cmp  : tsu_timer_sec_cmp_r[47:32]  <= pwdata[15:0];
           <font color = "red">        ==></font>
189                `gem_tsu_nsec_cmp     :
190                begin
191                  tsu_timer_nsec_cmp_r    <= pwdata[21:0];
           <font color = "red">          ==></font>
192                  tsu_timer_nsec_cmp_wr_r <= ~tsu_timer_nsec_cmp_wr;
193                end
194        
195        
196                default : ;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h1d0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h1c0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h1d4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h1d8 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h1dc </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h1bc </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0e0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0e4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>12'h0dc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
246            if (~n_preset)
               <font color = "green">-1-</font>  
247              timer_sync_str_r    <= {78{1'b0}};
           <font color = "green">      ==></font>
248            else
249              if (timer_strobe)
                 <font color = "green">-2-</font>  
250                timer_sync_str_r  <= {timer_sync_sec_src,timer_sync_nsec_src};
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
258            if(~n_preset)
               <font color = "green">-1-</font>  
259            begin
260              tsu_ptp_tx_r  <= {78{1'b0}};
           <font color = "green">      ==></font>
261              tsu_ptp_rx_r  <= {78{1'b0}};
262              tsu_peer_tx_r <= {78{1'b0}};
263              tsu_peer_rx_r <= {78{1'b0}};
264            end
265            else
266            begin
267              if (ptp_tx_time_load)
                 <font color = "red">-2-</font>  
268                tsu_ptp_tx_r  <= tsu_ptp_tx_timer_in;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
269              if(ptp_rx_time_load)
                 <font color = "red">-3-</font>  
270                tsu_ptp_rx_r  <= tsu_ptp_rx_timer_in;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
271              if (ptp_tx_ptime_load)
                 <font color = "red">-4-</font>  
272                tsu_peer_tx_r <= tsu_ptp_tx_timer_in;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
273              if(ptp_rx_ptime_load)
                 <font color = "red">-5-</font>  
274                tsu_peer_rx_r <= tsu_ptp_rx_timer_in;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
310            if (read_registers)
               <font color = "green">-1-</font>  
311              case (i_paddr)
                 <font color = "green">-2-</font>  
312                `gem_tsu_timer_msb_sec        : prdata_tsu  = {16'h0000,timer_sync_sec_src[47:32]};
           <font color = "green">        ==></font>
313                `gem_tsu_timer_sec            : prdata_tsu  = timer_sync_sec_src[31:0];
           <font color = "green">        ==></font>
314                `gem_tsu_timer_nsec           : prdata_tsu  = {2'b00,timer_sync_nsec_src[29:0]};
           <font color = "green">        ==></font>
315                `gem_tsu_sec_cmp              : prdata_tsu  = tsu_timer_sec_cmp[31:0];
           <font color = "green">        ==></font>
316                `gem_tsu_msb_sec_cmp          : prdata_tsu  = {16'h0000,tsu_timer_sec_cmp[47:32]};
           <font color = "green">        ==></font>
317                `gem_tsu_nsec_cmp             : prdata_tsu  = {10'h000,tsu_timer_nsec_cmp[21:0]};
           <font color = "green">        ==></font>
318                `gem_tsu_timer_incr           : prdata_tsu  = {8'h00,tsu_timer_num_incr[7:0],
           <font color = "green">        ==></font>
319                                                                tsu_timer_alt_incr[7:0],tsu_timer_incr[31:24]};
320                `gem_tsu_timer_incr_sub_nsec  : prdata_tsu  = {tsu_timer_incr[7:0],8'h00, tsu_timer_incr[23:8]};
           <font color = "green">        ==></font>
321                `gem_tsu_ptp_tx_sec           : prdata_tsu  = tsu_ptp_tx_sec[31:0];
           <font color = "green">        ==></font>
322                `gem_tsu_ptp_tx_msb_sec       : prdata_tsu  = {16'h0000,tsu_ptp_tx_sec[47:32]};
           <font color = "green">        ==></font>
323                `gem_tsu_ptp_tx_nsec          : prdata_tsu  = {2'b00,tsu_ptp_tx_nsec[29:0]};
           <font color = "green">        ==></font>
324                `gem_tsu_ptp_rx_sec           : prdata_tsu  = tsu_ptp_rx_sec[31:0];
           <font color = "green">        ==></font>
325                `gem_tsu_ptp_rx_msb_sec       : prdata_tsu  = {16'h0000,tsu_ptp_rx_sec[47:32]};
           <font color = "green">        ==></font>
326                `gem_tsu_ptp_rx_nsec          : prdata_tsu  = {2'b00,tsu_ptp_rx_nsec[29:0]};
           <font color = "green">        ==></font>
327                `gem_tsu_peer_tx_sec          : prdata_tsu  = tsu_peer_tx_sec[31:0];
           <font color = "green">        ==></font>
328                `gem_tsu_peer_tx_msb_sec      : prdata_tsu  = {16'h0000,tsu_peer_tx_sec[47:32]};
           <font color = "green">        ==></font>
329                `gem_tsu_peer_tx_nsec         : prdata_tsu  = {2'b00,tsu_peer_tx_nsec[29:0]};
           <font color = "green">        ==></font>
330                `gem_tsu_peer_rx_sec          : prdata_tsu  = tsu_peer_rx_sec[31:0];
           <font color = "green">        ==></font>
331                `gem_tsu_peer_rx_msb_sec      : prdata_tsu  = {16'h0000,tsu_peer_rx_sec[47:32]};
           <font color = "green">        ==></font>
332                `gem_tsu_peer_rx_nsec         : prdata_tsu  = {2'b00,tsu_peer_rx_nsec[29:0]};
           <font color = "green">        ==></font>
333                `gem_tsu_strobe_sec           : prdata_tsu  = timer_sync_str_sec[31:0];
           <font color = "green">        ==></font>
334                `gem_tsu_strobe_msb_sec       : prdata_tsu  = {16'h0000,timer_sync_str_sec[47:32]};
           <font color = "green">        ==></font>
335                `gem_tsu_strobe_nsec          : prdata_tsu  = {2'b00,timer_sync_str_nsec[29:0]};
           <font color = "green">        ==></font>
336                default                       : prdata_tsu  = 32'h00000000;
           <font color = "green">        ==></font>
337              endcase
338            else
339              prdata_tsu  = 32'h00000000;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1c0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1d0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1d4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0e0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0e4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0dc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1dc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1bc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1e0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0e8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1e4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1e8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0ec </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1ec </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1f0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0f0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1f4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1f8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h0f4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1fc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1c8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1c4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>12'h1cc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
345            if (~n_preset)
               <font color = "green">-1-</font>  
346              perr_tsu  <= 1'b0;
           <font color = "green">      ==></font>
347            else if (psel)
                    <font color = "green">-2-</font>  
348              case (i_paddr)
                 <font color = "green">-3-</font>  
349                `gem_tsu_sec_cmp              ,
350                `gem_tsu_msb_sec_cmp          ,
351                `gem_tsu_nsec_cmp             ,
352                `gem_tsu_strobe_sec           ,
353                `gem_tsu_strobe_msb_sec       ,
354                `gem_tsu_strobe_nsec          ,
355                `gem_tsu_timer_sec            ,
356                `gem_tsu_timer_msb_sec        ,
357                `gem_tsu_timer_nsec           ,
358                `gem_tsu_timer_adjust         ,
359                `gem_tsu_timer_incr           ,
360                `gem_tsu_timer_incr_sub_nsec  ,
361                `gem_tsu_ptp_tx_sec           ,
362                `gem_tsu_ptp_tx_msb_sec       ,
363                `gem_tsu_ptp_tx_nsec          ,
364                `gem_tsu_ptp_rx_sec           ,
365                `gem_tsu_ptp_rx_msb_sec       ,
366                `gem_tsu_ptp_rx_nsec          ,
367                `gem_tsu_peer_tx_sec          ,
368                `gem_tsu_peer_tx_msb_sec      ,
369                `gem_tsu_peer_tx_nsec         ,
370                `gem_tsu_peer_rx_sec          ,
371                `gem_tsu_peer_rx_msb_sec      ,
372                `gem_tsu_peer_rx_nsec         : perr_tsu  <= 1'b0;
           <font color = "green">        ==></font>
373                default                       : perr_tsu  <= 1'b1;  // No match for this module
           <font color = "green">        ==></font>
374              endcase
375            else
376              perr_tsu  <= 1'b0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>CASEITEM-1: 12'h0e0 12'h0e4 12'h0dc 12'h1c8 12'h1c4 12'h1cc 12'h1d0 12'h1c0 12'h1d4 12'h1d8 12'h1dc 12'h1bc 12'h1e0 12'h0e8 12'h1e4 12'h1e8 12'h0ec 12'h1ec 12'h1f0 12'h0f0 12'h1f4 12'h1f8 12'h0f4 12'h1fc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_gem_reg_tsu">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
