// Seed: 730232741
module module_0 (
    output tri0 void id_0,
    output uwire id_1
);
  assign id_1 = 1;
  assign module_2.type_4 = 0;
  wire id_3;
  wire id_4;
  module_3 modCall_1 (id_1);
  assign modCall_1.id_6 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri  id_2,
    output tri1 id_3
);
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_5;
endmodule
module module_2 (
    input wand id_0,
    output wire void id_1
);
  bufif0 primCall (id_1, id_3, id_0);
  tri0 id_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_3 (
    output tri0 id_0
);
  assign id_0 = id_2;
  wire id_3;
  uwire id_4, id_5 = 1, id_6;
endmodule
