Release 10.1.03 - xst K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/derek/pci-eth-fpga/pcipnp/PCI_PnP/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to /home/derek/pci-eth-fpga/pcipnp/PCI_PnP/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: PCI_PnP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PCI_PnP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PCI_PnP"
Output Format                      : NGC
Target Device                      : xc2s100-5-tq144

---- Source Options
Top Module Name                    : PCI_PnP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : PCI_PnP.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "PCI_PnP.v" in library work
Module <PCI_PnP> compiled
No errors in compilation
Analysis of file <"PCI_PnP.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <PCI_PnP> in library <work> with parameters.
	DEVICE_ID = "0000000000000000"
	PCI_CBECD_CSRead = "1010"
	PCI_CBECD_CSWrite = "1011"
	PCI_CBECD_IORead = "0010"
	PCI_CBECD_IOWrite = "0011"
	PCI_CBECD_MEMRead = "0110"
	PCI_CBECD_MEMWrite = "0111"
	VENDOR_ID = "0000000100000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <PCI_PnP>.
	DEVICE_ID = 16'b0000000000000000
	PCI_CBECD_CSRead = 4'b1010
	PCI_CBECD_CSWrite = 4'b1011
	PCI_CBECD_IORead = 4'b0010
	PCI_CBECD_IOWrite = 4'b0011
	PCI_CBECD_MEMRead = 4'b0110
	PCI_CBECD_MEMWrite = 4'b0111
	VENDOR_ID = 16'b0000000100000000
Module <PCI_PnP> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PCI_PnP>.
    Related source file is "PCI_PnP.v".
WARNING:Xst:646 - Signal <PCI_data<31:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PCI_TransferRead> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PCI_CSTransferRead> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x32-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit tristate buffer for signal <PCI_AD>.
    Found 1-bit tristate buffer for signal <PCI_DEVSELn>.
    Found 1-bit tristate buffer for signal <PCI_STOPn>.
    Found 1-bit tristate buffer for signal <PCI_TRDYn>.
    Found 1-bit register for signal <PCI_AD_OE>.
    Found 1-bit register for signal <PCI_ConfSpace>.
    Found 10-bit register for signal <PCI_CSBAR0>.
    Found 1-bit register for signal <PCI_CSCMD_IOenabled>.
    Found 1-bit register for signal <PCI_CSCMD_MEMenabled>.
    Found 32-bit register for signal <PCI_data>.
    Found 1-bit register for signal <PCI_DevSel>.
    Found 1-bit register for signal <PCI_DevSelOE>.
    Found 1-bit register for signal <PCI_IOSpace>.
    Found 16-bit register for signal <PCI_MEMBAR1>.
    Found 1-bit register for signal <PCI_MEMSpace>.
    Found 1-bit register for signal <PCI_Stop>.
    Found 10-bit comparator equal for signal <PCI_Targeted$cmp_eq0001> created at line 66.
    Found 16-bit comparator equal for signal <PCI_Targeted$cmp_eq0004> created at line 66.
    Found 1-bit register for signal <PCI_TargetReady>.
    Found 1-bit register for signal <PCI_Transaction>.
    Found 1-bit register for signal <PCI_Transaction_Read_nWrite>.
    Found 4-bit register for signal <PCI_TransactionAddr>.
    Summary:
	inferred   1 RAM(s).
	inferred  74 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  35 Tristate(s).
Unit <PCI_PnP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x32-bit single-port RAM                             : 1
# Registers                                            : 16
 1-bit register                                        : 12
 10-bit register                                       : 1
 16-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 2
 10-bit comparator equal                               : 1
 16-bit comparator equal                               : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 3
 32-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file 'v100.nph' in environment /software/ISE_WEBPACK_10.1/ISE.

Synthesizing (advanced) Unit <PCI_PnP>.
INFO:Xst - The RAM <Mram_RAM> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <PCI_CLK>       | rise     |
    |     weA            | connected to signal <PCI_TransferWrite> | high     |
    |     addrA          | connected to signal <PCI_TransactionAddr> |          |
    |     diA            | connected to signal <PCI_AD>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <PCI_CLK>       | rise     |
    |     addrB          | connected to signal <PCI_AD>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <PCI_PnP> synthesized (advanced).
WARNING:Xst:2677 - Node <PCI_data_2> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_3> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_4> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_5> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_6> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_7> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_8> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_9> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_10> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_11> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_12> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_13> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_14> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_15> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_16> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_17> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_18> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_19> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_20> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_21> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_22> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_23> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_24> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_25> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_26> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_27> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_28> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_29> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_30> of sequential type is unconnected in block <PCI_PnP>.
WARNING:Xst:2677 - Node <PCI_data_31> of sequential type is unconnected in block <PCI_PnP>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x32-bit dual-port block RAM                         : 1
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 2
 10-bit comparator equal                               : 1
 16-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2041 - Unit PCI_PnP: 1 internal tristate is replaced by logic (pull-up yes): N4.

Optimizing unit <PCI_PnP> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PCI_PnP, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PCI_PnP.ngr
Top Level Output File Name         : PCI_PnP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 52

Cell Usage :
# BELS                             : 109
#      GND                         : 1
#      INV                         : 8
#      LUT2                        : 11
#      LUT3                        : 13
#      LUT4                        : 55
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 13
#      VCC                         : 1
# FlipFlops/Latches                : 44
#      FDC                         : 6
#      FDCE                        : 32
#      FDE                         : 6
# RAMS                             : 2
#      RAMB4_S16_S16               : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 51
#      IBUF                        : 14
#      IOBUF                       : 32
#      OBUF                        : 2
#      OBUFT                       : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s100tq144-5 

 Number of Slices:                       48  out of   1200     4%  
 Number of Slice Flip Flops:             44  out of   2400     1%  
 Number of 4 input LUTs:                 94  out of   2400     3%  
 Number of IOs:                          52
 Number of bonded IOBs:                  52  out of     92    56%  
 Number of BRAMs:                         2  out of     10    20%  
 Number of GCLKs:                         1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PCI_CLK                            | BUFGP                  | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
PCI_RSTn_inv(PCI_RSTn_inv1_INV_0:O)| NONE(PCI_MEMBAR1_8)    | 38    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.567ns (Maximum Frequency: 94.634MHz)
   Minimum input arrival time before clock: 10.199ns
   Maximum output required time after clock: 16.698ns
   Maximum combinational path delay: 11.237ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PCI_CLK'
  Clock period: 10.567ns (frequency: 94.634MHz)
  Total number of paths / destination ports: 431 / 54
-------------------------------------------------------------------------
Delay:               10.567ns (Levels of Logic = 3)
  Source:            PCI_DevSelOE (FF)
  Destination:       PCI_CSBAR0_0 (FF)
  Source Clock:      PCI_CLK rising
  Destination Clock: PCI_CLK rising

  Data Path: PCI_DevSelOE to PCI_CSBAR0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   1.292   1.740  PCI_DevSelOE (PCI_DevSelOE)
     LUT2:I0->O            1   0.653   1.150  PCI_CSBAR0_and000011_SW0 (N19)
     LUT4_D:I1->O          2   0.653   1.340  PCI_CSBAR0_and000012 (N7)
     LUT3:I2->O           10   0.653   2.200  PCI_CSBAR0_and00002 (PCI_CSBAR0_and0000)
     FDCE:CE                   0.886          PCI_CSBAR0_0
    ----------------------------------------
    Total                     10.567ns (4.137ns logic, 6.430ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PCI_CLK'
  Total number of paths / destination ports: 277 / 120
-------------------------------------------------------------------------
Offset:              10.199ns (Levels of Logic = 4)
  Source:            PCI_IRDYn (PAD)
  Destination:       PCI_CSBAR0_0 (FF)
  Destination Clock: PCI_CLK rising

  Data Path: PCI_IRDYn to PCI_CSBAR0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.924   1.740  PCI_IRDYn_IBUF (PCI_IRDYn_IBUF)
     LUT2:I1->O            1   0.653   1.150  PCI_CSBAR0_and000011_SW0 (N19)
     LUT4_D:I1->O          2   0.653   1.340  PCI_CSBAR0_and000012 (N7)
     LUT3:I2->O           10   0.653   2.200  PCI_CSBAR0_and00002 (PCI_CSBAR0_and0000)
     FDCE:CE                   0.886          PCI_CSBAR0_0
    ----------------------------------------
    Total                     10.199ns (3.769ns logic, 6.430ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PCI_CLK'
  Total number of paths / destination ports: 332 / 37
-------------------------------------------------------------------------
Offset:              16.698ns (Levels of Logic = 4)
  Source:            PCI_IOSpace (FF)
  Destination:       PCI_AD<31> (PAD)
  Source Clock:      PCI_CLK rising

  Data Path: PCI_IOSpace to PCI_AD<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   1.292   2.200  PCI_IOSpace (PCI_IOSpace)
     LUT4:I2->O            5   0.653   1.740  PCI_read<0>41 (N14)
     LUT3:I0->O           16   0.653   2.800  PCI_read<16>11 (N8)
     LUT4:I3->O            1   0.653   1.150  PCI_read<31>1 (PCI_read<31>)
     IOBUF:I->IO               5.557          PCI_AD_31_IOBUF (PCI_AD<31>)
    ----------------------------------------
    Total                     16.698ns (8.808ns logic, 7.890ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Delay:               11.237ns (Levels of Logic = 4)
  Source:            PCI_PERRn (PAD)
  Destination:       LED (PAD)

  Data Path: PCI_PERRn to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.924   1.150  PCI_PERRn_IBUF (PCI_PERRn_IBUF)
     LUT4:I0->O            1   0.653   1.150  LED_SW0 (N17)
     LUT4:I3->O            1   0.653   1.150  LED (LED_OBUF)
     OBUF:I->O                 5.557          LED_OBUF (LED)
    ----------------------------------------
    Total                     11.237ns (7.787ns logic, 3.450ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.98 secs
 
--> 


Total memory usage is 128992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :    1 (   0 filtered)

