

================================================================
== Vitis HLS Report for 'compute_y'
================================================================
* Date:           Fri Sep 20 17:22:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gesummv.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      272|      272|  0.906 us|  0.906 us|  272|  272|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_load_i01  |      270|      270|        22|          1|          1|   250|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       38|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    18|     1094|      452|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      539|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    18|     1633|      576|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_8_max_dsp_1_U2770   |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|  388|  127|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U2771   |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|  388|  127|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2765  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fpext_32ns_64_2_no_dsp_1_U2768        |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U2769        |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U2766      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U2767      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|    0|    0|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  18| 1094|  452|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_111_p2                |         +|   0|  0|  15|           8|           1|
    |ap_condition_261                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_105_p2               |      icmp|   0|  0|  15|           8|           4|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          20|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i01_1   |   9|          2|    8|         16|
    |i01_fu_42                |   9|          2|    8|         16|
    |tmp_blk_n                |   9|          2|    1|          2|
    |y_fifo_blk_n             |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv3_reg_179                      |  64|   0|   64|          0|
    |conv_reg_174                       |  64|   0|   64|          0|
    |i01_1_reg_145                      |   8|   0|    8|          0|
    |i01_fu_42                          |   8|   0|    8|          0|
    |mul4_reg_189                       |  64|   0|   64|          0|
    |mul_reg_184                        |  64|   0|   64|          0|
    |tmp_read_reg_154                   |  32|   0|   32|          0|
    |v31_reg_194                        |  32|   0|   32|          0|
    |v33_reg_199                        |  32|   0|   32|          0|
    |v34_reg_204                        |  32|   0|   32|          0|
    |y_fifo_read_reg_159                |  32|   0|   32|          0|
    |i01_1_reg_145                      |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 539|  32|  483|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|     compute_y|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|     compute_y|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|     compute_y|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|     compute_y|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|     compute_y|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|     compute_y|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|     compute_y|  return value|
|tmp_dout               |   in|   32|     ap_fifo|           tmp|       pointer|
|tmp_num_data_valid     |   in|    9|     ap_fifo|           tmp|       pointer|
|tmp_fifo_cap           |   in|    9|     ap_fifo|           tmp|       pointer|
|tmp_empty_n            |   in|    1|     ap_fifo|           tmp|       pointer|
|tmp_read               |  out|    1|     ap_fifo|           tmp|       pointer|
|y_fifo_dout            |   in|   32|     ap_fifo|        y_fifo|       pointer|
|y_fifo_num_data_valid  |   in|    9|     ap_fifo|        y_fifo|       pointer|
|y_fifo_fifo_cap        |   in|    9|     ap_fifo|        y_fifo|       pointer|
|y_fifo_empty_n         |   in|    1|     ap_fifo|        y_fifo|       pointer|
|y_fifo_read            |  out|    1|     ap_fifo|        y_fifo|       pointer|
|v38_address0           |  out|    8|   ap_memory|           v38|         array|
|v38_ce0                |  out|    1|   ap_memory|           v38|         array|
|v38_we0                |  out|    1|   ap_memory|           v38|         array|
|v38_d0                 |  out|   32|   ap_memory|           v38|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

