#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 10 20:34:51 2024
# Process ID: 14524
# Current directory: C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26884 C:\Users\Jesus.Lamas\Desktop\ECE281\ece281-lab1\thirtyoneday.xpr
# Log file: C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/vivado.log
# Journal file: C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1\vivado.jou
#-----------------------------------------------------------
start_guopopen_project C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyoneday.xpr
INFO: [Project 1-313] Project file moved from './ece281-lab1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyoneday.ip_user_files', nor could it be found using path 'C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/ece281-lab1/thirtyoneday.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'opupdate_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thirtyOneDayMonth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thirtyOneDayMonth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtyOneDayMonth
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtyOneDayMonth_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 18e549aa9d8242a2ab04ddd235a414bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thirtyOneDayMonth_tb_behav xil_defaultlib.thirtyOneDayMonth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture thirtyonedaymonth_arch of entity xil_defaultlib.thirtyOneDayMonth [thirtyonedaymonth_default]
Compiling architecture test_bench of entity xil_defaultlib.thirtyonedaymonth_tb
Built simulation snapshot thirtyOneDayMonth_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim/xsim.dir/thirtyOneDayMonth_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 10 20:50:30 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 808.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "thirtyOneDayMonth_tb_behav -key {Behavioral:sim_1:Functional:thirtyOneDayMonth_tb} -tclbatch {thirtyOneDayMonth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source thirtyOneDayMonth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: error on Apr
Time: 50 ns  Iteration: 0  Process: /thirtyOneDayMonth_tb/test_process  File: C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd
$finish called at time : 50 ns : File "C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd" Line 102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'thirtyOneDayMonth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 823.824 ; gain = 15.211
launch_runs impl_1 -jobs 4
[Sun Mar 10 20:52:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyoneday.runs/synth_1/runme.log
[Sun Mar 10 20:52:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyoneday.runs/impl_1/runme.log
save_wave_config {C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyOneDayMonth_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyOneDayMonth_tb_behav.wcfg
set_property xsim.view C:/Users/Jesus.Lamas/Desktop/ECE281/ece281-lab1/thirtyOneDayMonth_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 21:31:22 2024...
