("ref_bias_tb:/\tref_bias_tb IMP_POW_REF_BIAS adexl" (("open" (nil hierarchy "/{IMP_POW_REF_BIAS ref_bias_tb adexl }:a"))) nil)("ref_bias_tb:/\tref_bias_tb IMP_POW_REF_BIAS schematic" (("open" (nil hierarchy "/{IMP_POW_REF_BIAS ref_bias_tb schematic }:a"))) (((-2.29375 -2.825) (6.30625 1.575)) "a" "Schematics XL" 9))("current_mirror:/\tcurrent_mirror ALL_TESTS adexl_test" (("open" (nil hierarchy "/{ALL_TESTS current_mirror adexl_test }:a"))) nil)("current_mirror:/\tcurrent_mirror ALL_TESTS schematic" (("open" (nil hierarchy "/{ALL_TESTS current_mirror schematic }:a"))) (((-0.7 -1.85) (5.6375 1.38125)) "a" "Schematics" 9))("lpf_tb:/\tlpf_tb IMP_AN_LPF config" (("cfgopen" (nil hierarchy "/{IMP_AN_LPF lpf_tb config}:a"))) nil)("top_tb:/\ttop_tb IMP_TOP config_all_verilog" (("cfgopen" (nil hierarchy "/{IMP_TOP top_tb config_all_verilog}:a"))) nil)("tia:/\ttia IMP_AN_TIA verilogams" (("xtopen" (nil hierarchy "/{IMP_AN_TIA tia verilogams}:a"))) nil)("lna_gm:/\tlna_gm IMP_AN_LNA verilogams" (("xtopen" (nil hierarchy "/{IMP_AN_LNA lna_gm verilogams}:a"))) nil)("Signal_Generator_Amplifier:/\tSignal_Generator_Amplifier IMP_AN_SIGNAL_GEN_GM verilogams_bk" (("xtopen" (nil hierarchy "/{IMP_AN_SIGNAL_GEN_GM Signal_Generator_Amplifier verilogams_bk}:a"))) nil)("Signal_Generator_Amplifier:/\tSignal_Generator_Amplifier IMP_AN_SIGNAL_GEN_GM verilogams" (("xtopen" (nil hierarchy "/{IMP_AN_SIGNAL_GEN_GM Signal_Generator_Amplifier verilogams}:a"))) nil)