          0 :                            cpu     6801
          0 :                            include "mc6801.inc"
(1)       0 :                    ;;; -*- mode: asm; mode: flyspell-prog; -*-
(1)       0 :
(1)       0 :                    ;;; MC6801/MC6803
(1)       0 :                    ;;; Condition Code Register (CC)
(1)       0 : =1                 CC_CARRY      equ  %00000001   ; set to 1 if carry occurred
(1)       0 : =2                 CC_OVERFLOW   equ  %00000010   ; set to 1 if overflow occurred
(1)       0 : =4                 CC_ZERO       equ  %00000100   ; set to 1 if result is zero
(1)       0 : =8                 CC_NEGATIVE   equ  %00001000   ; set to 1 if result is negative
(1)       0 : =10                CC_IRQ        equ  %00010000   ; if 1, IRQ is masked
(1)       0 : =20                CC_HALF_CARRY equ  %00100000   ; if 1, decimal carry from least digit occurred
(1)       0 :
(1)       0 :                    ;;; Internal Register Area
(1)       0 : =0                 DDR1:   equ     $00          ; $00: Port 1 Data Direction Register
(1)       0 : =1                 DDR2:   equ     $01          ; $01: Port 2 Data Direction Register
(1)       0 : =2                 PORT1:  equ     $02          ; $02: Port 1 Data Register
(1)       0 : =3                 PORT2:  equ     $03          ; $03: Port 2 Data Register
(1)       0 : =4                 DDR3:   equ     $04          ; $04: Port 3 Data Direction Register
(1)       0 : =5                 DDR4:   equ     $05          ; $05: Port 4 Data Direction Register
(1)       0 : =6                 PORT3:  equ     $06          ; $06: Port 3 Data Register
(1)       0 : =7                 PORT4:  equ     $07          ; $07: Port 4 Data Register
(1)       0 : =8                 TCSR:   equ     $08          ; $08: Timer Control and Status Register
(1)       0 : =9                 TCNT:   equ     $09          ; $09: Timer Counter
(1)       0 : =B                 TOCR:   equ     $0B          ; $0B: Output Compare Register
(1)       0 : =D                 TCAP:   equ     $0D          ; $0D: Input Capture Register
(1)       0 : =F                 P3CSR:  equ     $0F          ; $0F: Port 3 Control and Status Register
(1)       0 : =10                RMCR:   equ     $10          ; $10: Rate and Mode Control Registers
(1)       0 : =11                TRCSR:  equ     $11          ; $11: Transmit Receive Control and Status Register
(1)       0 : =12                SCRDR:  equ     $12          ; $12: Receiver Data Register
(1)       0 : =13                SCTDR:  equ     $13          ; $13: Transmit Data Register
(1)       0 : =14                RAMCR:  equ     $14          ; $14: RAM Control Register
(1)       0 :
(1)       0 :                    ;;; Port 2 Data Register
(1)       0 : =E0                PC_gm:  equ     %11100000       ; PC group mask
(1)       0 : =5                 PC_gp:  equ     5               ; PC group position
(1)       0 : =20                PC0_bm: equ     %00100000       ; PC0
(1)       0 : =40                PC1_bm: equ     %01000000       ; PC1
(1)       0 : =80                PC2_bm: equ     %10000000       ; PC2
(1)       0 :
(1)       0 :                    ;;; Port 3 Control and Status Register
(1)       0 : =8                 P3_LATCH_bm:    equ     %00001000 ; Latch Enable
(1)       0 : =10                P3_OSS_bm:      equ     %00010000 ; Output Strobe Select
(1)       0 : =40                P3_IS3IE_bm:    equ     %01000000 ; IS3 IRQ1 Enable
(1)       0 : =80                P3_IS3F_bm:     equ     %10000000 ; IS3 Flag
(1)       0 :
(1)       0 :                    ;;; RAM Control Register
(1)       0 : =40                RAME_bm:        equ     %01000000 ; RAM Enable
(1)       0 : =80                STBY_PWR_bm:    equ     %10000000 ; Standby Power status
(1)       0 :
(1)       0 :                    ;;; Timer Control and Status Register
(1)       0 : =1                 TCSR_OLVL_bm:   equ     %00000001 ; Output Level
(1)       0 : =2                 TCSR_IEDG_bm:   equ     %00000010 ; Input Edge. 0=negative/1=positive
(1)       0 : =4                 TCSR_ETOI_bm:   equ     %00000100 ; Enable Timer Overflow Interrupt for IRQ2
(1)       0 : =8                 TCSR_EOCI_bm:   equ     %00001000 ; Enable Output Compare Interrupt for IRQ2
(1)       0 : =10                TCSR_EICI_bm:   equ     %00010000 ; Enable Input Capture Interrupt for IRQ2
(1)       0 : =20                TCSR_TOF_bm:    equ     %00100000 ; Timer Overflow Flag
(1)       0 : =40                TCSR_OCF_bm:    equ     %01000000 ; Output Compare Flag
(1)       0 : =80                TCSR_ICF_bm:    equ     %10000000 ; Input Capture Flag
(1)       0 :
(1)       0 :                    ;;; Serial Communication Interface
(1)       0 :                    ;;; Rate and Mode Control Registers
(1)       0 :                            ;; Speed Select
(1)       0 : =3                 SS_gm:          equ     %00000011 ; Group mask
(1)       0 : =0                 SS_DIV16_gc:    equ     %00000000 ; E/16
(1)       0 : =1                 SS_DIV128_gc:   equ     %00000001 ; E/128
(1)       0 : =2                 SS_DIV1024_gc:  equ     %00000010 ; E/1024
(1)       0 : =3                 SS_DIV4096_gc:  equ     %00000011 ; E/4096
(1)       0 :                            ;; Clock Control and Format Select
(1)       0 : =C                 CCFS_gm:        equ     %00001100 ; Group mask
(1)       0 : =0                 CCFS_BIPH_gc:   equ     %00000000 ; Bi-Phase
(1)       0 : =4                 CCFS_NRZ_gc:    equ     %00000100 ; NRZ
(1)       0 : =8                 CCFS_NRZO_gc:   equ     %00001000 ; NRZ P22=Clock Output
(1)       0 : =C                 CCFS_NRZI_gc:   equ     %00001100 ; NRZ P22=Clock Input
(1)       0 :                    ;;; Transmit/Receive Control and Status Register
(1)       0 : =1                 TRCSR_WU_bm:    equ     %00000001 ; Wake-up on idle line
(1)       0 : =2                 TRCSR_TE_bm:    equ     %00000010 ; Transmit Enable; if set, P24 is output
(1)       0 : =4                 TRCSR_TIE_bm:   equ     %00000100 ; Transmit Interrupt Enable for IRQ2
(1)       0 : =8                 TRCSR_RE_bm:    equ     %00001000 ; Receiver Enable; if set, P23 is input
(1)       0 : =10                TRCSR_RIE_bm:   equ     %00010000 ; Receiver Interrupt Enable for IRQ2
(1)       0 : =20                TRCSR_TDRE_bm:  equ     %00100000 ; Transmit Data Register Empty
(1)       0 : =40                TRCSR_ORFE_bm:  equ     %01000000 ; Overrun Framing Error
(1)       0 : =80                TRCSR_RDRF_bm:  equ     %10000000 ; Receive Data Register Full
(1)       0 :
(1)       0 :                    ;;; Vector
(1)       0 : =FFF0              VEC_SCI:        equ     $FFF0  ; $FFF0: SCI Interrupt (TDRE+RDRF+ORFE)
(1)       0 : =FFF2              VEC_TOF:        equ     $FFF2  ; $FFF2: Timer Overflow Interrupt
(1)       0 : =FFF4              VEC_OCF:        equ     $FFF4  ; $FFF4: Output Compare Interrupt
(1)       0 : =FFF6              VEC_ICF:        equ     $FFF6  ; $FFF6: Input Capture Interrupt
(1)       0 : =FFF8              VEC_IRQ1:       equ     $FFF8  ; $FFF8: Maskable Interrupt Request 1
(1)       0 : =FFFA              VEC_SWI:        equ     $FFFA  ; $FFFA: Software Interrupt
(1)       0 : =FFFC              VEC_NMI:        equ     $FFFC  ; $FFFC: Non Maskable Interrupt
(1)       0 : =FFFE              VEC_RESET:      equ     $FFFE  ; $FFFE: Reset
          0 :
          0 :                    ;;; MC6850 Asynchronous Communication Interface Adapter
          0 : =DF00              ACIA:   equ     $DF00
          0 :                            include "mc6850.inc"
(1)       0 :                    ;;; -*- mode: asm; mode: flyspell-prog; -*-
(1)       0 :
(1)       0 :                    ;;; MC6850
(1)       0 :                    ;;; Asynchronous Communication Interface Adapter
(1)       0 :
(1)       0 :                    ;;; Control register
(1)       0 : =DF00              ACIA_control:   equ     ACIA+0
(1)       0 :                            ;; Counter Divider Select Bits
(1)       0 : =3                 CDS_gm:         equ     %11    ; Group mask
(1)       0 : =0                 CDS_DIV1_gc:    equ     %00000000 ; /1
(1)       0 : =1                 CDS_DIV16_gc:   equ     %00000001 ; /16
(1)       0 : =2                 CDS_DIV64_gc:   equ     %00000010 ; /64
(1)       0 : =3                 CDS_RESET_gc:   equ     %00000011 ; Master Reset
(1)       0 :                            ;; Word Select Bits
(1)       0 : =1C                WSB_gm:         equ     %00011100 ; Group mask
(1)       0 : =0                 WSB_7E2_gc:     equ     %00000000 ; 7 Bits + Even Parity + 2 Stop Bits
(1)       0 : =4                 WSB_7O2_gc:     equ     %00000100 ; 7 bits + Odd Parity  + 2 Stop Bits
(1)       0 : =8                 WSB_7E1_gc:     equ     %00001000 ; 7 bits + Even Parity + 1 Stop Bits
(1)       0 : =C                 WSB_7O1_gc:     equ     %00001100 ; 7 bits + Odd Parity  + 1 Stop Bits
(1)       0 : =10                WSB_8N2_gc:     equ     %00010000 ; 8 bits + No Parity   + 2 Stop Bits
(1)       0 : =14                WSB_8N1_gc:     equ     %00010100 ; 8 bits + No Parity   + 1 Stop Bits
(1)       0 : =18                WSB_8E1_gc:     equ     %00011000 ; 8 bits + Even Parity + 1 Stop Bits
(1)       0 : =1C                WSB_8O1_gc:     equ     %00011100 ; 8 bits + Odd Parity  + 1 Stop Bits
(1)       0 :                            ;; Transmit Control Bits
(1)       0 : =60                TCB_gm:         equ     %01100000 ; Group mask
(1)       0 : =0                 TCB_DI_gc:      equ     %00000000 ; RTS=Low,  Tx Interrupt Disabled
(1)       0 : =20                TCB_EI_gc:      equ     %00100000 ; RTS=Low,  Tx Interrupt Enabled
(1)       0 : =40                TCB_RTS_gc:     equ     %01000000 ; RTS=High, Tx Interrupt Disabled
(1)       0 : =60                TCB_BREAK_gc:   equ     %01100000 ; RTS=Low,  Tx Interrupt Disabled
(1)       0 :                                                      ; Transmit Break Level
(1)       0 : =80                RIEB_bm:        equ     %10000000 ; Receive Interrupt Enable Bit mask
(1)       0 :
(1)       0 :                    ;;; Status register
(1)       0 : =DF00              ACIA_status:    equ     ACIA+0
(1)       0 : =1                 RDRF_bm:        equ     %00000001 ; Receive Data Register Full
(1)       0 : =2                 TDRE_bm:        equ     %00000010 ; Transmit Data Register Empty
(1)       0 : =4                 DCDF_bm:        equ     %00000100 ; Data Carrier Detect Flag
(1)       0 : =8                 CTSF_bm:        equ     %00001000 ; Clear To Send Flag
(1)       0 : =10                FERR_bm:        equ     %00010000 ; Frame Error Flag
(1)       0 : =20                OVRN_bm:        equ     %00100000 ; Receiver Overrun Flag
(1)       0 : =40                PERR_bm:        equ     %01000000 ; Parity Error Flag
(1)       0 : =80                IRQF_bm:        equ     %10000000 ; Interrupt Request Flag
(1)       0 :
(1)       0 :                    ;;; Data register
(1)       0 : =DF01              ACIA_data:      equ     ACIA+1          ; Data register
          0 :
       2000 :                            org     $2000
       2000 :
       2000 : =80                rx_queue_size:  equ     128
       2000 :                    rx_queue:       rmb     rx_queue_size
       2080 : =94                RX_INT_TX_NO:   equ     WSB_8N1_gc|RIEB_bm
       2080 :
       1000 :                            org     $1000
       1000 : =FFF               stack:  equ     *-1             ; MC6801's SP is post-decrement/pre-increment
       1000 :
       FFF8 :                            org     VEC_IRQ1
       FFF8 : 01 85                      fdb     isr_irq
       FFFA :
       FFFA :                            org     VEC_SWI
       FFFA : FF FA                      fdb     VEC_SWI         ; for halt to system
       FFFC :
       FFFE :                            org     VEC_RESET
       FFFE : 01 00                      fdb     initialize
      10000 :
        100 :                            org     $0100
        100 :                    initialize:
        100 : 8E 0F FF                   lds     #stack
        103 : CE 20 00                   ldx     #rx_queue
        106 : C6 80                      ldab    #rx_queue_size
        108 : BD 01 3E                   jsr     queue_init
        10B :                            ;; initialize ACIA
        10B : 86 03                      ldaa    #CDS_RESET_gc   ; Master reset
        10D : B7 DF 00                   staa    ACIA_control
        110 : 86 94                      ldaa    #RX_INT_TX_NO
        112 : B7 DF 00                   staa    ACIA_control
        115 : 0E                         cli                     ; Enable IRQ
        116 : CE 20 00                   ldx     #rx_queue
        119 : 20 01                      bra     loop
        11B :
        11B :                    wait:
        11B : 3E                         wai
        11C :                    loop:
        11C : 0F                         sei                     ; Disable IRQ
        11D : BD 01 69                   jsr     queue_remove
        120 : 0E                         cli                     ; Enable IRQ
        121 : 24 F8                      bcc     wait
        123 : 4D                         tsta
        124 : 27 0C                      beq     halt_to_system
        126 : 8D 0B                      bsr     putchar
        128 : 81 0D                      cmpa    #$0D
        12A : 26 F0                      bne     loop
        12C : 86 0A                      ldaa    #$0A
        12E : 8D 03                      bsr     putchar
        130 : 20 EA                      bra     loop
        132 :                    halt_to_system:
        132 : 3F                         swi                     ; halt_to_system
        133 :
        133 :                    putchar:
        133 : F6 DF 00                   ldab    ACIA_status
        136 : C5 02                      bitb    #TDRE_bm
        138 : 27 F9                      beq     putchar
        13A : B7 DF 01                   staa    ACIA_data
        13D : 39                         rts
        13E :
        13E :                            include "queue.inc"
(1)     13E :                    ;;; [queue] queue structure
(1)     13E : =0                 queue_len:      equ     0       ; queue length
(1)     13E : =1                 queue_size:     equ     1       ; buffer size
(1)     13E : =2                 queue_put:      equ     2       ; queue put index
(1)     13E : =3                 queue_get:      equ     3       ; queue get index
(1)     13E : =4                 queue_buf:      equ     4       ; buffer start offset
(1)     13E :
(1)     13E :                    ;;; [queue] Initialize queue
(1)     13E :                    ;;; @param X queue work space pointer
(1)     13E :                    ;;; @param B queue work space size
(1)     13E :                    ;;; @clobber B
(1)     13E :                    queue_init:
(1)     13E : 37                         pshb
(1)     13F : 3C                         pshx
(1)     140 :                    queue_init_loop:
(1)     140 : 6F 00                      clr     0,x
(1)     142 : 08                         inx
(1)     143 : 5A                         decb
(1)     144 : 26 FA                      bne     queue_init_loop
(1)     146 : 38                         pulx
(1)     147 : 33                         pulb
(1)     148 : C0 04                      subb    #queue_buf
(1)     14A : E7 01                      stab    queue_size,x
(1)     14C : 39                         rts
(1)     14D :
(1)     14D :                    ;;; [queue] Add an element to queue
(1)     14D :                    ;;; @param X queue work space pointer
(1)     14D :                    ;;; @param A an element
(1)     14D :                    ;;; @return CC.C 0 if queue is full
(1)     14D :                    queue_add:
(1)     14D : 37                 	pshb
(1)     14E : E6 00                      ldab    queue_len,x
(1)     150 : E1 01                      cmpb    queue_size,x
(1)     152 : 24 13                      bhs     queue_add_return ; carry is cleared
(1)     154 : E6 02                      ldab    queue_put,x     ; 8 bits offset
(1)     156 : 3C                         pshx
(1)     157 : 3A                         abx                     ; X+=B
(1)     158 : A7 04                      staa    queue_buf,x     ; store an element
(1)     15A : 38                         pulx
(1)     15B : 6C 00                      inc     queue_len,x
(1)     15D : 5C                         incb
(1)     15E : E7 02                      stab    queue_put,x
(1)     160 : E1 01                      cmpb    queue_size,x
(1)     162 : 25 03                      blo     queue_add_return ; carry is set
(1)     164 : 6F 02                      clr     queue_put,x
(1)     166 : 0D                         sec                     ; set carry
(1)     167 :                    queue_add_return:
(1)     167 : 33                 	pulb
(1)     168 : 39                         rts
(1)     169 :
(1)     169 :                    ;;; [queue] Remove an element from queue
(1)     169 :                    ;;; @param X queue work space pointer
(1)     169 :                    ;;; @return A an element
(1)     169 :                    ;;; @return CC.C 0 if queue is empty
(1)     169 :                    queue_remove:
(1)     169 : 6D 00                      tst     queue_len,x
(1)     16B : 26 02                      bne     queue_remove_elem
(1)     16D : 0C                         clc                     ; clear carry
(1)     16E : 39                         rts
(1)     16F :                    queue_remove_elem
(1)     16F : 37                 	pshb
(1)     170 : E6 03                      ldab    queue_get,x     ; 8 bits offset
(1)     172 : 3C                         pshx
(1)     173 : 3A                         abx                     ; X+=B
(1)     174 : A6 04                      ldaa    queue_buf,x     ; read an element
(1)     176 : 38                         pulx
(1)     177 : 6A 00                      dec     queue_len,x
(1)     179 : 5C                         incb
(1)     17A : E7 03                      stab    queue_get,x
(1)     17C : E1 01                      cmpb    queue_size,x
(1)     17E : 25 03                      blo     queue_remove_return ; carry is set
(1)     180 : 6F 03                      clr     queue_get,x
(1)     182 : 0D                         sec                     ; set carry
(1)     183 :                    queue_remove_return:
(1)     183 : 33                         pulb
(1)     184 : 39                         rts
(1)     185 :
(1)     185 :                    ;;; Local Variables:
(1)     185 :                    ;;; mode: asm
(1)     185 :                    ;;; End:
(1)     185 :                    ;;; vim: set ft=asm et ts=4 sw=4:
        185 :
        185 :                    isr_irq:
        185 : F6 DF 00                   ldab    ACIA_status
        188 : C5 80                      bitb    #IRQF_bm
        18A : 27 0D                      beq     isr_irq_return
        18C :                    isr_irq_receive:
        18C : C5 01                      bitb    #RDRF_bm
        18E : 27 09                      beq     isr_irq_return
        190 : B6 DF 01                   ldaa    ACIA_data
        193 : CE 20 00                   ldx     #rx_queue
        196 : BD 01 4D                   jsr     queue_add
        199 :                    isr_irq_return:
        199 : 3B                         rti
