# Unconnected Output Ports
# Format: instance_name.port_name
# Generated by Verilog Wrapper Generator

cpu_core.read_enable
cpu_core.write_enable
