
LW3_Timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000360  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000538  08000540  00010540  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000538  08000538  00010540  2**0
                  CONTENTS
  4 .ARM          00000000  08000538  08000538  00010540  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000538  08000540  00010540  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000538  08000538  00010538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800053c  0800053c  0001053c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010540  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmsram      00000000  10000000  10000000  00010540  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010540  2**0
                  CONTENTS, READONLY
 13 .debug_info   000017dd  00000000  00000000  00010570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000368  00000000  00000000  00011d4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000f0  00000000  00000000  000120b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000000d8  00000000  00000000  000121a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b167  00000000  00000000  00012280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000ae5  00000000  00000000  0002d3e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f3d7  00000000  00000000  0002decc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000cd2a3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000002fc  00000000  00000000  000cd2f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000000 	.word	0x20000000
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08000520 	.word	0x08000520

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000004 	.word	0x20000004
 8000214:	08000520 	.word	0x08000520

08000218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000226:	2b00      	cmp	r3, #0
 8000228:	db0b      	blt.n	8000242 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800022a:	79fb      	ldrb	r3, [r7, #7]
 800022c:	f003 021f 	and.w	r2, r3, #31
 8000230:	4907      	ldr	r1, [pc, #28]	; (8000250 <__NVIC_EnableIRQ+0x38>)
 8000232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000236:	095b      	lsrs	r3, r3, #5
 8000238:	2001      	movs	r0, #1
 800023a:	fa00 f202 	lsl.w	r2, r0, r2
 800023e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000242:	bf00      	nop
 8000244:	370c      	adds	r7, #12
 8000246:	46bd      	mov	sp, r7
 8000248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop
 8000250:	e000e100 	.word	0xe000e100

08000254 <main>:

uint32_t interrupt_counter = 1; //для задания 3 и творческих заданий 1, 2 и A
int8_t duty_cycle = 0; //для творческого задания 2

int main(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
#elif TASK == 4
	cr_task_1();
#elif TASK == 5
	cr_task_2();
#elif TASK == 6
	cr_task_3();
 8000258:	f000 f86e 	bl	8000338 <cr_task_3>
 800025c:	2300      	movs	r3, #0
#elif TASK == 7
	cr_task_A();
#endif

}
 800025e:	4618      	mov	r0, r3
 8000260:	bd80      	pop	{r7, pc}

08000262 <TIM2_IRQHandler>:

void TIM2_IRQHandler (void)
{
 8000262:	b480      	push	{r7}
 8000264:	af00      	add	r7, sp, #0
#elif TASK == 4
	cr_task_1_timer();
#elif TASK == 5
	cr_task_2_timer();
#endif
}
 8000266:	bf00      	nop
 8000268:	46bd      	mov	sp, r7
 800026a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026e:	4770      	bx	lr

08000270 <TIM3_IRQHandler>:

void TIM3_IRQHandler (void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
#if TASK == 3
	task_3_timer();
#elif TASK == 6
	cr_task_3_timer();
 8000274:	f000 f8e2 	bl	800043c <cr_task_3_timer>
#elif TASK == 7
	cr_task_A_timer();
#endif
}
 8000278:	bf00      	nop
 800027a:	bd80      	pop	{r7, pc}

0800027c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler()
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
#if TASK == 5
	cr_task_2_interrupt();
#endif
}
 8000280:	bf00      	nop
 8000282:	46bd      	mov	sp, r7
 8000284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000288:	4770      	bx	lr
	...

0800028c <setup_clock>:

void setup_clock()
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
    FLASH->ACR &= ~FLASH_ACR_LATENCY_Msk;
 8000290:	4b25      	ldr	r3, [pc, #148]	; (8000328 <setup_clock+0x9c>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a24      	ldr	r2, [pc, #144]	; (8000328 <setup_clock+0x9c>)
 8000296:	f023 030f 	bic.w	r3, r3, #15
 800029a:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= FLASH_ACR_LATENCY_2WS;
 800029c:	4b22      	ldr	r3, [pc, #136]	; (8000328 <setup_clock+0x9c>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a21      	ldr	r2, [pc, #132]	; (8000328 <setup_clock+0x9c>)
 80002a2:	f043 0302 	orr.w	r3, r3, #2
 80002a6:	6013      	str	r3, [r2, #0]

    RCC->CR |= RCC_CR_HSEON;
 80002a8:	4b20      	ldr	r3, [pc, #128]	; (800032c <setup_clock+0xa0>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a1f      	ldr	r2, [pc, #124]	; (800032c <setup_clock+0xa0>)
 80002ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002b2:	6013      	str	r3, [r2, #0]

    while ((RCC->CR & RCC_CR_HSERDY) != RCC_CR_HSERDY) {}
 80002b4:	bf00      	nop
 80002b6:	4b1d      	ldr	r3, [pc, #116]	; (800032c <setup_clock+0xa0>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80002c2:	d1f8      	bne.n	80002b6 <setup_clock+0x2a>

    RCC->PLLCFGR&=~(RCC_PLLCFGR_PLLR_Msk | RCC_PLLCFGR_PLLM_Msk | RCC_PLLCFGR_PLLN_Msk);
 80002c4:	4b19      	ldr	r3, [pc, #100]	; (800032c <setup_clock+0xa0>)
 80002c6:	68da      	ldr	r2, [r3, #12]
 80002c8:	4918      	ldr	r1, [pc, #96]	; (800032c <setup_clock+0xa0>)
 80002ca:	4b19      	ldr	r3, [pc, #100]	; (8000330 <setup_clock+0xa4>)
 80002cc:	4013      	ands	r3, r2
 80002ce:	60cb      	str	r3, [r1, #12]

    RCC->PLLCFGR |= 2 << RCC_PLLCFGR_PLLR_Pos // Установка делителя R
 80002d0:	4b16      	ldr	r3, [pc, #88]	; (800032c <setup_clock+0xa0>)
 80002d2:	68da      	ldr	r2, [r3, #12]
 80002d4:	4915      	ldr	r1, [pc, #84]	; (800032c <setup_clock+0xa0>)
 80002d6:	4b17      	ldr	r3, [pc, #92]	; (8000334 <setup_clock+0xa8>)
 80002d8:	4313      	orrs	r3, r2
 80002da:	60cb      	str	r3, [r1, #12]
                    | RCC_PLLCFGR_PLLREN    // Включение R делителя PLL
                    | 15 << RCC_PLLCFGR_PLLN_Pos // Установка умножителя N
                    | 0 << RCC_PLLCFGR_PLLM_Pos // Установка делителя M
                    | RCC_PLLCFGR_PLLSRC_HSE; // HSE - источник сигнала для PLL

    RCC->CR |= RCC_CR_PLLON;
 80002dc:	4b13      	ldr	r3, [pc, #76]	; (800032c <setup_clock+0xa0>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4a12      	ldr	r2, [pc, #72]	; (800032c <setup_clock+0xa0>)
 80002e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002e6:	6013      	str	r3, [r2, #0]

    while ((RCC->CR & RCC_CR_PLLRDY) != RCC_CR_PLLRDY){}
 80002e8:	bf00      	nop
 80002ea:	4b10      	ldr	r3, [pc, #64]	; (800032c <setup_clock+0xa0>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80002f6:	d1f8      	bne.n	80002ea <setup_clock+0x5e>

    RCC->CFGR |= RCC_CFGR_SW_Msk;
 80002f8:	4b0c      	ldr	r3, [pc, #48]	; (800032c <setup_clock+0xa0>)
 80002fa:	689b      	ldr	r3, [r3, #8]
 80002fc:	4a0b      	ldr	r2, [pc, #44]	; (800032c <setup_clock+0xa0>)
 80002fe:	f043 0303 	orr.w	r3, r3, #3
 8000302:	6093      	str	r3, [r2, #8]
    RCC->CFGR &= ~(RCC_CFGR_SW_Msk ^ RCC_CFGR_SW_PLL);
 8000304:	4b09      	ldr	r3, [pc, #36]	; (800032c <setup_clock+0xa0>)
 8000306:	4a09      	ldr	r2, [pc, #36]	; (800032c <setup_clock+0xa0>)
 8000308:	689b      	ldr	r3, [r3, #8]
 800030a:	6093      	str	r3, [r2, #8]

    while ((RCC->CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL){}
 800030c:	bf00      	nop
 800030e:	4b07      	ldr	r3, [pc, #28]	; (800032c <setup_clock+0xa0>)
 8000310:	689b      	ldr	r3, [r3, #8]
 8000312:	f003 030c 	and.w	r3, r3, #12
 8000316:	2b0c      	cmp	r3, #12
 8000318:	d1f9      	bne.n	800030e <setup_clock+0x82>
}
 800031a:	bf00      	nop
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	40022000 	.word	0x40022000
 800032c:	40021000 	.word	0x40021000
 8000330:	f9ff800f 	.word	0xf9ff800f
 8000334:	05000f03 	.word	0x05000f03

08000338 <cr_task_3>:

    TIM2->SR &= ~ TIM_SR_UIF;
}

void cr_task_3()
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
	setup_clock();
 800033c:	f7ff ffa6 	bl	800028c <setup_clock>

    RCC->AHB2ENR |= RCC_AHB2ENR_GPIODEN;
 8000340:	4b3a      	ldr	r3, [pc, #232]	; (800042c <cr_task_3+0xf4>)
 8000342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000344:	4a39      	ldr	r2, [pc, #228]	; (800042c <cr_task_3+0xf4>)
 8000346:	f043 0308 	orr.w	r3, r3, #8
 800034a:	64d3      	str	r3, [r2, #76]	; 0x4c
    RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN | RCC_APB1ENR1_TIM3EN;
 800034c:	4b37      	ldr	r3, [pc, #220]	; (800042c <cr_task_3+0xf4>)
 800034e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000350:	4a36      	ldr	r2, [pc, #216]	; (800042c <cr_task_3+0xf4>)
 8000352:	f043 0303 	orr.w	r3, r3, #3
 8000356:	6593      	str	r3, [r2, #88]	; 0x58

    GPIOD->MODER &= ~( GPIO_MODER_MODE3_Msk);
 8000358:	4b35      	ldr	r3, [pc, #212]	; (8000430 <cr_task_3+0xf8>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	4a34      	ldr	r2, [pc, #208]	; (8000430 <cr_task_3+0xf8>)
 800035e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000362:	6013      	str	r3, [r2, #0]
    GPIOD->MODER |= 2 <<  GPIO_MODER_MODE3_Pos;
 8000364:	4b32      	ldr	r3, [pc, #200]	; (8000430 <cr_task_3+0xf8>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	4a31      	ldr	r2, [pc, #196]	; (8000430 <cr_task_3+0xf8>)
 800036a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800036e:	6013      	str	r3, [r2, #0]

    GPIOD->AFR[0] |= 2 << GPIO_AFRL_AFSEL3_Pos;
 8000370:	4b2f      	ldr	r3, [pc, #188]	; (8000430 <cr_task_3+0xf8>)
 8000372:	6a1b      	ldr	r3, [r3, #32]
 8000374:	4a2e      	ldr	r2, [pc, #184]	; (8000430 <cr_task_3+0xf8>)
 8000376:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800037a:	6213      	str	r3, [r2, #32]

    TIM3->PSC = 19999;
 800037c:	4b2d      	ldr	r3, [pc, #180]	; (8000434 <cr_task_3+0xfc>)
 800037e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000382:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = 1500;
 8000384:	4b2b      	ldr	r3, [pc, #172]	; (8000434 <cr_task_3+0xfc>)
 8000386:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800038a:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM3->DIER |= TIM_DIER_UIE; // Разрешение прерывания по переполнению
 800038c:	4b29      	ldr	r3, [pc, #164]	; (8000434 <cr_task_3+0xfc>)
 800038e:	68db      	ldr	r3, [r3, #12]
 8000390:	4a28      	ldr	r2, [pc, #160]	; (8000434 <cr_task_3+0xfc>)
 8000392:	f043 0301 	orr.w	r3, r3, #1
 8000396:	60d3      	str	r3, [r2, #12]
    TIM3->CR1 |= TIM_CR1_CEN; // Включение таймера
 8000398:	4b26      	ldr	r3, [pc, #152]	; (8000434 <cr_task_3+0xfc>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a25      	ldr	r2, [pc, #148]	; (8000434 <cr_task_3+0xfc>)
 800039e:	f043 0301 	orr.w	r3, r3, #1
 80003a2:	6013      	str	r3, [r2, #0]
    NVIC_EnableIRQ (TIM3_IRQn);
 80003a4:	201d      	movs	r0, #29
 80003a6:	f7ff ff37 	bl	8000218 <__NVIC_EnableIRQ>

    TIM2->PSC = 0;
 80003aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003ae:	2200      	movs	r2, #0
 80003b0:	629a      	str	r2, [r3, #40]	; 0x28
    TIM2->ARR = 127;
 80003b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003b6:	227f      	movs	r2, #127	; 0x7f
 80003b8:	62da      	str	r2, [r3, #44]	; 0x2c
    // Настроить таймер в режим ШИМ
    TIM2->CCMR1 |=  TIM_CCMR1_OC1PE | 6 << TIM_CCMR1_OC1M_Pos;
 80003ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003c4:	f043 0368 	orr.w	r3, r3, #104	; 0x68
 80003c8:	6193      	str	r3, [r2, #24]
    TIM2->CCER |= TIM_CCER_CC1E; // включить канал 1
 80003ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003ce:	6a1b      	ldr	r3, [r3, #32]
 80003d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003d4:	f043 0301 	orr.w	r3, r3, #1
 80003d8:	6213      	str	r3, [r2, #32]
    TIM2->CR1 |= TIM_CR1_ARPE;  // Разрешить автоматическую перегрузку счетчика
 80003da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003e8:	6013      	str	r3, [r2, #0]
    TIM2->CR1 |= TIM_CR1_CEN; // Включить таймер
 80003ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003f4:	f043 0301 	orr.w	r3, r3, #1
 80003f8:	6013      	str	r3, [r2, #0]
    TIM2->CCR1 = abs(duty_cycle);
 80003fa:	4b0f      	ldr	r3, [pc, #60]	; (8000438 <cr_task_3+0x100>)
 80003fc:	f993 3000 	ldrsb.w	r3, [r3]
 8000400:	2b00      	cmp	r3, #0
 8000402:	bfb8      	it	lt
 8000404:	425b      	neglt	r3, r3
 8000406:	b2da      	uxtb	r2, r3
 8000408:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800040c:	635a      	str	r2, [r3, #52]	; 0x34

    TIM3->PSC = 19999; // Предделитель = 19999
 800040e:	4b09      	ldr	r3, [pc, #36]	; (8000434 <cr_task_3+0xfc>)
 8000410:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000414:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = 25;
 8000416:	4b07      	ldr	r3, [pc, #28]	; (8000434 <cr_task_3+0xfc>)
 8000418:	2219      	movs	r2, #25
 800041a:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM3->CR1 |= TIM_CR1_CEN;
 800041c:	4b05      	ldr	r3, [pc, #20]	; (8000434 <cr_task_3+0xfc>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a04      	ldr	r2, [pc, #16]	; (8000434 <cr_task_3+0xfc>)
 8000422:	f043 0301 	orr.w	r3, r3, #1
 8000426:	6013      	str	r3, [r2, #0]

	while(1)
 8000428:	e7fe      	b.n	8000428 <cr_task_3+0xf0>
 800042a:	bf00      	nop
 800042c:	40021000 	.word	0x40021000
 8000430:	48000c00 	.word	0x48000c00
 8000434:	40000400 	.word	0x40000400
 8000438:	2000001c 	.word	0x2000001c

0800043c <cr_task_3_timer>:

	}
}

void cr_task_3_timer()
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
	duty_cycle++;
 8000440:	4b0e      	ldr	r3, [pc, #56]	; (800047c <cr_task_3_timer+0x40>)
 8000442:	f993 3000 	ldrsb.w	r3, [r3]
 8000446:	b2db      	uxtb	r3, r3
 8000448:	3301      	adds	r3, #1
 800044a:	b2db      	uxtb	r3, r3
 800044c:	b25a      	sxtb	r2, r3
 800044e:	4b0b      	ldr	r3, [pc, #44]	; (800047c <cr_task_3_timer+0x40>)
 8000450:	701a      	strb	r2, [r3, #0]

	TIM2->CCR1 = abs(duty_cycle);
 8000452:	4b0a      	ldr	r3, [pc, #40]	; (800047c <cr_task_3_timer+0x40>)
 8000454:	f993 3000 	ldrsb.w	r3, [r3]
 8000458:	2b00      	cmp	r3, #0
 800045a:	bfb8      	it	lt
 800045c:	425b      	neglt	r3, r3
 800045e:	b2da      	uxtb	r2, r3
 8000460:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000464:	635a      	str	r2, [r3, #52]	; 0x34

    TIM3->SR &= ~ TIM_SR_UIF;
 8000466:	4b06      	ldr	r3, [pc, #24]	; (8000480 <cr_task_3_timer+0x44>)
 8000468:	691b      	ldr	r3, [r3, #16]
 800046a:	4a05      	ldr	r2, [pc, #20]	; (8000480 <cr_task_3_timer+0x44>)
 800046c:	f023 0301 	bic.w	r3, r3, #1
 8000470:	6113      	str	r3, [r2, #16]
}
 8000472:	bf00      	nop
 8000474:	46bd      	mov	sp, r7
 8000476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047a:	4770      	bx	lr
 800047c:	2000001c 	.word	0x2000001c
 8000480:	40000400 	.word	0x40000400

08000484 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000484:	480d      	ldr	r0, [pc, #52]	; (80004bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000486:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000488:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800048c:	480c      	ldr	r0, [pc, #48]	; (80004c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800048e:	490d      	ldr	r1, [pc, #52]	; (80004c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000490:	4a0d      	ldr	r2, [pc, #52]	; (80004c8 <LoopForever+0xe>)
  movs r3, #0
 8000492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000494:	e002      	b.n	800049c <LoopCopyDataInit>

08000496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800049a:	3304      	adds	r3, #4

0800049c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800049c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800049e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004a0:	d3f9      	bcc.n	8000496 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004a2:	4a0a      	ldr	r2, [pc, #40]	; (80004cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80004a4:	4c0a      	ldr	r4, [pc, #40]	; (80004d0 <LoopForever+0x16>)
  movs r3, #0
 80004a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004a8:	e001      	b.n	80004ae <LoopFillZerobss>

080004aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004ac:	3204      	adds	r2, #4

080004ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004b0:	d3fb      	bcc.n	80004aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004b2:	f000 f811 	bl	80004d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004b6:	f7ff fecd 	bl	8000254 <main>

080004ba <LoopForever>:

LoopForever:
    b LoopForever
 80004ba:	e7fe      	b.n	80004ba <LoopForever>
  ldr   r0, =_estack
 80004bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80004c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004c4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80004c8:	08000540 	.word	0x08000540
  ldr r2, =_sbss
 80004cc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004d0:	20000020 	.word	0x20000020

080004d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004d4:	e7fe      	b.n	80004d4 <ADC1_2_IRQHandler>
	...

080004d8 <__libc_init_array>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	4d0d      	ldr	r5, [pc, #52]	; (8000510 <__libc_init_array+0x38>)
 80004dc:	4c0d      	ldr	r4, [pc, #52]	; (8000514 <__libc_init_array+0x3c>)
 80004de:	1b64      	subs	r4, r4, r5
 80004e0:	10a4      	asrs	r4, r4, #2
 80004e2:	2600      	movs	r6, #0
 80004e4:	42a6      	cmp	r6, r4
 80004e6:	d109      	bne.n	80004fc <__libc_init_array+0x24>
 80004e8:	4d0b      	ldr	r5, [pc, #44]	; (8000518 <__libc_init_array+0x40>)
 80004ea:	4c0c      	ldr	r4, [pc, #48]	; (800051c <__libc_init_array+0x44>)
 80004ec:	f000 f818 	bl	8000520 <_init>
 80004f0:	1b64      	subs	r4, r4, r5
 80004f2:	10a4      	asrs	r4, r4, #2
 80004f4:	2600      	movs	r6, #0
 80004f6:	42a6      	cmp	r6, r4
 80004f8:	d105      	bne.n	8000506 <__libc_init_array+0x2e>
 80004fa:	bd70      	pop	{r4, r5, r6, pc}
 80004fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000500:	4798      	blx	r3
 8000502:	3601      	adds	r6, #1
 8000504:	e7ee      	b.n	80004e4 <__libc_init_array+0xc>
 8000506:	f855 3b04 	ldr.w	r3, [r5], #4
 800050a:	4798      	blx	r3
 800050c:	3601      	adds	r6, #1
 800050e:	e7f2      	b.n	80004f6 <__libc_init_array+0x1e>
 8000510:	08000538 	.word	0x08000538
 8000514:	08000538 	.word	0x08000538
 8000518:	08000538 	.word	0x08000538
 800051c:	0800053c 	.word	0x0800053c

08000520 <_init>:
 8000520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000522:	bf00      	nop
 8000524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000526:	bc08      	pop	{r3}
 8000528:	469e      	mov	lr, r3
 800052a:	4770      	bx	lr

0800052c <_fini>:
 800052c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800052e:	bf00      	nop
 8000530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000532:	bc08      	pop	{r3}
 8000534:	469e      	mov	lr, r3
 8000536:	4770      	bx	lr
