<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: minimal * operator simulation test (without result verification)
rc: 10 (means success: 0)
should_fail: 0
tags: 11.4.3
incdirs: /tmpfs/src/github/sv-tests/tests/generated/operators_sim
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../../tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv</a>
defines: 
time_elapsed: 0.380s
ram usage: 28136 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_2_eewcs/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/generated/operators_sim <a href="../../../../tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv.html#l-7" target="file-frame">tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv.html#l-7" target="file-frame">tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv:7</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv.html#l-7" target="file-frame">tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv:7</a>: Implicit port type (wire) for &#34;c&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv.html#l-7" target="file-frame">tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:14
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:15, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:16
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:17
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:18
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:19
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:20, file:<a href="../../../../tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv</a>, line:7, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiPort:
  \_port: (a), id:21, line:7
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:25
      |vpiActual:
      \_logic_net: (a), id:24, line:7
        |vpiName:a
        |vpiFullName:work@top.a
  |vpiPort:
  \_port: (b), id:22, line:7
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:27
      |vpiActual:
      \_logic_net: (b), id:26, line:7
        |vpiName:b
        |vpiFullName:work@top.b
  |vpiPort:
  \_port: (c), id:23, line:7
    |vpiName:c
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:29
      |vpiActual:
      \_logic_net: (c), id:28, line:7
        |vpiName:c
        |vpiFullName:work@top.c
  |vpiContAssign:
  \_cont_assign: , id:4, line:8
    |vpiRhs:
    \_operation: , id:2, line:8
      |vpiOpType:25
      |vpiOperand:
      \_ref_obj: (a), id:1, line:8
        |vpiName:a
        |vpiFullName:work@top.a
      |vpiOperand:
      \_ref_obj: (b), id:3, line:8
        |vpiName:b
        |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: (c), id:0, line:8
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_net: (c), id:28, line:7
  |vpiNet:
  \_logic_net: (a), id:24, line:7
  |vpiNet:
  \_logic_net: (b), id:26, line:7
  |vpiNet:
  \_logic_net: (c), id:28, line:7
|uhdmtopModules:
\_module: work@top (work@top), id:30, file:<a href="../../../../tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv.html" target="file-frame">tests/generated/operators_sim/11.4.3--simple_mul_operator_sim.sv</a>, line:7
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (a), id:5, line:7, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:11
      |vpiActual:
      \_logic_net: (a), id:8, line:7, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
  |vpiPort:
  \_port: (b), id:6, line:7, parent:work@top
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:12
      |vpiActual:
      \_logic_net: (b), id:9, line:7, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
  |vpiPort:
  \_port: (c), id:7, line:7, parent:work@top
    |vpiName:c
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:13
      |vpiActual:
      \_logic_net: (c), id:10, line:7, parent:work@top
        |vpiName:c
        |vpiFullName:work@top.c
  |vpiNet:
  \_logic_net: (a), id:8, line:7, parent:work@top
  |vpiNet:
  \_logic_net: (b), id:9, line:7, parent:work@top
  |vpiNet:
  \_logic_net: (c), id:10, line:7, parent:work@top

Object: work_top of type 32 @ 7
Object:  of type 8 @ 8
Object:  of type 39 @ 8
%Error: 	! Encountered unhandled operation: 25
Object: c of type 608 @ 8
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 7
Object: a of type 44 @ 7
Object: b of type 44 @ 7
Object: c of type 44 @ 7
Object: a of type 36 @ 7
Object: b of type 36 @ 7
Object: c of type 36 @ 7
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>