// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="test,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.599375,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=572,HLS_SYN_DSP=18,HLS_SYN_FF=3711,HLS_SYN_LUT=7311,HLS_VERSION=2019_2_1}" *)

module test (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        hcl_rdv3_V_address0,
        hcl_rdv3_V_ce0,
        hcl_rdv3_V_q0,
        hcl_trainLabels_V_address0,
        hcl_trainLabels_V_ce0,
        hcl_trainLabels_V_q0,
        hcl_in_train_V_address0,
        hcl_in_train_V_ce0,
        hcl_in_train_V_q0,
        hcl_in_test_V_address0,
        hcl_in_test_V_ce0,
        hcl_in_test_V_q0,
        hcl_testLabels_V_address0,
        hcl_testLabels_V_ce0,
        hcl_testLabels_V_we0,
        hcl_testLabels_V_d0,
        hcl_testLabels_V_q0,
        hcl_testLabels_V_address1,
        hcl_testLabels_V_ce1,
        hcl_testLabels_V_we1,
        hcl_testLabels_V_d1,
        hcl_testLabels_V_q1,
        hcl_epoch_V
);

parameter    ap_ST_fsm_state1 = 119'd1;
parameter    ap_ST_fsm_state2 = 119'd2;
parameter    ap_ST_fsm_state3 = 119'd4;
parameter    ap_ST_fsm_state4 = 119'd8;
parameter    ap_ST_fsm_state5 = 119'd16;
parameter    ap_ST_fsm_state6 = 119'd32;
parameter    ap_ST_fsm_state7 = 119'd64;
parameter    ap_ST_fsm_state8 = 119'd128;
parameter    ap_ST_fsm_state9 = 119'd256;
parameter    ap_ST_fsm_state10 = 119'd512;
parameter    ap_ST_fsm_state11 = 119'd1024;
parameter    ap_ST_fsm_state12 = 119'd2048;
parameter    ap_ST_fsm_state13 = 119'd4096;
parameter    ap_ST_fsm_state14 = 119'd8192;
parameter    ap_ST_fsm_state15 = 119'd16384;
parameter    ap_ST_fsm_state16 = 119'd32768;
parameter    ap_ST_fsm_state17 = 119'd65536;
parameter    ap_ST_fsm_state18 = 119'd131072;
parameter    ap_ST_fsm_state19 = 119'd262144;
parameter    ap_ST_fsm_state20 = 119'd524288;
parameter    ap_ST_fsm_state21 = 119'd1048576;
parameter    ap_ST_fsm_state22 = 119'd2097152;
parameter    ap_ST_fsm_state23 = 119'd4194304;
parameter    ap_ST_fsm_state24 = 119'd8388608;
parameter    ap_ST_fsm_state25 = 119'd16777216;
parameter    ap_ST_fsm_state26 = 119'd33554432;
parameter    ap_ST_fsm_state27 = 119'd67108864;
parameter    ap_ST_fsm_state28 = 119'd134217728;
parameter    ap_ST_fsm_state29 = 119'd268435456;
parameter    ap_ST_fsm_state30 = 119'd536870912;
parameter    ap_ST_fsm_state31 = 119'd1073741824;
parameter    ap_ST_fsm_state32 = 119'd2147483648;
parameter    ap_ST_fsm_state33 = 119'd4294967296;
parameter    ap_ST_fsm_state34 = 119'd8589934592;
parameter    ap_ST_fsm_state35 = 119'd17179869184;
parameter    ap_ST_fsm_state36 = 119'd34359738368;
parameter    ap_ST_fsm_state37 = 119'd68719476736;
parameter    ap_ST_fsm_state38 = 119'd137438953472;
parameter    ap_ST_fsm_state39 = 119'd274877906944;
parameter    ap_ST_fsm_state40 = 119'd549755813888;
parameter    ap_ST_fsm_state41 = 119'd1099511627776;
parameter    ap_ST_fsm_state42 = 119'd2199023255552;
parameter    ap_ST_fsm_state43 = 119'd4398046511104;
parameter    ap_ST_fsm_state44 = 119'd8796093022208;
parameter    ap_ST_fsm_state45 = 119'd17592186044416;
parameter    ap_ST_fsm_state46 = 119'd35184372088832;
parameter    ap_ST_fsm_state47 = 119'd70368744177664;
parameter    ap_ST_fsm_state48 = 119'd140737488355328;
parameter    ap_ST_fsm_state49 = 119'd281474976710656;
parameter    ap_ST_fsm_state50 = 119'd562949953421312;
parameter    ap_ST_fsm_state51 = 119'd1125899906842624;
parameter    ap_ST_fsm_state52 = 119'd2251799813685248;
parameter    ap_ST_fsm_state53 = 119'd4503599627370496;
parameter    ap_ST_fsm_state54 = 119'd9007199254740992;
parameter    ap_ST_fsm_state55 = 119'd18014398509481984;
parameter    ap_ST_fsm_state56 = 119'd36028797018963968;
parameter    ap_ST_fsm_state57 = 119'd72057594037927936;
parameter    ap_ST_fsm_state58 = 119'd144115188075855872;
parameter    ap_ST_fsm_state59 = 119'd288230376151711744;
parameter    ap_ST_fsm_state60 = 119'd576460752303423488;
parameter    ap_ST_fsm_state61 = 119'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 119'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 119'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 119'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 119'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 119'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 119'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 119'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 119'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 119'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 119'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 119'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 119'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 119'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 119'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 119'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 119'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 119'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 119'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 119'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 119'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 119'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 119'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 119'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 119'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 119'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 119'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 119'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 119'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 119'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 119'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 119'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 119'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 119'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 119'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 119'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 119'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 119'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 119'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 119'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 119'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 119'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 119'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 119'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 119'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 119'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 119'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 119'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 119'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 119'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 119'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 119'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 119'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 119'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 119'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 119'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 119'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 119'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 119'd332306998946228968225951765070086144;
parameter    ap_const_lv64_0 = 64'd0;




input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [17:0] hcl_rdv3_V_address0;
output   hcl_rdv3_V_ce0;
input  [63:0] hcl_rdv3_V_q0;
output  [12:0] hcl_trainLabels_V_address0;
output   hcl_trainLabels_V_ce0;
input  [31:0] hcl_trainLabels_V_q0;
output  [19:0] hcl_in_train_V_address0;
output   hcl_in_train_V_ce0;
input  [63:0] hcl_in_train_V_q0;
output  [17:0] hcl_in_test_V_address0;
output   hcl_in_test_V_ce0;
input  [63:0] hcl_in_test_V_q0;
output  [10:0] hcl_testLabels_V_address0;
output   hcl_testLabels_V_ce0;
output   hcl_testLabels_V_we0;
output  [31:0] hcl_testLabels_V_d0;
input  [31:0] hcl_testLabels_V_q0;
output  [10:0] hcl_testLabels_V_address1;
output   hcl_testLabels_V_ce1;
output   hcl_testLabels_V_we1;
output  [31:0] hcl_testLabels_V_d1;
input  [31:0] hcl_testLabels_V_q1;
input  [31:0] hcl_epoch_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[12:0] hcl_trainLabels_V_address0;
reg hcl_trainLabels_V_ce0;
reg[19:0] hcl_in_train_V_address0;
reg hcl_in_train_V_ce0;
reg[17:0] hcl_in_test_V_address0;
reg hcl_in_test_V_ce0;

(* fsm_encoding = "none" *) reg   [118:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [11:0] add_ln887_fu_1336_p2;
reg   [11:0] add_ln887_reg_2871;
wire    ap_CS_fsm_state2;
wire   [4:0] x1_V_fu_1348_p2;
reg   [4:0] x1_V_reg_2879;
wire   [7:0] y_V_fu_1360_p2;
wire    ap_CS_fsm_state3;
wire   [17:0] add_ln887_1_fu_1381_p2;
reg   [17:0] add_ln887_1_reg_2892;
wire    ap_CS_fsm_state4;
wire   [4:0] x2_V_fu_1393_p2;
reg   [4:0] x2_V_reg_2900;
wire   [13:0] y1_V_fu_1405_p2;
wire    ap_CS_fsm_state5;
wire   [7:0] add_ln700_fu_1432_p2;
wire    ap_CS_fsm_state7;
wire   [19:0] add_ln106_fu_1443_p2;
reg   [19:0] add_ln106_reg_2921;
wire    ap_CS_fsm_state8;
wire   [12:0] add_ln700_6_fu_1455_p2;
reg   [12:0] add_ln700_6_reg_2929;
wire   [11:0] add_ln107_fu_1461_p2;
reg   [11:0] add_ln107_reg_2934;
wire    ap_CS_fsm_state9;
wire   [4:0] add_ln700_9_fu_1473_p2;
reg   [4:0] add_ln700_9_reg_2942;
wire   [7:0] add_ln700_7_fu_1485_p2;
reg   [7:0] add_ln700_7_reg_2950;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln887_6_fu_1479_p2;
wire    ap_CS_fsm_state12;
wire   [7:0] add_ln700_12_fu_1532_p2;
reg   [7:0] add_ln700_12_reg_2968;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln113_fu_1526_p2;
wire   [63:0] distance1_V_q0;
wire    ap_CS_fsm_state15;
wire   [63:0] and_ln214_fu_1555_p2;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln887_9_fu_1543_p2;
wire   [7:0] add_ln700_5_fu_1567_p2;
wire    ap_CS_fsm_state17;
wire   [17:0] add_ln177_fu_1578_p2;
reg   [17:0] add_ln177_reg_2999;
wire    ap_CS_fsm_state18;
wire   [10:0] add_ln700_8_fu_1590_p2;
reg   [10:0] add_ln700_8_reg_3007;
wire   [0:0] empty_35_fu_1596_p1;
reg   [0:0] empty_35_reg_3012;
wire   [0:0] icmp_ln177_fu_1584_p2;
wire   [11:0] add_ln178_fu_1599_p2;
reg   [11:0] add_ln178_reg_3017;
wire    ap_CS_fsm_state19;
wire   [4:0] add_ln700_10_fu_1611_p2;
reg   [4:0] add_ln700_10_reg_3025;
wire   [7:0] add_ln700_11_fu_1623_p2;
reg   [7:0] add_ln700_11_reg_3033;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln887_8_fu_1617_p2;
wire   [7:0] add_ln700_15_fu_1670_p2;
reg   [7:0] add_ln700_15_reg_3051;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln184_fu_1664_p2;
wire   [63:0] distance1_V_18_q0;
wire    ap_CS_fsm_state23;
wire   [63:0] and_ln214_1_fu_1693_p2;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln887_12_fu_1681_p2;
wire   [7:0] x36_V_fu_1710_p2;
wire    ap_CS_fsm_state26;
wire   [7:0] x37_V_fu_1727_p2;
wire    ap_CS_fsm_state27;
wire   [4:0] x38_V_fu_1744_p2;
wire    ap_CS_fsm_state28;
wire   [19:0] add_ln244_fu_1755_p2;
reg   [19:0] add_ln244_reg_3101;
wire    ap_CS_fsm_state29;
wire   [12:0] i10_V_fu_1767_p2;
reg   [12:0] i10_V_reg_3109;
wire   [63:0] zext_ln544_9_fu_1773_p1;
reg   [63:0] zext_ln544_9_reg_3114;
wire   [0:0] icmp_ln244_fu_1761_p2;
wire   [11:0] add_ln245_fu_1777_p2;
reg   [11:0] add_ln245_reg_3119;
wire    ap_CS_fsm_state30;
wire   [4:0] i11_V_fu_1789_p2;
reg   [4:0] i11_V_reg_3127;
wire   [63:0] zext_ln544_11_fu_1795_p1;
reg   [63:0] zext_ln544_11_reg_3132;
wire   [0:0] icmp_ln245_fu_1783_p2;
wire   [7:0] x39_V_fu_1805_p2;
reg   [7:0] x39_V_reg_3140;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln887_15_fu_1799_p2;
wire    ap_CS_fsm_state33;
wire   [7:0] x40_V_fu_1852_p2;
reg   [7:0] x40_V_reg_3158;
wire    ap_CS_fsm_state35;
wire   [63:0] zext_ln544_15_fu_1858_p1;
reg   [63:0] zext_ln544_15_reg_3163;
wire   [0:0] icmp_ln251_fu_1846_p2;
wire   [63:0] distance_V_q0;
wire    ap_CS_fsm_state36;
wire   [31:0] count_V_fu_1869_p2;
wire    ap_CS_fsm_state37;
wire   [63:0] numb_V_1_fu_1881_p2;
wire   [0:0] icmp_ln887_21_fu_1863_p2;
wire   [7:0] m_V_fu_1893_p2;
reg   [7:0] m_V_reg_3194;
wire    ap_CS_fsm_state38;
wire   [0:0] icmp_ln887_20_fu_1887_p2;
wire   [31:0] sum_V_fu_1904_p2;
wire    ap_CS_fsm_state39;
wire   [31:0] zext_ln180_fu_1910_p1;
reg   [31:0] zext_ln180_reg_3209;
wire    ap_CS_fsm_state40;
wire   [4:0] i12_V_fu_1920_p2;
reg   [4:0] i12_V_reg_3217;
wire   [0:0] icmp_ln887_14_fu_1914_p2;
wire   [31:0] select_ln280_fu_1942_p3;
wire    ap_CS_fsm_state41;
reg  signed [31:0] hcl_trainLabels_V_lo_reg_3242;
wire    ap_CS_fsm_state42;
wire   [0:0] icmp_ln883_fu_1949_p2;
reg   [0:0] icmp_ln883_reg_3248;
reg   [4:0] compute1_V_addr_reg_3252;
reg   [4:0] compute1_V_addr_1_reg_3257;
wire    ap_CS_fsm_state44;
wire   [0:0] trunc_ln68_fu_1972_p1;
reg   [0:0] trunc_ln68_reg_3262;
wire    ap_CS_fsm_state45;
wire  signed [31:0] select_ln1371_fu_2031_p3;
reg  signed [31:0] select_ln1371_reg_3266;
wire  signed [12:0] mul_ln821_fu_2838_p2;
reg  signed [12:0] mul_ln821_reg_3272;
wire    ap_CS_fsm_state47;
wire  signed [12:0] mul_ln791_fu_2844_p2;
reg  signed [12:0] mul_ln791_reg_3277;
wire  signed [33:0] sext_ln879_fu_2056_p1;
reg  signed [33:0] sext_ln879_reg_3282;
wire  signed [32:0] sext_ln287_fu_2060_p1;
reg  signed [32:0] sext_ln287_reg_3287;
wire  signed [33:0] sext_ln215_fu_2072_p1;
reg  signed [33:0] sext_ln215_reg_3292;
wire   [0:0] empty_57_fu_2076_p1;
reg   [0:0] empty_57_reg_3297;
wire  signed [31:0] select_ln1371_1_fu_2128_p3;
reg  signed [31:0] select_ln1371_1_reg_3301;
wire  signed [32:0] sext_ln215_1_fu_2136_p1;
reg  signed [32:0] sext_ln215_1_reg_3306;
wire   [7:0] i13_V_fu_2146_p2;
reg   [7:0] i13_V_reg_3314;
wire    ap_CS_fsm_state48;
wire   [0:0] icmp_ln887_18_fu_2140_p2;
reg   [11:0] prototype_V_addr_4_reg_3324;
reg   [11:0] prototype_V_addr_5_reg_3329;
wire   [13:0] shl_ln_fu_2191_p3;
reg   [13:0] shl_ln_reg_3334;
wire    ap_CS_fsm_state51;
reg   [63:0] p_Val2_s_reg_3339;
wire   [31:0] zext_ln887_fu_2199_p1;
reg   [31:0] zext_ln887_reg_3344;
wire    ap_CS_fsm_state52;
wire   [6:0] i14_V_fu_2209_p2;
reg   [6:0] i14_V_reg_3356;
wire  signed [33:0] ret_V_2_fu_2228_p2;
reg  signed [33:0] ret_V_2_reg_3361;
wire   [0:0] icmp_ln887_22_fu_2203_p2;
reg   [0:0] tmp_19_reg_3367;
wire   [0:0] p_Result_s_fu_2247_p3;
reg   [0:0] p_Result_s_reg_3373;
wire  signed [33:0] ret_V_3_fu_2254_p2;
reg  signed [33:0] ret_V_3_reg_3378;
reg   [0:0] tmp_23_reg_3384;
wire   [67:0] mul_ln1371_fu_2276_p2;
reg   [67:0] mul_ln1371_reg_3390;
wire    ap_CS_fsm_state53;
reg   [18:0] tmp_22_reg_3396;
wire   [67:0] mul_ln1371_1_fu_2295_p2;
reg   [67:0] mul_ln1371_1_reg_3401;
reg   [18:0] tmp_26_reg_3407;
wire  signed [18:0] select_ln1371_3_fu_2348_p3;
reg  signed [18:0] select_ln1371_3_reg_3412;
wire    ap_CS_fsm_state54;
wire  signed [18:0] select_ln1371_5_fu_2391_p3;
reg  signed [18:0] select_ln1371_5_reg_3417;
reg   [17:0] prototypeCounter_V_a_1_reg_3422;
wire    ap_CS_fsm_state89;
reg   [17:0] prototypeCounter_V_a_2_reg_3427;
wire   [31:0] prototypeCounter_V_q0;
reg   [31:0] prototypeCounter_V_l_reg_3432;
wire    ap_CS_fsm_state91;
wire   [31:0] zext_ln68_fu_2413_p1;
reg   [31:0] zext_ln68_reg_3437;
wire    ap_CS_fsm_state92;
wire  signed [31:0] sub_ln68_fu_2422_p2;
reg  signed [31:0] sub_ln68_reg_3442;
wire    ap_CS_fsm_state94;
wire   [0:0] icmp_ln879_fu_2427_p2;
reg   [0:0] icmp_ln879_reg_3449;
wire    ap_CS_fsm_state97;
wire   [0:0] icmp_ln887_23_fu_2441_p2;
reg   [0:0] icmp_ln887_23_reg_3453;
wire   [0:0] icmp_ln887_26_fu_2504_p2;
reg   [0:0] icmp_ln887_26_reg_3458;
wire    ap_CS_fsm_state98;
wire   [0:0] icmp_ln879_1_fu_2510_p2;
reg   [0:0] icmp_ln879_1_reg_3463;
wire   [3:0] grp_fu_1326_p4;
reg   [3:0] tmp_34_reg_3467;
wire    ap_CS_fsm_state100;
wire   [7:0] add_ln700_17_fu_2568_p2;
wire    ap_CS_fsm_state102;
wire   [19:0] add_ln327_fu_2579_p2;
reg   [19:0] add_ln327_reg_3480;
wire    ap_CS_fsm_state103;
wire   [12:0] add_ln700_21_fu_2591_p2;
reg   [12:0] add_ln700_21_reg_3488;
wire   [11:0] add_ln328_fu_2597_p2;
reg   [11:0] add_ln328_reg_3493;
wire    ap_CS_fsm_state104;
wire   [4:0] add_ln700_25_fu_2609_p2;
reg   [4:0] add_ln700_25_reg_3501;
wire   [7:0] add_ln700_22_fu_2621_p2;
reg   [7:0] add_ln700_22_reg_3509;
wire    ap_CS_fsm_state105;
wire   [0:0] icmp_ln887_19_fu_2615_p2;
wire    ap_CS_fsm_state107;
wire   [7:0] add_ln700_31_fu_2668_p2;
reg   [7:0] add_ln700_31_reg_3527;
wire    ap_CS_fsm_state109;
wire   [0:0] icmp_ln334_fu_2662_p2;
wire   [63:0] distance1_V_19_q0;
wire    ap_CS_fsm_state110;
wire   [63:0] and_ln214_3_fu_2691_p2;
wire    ap_CS_fsm_state111;
wire   [0:0] icmp_ln887_25_fu_2679_p2;
wire   [7:0] add_ln700_20_fu_2703_p2;
wire    ap_CS_fsm_state112;
wire   [17:0] add_ln398_fu_2714_p2;
reg   [17:0] add_ln398_reg_3558;
wire    ap_CS_fsm_state113;
wire   [10:0] add_ln700_28_fu_2726_p2;
reg   [10:0] add_ln700_28_reg_3566;
wire   [0:0] x35_V_fu_2732_p2;
wire   [0:0] icmp_ln398_fu_2720_p2;
wire   [11:0] add_ln399_fu_2738_p2;
reg   [11:0] add_ln399_reg_3576;
wire    ap_CS_fsm_state114;
wire   [4:0] add_ln700_32_fu_2750_p2;
reg   [4:0] add_ln700_32_reg_3584;
wire   [7:0] add_ln700_30_fu_2762_p2;
reg   [7:0] add_ln700_30_reg_3592;
wire    ap_CS_fsm_state115;
wire   [0:0] icmp_ln887_24_fu_2756_p2;
wire   [7:0] add_ln700_34_fu_2809_p2;
reg   [7:0] add_ln700_34_reg_3610;
wire    ap_CS_fsm_state117;
wire   [0:0] icmp_ln405_fu_2803_p2;
wire   [63:0] distance1_V_20_q0;
wire    ap_CS_fsm_state118;
wire   [63:0] and_ln214_4_fu_2832_p2;
wire    ap_CS_fsm_state119;
wire   [0:0] icmp_ln887_27_fu_2820_p2;
reg   [11:0] prototype_V_address0;
reg    prototype_V_ce0;
reg   [7:0] prototype_V_we0;
reg   [63:0] prototype_V_d0;
wire   [63:0] prototype_V_q0;
reg   [17:0] prototypeCounter_V_address0;
reg    prototypeCounter_V_ce0;
reg    prototypeCounter_V_we0;
reg   [31:0] prototypeCounter_V_d0;
reg   [4:0] compute1_V_address0;
reg    compute1_V_ce0;
reg    compute1_V_we0;
reg   [31:0] compute1_V_d0;
wire   [31:0] compute1_V_q0;
reg   [7:0] distance1_V_address0;
reg    distance1_V_ce0;
reg    distance1_V_we0;
reg   [63:0] distance1_V_d0;
reg   [7:0] distance1_V_18_address0;
reg    distance1_V_18_ce0;
reg    distance1_V_18_we0;
reg   [63:0] distance1_V_18_d0;
reg   [7:0] distance_V_address0;
reg    distance_V_ce0;
reg    distance_V_we0;
reg   [63:0] distance_V_d0;
reg   [7:0] pre_dist_V_address0;
reg    pre_dist_V_ce0;
reg    pre_dist_V_we0;
reg   [31:0] pre_dist_V_d0;
wire   [31:0] pre_dist_V_q0;
reg   [4:0] hamming_dist_V_address0;
reg    hamming_dist_V_ce0;
reg    hamming_dist_V_we0;
reg   [31:0] hamming_dist_V_d0;
wire   [31:0] hamming_dist_V_q0;
wire   [4:0] hamming_dist_V_address1;
reg    hamming_dist_V_ce1;
wire   [31:0] hamming_dist_V_q1;
reg   [7:0] distance1_V_19_address0;
reg    distance1_V_19_ce0;
reg    distance1_V_19_we0;
reg   [63:0] distance1_V_19_d0;
reg   [7:0] distance1_V_20_address0;
reg    distance1_V_20_ce0;
reg    distance1_V_20_we0;
reg   [63:0] distance1_V_20_d0;
wire   [12:0] grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_address0;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_ce0;
wire   [31:0] grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_d0;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_we0;
wire   [12:0] grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_address1;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_ce1;
wire   [31:0] grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_d1;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_we1;
wire   [19:0] grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_address0;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_ce0;
wire   [63:0] grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_d0;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_we0;
wire   [19:0] grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_address1;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_ce1;
wire   [63:0] grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_d1;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_we1;
wire   [4:0] grp_dataflow_parent_loop_1_fu_1289_compute1_V_address0;
wire    grp_dataflow_parent_loop_1_fu_1289_compute1_V_ce0;
wire   [31:0] grp_dataflow_parent_loop_1_fu_1289_compute1_V_d0;
wire    grp_dataflow_parent_loop_1_fu_1289_compute1_V_we0;
wire   [4:0] grp_dataflow_parent_loop_1_fu_1289_compute1_V_address1;
wire    grp_dataflow_parent_loop_1_fu_1289_compute1_V_ce1;
wire   [31:0] grp_dataflow_parent_loop_1_fu_1289_compute1_V_d1;
wire    grp_dataflow_parent_loop_1_fu_1289_compute1_V_we1;
wire   [17:0] grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_address0;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_ce0;
wire   [63:0] grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_d0;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_we0;
wire   [17:0] grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_address1;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_ce1;
wire   [63:0] grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_d1;
wire    grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_we1;
wire   [11:0] grp_dataflow_parent_loop_1_fu_1289_prototype_V_address0;
wire    grp_dataflow_parent_loop_1_fu_1289_prototype_V_ce0;
wire   [63:0] grp_dataflow_parent_loop_1_fu_1289_prototype_V_d0;
wire    grp_dataflow_parent_loop_1_fu_1289_prototype_V_we0;
wire   [11:0] grp_dataflow_parent_loop_1_fu_1289_prototype_V_address1;
wire    grp_dataflow_parent_loop_1_fu_1289_prototype_V_ce1;
wire   [63:0] grp_dataflow_parent_loop_1_fu_1289_prototype_V_d1;
wire    grp_dataflow_parent_loop_1_fu_1289_prototype_V_we1;
wire   [17:0] grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_address0;
wire    grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_ce0;
wire   [31:0] grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_d0;
wire    grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_we0;
wire   [17:0] grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_address1;
wire    grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_ce1;
wire   [31:0] grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_d1;
wire    grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_we1;
wire    grp_dataflow_parent_loop_1_fu_1289_ap_start;
wire    grp_dataflow_parent_loop_1_fu_1289_ap_done;
wire    grp_dataflow_parent_loop_1_fu_1289_ap_ready;
wire    grp_dataflow_parent_loop_1_fu_1289_ap_idle;
reg    grp_dataflow_parent_loop_1_fu_1289_ap_continue;
reg   [4:0] p_0452_0_i_i_reg_659;
wire   [0:0] icmp_ln887_2_fu_1354_p2;
reg   [11:0] phi_mul_reg_670;
reg   [7:0] p_0442_0_i_i_reg_682;
wire   [0:0] icmp_ln887_fu_1342_p2;
reg   [4:0] p_0408_0_reg_693;
wire   [0:0] icmp_ln887_3_fu_1399_p2;
reg   [17:0] phi_mul9_reg_704;
reg   [13:0] p_0398_0_reg_716;
wire   [0:0] icmp_ln887_1_fu_1387_p2;
reg   [7:0] p_01382_0_0_reg_727;
wire   [0:0] icmp_ln887_4_fu_1426_p2;
wire    ap_CS_fsm_state6;
wire    ap_sync_grp_dataflow_parent_loop_1_fu_1289_ap_ready;
wire    ap_sync_grp_dataflow_parent_loop_1_fu_1289_ap_done;
reg    ap_block_state6_on_subcall_done;
reg   [12:0] p_01427_0_0_reg_738;
wire   [0:0] icmp_ln107_fu_1467_p2;
reg   [19:0] phi_mul13_reg_749;
reg   [4:0] p_01417_0_0_reg_761;
wire   [0:0] icmp_ln106_fu_1449_p2;
reg   [11:0] phi_mul11_reg_772;
reg   [7:0] p_01403_0_0_reg_784;
wire    ap_CS_fsm_state13;
reg   [7:0] p_01518_0_0_reg_796;
reg   [63:0] p_01639_5_0_reg_807;
reg   [7:0] p_01949_0_0_reg_816;
wire   [0:0] icmp_ln887_5_fu_1561_p2;
reg   [10:0] p_01994_0_0_reg_827;
wire   [0:0] icmp_ln178_fu_1605_p2;
reg   [17:0] phi_mul17_reg_838;
reg   [4:0] p_01984_0_0_reg_850;
reg   [11:0] phi_mul15_reg_861;
reg   [7:0] p_01970_0_0_reg_873;
wire    ap_CS_fsm_state21;
reg   [7:0] p_02086_0_0_reg_885;
reg   [63:0] p_02115_5_0_reg_896;
reg   [0:0] p_02378_0_reg_905;
reg   [7:0] p_02509_0_reg_917;
wire   [0:0] icmp_ln887_7_fu_1704_p2;
wire    ap_CS_fsm_state25;
wire   [0:0] xor_ln231_fu_1699_p2;
reg   [7:0] p_02482_0_reg_928;
wire   [0:0] icmp_ln887_10_fu_1721_p2;
reg   [4:0] p_02455_0_reg_939;
wire   [0:0] icmp_ln887_11_fu_1738_p2;
reg   [12:0] p_02587_0_reg_950;
reg   [19:0] phi_mul21_reg_961;
reg   [4:0] p_02577_0_reg_973;
reg   [11:0] phi_mul19_reg_984;
reg   [7:0] p_02563_0_reg_996;
wire    ap_CS_fsm_state34;
reg   [7:0] p_02681_0_reg_1008;
reg   [31:0] p_02757_5_reg_1019;
reg   [63:0] p_02708_5_reg_1031;
reg   [31:0] p_02856_4_reg_1040;
reg   [7:0] p_02846_0_reg_1053;
reg  signed [31:0] p_02932_3_reg_1064;
reg   [4:0] pred_V_reg_1076;
reg   [7:0] p_02993_0_reg_1087;
reg   [6:0] bvh_d_index_reg_1099;
wire    ap_CS_fsm_state101;
reg   [7:0] p_05511_0_0_reg_1111;
wire   [0:0] icmp_ln887_13_fu_2562_p2;
reg   [12:0] p_05558_0_0_reg_1122;
wire   [0:0] icmp_ln328_fu_2603_p2;
reg   [19:0] phi_mul25_reg_1133;
reg   [4:0] p_05701_0_0_reg_1145;
wire   [0:0] icmp_ln327_fu_2585_p2;
reg   [11:0] phi_mul23_reg_1156;
reg   [7:0] p_05687_0_0_reg_1168;
wire    ap_CS_fsm_state108;
reg   [7:0] p_05649_0_0_reg_1180;
reg   [63:0] p_05837_6_0_reg_1191;
reg   [7:0] p_06080_0_0_reg_1200;
wire   [0:0] icmp_ln887_17_fu_2697_p2;
reg   [10:0] p_06126_0_0_reg_1211;
wire   [0:0] icmp_ln399_fu_2744_p2;
reg   [17:0] phi_mul29_reg_1222;
reg   [4:0] p_06190_0_0_reg_1234;
reg   [11:0] phi_mul27_reg_1245;
reg   [7:0] p_06255_0_0_reg_1257;
wire    ap_CS_fsm_state116;
reg   [7:0] p_06217_0_0_reg_1269;
reg   [63:0] p_06407_6_0_reg_1280;
reg    grp_dataflow_parent_loop_1_fu_1289_ap_start_reg;
reg    ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_ready;
reg    ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_done;
wire   [63:0] zext_ln321_1_fu_1376_p1;
wire   [63:0] zext_ln180_2_fu_1421_p1;
wire   [63:0] zext_ln544_fu_1438_p1;
wire   [63:0] zext_ln1357_2_fu_1501_p1;
wire   [63:0] zext_ln1357_3_fu_1516_p1;
wire   [63:0] zext_ln544_2_fu_1521_p1;
wire   [63:0] zext_ln544_3_fu_1538_p1;
wire   [63:0] zext_ln544_1_fu_1573_p1;
wire   [63:0] zext_ln1357_6_fu_1643_p1;
wire   [63:0] zext_ln1357_7_fu_1654_p1;
wire   [63:0] zext_ln544_5_fu_1659_p1;
wire   [63:0] zext_ln544_7_fu_1676_p1;
wire   [63:0] zext_ln544_4_fu_1716_p1;
wire   [63:0] zext_ln544_6_fu_1733_p1;
wire   [63:0] zext_ln544_8_fu_1750_p1;
wire   [63:0] zext_ln1357_10_fu_1821_p1;
wire   [63:0] zext_ln1357_11_fu_1836_p1;
wire   [63:0] zext_ln544_13_fu_1841_p1;
wire   [63:0] zext_ln544_17_fu_1899_p1;
wire   [63:0] zext_ln544_12_fu_1926_p1;
wire  signed [63:0] sext_ln544_fu_1931_p1;
wire  signed [63:0] sext_ln544_1_fu_1955_p1;
wire  signed [63:0] sext_ln544_2_fu_1967_p1;
wire   [63:0] zext_ln791_2_fu_2166_p1;
wire  signed [63:0] sext_ln791_fu_2176_p1;
wire  signed [63:0] sext_ln821_fu_2186_p1;
wire  signed [63:0] sext_ln68_2_fu_2401_p1;
wire  signed [63:0] sext_ln68_3_fu_2409_p1;
wire   [63:0] zext_ln544_10_fu_2574_p1;
wire   [63:0] zext_ln1357_14_fu_2637_p1;
wire   [63:0] zext_ln1357_15_fu_2652_p1;
wire   [63:0] zext_ln544_16_fu_2657_p1;
wire   [63:0] zext_ln544_18_fu_2674_p1;
wire   [63:0] zext_ln544_14_fu_2709_p1;
wire   [63:0] zext_ln1357_18_fu_2782_p1;
wire   [63:0] zext_ln1357_19_fu_2793_p1;
wire   [63:0] zext_ln544_19_fu_2798_p1;
wire   [63:0] zext_ln544_20_fu_2815_p1;
reg   [63:0] tmp_29_fu_2451_p4;
wire   [7:0] shl_ln821_1_fu_2465_p2;
reg   [63:0] tmp_27_fu_2475_p4;
wire   [7:0] shl_ln821_fu_2489_p2;
wire    ap_CS_fsm_state99;
reg   [63:0] tmp_31_fu_2517_p4;
wire   [7:0] shl_ln821_2_fu_2531_p2;
reg   [63:0] tmp_33_fu_2542_p4;
wire   [7:0] shl_ln821_3_fu_2555_p2;
wire    ap_CS_fsm_state90;
wire   [31:0] add_ln68_4_fu_2416_p2;
wire    ap_CS_fsm_state93;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state96;
wire   [63:0] grp_fu_1302_p2;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state106;
wire   [63:0] grp_fu_1311_p2;
wire    ap_CS_fsm_state43;
wire   [31:0] add_ln68_fu_1960_p2;
wire   [31:0] add_ln68_1_fu_1976_p2;
wire    ap_CS_fsm_state46;
wire   [11:0] zext_ln321_fu_1366_p1;
wire   [11:0] add_ln321_fu_1370_p2;
wire   [17:0] zext_ln180_1_fu_1411_p1;
wire   [17:0] add_ln180_fu_1415_p2;
wire   [19:0] zext_ln1357_1_fu_1491_p1;
wire   [19:0] add_ln1357_fu_1495_p2;
wire   [11:0] zext_ln1357_fu_1506_p1;
wire   [11:0] add_ln1357_1_fu_1510_p2;
wire   [63:0] add_ln214_fu_1549_p2;
wire   [17:0] zext_ln1357_5_fu_1633_p1;
wire   [17:0] add_ln1357_2_fu_1637_p2;
wire   [11:0] zext_ln1357_4_fu_1629_p1;
wire   [11:0] add_ln1357_3_fu_1648_p2;
wire   [63:0] add_ln214_1_fu_1687_p2;
wire   [19:0] zext_ln1357_9_fu_1811_p1;
wire   [19:0] add_ln1357_4_fu_1815_p2;
wire   [11:0] zext_ln1357_8_fu_1826_p1;
wire   [11:0] add_ln1357_5_fu_1830_p2;
wire   [63:0] add_ln214_2_fu_1875_p2;
wire   [0:0] icmp_ln887_16_fu_1936_p2;
wire  signed [31:0] icmp_ln883_fu_1949_p1;
wire  signed [31:0] sext_ln544_1_fu_1955_p0;
wire   [31:0] sub_ln1371_fu_1991_p2;
wire   [30:0] lshr_ln1371_1_fu_1997_p4;
wire   [31:0] zext_ln1371_fu_2007_p1;
wire   [30:0] lshr_ln1371_2_fu_2017_p4;
wire   [0:0] tmp_17_fu_1983_p3;
wire   [31:0] sub_ln1371_1_fu_2011_p2;
wire   [31:0] zext_ln1371_1_fu_2027_p1;
wire  signed [31:0] mul_ln68_fu_2050_p1;
wire   [32:0] mul_ln68_fu_2050_p2;
wire  signed [31:0] mul_ln68_1_fu_2066_p1;
wire   [32:0] mul_ln68_1_fu_2066_p2;
wire   [31:0] sub_ln1371_2_fu_2088_p2;
wire   [30:0] lshr_ln1371_4_fu_2094_p4;
wire   [31:0] zext_ln1371_2_fu_2104_p1;
wire   [30:0] lshr_ln1371_5_fu_2114_p4;
wire   [0:0] tmp_18_fu_2080_p3;
wire   [31:0] sub_ln1371_3_fu_2108_p2;
wire   [31:0] zext_ln1371_3_fu_2124_p1;
wire   [19:0] zext_ln791_1_fu_2156_p1;
wire   [19:0] add_ln791_fu_2160_p2;
wire   [12:0] zext_ln791_fu_2152_p1;
(* use_dsp48 = "no" *) wire   [12:0] add_ln791_1_fu_2171_p2;
(* use_dsp48 = "no" *) wire   [12:0] add_ln821_fu_2181_p2;
wire   [13:0] zext_ln215_fu_2215_p1;
wire   [13:0] ret_V_1_fu_2219_p2;
wire   [33:0] zext_ln1353_fu_2224_p1;
wire   [14:0] grp_fu_2233_p1;
wire   [14:0] grp_fu_2259_p1;
wire  signed [33:0] mul_ln1371_fu_2276_p0;
wire  signed [33:0] mul_ln1371_1_fu_2295_p0;
wire   [67:0] sub_ln1371_4_fu_2311_p2;
wire   [18:0] tmp_20_fu_2316_p4;
wire   [18:0] tmp_21_fu_2326_p4;
wire   [18:0] select_ln1371_2_fu_2335_p3;
wire   [18:0] sub_ln68_1_fu_2342_p2;
wire   [67:0] sub_ln1371_5_fu_2354_p2;
wire   [18:0] tmp_24_fu_2359_p4;
wire   [18:0] tmp_25_fu_2369_p4;
wire   [18:0] select_ln1371_4_fu_2378_p3;
wire   [18:0] sub_ln68_2_fu_2385_p2;
wire   [18:0] grp_fu_2233_p2;
wire  signed [18:0] grp_fu_2850_p3;
wire   [18:0] grp_fu_2259_p2;
wire  signed [18:0] grp_fu_2858_p3;
wire  signed [31:0] icmp_ln879_fu_2427_p0;
wire  signed [31:0] sext_ln215_2_fu_2432_p0;
wire  signed [32:0] sext_ln215_2_fu_2432_p1;
wire   [32:0] ret_V_4_fu_2436_p2;
wire   [0:0] grp_fu_1319_p3;
wire   [63:0] p_Repl2_1_fu_2447_p1;
wire   [7:0] zext_ln821_2_fu_2461_p1;
wire   [63:0] p_Repl2_s_fu_2472_p1;
wire   [7:0] zext_ln821_fu_2485_p1;
wire  signed [32:0] sext_ln215_3_fu_2496_p1;
wire   [32:0] ret_V_6_fu_2499_p2;
wire   [63:0] p_Repl2_2_fu_2514_p1;
wire   [7:0] zext_ln821_4_fu_2527_p1;
wire   [63:0] p_Repl2_3_fu_2538_p1;
wire   [7:0] zext_ln821_6_fu_2552_p1;
wire   [19:0] zext_ln1357_13_fu_2627_p1;
wire   [19:0] add_ln1357_6_fu_2631_p2;
wire   [11:0] zext_ln1357_12_fu_2642_p1;
wire   [11:0] add_ln1357_7_fu_2646_p2;
wire   [63:0] add_ln214_3_fu_2685_p2;
wire   [17:0] zext_ln1357_17_fu_2772_p1;
wire   [17:0] add_ln1357_8_fu_2776_p2;
wire   [11:0] zext_ln1357_16_fu_2768_p1;
wire   [11:0] add_ln1357_9_fu_2787_p2;
wire   [63:0] add_ln214_4_fu_2826_p2;
wire   [8:0] mul_ln821_fu_2838_p0;
wire  signed [12:0] mul_ln821_fu_2838_p1;
wire   [8:0] mul_ln791_fu_2844_p0;
wire  signed [12:0] mul_ln791_fu_2844_p1;
wire   [14:0] grp_fu_2850_p1;
wire   [18:0] grp_fu_2850_p2;
wire   [14:0] grp_fu_2858_p1;
wire   [18:0] grp_fu_2858_p2;
reg    grp_fu_2233_ap_start;
wire    grp_fu_2233_ap_done;
reg    grp_fu_2259_ap_start;
wire    grp_fu_2259_ap_done;
reg   [118:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 119'd1;
#0 grp_dataflow_parent_loop_1_fu_1289_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_done = 1'b0;
end

test_prototype_V #(
    .DataWidth( 64 ),
    .AddressRange( 4056 ),
    .AddressWidth( 12 ))
prototype_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(prototype_V_address0),
    .ce0(prototype_V_ce0),
    .we0(prototype_V_we0),
    .d0(prototype_V_d0),
    .q0(prototype_V_q0)
);

test_prototypeCoueOg #(
    .DataWidth( 32 ),
    .AddressRange( 259584 ),
    .AddressWidth( 18 ))
prototypeCounter_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(prototypeCounter_V_address0),
    .ce0(prototypeCounter_V_ce0),
    .we0(prototypeCounter_V_we0),
    .d0(prototypeCounter_V_d0),
    .q0(prototypeCounter_V_q0)
);

test_compute1_V #(
    .DataWidth( 32 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
compute1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(compute1_V_address0),
    .ce0(compute1_V_ce0),
    .we0(compute1_V_we0),
    .d0(compute1_V_d0),
    .q0(compute1_V_q0)
);

test_distance1_V #(
    .DataWidth( 64 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
distance1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(distance1_V_address0),
    .ce0(distance1_V_ce0),
    .we0(distance1_V_we0),
    .d0(distance1_V_d0),
    .q0(distance1_V_q0)
);

test_distance1_V #(
    .DataWidth( 64 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
distance1_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(distance1_V_18_address0),
    .ce0(distance1_V_18_ce0),
    .we0(distance1_V_18_we0),
    .d0(distance1_V_18_d0),
    .q0(distance1_V_18_q0)
);

test_distance1_V #(
    .DataWidth( 64 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
distance_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(distance_V_address0),
    .ce0(distance_V_ce0),
    .we0(distance_V_we0),
    .d0(distance_V_d0),
    .q0(distance_V_q0)
);

test_pre_dist_V #(
    .DataWidth( 32 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
pre_dist_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pre_dist_V_address0),
    .ce0(pre_dist_V_ce0),
    .we0(pre_dist_V_we0),
    .d0(pre_dist_V_d0),
    .q0(pre_dist_V_q0)
);

test_hamming_dist_V #(
    .DataWidth( 32 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
hamming_dist_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hamming_dist_V_address0),
    .ce0(hamming_dist_V_ce0),
    .we0(hamming_dist_V_we0),
    .d0(hamming_dist_V_d0),
    .q0(hamming_dist_V_q0),
    .address1(hamming_dist_V_address1),
    .ce1(hamming_dist_V_ce1),
    .q1(hamming_dist_V_q1)
);

test_distance1_V #(
    .DataWidth( 64 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
distance1_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(distance1_V_19_address0),
    .ce0(distance1_V_19_ce0),
    .we0(distance1_V_19_we0),
    .d0(distance1_V_19_d0),
    .q0(distance1_V_19_q0)
);

test_distance1_V #(
    .DataWidth( 64 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
distance1_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(distance1_V_20_address0),
    .ce0(distance1_V_20_ce0),
    .we0(distance1_V_20_we0),
    .d0(distance1_V_20_d0),
    .q0(distance1_V_20_q0)
);

dataflow_parent_loop_1 grp_dataflow_parent_loop_1_fu_1289(
    .hcl_trainLabels_V_address0(grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_address0),
    .hcl_trainLabels_V_ce0(grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_ce0),
    .hcl_trainLabels_V_d0(grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_d0),
    .hcl_trainLabels_V_q0(hcl_trainLabels_V_q0),
    .hcl_trainLabels_V_we0(grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_we0),
    .hcl_trainLabels_V_address1(grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_address1),
    .hcl_trainLabels_V_ce1(grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_ce1),
    .hcl_trainLabels_V_d1(grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_d1),
    .hcl_trainLabels_V_q1(32'd0),
    .hcl_trainLabels_V_we1(grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_we1),
    .hcl_in_train_V_address0(grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_address0),
    .hcl_in_train_V_ce0(grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_ce0),
    .hcl_in_train_V_d0(grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_d0),
    .hcl_in_train_V_q0(hcl_in_train_V_q0),
    .hcl_in_train_V_we0(grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_we0),
    .hcl_in_train_V_address1(grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_address1),
    .hcl_in_train_V_ce1(grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_ce1),
    .hcl_in_train_V_d1(grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_d1),
    .hcl_in_train_V_q1(64'd0),
    .hcl_in_train_V_we1(grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_we1),
    .compute1_V_address0(grp_dataflow_parent_loop_1_fu_1289_compute1_V_address0),
    .compute1_V_ce0(grp_dataflow_parent_loop_1_fu_1289_compute1_V_ce0),
    .compute1_V_d0(grp_dataflow_parent_loop_1_fu_1289_compute1_V_d0),
    .compute1_V_q0(32'd0),
    .compute1_V_we0(grp_dataflow_parent_loop_1_fu_1289_compute1_V_we0),
    .compute1_V_address1(grp_dataflow_parent_loop_1_fu_1289_compute1_V_address1),
    .compute1_V_ce1(grp_dataflow_parent_loop_1_fu_1289_compute1_V_ce1),
    .compute1_V_d1(grp_dataflow_parent_loop_1_fu_1289_compute1_V_d1),
    .compute1_V_q1(32'd0),
    .compute1_V_we1(grp_dataflow_parent_loop_1_fu_1289_compute1_V_we1),
    .hcl_rdv3_V_address0(grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_address0),
    .hcl_rdv3_V_ce0(grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_ce0),
    .hcl_rdv3_V_d0(grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_d0),
    .hcl_rdv3_V_q0(hcl_rdv3_V_q0),
    .hcl_rdv3_V_we0(grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_we0),
    .hcl_rdv3_V_address1(grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_address1),
    .hcl_rdv3_V_ce1(grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_ce1),
    .hcl_rdv3_V_d1(grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_d1),
    .hcl_rdv3_V_q1(64'd0),
    .hcl_rdv3_V_we1(grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_we1),
    .prototype_V_address0(grp_dataflow_parent_loop_1_fu_1289_prototype_V_address0),
    .prototype_V_ce0(grp_dataflow_parent_loop_1_fu_1289_prototype_V_ce0),
    .prototype_V_d0(grp_dataflow_parent_loop_1_fu_1289_prototype_V_d0),
    .prototype_V_q0(64'd0),
    .prototype_V_we0(grp_dataflow_parent_loop_1_fu_1289_prototype_V_we0),
    .prototype_V_address1(grp_dataflow_parent_loop_1_fu_1289_prototype_V_address1),
    .prototype_V_ce1(grp_dataflow_parent_loop_1_fu_1289_prototype_V_ce1),
    .prototype_V_d1(grp_dataflow_parent_loop_1_fu_1289_prototype_V_d1),
    .prototype_V_q1(64'd0),
    .prototype_V_we1(grp_dataflow_parent_loop_1_fu_1289_prototype_V_we1),
    .prototypeCounter_V_address0(grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_address0),
    .prototypeCounter_V_ce0(grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_ce0),
    .prototypeCounter_V_d0(grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_d0),
    .prototypeCounter_V_q0(32'd0),
    .prototypeCounter_V_we0(grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_we0),
    .prototypeCounter_V_address1(grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_address1),
    .prototypeCounter_V_ce1(grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_ce1),
    .prototypeCounter_V_d1(grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_d1),
    .prototypeCounter_V_q1(32'd0),
    .prototypeCounter_V_we1(grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dataflow_parent_loop_1_fu_1289_ap_start),
    .ap_done(grp_dataflow_parent_loop_1_fu_1289_ap_done),
    .ap_ready(grp_dataflow_parent_loop_1_fu_1289_ap_ready),
    .ap_idle(grp_dataflow_parent_loop_1_fu_1289_ap_idle),
    .ap_continue(grp_dataflow_parent_loop_1_fu_1289_ap_continue)
);

test_srem_34s_15nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 38 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 19 ))
test_srem_34s_15nfYi_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_2233_ap_start),
    .done(grp_fu_2233_ap_done),
    .din0(ret_V_2_fu_2228_p2),
    .din1(grp_fu_2233_p1),
    .ce(1'b1),
    .dout(grp_fu_2233_p2)
);

test_srem_34s_15nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 38 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 19 ))
test_srem_34s_15nfYi_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_2259_ap_start),
    .done(grp_fu_2259_ap_done),
    .din0(ret_V_3_fu_2254_p2),
    .din1(grp_fu_2259_p1),
    .ce(1'b1),
    .dout(grp_fu_2259_p2)
);

test_mul_mul_9ns_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
test_mul_mul_9ns_g8j_U38(
    .din0(mul_ln821_fu_2838_p0),
    .din1(mul_ln821_fu_2838_p1),
    .dout(mul_ln821_fu_2838_p2)
);

test_mul_mul_9ns_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
test_mul_mul_9ns_g8j_U39(
    .din0(mul_ln791_fu_2844_p0),
    .din1(mul_ln791_fu_2844_p1),
    .dout(mul_ln791_fu_2844_p2)
);

test_mac_muladd_1hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
test_mac_muladd_1hbi_U40(
    .din0(select_ln1371_3_reg_3412),
    .din1(grp_fu_2850_p1),
    .din2(grp_fu_2850_p2),
    .dout(grp_fu_2850_p3)
);

test_mac_muladd_1hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
test_mac_muladd_1hbi_U41(
    .din0(select_ln1371_5_reg_3417),
    .din1(grp_fu_2858_p1),
    .din2(grp_fu_2858_p2),
    .dout(grp_fu_2858_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_done <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
            ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_done <= 1'b0;
        end else if ((grp_dataflow_parent_loop_1_fu_1289_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_ready <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
            ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_ready <= 1'b0;
        end else if ((grp_dataflow_parent_loop_1_fu_1289_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dataflow_parent_loop_1_fu_1289_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln887_1_fu_1387_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_sync_grp_dataflow_parent_loop_1_fu_1289_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state6)))) begin
            grp_dataflow_parent_loop_1_fu_1289_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_parent_loop_1_fu_1289_ap_ready == 1'b1)) begin
            grp_dataflow_parent_loop_1_fu_1289_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        bvh_d_index_reg_1099 <= i14_V_reg_3356;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        bvh_d_index_reg_1099 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
        p_01382_0_0_reg_727 <= 8'd0;
    end else if (((icmp_ln887_4_fu_1426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        p_01382_0_0_reg_727 <= add_ln700_fu_1432_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_01403_0_0_reg_784 <= add_ln700_7_reg_2950;
    end else if (((icmp_ln107_fu_1467_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        p_01403_0_0_reg_784 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_fu_1526_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        p_01417_0_0_reg_761 <= add_ln700_9_reg_2942;
    end else if (((icmp_ln106_fu_1449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        p_01417_0_0_reg_761 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_4_fu_1426_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        p_01427_0_0_reg_738 <= 13'd0;
    end else if (((icmp_ln107_fu_1467_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_01427_0_0_reg_738 <= add_ln700_6_reg_2929;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_6_fu_1479_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_01518_0_0_reg_796 <= 8'd0;
    end else if (((icmp_ln887_9_fu_1543_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        p_01518_0_0_reg_796 <= add_ln700_12_reg_2968;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_01639_5_0_reg_807 <= distance1_V_q0;
    end else if (((icmp_ln887_9_fu_1543_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        p_01639_5_0_reg_807 <= and_ln214_fu_1555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln106_fu_1449_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_01949_0_0_reg_816 <= 8'd0;
    end else if (((icmp_ln887_5_fu_1561_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        p_01949_0_0_reg_816 <= add_ln700_5_fu_1567_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        p_01970_0_0_reg_873 <= add_ln700_11_reg_3033;
    end else if (((icmp_ln178_fu_1605_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        p_01970_0_0_reg_873 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_1664_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        p_01984_0_0_reg_850 <= add_ln700_10_reg_3025;
    end else if (((icmp_ln177_fu_1584_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        p_01984_0_0_reg_850 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_fu_1561_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        p_01994_0_0_reg_827 <= 11'd0;
    end else if (((icmp_ln178_fu_1605_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        p_01994_0_0_reg_827 <= add_ln700_8_reg_3007;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_8_fu_1617_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        p_02086_0_0_reg_885 <= 8'd0;
    end else if (((icmp_ln887_12_fu_1681_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        p_02086_0_0_reg_885 <= add_ln700_15_reg_3051;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_02115_5_0_reg_896 <= distance1_V_18_q0;
    end else if (((icmp_ln887_12_fu_1681_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        p_02115_5_0_reg_896 <= and_ln214_1_fu_1693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln177_fu_1584_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        p_02378_0_reg_905 <= 1'd0;
    end else if (((icmp_ln398_fu_2720_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state113))) begin
        p_02378_0_reg_905 <= x35_V_fu_2732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_10_fu_1721_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        p_02455_0_reg_939 <= 5'd0;
    end else if (((icmp_ln887_11_fu_1738_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        p_02455_0_reg_939 <= x38_V_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_7_fu_1704_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        p_02482_0_reg_928 <= 8'd0;
    end else if (((icmp_ln887_10_fu_1721_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        p_02482_0_reg_928 <= x37_V_fu_1727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((xor_ln231_fu_1699_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        p_02509_0_reg_917 <= 8'd0;
    end else if (((icmp_ln887_7_fu_1704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        p_02509_0_reg_917 <= x36_V_fu_1710_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        p_02563_0_reg_996 <= x39_V_reg_3140;
    end else if (((icmp_ln245_fu_1783_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        p_02563_0_reg_996 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_20_fu_1887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        p_02577_0_reg_973 <= i11_V_reg_3127;
    end else if (((icmp_ln244_fu_1761_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        p_02577_0_reg_973 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_11_fu_1738_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        p_02587_0_reg_950 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_state48) & ((icmp_ln887_18_fu_2140_p2 == 1'd1) | (icmp_ln883_reg_3248 == 1'd1)))) begin
        p_02587_0_reg_950 <= i10_V_reg_3109;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_15_fu_1799_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        p_02681_0_reg_1008 <= 8'd0;
    end else if (((icmp_ln887_21_fu_1863_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        p_02681_0_reg_1008 <= x40_V_reg_3158;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        p_02708_5_reg_1031 <= distance_V_q0;
    end else if (((icmp_ln887_21_fu_1863_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        p_02708_5_reg_1031 <= numb_V_1_fu_1881_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        p_02757_5_reg_1019 <= 32'd0;
    end else if (((icmp_ln887_21_fu_1863_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        p_02757_5_reg_1019 <= count_V_fu_1869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln251_fu_1846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        p_02846_0_reg_1053 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_02846_0_reg_1053 <= m_V_reg_3194;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln251_fu_1846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        p_02856_4_reg_1040 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_02856_4_reg_1040 <= sum_V_fu_1904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln245_fu_1783_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        p_02932_3_reg_1064 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        p_02932_3_reg_1064 <= select_ln280_fu_1942_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_22_fu_2203_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        p_02993_0_reg_1087 <= i13_V_reg_3314;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        p_02993_0_reg_1087 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_3_fu_1399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        p_0398_0_reg_716 <= y1_V_fu_1405_p2;
    end else if (((icmp_ln887_1_fu_1387_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0398_0_reg_716 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_1342_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_0408_0_reg_693 <= 5'd0;
    end else if (((icmp_ln887_3_fu_1399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_0408_0_reg_693 <= x2_V_reg_2900;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_2_fu_1354_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_0442_0_i_i_reg_682 <= y_V_fu_1360_p2;
    end else if (((icmp_ln887_fu_1342_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_0442_0_i_i_reg_682 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0452_0_i_i_reg_659 <= 5'd0;
    end else if (((icmp_ln887_2_fu_1354_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_0452_0_i_i_reg_659 <= x1_V_reg_2879;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln244_fu_1761_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        p_05511_0_0_reg_1111 <= 8'd0;
    end else if (((icmp_ln887_13_fu_2562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
        p_05511_0_0_reg_1111 <= add_ln700_17_fu_2568_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_13_fu_2562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
        p_05558_0_0_reg_1122 <= 13'd0;
    end else if (((icmp_ln328_fu_2603_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state104))) begin
        p_05558_0_0_reg_1122 <= add_ln700_21_reg_3488;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_19_fu_2615_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state105))) begin
        p_05649_0_0_reg_1180 <= 8'd0;
    end else if (((icmp_ln887_25_fu_2679_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state111))) begin
        p_05649_0_0_reg_1180 <= add_ln700_31_reg_3527;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        p_05687_0_0_reg_1168 <= add_ln700_22_reg_3509;
    end else if (((icmp_ln328_fu_2603_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state104))) begin
        p_05687_0_0_reg_1168 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln334_fu_2662_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state109))) begin
        p_05701_0_0_reg_1145 <= add_ln700_25_reg_3501;
    end else if (((icmp_ln327_fu_2585_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state103))) begin
        p_05701_0_0_reg_1145 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state110)) begin
        p_05837_6_0_reg_1191 <= distance1_V_19_q0;
    end else if (((icmp_ln887_25_fu_2679_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state111))) begin
        p_05837_6_0_reg_1191 <= and_ln214_3_fu_2691_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln327_fu_2585_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state103))) begin
        p_06080_0_0_reg_1200 <= 8'd0;
    end else if (((icmp_ln887_17_fu_2697_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state112))) begin
        p_06080_0_0_reg_1200 <= add_ln700_20_fu_2703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_17_fu_2697_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state112))) begin
        p_06126_0_0_reg_1211 <= 11'd0;
    end else if (((icmp_ln399_fu_2744_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state114))) begin
        p_06126_0_0_reg_1211 <= add_ln700_28_reg_3566;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln405_fu_2803_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state117))) begin
        p_06190_0_0_reg_1234 <= add_ln700_32_reg_3584;
    end else if (((icmp_ln398_fu_2720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state113))) begin
        p_06190_0_0_reg_1234 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_24_fu_2756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state115))) begin
        p_06217_0_0_reg_1269 <= 8'd0;
    end else if (((icmp_ln887_27_fu_2820_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state119))) begin
        p_06217_0_0_reg_1269 <= add_ln700_34_reg_3610;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        p_06255_0_0_reg_1257 <= add_ln700_30_reg_3592;
    end else if (((icmp_ln399_fu_2744_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state114))) begin
        p_06255_0_0_reg_1257 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        p_06407_6_0_reg_1280 <= distance1_V_20_q0;
    end else if (((icmp_ln887_27_fu_2820_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state119))) begin
        p_06407_6_0_reg_1280 <= and_ln214_4_fu_2832_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_fu_1526_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        phi_mul11_reg_772 <= add_ln107_reg_2934;
    end else if (((icmp_ln106_fu_1449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        phi_mul11_reg_772 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_4_fu_1426_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        phi_mul13_reg_749 <= 20'd0;
    end else if (((icmp_ln107_fu_1467_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        phi_mul13_reg_749 <= add_ln106_reg_2921;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln184_fu_1664_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        phi_mul15_reg_861 <= add_ln178_reg_3017;
    end else if (((icmp_ln177_fu_1584_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        phi_mul15_reg_861 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_5_fu_1561_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        phi_mul17_reg_838 <= 18'd0;
    end else if (((icmp_ln178_fu_1605_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        phi_mul17_reg_838 <= add_ln177_reg_2999;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_20_fu_1887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        phi_mul19_reg_984 <= add_ln245_reg_3119;
    end else if (((icmp_ln244_fu_1761_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        phi_mul19_reg_984 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_11_fu_1738_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        phi_mul21_reg_961 <= 20'd0;
    end else if (((1'b1 == ap_CS_fsm_state48) & ((icmp_ln887_18_fu_2140_p2 == 1'd1) | (icmp_ln883_reg_3248 == 1'd1)))) begin
        phi_mul21_reg_961 <= add_ln244_reg_3101;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln334_fu_2662_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state109))) begin
        phi_mul23_reg_1156 <= add_ln328_reg_3493;
    end else if (((icmp_ln327_fu_2585_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state103))) begin
        phi_mul23_reg_1156 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_13_fu_2562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
        phi_mul25_reg_1133 <= 20'd0;
    end else if (((icmp_ln328_fu_2603_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state104))) begin
        phi_mul25_reg_1133 <= add_ln327_reg_3480;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln405_fu_2803_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state117))) begin
        phi_mul27_reg_1245 <= add_ln399_reg_3576;
    end else if (((icmp_ln398_fu_2720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state113))) begin
        phi_mul27_reg_1245 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_17_fu_2697_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state112))) begin
        phi_mul29_reg_1222 <= 18'd0;
    end else if (((icmp_ln399_fu_2744_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state114))) begin
        phi_mul29_reg_1222 <= add_ln398_reg_3558;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_1342_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul9_reg_704 <= 18'd0;
    end else if (((icmp_ln887_3_fu_1399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_mul9_reg_704 <= add_ln887_1_reg_2892;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_reg_670 <= 12'd0;
    end else if (((icmp_ln887_2_fu_1354_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_reg_670 <= add_ln887_reg_2871;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln245_fu_1783_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        pred_V_reg_1076 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        pred_V_reg_1076 <= i12_V_reg_3217;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln106_reg_2921 <= add_ln106_fu_1443_p2;
        add_ln700_6_reg_2929 <= add_ln700_6_fu_1455_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln107_reg_2934 <= add_ln107_fu_1461_p2;
        add_ln700_9_reg_2942 <= add_ln700_9_fu_1473_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln177_reg_2999 <= add_ln177_fu_1578_p2;
        add_ln700_8_reg_3007 <= add_ln700_8_fu_1590_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln178_reg_3017 <= add_ln178_fu_1599_p2;
        add_ln700_10_reg_3025 <= add_ln700_10_fu_1611_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        add_ln244_reg_3101 <= add_ln244_fu_1755_p2;
        i10_V_reg_3109 <= i10_V_fu_1767_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln245_reg_3119 <= add_ln245_fu_1777_p2;
        i11_V_reg_3127 <= i11_V_fu_1789_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        add_ln327_reg_3480 <= add_ln327_fu_2579_p2;
        add_ln700_21_reg_3488 <= add_ln700_21_fu_2591_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        add_ln328_reg_3493 <= add_ln328_fu_2597_p2;
        add_ln700_25_reg_3501 <= add_ln700_25_fu_2609_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state113)) begin
        add_ln398_reg_3558 <= add_ln398_fu_2714_p2;
        add_ln700_28_reg_3566 <= add_ln700_28_fu_2726_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        add_ln399_reg_3576 <= add_ln399_fu_2738_p2;
        add_ln700_32_reg_3584 <= add_ln700_32_fu_2750_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln700_11_reg_3033 <= add_ln700_11_fu_1623_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln700_12_reg_2968 <= add_ln700_12_fu_1532_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln700_15_reg_3051 <= add_ln700_15_fu_1670_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state105)) begin
        add_ln700_22_reg_3509 <= add_ln700_22_fu_2621_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        add_ln700_30_reg_3592 <= add_ln700_30_fu_2762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state109)) begin
        add_ln700_31_reg_3527 <= add_ln700_31_fu_2668_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state117)) begin
        add_ln700_34_reg_3610 <= add_ln700_34_fu_2809_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln700_7_reg_2950 <= add_ln700_7_fu_1485_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln887_1_reg_2892 <= add_ln887_1_fu_1381_p2;
        x2_V_reg_2900 <= x2_V_fu_1393_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln887_reg_2871 <= add_ln887_fu_1336_p2;
        x1_V_reg_2879 <= x1_V_fu_1348_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        compute1_V_addr_1_reg_3257 <= sext_ln544_2_fu_1967_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln883_fu_1949_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        compute1_V_addr_reg_3252 <= sext_ln544_1_fu_1955_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln177_fu_1584_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        empty_35_reg_3012 <= empty_35_fu_1596_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        empty_57_reg_3297 <= empty_57_fu_2076_p1;
        mul_ln791_reg_3277 <= mul_ln791_fu_2844_p2;
        mul_ln821_reg_3272 <= mul_ln821_fu_2838_p2;
        select_ln1371_1_reg_3301 <= select_ln1371_1_fu_2128_p3;
        sext_ln215_1_reg_3306 <= sext_ln215_1_fu_2136_p1;
        sext_ln215_reg_3292 <= sext_ln215_fu_2072_p1;
        sext_ln287_reg_3287 <= sext_ln287_fu_2060_p1;
        sext_ln879_reg_3282 <= sext_ln879_fu_2056_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        hcl_trainLabels_V_lo_reg_3242 <= hcl_trainLabels_V_q0;
        icmp_ln883_reg_3248 <= icmp_ln883_fu_1949_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        i12_V_reg_3217 <= i12_V_fu_1920_p2;
        zext_ln180_reg_3209[4 : 0] <= zext_ln180_fu_1910_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln883_reg_3248 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        i13_V_reg_3314 <= i13_V_fu_2146_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        i14_V_reg_3356 <= i14_V_fu_2209_p2;
        zext_ln887_reg_3344[6 : 0] <= zext_ln887_fu_2199_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln68_reg_3262 == 1'd1) & (1'b1 == ap_CS_fsm_state98))) begin
        icmp_ln879_1_reg_3463 <= icmp_ln879_1_fu_2510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_57_reg_3297 == 1'd0) & (1'b1 == ap_CS_fsm_state97))) begin
        icmp_ln879_reg_3449 <= icmp_ln879_fu_2427_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_57_reg_3297 == 1'd1) & (1'b1 == ap_CS_fsm_state97))) begin
        icmp_ln887_23_reg_3453 <= icmp_ln887_23_fu_2441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln68_reg_3262 == 1'd0) & (1'b1 == ap_CS_fsm_state98))) begin
        icmp_ln887_26_reg_3458 <= icmp_ln887_26_fu_2504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        m_V_reg_3194 <= m_V_fu_1893_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        mul_ln1371_1_reg_3401 <= mul_ln1371_1_fu_2295_p2;
        mul_ln1371_reg_3390 <= mul_ln1371_fu_2276_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_22_fu_2203_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        p_Result_s_reg_3373 <= p_Result_s_fu_2247_p3;
        ret_V_2_reg_3361 <= ret_V_2_fu_2228_p2;
        ret_V_3_reg_3378 <= ret_V_3_fu_2254_p2;
        tmp_19_reg_3367 <= ret_V_2_fu_2228_p2[32'd33];
        tmp_23_reg_3384 <= ret_V_3_fu_2254_p2[32'd33];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        p_Val2_s_reg_3339 <= hcl_in_train_V_q0;
        shl_ln_reg_3334[13 : 6] <= shl_ln_fu_2191_p3[13 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        prototypeCounter_V_a_1_reg_3422 <= sext_ln68_2_fu_2401_p1;
        prototypeCounter_V_a_2_reg_3427 <= sext_ln68_3_fu_2409_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        prototypeCounter_V_l_reg_3432 <= prototypeCounter_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_18_fu_2140_p2 == 1'd0) & (icmp_ln883_reg_3248 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        prototype_V_addr_4_reg_3324 <= sext_ln791_fu_2176_p1;
        prototype_V_addr_5_reg_3329 <= sext_ln821_fu_2186_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        select_ln1371_3_reg_3412 <= select_ln1371_3_fu_2348_p3;
        select_ln1371_5_reg_3417 <= select_ln1371_5_fu_2391_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        select_ln1371_reg_3266 <= select_ln1371_fu_2031_p3;
        trunc_ln68_reg_3262 <= trunc_ln68_fu_1972_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        sub_ln68_reg_3442 <= sub_ln68_fu_2422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_19_reg_3367 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        tmp_22_reg_3396 <= {{mul_ln1371_fu_2276_p2[66:48]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_23_reg_3384 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        tmp_26_reg_3407 <= {{mul_ln1371_1_fu_2295_p2[66:48]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        tmp_34_reg_3467 <= {{bvh_d_index_reg_1099[6:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        x39_V_reg_3140 <= x39_V_fu_1805_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        x40_V_reg_3158 <= x40_V_fu_1852_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln245_fu_1783_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        zext_ln544_11_reg_3132[4 : 0] <= zext_ln544_11_fu_1795_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln251_fu_1846_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        zext_ln544_15_reg_3163[7 : 0] <= zext_ln544_15_fu_1858_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln244_fu_1761_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        zext_ln544_9_reg_3114[12 : 0] <= zext_ln544_9_fu_1773_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        zext_ln68_reg_3437[0] <= zext_ln68_fu_2413_p1[0];
    end
end

always @ (*) begin
    if (((xor_ln231_fu_1699_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((xor_ln231_fu_1699_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        compute1_V_address0 = compute1_V_addr_1_reg_3257;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        compute1_V_address0 = sext_ln544_2_fu_1967_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state43))) begin
        compute1_V_address0 = compute1_V_addr_reg_3252;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        compute1_V_address0 = sext_ln544_1_fu_1955_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        compute1_V_address0 = grp_dataflow_parent_loop_1_fu_1289_compute1_V_address0;
    end else begin
        compute1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state43))) begin
        compute1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        compute1_V_ce0 = grp_dataflow_parent_loop_1_fu_1289_compute1_V_ce0;
    end else begin
        compute1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        compute1_V_d0 = add_ln68_1_fu_1976_p2;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        compute1_V_d0 = add_ln68_fu_1960_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        compute1_V_d0 = grp_dataflow_parent_loop_1_fu_1289_compute1_V_d0;
    end else begin
        compute1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43))) begin
        compute1_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        compute1_V_we0 = grp_dataflow_parent_loop_1_fu_1289_compute1_V_we0;
    end else begin
        compute1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        distance1_V_18_address0 = zext_ln544_7_fu_1676_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        distance1_V_18_address0 = zext_ln544_5_fu_1659_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        distance1_V_18_address0 = zext_ln544_1_fu_1573_p1;
    end else begin
        distance1_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state21))) begin
        distance1_V_18_ce0 = 1'b1;
    end else begin
        distance1_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        distance1_V_18_d0 = grp_fu_1311_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        distance1_V_18_d0 = 64'd0;
    end else begin
        distance1_V_18_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((icmp_ln887_5_fu_1561_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17)))) begin
        distance1_V_18_we0 = 1'b1;
    end else begin
        distance1_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state109)) begin
        distance1_V_19_address0 = zext_ln544_18_fu_2674_p1;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        distance1_V_19_address0 = zext_ln544_16_fu_2657_p1;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        distance1_V_19_address0 = zext_ln544_10_fu_2574_p1;
    end else begin
        distance1_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state108))) begin
        distance1_V_19_ce0 = 1'b1;
    end else begin
        distance1_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        distance1_V_19_d0 = grp_fu_1302_p2;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        distance1_V_19_d0 = 64'd0;
    end else begin
        distance1_V_19_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state108) | ((icmp_ln887_13_fu_2562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102)))) begin
        distance1_V_19_we0 = 1'b1;
    end else begin
        distance1_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state117)) begin
        distance1_V_20_address0 = zext_ln544_20_fu_2815_p1;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        distance1_V_20_address0 = zext_ln544_19_fu_2798_p1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        distance1_V_20_address0 = zext_ln544_14_fu_2709_p1;
    end else begin
        distance1_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state116))) begin
        distance1_V_20_ce0 = 1'b1;
    end else begin
        distance1_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        distance1_V_20_d0 = grp_fu_1311_p2;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        distance1_V_20_d0 = 64'd0;
    end else begin
        distance1_V_20_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state116) | ((icmp_ln887_17_fu_2697_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state112)))) begin
        distance1_V_20_we0 = 1'b1;
    end else begin
        distance1_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        distance1_V_address0 = zext_ln544_3_fu_1538_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        distance1_V_address0 = zext_ln544_2_fu_1521_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        distance1_V_address0 = zext_ln544_fu_1438_p1;
    end else begin
        distance1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13))) begin
        distance1_V_ce0 = 1'b1;
    end else begin
        distance1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        distance1_V_d0 = grp_fu_1302_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        distance1_V_d0 = 64'd0;
    end else begin
        distance1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((icmp_ln887_4_fu_1426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        distance1_V_we0 = 1'b1;
    end else begin
        distance1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        distance_V_address0 = zext_ln544_15_fu_1858_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        distance_V_address0 = zext_ln544_13_fu_1841_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        distance_V_address0 = zext_ln544_4_fu_1716_p1;
    end else begin
        distance_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state34))) begin
        distance_V_ce0 = 1'b1;
    end else begin
        distance_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        distance_V_d0 = grp_fu_1302_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        distance_V_d0 = 64'd0;
    end else begin
        distance_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((icmp_ln887_7_fu_1704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26)))) begin
        distance_V_we0 = 1'b1;
    end else begin
        distance_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
        grp_dataflow_parent_loop_1_fu_1289_ap_continue = 1'b1;
    end else begin
        grp_dataflow_parent_loop_1_fu_1289_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_22_fu_2203_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        grp_fu_2233_ap_start = 1'b1;
    end else begin
        grp_fu_2233_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_22_fu_2203_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        grp_fu_2259_ap_start = 1'b1;
    end else begin
        grp_fu_2259_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        hamming_dist_V_address0 = zext_ln544_12_fu_1926_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        hamming_dist_V_address0 = zext_ln544_11_reg_3132;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        hamming_dist_V_address0 = zext_ln544_8_fu_1750_p1;
    end else begin
        hamming_dist_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state28))) begin
        hamming_dist_V_ce0 = 1'b1;
    end else begin
        hamming_dist_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        hamming_dist_V_ce1 = 1'b1;
    end else begin
        hamming_dist_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        hamming_dist_V_d0 = p_02856_4_reg_1040;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        hamming_dist_V_d0 = 32'd0;
    end else begin
        hamming_dist_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_20_fu_1887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38)) | ((icmp_ln887_11_fu_1738_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28)))) begin
        hamming_dist_V_we0 = 1'b1;
    end else begin
        hamming_dist_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        hcl_in_test_V_address0 = zext_ln1357_18_fu_2782_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        hcl_in_test_V_address0 = zext_ln1357_6_fu_1643_p1;
    end else begin
        hcl_in_test_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state20))) begin
        hcl_in_test_V_ce0 = 1'b1;
    end else begin
        hcl_in_test_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state105)) begin
        hcl_in_train_V_address0 = zext_ln1357_14_fu_2637_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        hcl_in_train_V_address0 = zext_ln791_2_fu_2166_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        hcl_in_train_V_address0 = zext_ln1357_10_fu_1821_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        hcl_in_train_V_address0 = zext_ln1357_2_fu_1501_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hcl_in_train_V_address0 = grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_address0;
    end else begin
        hcl_in_train_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        hcl_in_train_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hcl_in_train_V_ce0 = grp_dataflow_parent_loop_1_fu_1289_hcl_in_train_V_ce0;
    end else begin
        hcl_in_train_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        hcl_trainLabels_V_address0 = zext_ln544_9_reg_3114;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hcl_trainLabels_V_address0 = grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_address0;
    end else begin
        hcl_trainLabels_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        hcl_trainLabels_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hcl_trainLabels_V_ce0 = grp_dataflow_parent_loop_1_fu_1289_hcl_trainLabels_V_ce0;
    end else begin
        hcl_trainLabels_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        pre_dist_V_address0 = zext_ln544_17_fu_1899_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        pre_dist_V_address0 = zext_ln544_15_reg_3163;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pre_dist_V_address0 = zext_ln544_6_fu_1733_p1;
    end else begin
        pre_dist_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state27))) begin
        pre_dist_V_ce0 = 1'b1;
    end else begin
        pre_dist_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        pre_dist_V_d0 = p_02757_5_reg_1019;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pre_dist_V_d0 = 32'd0;
    end else begin
        pre_dist_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_21_fu_1863_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | ((icmp_ln887_10_fu_1721_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27)))) begin
        pre_dist_V_we0 = 1'b1;
    end else begin
        pre_dist_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state93))) begin
        prototypeCounter_V_address0 = prototypeCounter_V_a_2_reg_3427;
    end else if (((1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state90))) begin
        prototypeCounter_V_address0 = prototypeCounter_V_a_1_reg_3422;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        prototypeCounter_V_address0 = zext_ln180_2_fu_1421_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prototypeCounter_V_address0 = grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_address0;
    end else begin
        prototypeCounter_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state90))) begin
        prototypeCounter_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prototypeCounter_V_ce0 = grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_ce0;
    end else begin
        prototypeCounter_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        prototypeCounter_V_d0 = sub_ln68_reg_3442;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        prototypeCounter_V_d0 = add_ln68_4_fu_2416_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        prototypeCounter_V_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prototypeCounter_V_d0 = grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_d0;
    end else begin
        prototypeCounter_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state95) | ((icmp_ln887_3_fu_1399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        prototypeCounter_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prototypeCounter_V_we0 = grp_dataflow_parent_loop_1_fu_1289_prototypeCounter_V_we0;
    end else begin
        prototypeCounter_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        prototype_V_address0 = zext_ln1357_19_fu_2793_p1;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        prototype_V_address0 = zext_ln1357_15_fu_2652_p1;
    end else if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state101))) begin
        prototype_V_address0 = prototype_V_addr_4_reg_3324;
    end else if (((1'b1 == ap_CS_fsm_state97) | ((empty_57_reg_3297 == 1'd1) & (1'b1 == ap_CS_fsm_state98)) | ((icmp_ln879_reg_3449 == 1'd1) & (empty_57_reg_3297 == 1'd0) & (1'b1 == ap_CS_fsm_state98)))) begin
        prototype_V_address0 = prototype_V_addr_5_reg_3329;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        prototype_V_address0 = zext_ln1357_11_fu_1836_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        prototype_V_address0 = zext_ln1357_7_fu_1654_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        prototype_V_address0 = zext_ln1357_3_fu_1516_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        prototype_V_address0 = zext_ln321_1_fu_1376_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prototype_V_address0 = grp_dataflow_parent_loop_1_fu_1289_prototype_V_address0;
    end else begin
        prototype_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state101) | ((empty_57_reg_3297 == 1'd1) & (1'b1 == ap_CS_fsm_state98)) | ((icmp_ln879_reg_3449 == 1'd1) & (empty_57_reg_3297 == 1'd0) & (1'b1 == ap_CS_fsm_state98)))) begin
        prototype_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prototype_V_ce0 = grp_dataflow_parent_loop_1_fu_1289_prototype_V_ce0;
    end else begin
        prototype_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        prototype_V_d0 = tmp_33_fu_2542_p4;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        prototype_V_d0 = tmp_31_fu_2517_p4;
    end else if (((empty_57_reg_3297 == 1'd1) & (1'b1 == ap_CS_fsm_state98))) begin
        prototype_V_d0 = tmp_27_fu_2475_p4;
    end else if (((icmp_ln879_reg_3449 == 1'd1) & (empty_57_reg_3297 == 1'd0) & (1'b1 == ap_CS_fsm_state98))) begin
        prototype_V_d0 = tmp_29_fu_2451_p4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        prototype_V_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prototype_V_d0 = grp_dataflow_parent_loop_1_fu_1289_prototype_V_d0;
    end else begin
        prototype_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln879_1_reg_3463 == 1'd1) & (trunc_ln68_reg_3262 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
        prototype_V_we0 = shl_ln821_3_fu_2555_p2;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        prototype_V_we0 = shl_ln821_2_fu_2531_p2;
    end else if (((empty_57_reg_3297 == 1'd1) & (1'b1 == ap_CS_fsm_state98))) begin
        prototype_V_we0 = shl_ln821_fu_2489_p2;
    end else if (((icmp_ln879_reg_3449 == 1'd1) & (empty_57_reg_3297 == 1'd0) & (1'b1 == ap_CS_fsm_state98))) begin
        prototype_V_we0 = shl_ln821_1_fu_2465_p2;
    end else if (((icmp_ln887_2_fu_1354_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        prototype_V_we0 = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        prototype_V_we0 = grp_dataflow_parent_loop_1_fu_1289_prototype_V_we0;
    end else begin
        prototype_V_we0 = 8'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln887_fu_1342_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln887_2_fu_1354_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln887_1_fu_1387_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln887_3_fu_1399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln887_4_fu_1426_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln106_fu_1449_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln107_fu_1467_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln887_6_fu_1479_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln113_fu_1526_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln887_9_fu_1543_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln887_5_fu_1561_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln177_fu_1584_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln178_fu_1605_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln887_8_fu_1617_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln184_fu_1664_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln887_12_fu_1681_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((xor_ln231_fu_1699_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln887_7_fu_1704_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln887_10_fu_1721_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln887_11_fu_1738_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln244_fu_1761_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((icmp_ln245_fu_1783_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln887_15_fu_1799_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln251_fu_1846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln887_21_fu_1863_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((icmp_ln887_20_fu_1887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state40 : begin
            if (((icmp_ln887_14_fu_1914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state42 : begin
            if (((icmp_ln883_fu_1949_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == ap_CS_fsm_state48) & ((icmp_ln887_18_fu_2140_p2 == 1'd1) | (icmp_ln883_reg_3248 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln887_22_fu_2203_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            if (((trunc_ln68_reg_3262 == 1'd1) & (icmp_ln879_1_fu_2510_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state98))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else if (((icmp_ln879_1_fu_2510_p2 == 1'd1) & (trunc_ln68_reg_3262 == 1'd1) & (1'b1 == ap_CS_fsm_state98))) begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state102 : begin
            if (((icmp_ln887_13_fu_2562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end
        end
        ap_ST_fsm_state103 : begin
            if (((icmp_ln327_fu_2585_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state103))) begin
                ap_NS_fsm = ap_ST_fsm_state112;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
        end
        ap_ST_fsm_state104 : begin
            if (((icmp_ln328_fu_2603_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state104))) begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end
        end
        ap_ST_fsm_state105 : begin
            if (((icmp_ln887_19_fu_2615_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state105))) begin
                ap_NS_fsm = ap_ST_fsm_state109;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state109 : begin
            if (((icmp_ln334_fu_2662_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state109))) begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state110;
            end
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            if (((icmp_ln887_25_fu_2679_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state111))) begin
                ap_NS_fsm = ap_ST_fsm_state109;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end
        end
        ap_ST_fsm_state112 : begin
            if (((icmp_ln887_17_fu_2697_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state112))) begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state112;
            end
        end
        ap_ST_fsm_state113 : begin
            if (((icmp_ln398_fu_2720_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state113))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state114;
            end
        end
        ap_ST_fsm_state114 : begin
            if (((icmp_ln399_fu_2744_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state114))) begin
                ap_NS_fsm = ap_ST_fsm_state113;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state115;
            end
        end
        ap_ST_fsm_state115 : begin
            if (((icmp_ln887_24_fu_2756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state115))) begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state117 : begin
            if (((icmp_ln405_fu_2803_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state117))) begin
                ap_NS_fsm = ap_ST_fsm_state114;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state118;
            end
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            if (((icmp_ln887_27_fu_2820_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state119))) begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln106_fu_1443_p2 = (phi_mul13_reg_749 + 20'd156);

assign add_ln107_fu_1461_p2 = (phi_mul11_reg_772 + 12'd156);

assign add_ln1357_1_fu_1510_p2 = (phi_mul11_reg_772 + zext_ln1357_fu_1506_p1);

assign add_ln1357_2_fu_1637_p2 = (phi_mul17_reg_838 + zext_ln1357_5_fu_1633_p1);

assign add_ln1357_3_fu_1648_p2 = (phi_mul15_reg_861 + zext_ln1357_4_fu_1629_p1);

assign add_ln1357_4_fu_1815_p2 = (phi_mul21_reg_961 + zext_ln1357_9_fu_1811_p1);

assign add_ln1357_5_fu_1830_p2 = (phi_mul19_reg_984 + zext_ln1357_8_fu_1826_p1);

assign add_ln1357_6_fu_2631_p2 = (phi_mul25_reg_1133 + zext_ln1357_13_fu_2627_p1);

assign add_ln1357_7_fu_2646_p2 = (phi_mul23_reg_1156 + zext_ln1357_12_fu_2642_p1);

assign add_ln1357_8_fu_2776_p2 = (phi_mul29_reg_1222 + zext_ln1357_17_fu_2772_p1);

assign add_ln1357_9_fu_2787_p2 = (phi_mul27_reg_1245 + zext_ln1357_16_fu_2768_p1);

assign add_ln1357_fu_1495_p2 = (phi_mul13_reg_749 + zext_ln1357_1_fu_1491_p1);

assign add_ln177_fu_1578_p2 = (phi_mul17_reg_838 + 18'd156);

assign add_ln178_fu_1599_p2 = (phi_mul15_reg_861 + 12'd156);

assign add_ln180_fu_1415_p2 = (phi_mul9_reg_704 + zext_ln180_1_fu_1411_p1);

assign add_ln214_1_fu_1687_p2 = ($signed(p_02115_5_0_reg_896) + $signed(64'd18446744073709551615));

assign add_ln214_2_fu_1875_p2 = ($signed(p_02708_5_reg_1031) + $signed(64'd18446744073709551615));

assign add_ln214_3_fu_2685_p2 = ($signed(p_05837_6_0_reg_1191) + $signed(64'd18446744073709551615));

assign add_ln214_4_fu_2826_p2 = ($signed(p_06407_6_0_reg_1280) + $signed(64'd18446744073709551615));

assign add_ln214_fu_1549_p2 = ($signed(p_01639_5_0_reg_807) + $signed(64'd18446744073709551615));

assign add_ln244_fu_1755_p2 = (phi_mul21_reg_961 + 20'd156);

assign add_ln245_fu_1777_p2 = (phi_mul19_reg_984 + 12'd156);

assign add_ln321_fu_1370_p2 = (phi_mul_reg_670 + zext_ln321_fu_1366_p1);

assign add_ln327_fu_2579_p2 = (phi_mul25_reg_1133 + 20'd156);

assign add_ln328_fu_2597_p2 = (phi_mul23_reg_1156 + 12'd156);

assign add_ln398_fu_2714_p2 = (phi_mul29_reg_1222 + 18'd156);

assign add_ln399_fu_2738_p2 = (phi_mul27_reg_1245 + 12'd156);

assign add_ln68_1_fu_1976_p2 = ($signed(32'd4294967295) + $signed(compute1_V_q0));

assign add_ln68_4_fu_2416_p2 = (zext_ln68_fu_2413_p1 + prototypeCounter_V_l_reg_3432);

assign add_ln68_fu_1960_p2 = (32'd1 + compute1_V_q0);

assign add_ln700_10_fu_1611_p2 = (p_01984_0_0_reg_850 + 5'd1);

assign add_ln700_11_fu_1623_p2 = (p_01970_0_0_reg_873 + 8'd1);

assign add_ln700_12_fu_1532_p2 = (p_01518_0_0_reg_796 + 8'd1);

assign add_ln700_15_fu_1670_p2 = (p_02086_0_0_reg_885 + 8'd1);

assign add_ln700_17_fu_2568_p2 = (p_05511_0_0_reg_1111 + 8'd1);

assign add_ln700_20_fu_2703_p2 = (p_06080_0_0_reg_1200 + 8'd1);

assign add_ln700_21_fu_2591_p2 = (p_05558_0_0_reg_1122 + 13'd1);

assign add_ln700_22_fu_2621_p2 = (p_05687_0_0_reg_1168 + 8'd1);

assign add_ln700_25_fu_2609_p2 = (p_05701_0_0_reg_1145 + 5'd1);

assign add_ln700_28_fu_2726_p2 = (p_06126_0_0_reg_1211 + 11'd1);

assign add_ln700_30_fu_2762_p2 = (p_06255_0_0_reg_1257 + 8'd1);

assign add_ln700_31_fu_2668_p2 = (p_05649_0_0_reg_1180 + 8'd1);

assign add_ln700_32_fu_2750_p2 = (p_06190_0_0_reg_1234 + 5'd1);

assign add_ln700_34_fu_2809_p2 = (p_06217_0_0_reg_1269 + 8'd1);

assign add_ln700_5_fu_1567_p2 = (p_01949_0_0_reg_816 + 8'd1);

assign add_ln700_6_fu_1455_p2 = (p_01427_0_0_reg_738 + 13'd1);

assign add_ln700_7_fu_1485_p2 = (p_01403_0_0_reg_784 + 8'd1);

assign add_ln700_8_fu_1590_p2 = (p_01994_0_0_reg_827 + 11'd1);

assign add_ln700_9_fu_1473_p2 = (p_01417_0_0_reg_761 + 5'd1);

assign add_ln700_fu_1432_p2 = (p_01382_0_0_reg_727 + 8'd1);

assign add_ln791_1_fu_2171_p2 = ($signed(zext_ln791_fu_2152_p1) + $signed(mul_ln791_reg_3277));

assign add_ln791_fu_2160_p2 = (zext_ln791_1_fu_2156_p1 + phi_mul21_reg_961);

assign add_ln821_fu_2181_p2 = ($signed(zext_ln791_fu_2152_p1) + $signed(mul_ln821_reg_3272));

assign add_ln887_1_fu_1381_p2 = (phi_mul9_reg_704 + 18'd9984);

assign add_ln887_fu_1336_p2 = (phi_mul_reg_670 + 12'd156);

assign and_ln214_1_fu_1693_p2 = (p_02115_5_0_reg_896 & add_ln214_1_fu_1687_p2);

assign and_ln214_3_fu_2691_p2 = (p_05837_6_0_reg_1191 & add_ln214_3_fu_2685_p2);

assign and_ln214_4_fu_2832_p2 = (p_06407_6_0_reg_1280 & add_ln214_4_fu_2826_p2);

assign and_ln214_fu_1555_p2 = (p_01639_5_0_reg_807 & add_ln214_fu_1549_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

always @ (*) begin
    ap_block_state6_on_subcall_done = ((ap_sync_grp_dataflow_parent_loop_1_fu_1289_ap_ready & ap_sync_grp_dataflow_parent_loop_1_fu_1289_ap_done) == 1'b0);
end

assign ap_sync_grp_dataflow_parent_loop_1_fu_1289_ap_done = (grp_dataflow_parent_loop_1_fu_1289_ap_done | ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_done);

assign ap_sync_grp_dataflow_parent_loop_1_fu_1289_ap_ready = (grp_dataflow_parent_loop_1_fu_1289_ap_ready | ap_sync_reg_grp_dataflow_parent_loop_1_fu_1289_ap_ready);

assign count_V_fu_1869_p2 = (p_02757_5_reg_1019 + 32'd1);

assign empty_35_fu_1596_p1 = hcl_epoch_V[0:0];

assign empty_57_fu_2076_p1 = compute1_V_q0[0:0];

assign grp_dataflow_parent_loop_1_fu_1289_ap_start = grp_dataflow_parent_loop_1_fu_1289_ap_start_reg;

assign grp_fu_1302_p2 = (prototype_V_q0 ^ hcl_in_train_V_q0);

assign grp_fu_1311_p2 = (prototype_V_q0 ^ hcl_in_test_V_q0);

assign grp_fu_1319_p3 = prototype_V_q0[zext_ln887_reg_3344];

assign grp_fu_1326_p4 = {{bvh_d_index_reg_1099[6:3]}};

assign grp_fu_2233_p1 = 34'd9984;

assign grp_fu_2259_p1 = 34'd9984;

assign grp_fu_2850_p1 = 19'd9984;

assign grp_fu_2850_p2 = grp_fu_2233_p2[18:0];

assign grp_fu_2858_p1 = 19'd9984;

assign grp_fu_2858_p2 = grp_fu_2259_p2[18:0];

assign hamming_dist_V_address1 = sext_ln544_fu_1931_p1;

assign hcl_rdv3_V_address0 = grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_address0;

assign hcl_rdv3_V_ce0 = grp_dataflow_parent_loop_1_fu_1289_hcl_rdv3_V_ce0;

assign hcl_testLabels_V_address0 = 11'd0;

assign hcl_testLabels_V_address1 = 11'd0;

assign hcl_testLabels_V_ce0 = 1'b0;

assign hcl_testLabels_V_ce1 = 1'b0;

assign hcl_testLabels_V_d0 = 32'd0;

assign hcl_testLabels_V_d1 = 32'd0;

assign hcl_testLabels_V_we0 = 1'b0;

assign hcl_testLabels_V_we1 = 1'b0;

assign i10_V_fu_1767_p2 = (p_02587_0_reg_950 + 13'd1);

assign i11_V_fu_1789_p2 = (p_02577_0_reg_973 + 5'd1);

assign i12_V_fu_1920_p2 = (pred_V_reg_1076 + 5'd1);

assign i13_V_fu_2146_p2 = (p_02993_0_reg_1087 + 8'd1);

assign i14_V_fu_2209_p2 = (bvh_d_index_reg_1099 + 7'd1);

assign icmp_ln106_fu_1449_p2 = ((p_01427_0_0_reg_738 == 13'd6238) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_1467_p2 = ((p_01417_0_0_reg_761 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_1526_p2 = ((p_01518_0_0_reg_796 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln177_fu_1584_p2 = ((p_01994_0_0_reg_827 == 11'd1559) ? 1'b1 : 1'b0);

assign icmp_ln178_fu_1605_p2 = ((p_01984_0_0_reg_850 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_1664_p2 = ((p_02086_0_0_reg_885 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln244_fu_1761_p2 = ((p_02587_0_reg_950 == 13'd6238) ? 1'b1 : 1'b0);

assign icmp_ln245_fu_1783_p2 = ((p_02577_0_reg_973 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln251_fu_1846_p2 = ((p_02681_0_reg_1008 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln327_fu_2585_p2 = ((p_05558_0_0_reg_1122 == 13'd6238) ? 1'b1 : 1'b0);

assign icmp_ln328_fu_2603_p2 = ((p_05701_0_0_reg_1145 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln334_fu_2662_p2 = ((p_05649_0_0_reg_1180 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln398_fu_2720_p2 = ((p_06126_0_0_reg_1211 == 11'd1559) ? 1'b1 : 1'b0);

assign icmp_ln399_fu_2744_p2 = ((p_06190_0_0_reg_1234 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln405_fu_2803_p2 = ((p_06217_0_0_reg_1269 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_2510_p2 = ((sub_ln68_reg_3442 == select_ln1371_reg_3266) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2427_p0 = prototypeCounter_V_q0;

assign icmp_ln879_fu_2427_p2 = ((icmp_ln879_fu_2427_p0 == select_ln1371_1_reg_3301) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_1949_p1 = hcl_trainLabels_V_q0;

assign icmp_ln883_fu_1949_p2 = ((p_02932_3_reg_1064 == icmp_ln883_fu_1949_p1) ? 1'b1 : 1'b0);

assign icmp_ln887_10_fu_1721_p2 = ((p_02482_0_reg_928 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_11_fu_1738_p2 = ((p_02455_0_reg_939 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln887_12_fu_1681_p2 = ((p_02115_5_0_reg_896 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_13_fu_2562_p2 = ((p_05511_0_0_reg_1111 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_14_fu_1914_p2 = ((pred_V_reg_1076 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln887_15_fu_1799_p2 = ((p_02563_0_reg_996 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_16_fu_1936_p2 = (($signed(hamming_dist_V_q0) < $signed(hamming_dist_V_q1)) ? 1'b1 : 1'b0);

assign icmp_ln887_17_fu_2697_p2 = ((p_06080_0_0_reg_1200 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_18_fu_2140_p2 = ((p_02993_0_reg_1087 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_19_fu_2615_p2 = ((p_05687_0_0_reg_1168 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_1387_p2 = ((p_0408_0_reg_693 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln887_20_fu_1887_p2 = ((p_02846_0_reg_1053 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_21_fu_1863_p2 = ((p_02708_5_reg_1031 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_22_fu_2203_p2 = ((bvh_d_index_reg_1099 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln887_23_fu_2441_p2 = (($signed(ret_V_4_fu_2436_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign icmp_ln887_24_fu_2756_p2 = ((p_06255_0_0_reg_1257 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_25_fu_2679_p2 = ((p_05837_6_0_reg_1191 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_26_fu_2504_p2 = (($signed(ret_V_6_fu_2499_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign icmp_ln887_27_fu_2820_p2 = ((p_06407_6_0_reg_1280 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_1354_p2 = ((p_0442_0_i_i_reg_682 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_1399_p2 = ((p_0398_0_reg_716 == 14'd9984) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_1426_p2 = ((p_01382_0_0_reg_727 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_1561_p2 = ((p_01949_0_0_reg_816 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_1479_p2 = ((p_01403_0_0_reg_784 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_1704_p2 = ((p_02509_0_reg_917 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_1617_p2 = ((p_01970_0_0_reg_873 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln887_9_fu_1543_p2 = ((p_01639_5_0_reg_807 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_1342_p2 = ((p_0452_0_i_i_reg_659 == 5'd26) ? 1'b1 : 1'b0);

assign lshr_ln1371_1_fu_1997_p4 = {{sub_ln1371_fu_1991_p2[31:1]}};

assign lshr_ln1371_2_fu_2017_p4 = {{add_ln68_1_fu_1976_p2[31:1]}};

assign lshr_ln1371_4_fu_2094_p4 = {{sub_ln1371_2_fu_2088_p2[31:1]}};

assign lshr_ln1371_5_fu_2114_p4 = {{compute1_V_q0[31:1]}};

assign m_V_fu_1893_p2 = (p_02846_0_reg_1053 + 8'd1);

assign mul_ln1371_1_fu_2295_p0 = ret_V_3_reg_3378;

assign mul_ln1371_1_fu_2295_p2 = ($signed(mul_ln1371_1_fu_2295_p0) * $signed(68'h690690691));

assign mul_ln1371_fu_2276_p0 = ret_V_2_reg_3361;

assign mul_ln1371_fu_2276_p2 = ($signed(mul_ln1371_fu_2276_p0) * $signed(68'h690690691));

assign mul_ln68_1_fu_2066_p1 = hcl_trainLabels_V_lo_reg_3242;

assign mul_ln68_1_fu_2066_p2 = ($signed({{1'b0}, {33'd9984}}) * $signed(mul_ln68_1_fu_2066_p1));

assign mul_ln68_fu_2050_p1 = p_02932_3_reg_1064;

assign mul_ln68_fu_2050_p2 = ($signed({{1'b0}, {33'd9984}}) * $signed(mul_ln68_fu_2050_p1));

assign mul_ln791_fu_2844_p0 = 13'd156;

assign mul_ln791_fu_2844_p1 = p_02932_3_reg_1064[12:0];

assign mul_ln821_fu_2838_p0 = 13'd156;

assign mul_ln821_fu_2838_p1 = hcl_trainLabels_V_lo_reg_3242[12:0];

assign numb_V_1_fu_1881_p2 = (p_02708_5_reg_1031 & add_ln214_2_fu_1875_p2);

assign p_Repl2_1_fu_2447_p1 = grp_fu_1319_p3;

assign p_Repl2_2_fu_2514_p1 = icmp_ln887_26_reg_3458;

assign p_Repl2_3_fu_2538_p1 = grp_fu_1319_p3;

assign p_Repl2_s_fu_2472_p1 = icmp_ln887_23_reg_3453;

assign p_Result_s_fu_2247_p3 = p_Val2_s_reg_3339[zext_ln887_fu_2199_p1];

assign ret_V_1_fu_2219_p2 = (zext_ln215_fu_2215_p1 + shl_ln_reg_3334);

assign ret_V_2_fu_2228_p2 = ($signed(zext_ln1353_fu_2224_p1) + $signed(sext_ln215_reg_3292));

assign ret_V_3_fu_2254_p2 = ($signed(zext_ln1353_fu_2224_p1) + $signed(sext_ln879_reg_3282));

assign ret_V_4_fu_2436_p2 = ($signed(sext_ln215_2_fu_2432_p1) - $signed(sext_ln215_1_reg_3306));

assign ret_V_6_fu_2499_p2 = ($signed(sext_ln215_3_fu_2496_p1) - $signed(sext_ln287_reg_3287));

assign select_ln1371_1_fu_2128_p3 = ((tmp_18_fu_2080_p3[0:0] === 1'b1) ? sub_ln1371_3_fu_2108_p2 : zext_ln1371_3_fu_2124_p1);

assign select_ln1371_2_fu_2335_p3 = ((tmp_19_reg_3367[0:0] === 1'b1) ? tmp_20_fu_2316_p4 : tmp_21_fu_2326_p4);

assign select_ln1371_3_fu_2348_p3 = ((tmp_19_reg_3367[0:0] === 1'b1) ? sub_ln68_1_fu_2342_p2 : tmp_22_reg_3396);

assign select_ln1371_4_fu_2378_p3 = ((tmp_23_reg_3384[0:0] === 1'b1) ? tmp_24_fu_2359_p4 : tmp_25_fu_2369_p4);

assign select_ln1371_5_fu_2391_p3 = ((tmp_23_reg_3384[0:0] === 1'b1) ? sub_ln68_2_fu_2385_p2 : tmp_26_reg_3407);

assign select_ln1371_fu_2031_p3 = ((tmp_17_fu_1983_p3[0:0] === 1'b1) ? sub_ln1371_1_fu_2011_p2 : zext_ln1371_1_fu_2027_p1);

assign select_ln280_fu_1942_p3 = ((icmp_ln887_16_fu_1936_p2[0:0] === 1'b1) ? zext_ln180_reg_3209 : p_02932_3_reg_1064);

assign sext_ln215_1_fu_2136_p1 = select_ln1371_1_fu_2128_p3;

assign sext_ln215_2_fu_2432_p0 = prototypeCounter_V_q0;

assign sext_ln215_2_fu_2432_p1 = sext_ln215_2_fu_2432_p0;

assign sext_ln215_3_fu_2496_p1 = sub_ln68_reg_3442;

assign sext_ln215_fu_2072_p1 = $signed(mul_ln68_1_fu_2066_p2);

assign sext_ln287_fu_2060_p1 = select_ln1371_reg_3266;

assign sext_ln544_1_fu_1955_p0 = hcl_trainLabels_V_q0;

assign sext_ln544_1_fu_1955_p1 = sext_ln544_1_fu_1955_p0;

assign sext_ln544_2_fu_1967_p1 = p_02932_3_reg_1064;

assign sext_ln544_fu_1931_p1 = p_02932_3_reg_1064;

assign sext_ln68_2_fu_2401_p1 = grp_fu_2850_p3;

assign sext_ln68_3_fu_2409_p1 = grp_fu_2858_p3;

assign sext_ln791_fu_2176_p1 = $signed(add_ln791_1_fu_2171_p2);

assign sext_ln821_fu_2186_p1 = $signed(add_ln821_fu_2181_p2);

assign sext_ln879_fu_2056_p1 = $signed(mul_ln68_fu_2050_p2);

assign shl_ln821_1_fu_2465_p2 = 8'd255 << zext_ln821_2_fu_2461_p1;

assign shl_ln821_2_fu_2531_p2 = 8'd255 << zext_ln821_4_fu_2527_p1;

assign shl_ln821_3_fu_2555_p2 = 8'd255 << zext_ln821_6_fu_2552_p1;

assign shl_ln821_fu_2489_p2 = 8'd255 << zext_ln821_fu_2485_p1;

assign shl_ln_fu_2191_p3 = {{p_02993_0_reg_1087}, {6'd0}};

assign sub_ln1371_1_fu_2011_p2 = (32'd0 - zext_ln1371_fu_2007_p1);

assign sub_ln1371_2_fu_2088_p2 = (32'd0 - compute1_V_q0);

assign sub_ln1371_3_fu_2108_p2 = (32'd0 - zext_ln1371_2_fu_2104_p1);

assign sub_ln1371_4_fu_2311_p2 = (68'd0 - mul_ln1371_reg_3390);

assign sub_ln1371_5_fu_2354_p2 = (68'd0 - mul_ln1371_1_reg_3401);

assign sub_ln1371_fu_1991_p2 = (32'd1 - compute1_V_q0);

assign sub_ln68_1_fu_2342_p2 = (19'd0 - select_ln1371_2_fu_2335_p3);

assign sub_ln68_2_fu_2385_p2 = (19'd0 - select_ln1371_4_fu_2378_p3);

assign sub_ln68_fu_2422_p2 = (prototypeCounter_V_q0 - zext_ln68_reg_3437);

assign sum_V_fu_1904_p2 = (pre_dist_V_q0 + p_02856_4_reg_1040);

assign tmp_17_fu_1983_p3 = add_ln68_1_fu_1976_p2[32'd31];

assign tmp_18_fu_2080_p3 = compute1_V_q0[32'd31];

assign tmp_20_fu_2316_p4 = {{sub_ln1371_4_fu_2311_p2[66:48]}};

assign tmp_21_fu_2326_p4 = {{mul_ln1371_reg_3390[66:48]}};

assign tmp_24_fu_2359_p4 = {{sub_ln1371_5_fu_2354_p2[66:48]}};

assign tmp_25_fu_2369_p4 = {{mul_ln1371_1_reg_3401[66:48]}};

always @ (*) begin
    tmp_27_fu_2475_p4 = ap_const_lv64_0;
    tmp_27_fu_2475_p4[zext_ln887_reg_3344] = |(p_Repl2_s_fu_2472_p1);
end

always @ (*) begin
    tmp_29_fu_2451_p4 = ap_const_lv64_0;
    tmp_29_fu_2451_p4[zext_ln887_reg_3344] = |(p_Repl2_1_fu_2447_p1);
end

always @ (*) begin
    tmp_31_fu_2517_p4 = ap_const_lv64_0;
    tmp_31_fu_2517_p4[zext_ln887_reg_3344] = |(p_Repl2_2_fu_2514_p1);
end

always @ (*) begin
    tmp_33_fu_2542_p4 = ap_const_lv64_0;
    tmp_33_fu_2542_p4[zext_ln887_reg_3344] = |(p_Repl2_3_fu_2538_p1);
end

assign trunc_ln68_fu_1972_p1 = compute1_V_q0[0:0];

assign x1_V_fu_1348_p2 = (p_0452_0_i_i_reg_659 + 5'd1);

assign x2_V_fu_1393_p2 = (p_0408_0_reg_693 + 5'd1);

assign x35_V_fu_2732_p2 = (p_02378_0_reg_905 ^ 1'd1);

assign x36_V_fu_1710_p2 = (p_02509_0_reg_917 + 8'd1);

assign x37_V_fu_1727_p2 = (p_02482_0_reg_928 + 8'd1);

assign x38_V_fu_1744_p2 = (p_02455_0_reg_939 + 5'd1);

assign x39_V_fu_1805_p2 = (p_02563_0_reg_996 + 8'd1);

assign x40_V_fu_1852_p2 = (p_02681_0_reg_1008 + 8'd1);

assign xor_ln231_fu_1699_p2 = (p_02378_0_reg_905 ^ empty_35_reg_3012);

assign y1_V_fu_1405_p2 = (p_0398_0_reg_716 + 14'd1);

assign y_V_fu_1360_p2 = (p_0442_0_i_i_reg_682 + 8'd1);

assign zext_ln1353_fu_2224_p1 = ret_V_1_fu_2219_p2;

assign zext_ln1357_10_fu_1821_p1 = add_ln1357_4_fu_1815_p2;

assign zext_ln1357_11_fu_1836_p1 = add_ln1357_5_fu_1830_p2;

assign zext_ln1357_12_fu_2642_p1 = p_05687_0_0_reg_1168;

assign zext_ln1357_13_fu_2627_p1 = p_05687_0_0_reg_1168;

assign zext_ln1357_14_fu_2637_p1 = add_ln1357_6_fu_2631_p2;

assign zext_ln1357_15_fu_2652_p1 = add_ln1357_7_fu_2646_p2;

assign zext_ln1357_16_fu_2768_p1 = p_06255_0_0_reg_1257;

assign zext_ln1357_17_fu_2772_p1 = p_06255_0_0_reg_1257;

assign zext_ln1357_18_fu_2782_p1 = add_ln1357_8_fu_2776_p2;

assign zext_ln1357_19_fu_2793_p1 = add_ln1357_9_fu_2787_p2;

assign zext_ln1357_1_fu_1491_p1 = p_01403_0_0_reg_784;

assign zext_ln1357_2_fu_1501_p1 = add_ln1357_fu_1495_p2;

assign zext_ln1357_3_fu_1516_p1 = add_ln1357_1_fu_1510_p2;

assign zext_ln1357_4_fu_1629_p1 = p_01970_0_0_reg_873;

assign zext_ln1357_5_fu_1633_p1 = p_01970_0_0_reg_873;

assign zext_ln1357_6_fu_1643_p1 = add_ln1357_2_fu_1637_p2;

assign zext_ln1357_7_fu_1654_p1 = add_ln1357_3_fu_1648_p2;

assign zext_ln1357_8_fu_1826_p1 = p_02563_0_reg_996;

assign zext_ln1357_9_fu_1811_p1 = p_02563_0_reg_996;

assign zext_ln1357_fu_1506_p1 = p_01403_0_0_reg_784;

assign zext_ln1371_1_fu_2027_p1 = lshr_ln1371_2_fu_2017_p4;

assign zext_ln1371_2_fu_2104_p1 = lshr_ln1371_4_fu_2094_p4;

assign zext_ln1371_3_fu_2124_p1 = lshr_ln1371_5_fu_2114_p4;

assign zext_ln1371_fu_2007_p1 = lshr_ln1371_1_fu_1997_p4;

assign zext_ln180_1_fu_1411_p1 = p_0398_0_reg_716;

assign zext_ln180_2_fu_1421_p1 = add_ln180_fu_1415_p2;

assign zext_ln180_fu_1910_p1 = pred_V_reg_1076;

assign zext_ln215_fu_2215_p1 = bvh_d_index_reg_1099;

assign zext_ln321_1_fu_1376_p1 = add_ln321_fu_1370_p2;

assign zext_ln321_fu_1366_p1 = p_0442_0_i_i_reg_682;

assign zext_ln544_10_fu_2574_p1 = p_05511_0_0_reg_1111;

assign zext_ln544_11_fu_1795_p1 = p_02577_0_reg_973;

assign zext_ln544_12_fu_1926_p1 = pred_V_reg_1076;

assign zext_ln544_13_fu_1841_p1 = p_02563_0_reg_996;

assign zext_ln544_14_fu_2709_p1 = p_06080_0_0_reg_1200;

assign zext_ln544_15_fu_1858_p1 = p_02681_0_reg_1008;

assign zext_ln544_16_fu_2657_p1 = p_05687_0_0_reg_1168;

assign zext_ln544_17_fu_1899_p1 = p_02846_0_reg_1053;

assign zext_ln544_18_fu_2674_p1 = p_05649_0_0_reg_1180;

assign zext_ln544_19_fu_2798_p1 = p_06255_0_0_reg_1257;

assign zext_ln544_1_fu_1573_p1 = p_01949_0_0_reg_816;

assign zext_ln544_20_fu_2815_p1 = p_06217_0_0_reg_1269;

assign zext_ln544_2_fu_1521_p1 = p_01403_0_0_reg_784;

assign zext_ln544_3_fu_1538_p1 = p_01518_0_0_reg_796;

assign zext_ln544_4_fu_1716_p1 = p_02509_0_reg_917;

assign zext_ln544_5_fu_1659_p1 = p_01970_0_0_reg_873;

assign zext_ln544_6_fu_1733_p1 = p_02482_0_reg_928;

assign zext_ln544_7_fu_1676_p1 = p_02086_0_0_reg_885;

assign zext_ln544_8_fu_1750_p1 = p_02455_0_reg_939;

assign zext_ln544_9_fu_1773_p1 = p_02587_0_reg_950;

assign zext_ln544_fu_1438_p1 = p_01382_0_0_reg_727;

assign zext_ln68_fu_2413_p1 = p_Result_s_reg_3373;

assign zext_ln791_1_fu_2156_p1 = p_02993_0_reg_1087;

assign zext_ln791_2_fu_2166_p1 = add_ln791_fu_2160_p2;

assign zext_ln791_fu_2152_p1 = p_02993_0_reg_1087;

assign zext_ln821_2_fu_2461_p1 = grp_fu_1326_p4;

assign zext_ln821_4_fu_2527_p1 = grp_fu_1326_p4;

assign zext_ln821_6_fu_2552_p1 = tmp_34_reg_3467;

assign zext_ln821_fu_2485_p1 = grp_fu_1326_p4;

assign zext_ln887_fu_2199_p1 = bvh_d_index_reg_1099;

always @ (posedge ap_clk) begin
    zext_ln544_9_reg_3114[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    zext_ln544_11_reg_3132[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln544_15_reg_3163[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln180_reg_3209[31:5] <= 27'b000000000000000000000000000;
    shl_ln_reg_3334[5:0] <= 6'b000000;
    zext_ln887_reg_3344[31:7] <= 25'b0000000000000000000000000;
    zext_ln68_reg_3437[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //test
