// Seed: 2057460490
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output wand id_2,
    output wor id_3,
    input wor id_4,
    output tri0 id_5,
    input uwire id_6,
    output tri1 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri id_10,
    input tri0 id_11
    , id_19,
    output supply1 id_12,
    output wand id_13,
    output tri0 id_14,
    output supply1 id_15,
    input supply0 id_16,
    output tri0 id_17
);
  wire id_20;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1
    , id_8,
    input wire id_2
    , id_9,
    input tri1 id_3,
    output tri1 id_4,
    output uwire id_5,
    input uwire id_6
);
  assign id_5 = id_3;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4,
      id_3,
      id_5,
      id_6,
      id_4,
      id_3,
      id_4,
      id_1,
      id_0,
      id_5,
      id_4,
      id_5,
      id_5,
      id_2,
      id_4
  );
  assign modCall_1.id_14 = 0;
  always disable id_10;
  logic [-1 : -1] id_11;
endmodule
