# 8-Bit Subtractor using verilog HDL, Simulated in EDA Playground - Logic (a-b) = a + (b's 2's compliment) = a + (1's comp + 1)
