{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458591799735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458591799736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 20:23:19 2016 " "Processing started: Mon Mar 21 20:23:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458591799736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458591799736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458591799736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1458591800042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/vdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/vdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp-rtl " "Found design unit 1: vdp-rtl" {  } { { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800355 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp " "Found entity 1: vdp" {  } { { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591800355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/rcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/rcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rcb-rtl1 " "Found design unit 1: rcb-rtl1" {  } { { "../project_submit/adpre/rcb.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/rcb.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800358 ""} { "Info" "ISGN_ENTITY_NAME" "1 rcb " "Found entity 1: rcb" {  } { { "../project_submit/adpre/rcb.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/rcb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591800358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/pix_write_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/pix_write_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pix_write_cache-memory_interface " "Found design unit 1: pix_write_cache-memory_interface" {  } { { "../project_submit/adpre/pix_write_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_write_cache.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800360 ""} { "Info" "ISGN_ENTITY_NAME" "1 pix_write_cache " "Found entity 1: pix_write_cache" {  } { { "../project_submit/adpre/pix_write_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_write_cache.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591800360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/pix_word_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/pix_word_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pix_word_cache-func " "Found design unit 1: pix_word_cache-func" {  } { { "../project_submit/adpre/pix_word_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_word_cache.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800363 ""} { "Info" "ISGN_ENTITY_NAME" "1 pix_word_cache " "Found entity 1: pix_word_cache" {  } { { "../project_submit/adpre/pix_word_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_word_cache.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591800363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/draw_octant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/draw_octant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw_octant-comb " "Found design unit 1: draw_octant-comb" {  } { { "../project_submit/adpre/draw_octant.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/draw_octant.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800365 ""} { "Info" "ISGN_ENTITY_NAME" "1 draw_octant " "Found entity 1: draw_octant" {  } { { "../project_submit/adpre/draw_octant.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/draw_octant.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591800365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/draw_any_octant.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/draw_any_octant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dao " "Found design unit 1: dao" {  } { { "../project_submit/adpre/draw_any_octant.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/draw_any_octant.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 draw_any_octant-comb " "Found design unit 2: draw_any_octant-comb" {  } { { "../project_submit/adpre/draw_any_octant.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/draw_any_octant.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800368 ""} { "Info" "ISGN_ENTITY_NAME" "1 draw_any_octant " "Found entity 1: draw_any_octant" {  } { { "../project_submit/adpre/draw_any_octant.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/draw_any_octant.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591800368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/project_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/project_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_pack " "Found design unit 1: project_pack" {  } { { "../project_submit/adpre/project_pack.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/project_pack.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 project_pack-body " "Found design unit 2: project_pack-body" {  } { { "../project_submit/adpre/project_pack.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/project_pack.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591800370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/pix_cache_pak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/pix_cache_pak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pix_cache_pak " "Found design unit 1: pix_cache_pak" {  } { { "../project_submit/adpre/pix_cache_pak.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_cache_pak.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800372 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pix_cache_pak-body " "Found design unit 2: pix_cache_pak-body" {  } { { "../project_submit/adpre/pix_cache_pak.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_cache_pak.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591800372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/hdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/hdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 db-main " "Found design unit 1: db-main" {  } { { "../project_submit/adpre/hdb.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/hdb.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800375 ""} { "Info" "ISGN_ENTITY_NAME" "1 db " "Found entity 1: db" {  } { { "../project_submit/adpre/hdb.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/hdb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591800375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/config_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/config_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_pack " "Found design unit 1: config_pack" {  } { { "../project_submit/adpre/config_pack.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/config_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591800377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591800377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vdp " "Elaborating entity \"vdp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458591800406 ""}
{ "Error" "EVRFX_VHDL_UNCONSTRAINED_FORMAL" "vaddr vdp.vhd(11) " "VHDL Unconstrained Array error at vdp.vhd(11): formal \"vaddr\" must be constrained" {  } { { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 11 0 0 } }  } 0 10802 "VHDL Unconstrained Array error at %2!s!: formal \"%1!s!\" must be constrained" 0 0 "Quartus II" 0 -1 1458591800407 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1458591800407 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458591800497 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 21 20:23:20 2016 " "Processing ended: Mon Mar 21 20:23:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458591800497 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458591800497 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458591800497 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458591800497 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458591801128 ""}
