Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 14 23:48:38 2024
| Host         : DESKTOP-94J4BL7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mainTop_control_sets_placed.rpt
| Design       : mainTop
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             119 |           59 |
| No           | No                    | Yes                    |               8 |            5 |
| No           | Yes                   | No                     |              44 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |             244 |           94 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                     Enable Signal                     |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  divider_fp/uc_main/isAssigningValues                |                                                       |                                           |                1 |              1 |         1.00 |
|  Clk_IBUF_BUFG                                       | divider_fp/divide/uc/FSM_sequential_state[3]_i_1_n_0  | Rst_IBUF                                  |                2 |              4 |         2.00 |
|  divider_fp/norm/mantisa/E[0]                        |                                                       |                                           |                3 |              6 |         2.00 |
|  Clk_IBUF_BUFG                                       |                                                       | Rst_IBUF                                  |                5 |              8 |         1.60 |
|  Clk_IBUF_BUFG                                       |                                                       | display7seg/Count[0]_i_1_n_0              |                5 |             20 |         4.00 |
|  Clk_IBUF_BUFG                                       |                                                       | divider_fp/divide/regDepl2/Qout_reg[21]_0 |                9 |             24 |         2.67 |
|  divider_fp/uc_main/FSM_sequential_state_reg[1]_1[0] |                                                       |                                           |                6 |             24 |         4.00 |
|  Clk_IBUF_BUFG                                       | divider_fp/divide/uc/cnt0                             | divider_fp/divide/uc/cnt[30]_i_1_n_0      |                8 |             28 |         3.50 |
|  Clk_IBUF_BUFG                                       |                                                       |                                           |               20 |             29 |         1.45 |
|  divider_fp/norm/uc_norm/Q[1]                        |                                                       |                                           |               13 |             29 |         2.23 |
|  norm/isDone                                         |                                                       |                                           |               16 |             30 |         1.88 |
|  Clk_IBUF_BUFG                                       | divider_fp/divide/uc/E[0]                             | Rst_IBUF                                  |               35 |             96 |         2.74 |
|  Clk_IBUF_BUFG                                       | divider_fp/divide/uc/FSM_sequential_state_reg[3]_2[0] | Rst_IBUF                                  |               51 |            120 |         2.35 |
+------------------------------------------------------+-------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


