INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP/Desktop/Lab6/Lab6/Lab6.sim/sim_1/synth/timing/SimD_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/partD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/SimD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP/Desktop/Lab6/Lab6/Lab6.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [D:/Users/TEMP/Desktop/Lab6/Lab6/Lab6.sim/sim_1/synth/timing/glbl.v:6]
