// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module InclusiveCacheBankScheduler(
  input         clock,
                reset,
  output        io_in_a_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input         io_in_a_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [2:0]  io_in_a_bits_opcode,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_in_a_bits_param,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_in_a_bits_size,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [4:0]  io_in_a_bits_source,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [31:0] io_in_a_bits_address,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [7:0]  io_in_a_bits_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [63:0] io_in_a_bits_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input         io_in_a_bits_corrupt,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_in_b_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_in_b_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [1:0]  io_in_b_bits_param,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [4:0]  io_in_b_bits_source,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [31:0] io_in_b_bits_address,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_in_c_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input         io_in_c_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [2:0]  io_in_c_bits_opcode,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_in_c_bits_param,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_in_c_bits_size,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [4:0]  io_in_c_bits_source,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [31:0] io_in_c_bits_address,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [63:0] io_in_c_bits_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input         io_in_c_bits_corrupt,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_in_d_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_in_d_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [2:0]  io_in_d_bits_opcode,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [1:0]  io_in_d_bits_param,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [2:0]  io_in_d_bits_size,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [4:0]  io_in_d_bits_source,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [2:0]  io_in_d_bits_sink,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_in_d_bits_denied,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [63:0] io_in_d_bits_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_in_d_bits_corrupt,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input         io_in_e_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [2:0]  io_in_e_bits_sink,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input         io_out_a_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_out_a_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [2:0]  io_out_a_bits_opcode,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_out_a_bits_param,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_out_a_bits_size,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_out_a_bits_source,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [31:0] io_out_a_bits_address,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [7:0]  io_out_a_bits_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [63:0] io_out_a_bits_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_out_a_bits_corrupt,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input         io_out_c_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_out_c_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [2:0]  io_out_c_bits_opcode,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_out_c_bits_param,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_out_c_bits_size,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_out_c_bits_source,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [31:0] io_out_c_bits_address,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [63:0] io_out_c_bits_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_out_c_bits_corrupt,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_out_d_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input         io_out_d_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [2:0]  io_out_d_bits_opcode,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [1:0]  io_out_d_bits_param,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [2:0]  io_out_d_bits_size,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_out_d_bits_source,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
                io_out_d_bits_sink,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input         io_out_d_bits_denied,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [63:0] io_out_d_bits_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input         io_out_d_bits_corrupt,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_out_e_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output [2:0]  io_out_e_bits_sink,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_req_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input         io_req_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  input  [31:0] io_req_bits_address,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
  output        io_resp_valid	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14
);

  wire            io_req_ready_0;
  wire            io_out_d_ready_0;
  wire            io_in_c_ready_0;
  wire            io_in_a_ready_0;
  wire            io_resp_valid_0;
  wire [2:0]      io_out_e_bits_sink_0;
  wire            io_out_e_valid_0;
  wire            io_in_d_bits_corrupt_0;
  wire [63:0]     io_in_d_bits_data_0;
  wire            io_in_d_bits_denied_0;
  wire [2:0]      io_in_d_bits_sink_0;
  wire [4:0]      io_in_d_bits_source_0;
  wire [2:0]      io_in_d_bits_size_0;
  wire [1:0]      io_in_d_bits_param_0;
  wire [2:0]      io_in_d_bits_opcode_0;
  wire            io_in_d_valid_0;
  wire            io_out_c_bits_corrupt_0;
  wire [63:0]     io_out_c_bits_data_0;
  wire [31:0]     io_out_c_bits_address_0;
  wire [2:0]      io_out_c_bits_source_0;
  wire [2:0]      io_out_c_bits_size_0;
  wire [2:0]      io_out_c_bits_param_0;
  wire [2:0]      io_out_c_bits_opcode_0;
  wire            io_out_c_valid_0;
  wire [31:0]     io_in_b_bits_address_0;
  wire [4:0]      io_in_b_bits_source_0;
  wire [1:0]      io_in_b_bits_param_0;
  wire            io_in_b_valid_0;
  wire            io_out_a_bits_corrupt_0;
  wire [63:0]     io_out_a_bits_data_0;
  wire [7:0]      io_out_a_bits_mask_0;
  wire [31:0]     io_out_a_bits_address_0;
  wire [2:0]      io_out_a_bits_source_0;
  wire [2:0]      io_out_a_bits_size_0;
  wire [2:0]      io_out_a_bits_param_0;
  wire [2:0]      io_out_a_bits_opcode_0;
  wire            io_out_a_valid_0;
  wire [14:0]     mshrs_6_io_allocate_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70, :295:103, :297:73
  wire [14:0]     mshrs_5_io_allocate_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70, :287:131, :289:74
  wire [14:0]     mshrs_4_io_allocate_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70
  wire [14:0]     mshrs_3_io_allocate_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70
  wire [14:0]     mshrs_2_io_allocate_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70
  wire [14:0]     mshrs_1_io_allocate_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70
  wire [14:0]     mshrs_0_io_allocate_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70
  wire            _mshrs_6_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_6_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_6_io_status_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_status_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_status_bits_blockC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_status_bits_nestC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_a_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_6_io_schedule_bits_a_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_6_io_schedule_bits_a_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_schedule_bits_a_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_a_bits_block;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_b_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_schedule_bits_b_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_6_io_schedule_bits_b_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_6_io_schedule_bits_b_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_6_io_schedule_bits_b_bits_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_c_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_schedule_bits_c_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_schedule_bits_c_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_6_io_schedule_bits_c_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_6_io_schedule_bits_c_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_schedule_bits_c_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_c_bits_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_d_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_d_bits_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_d_bits_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_d_bits_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_d_bits_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_schedule_bits_d_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_schedule_bits_d_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_schedule_bits_d_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [4:0]      _mshrs_6_io_schedule_bits_d_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_6_io_schedule_bits_d_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_6_io_schedule_bits_d_bits_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_6_io_schedule_bits_d_bits_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_6_io_schedule_bits_d_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_schedule_bits_d_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_d_bits_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_e_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_schedule_bits_e_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_x_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_dir_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_6_io_schedule_bits_dir_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_6_io_schedule_bits_dir_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_dir_bits_data_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_6_io_schedule_bits_dir_bits_data_state;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_6_io_schedule_bits_dir_bits_data_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_6_io_schedule_bits_dir_bits_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_6_io_schedule_bits_reload;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_5_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_5_io_status_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_status_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_status_bits_blockC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_status_bits_nestC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_a_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_5_io_schedule_bits_a_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_5_io_schedule_bits_a_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_schedule_bits_a_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_a_bits_block;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_b_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_schedule_bits_b_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_5_io_schedule_bits_b_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_5_io_schedule_bits_b_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_5_io_schedule_bits_b_bits_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_c_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_schedule_bits_c_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_schedule_bits_c_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_5_io_schedule_bits_c_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_5_io_schedule_bits_c_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_schedule_bits_c_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_c_bits_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_d_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_d_bits_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_d_bits_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_d_bits_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_d_bits_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_schedule_bits_d_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_schedule_bits_d_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_schedule_bits_d_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [4:0]      _mshrs_5_io_schedule_bits_d_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_5_io_schedule_bits_d_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_5_io_schedule_bits_d_bits_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_5_io_schedule_bits_d_bits_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_5_io_schedule_bits_d_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_schedule_bits_d_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_d_bits_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_e_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_schedule_bits_e_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_x_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_dir_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_5_io_schedule_bits_dir_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_5_io_schedule_bits_dir_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_dir_bits_data_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_5_io_schedule_bits_dir_bits_data_state;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_5_io_schedule_bits_dir_bits_data_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_5_io_schedule_bits_dir_bits_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_5_io_schedule_bits_reload;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_4_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_4_io_status_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_status_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_status_bits_blockC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_status_bits_nestC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_a_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_4_io_schedule_bits_a_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_4_io_schedule_bits_a_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_schedule_bits_a_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_a_bits_block;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_b_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_schedule_bits_b_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_4_io_schedule_bits_b_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_4_io_schedule_bits_b_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_4_io_schedule_bits_b_bits_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_c_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_schedule_bits_c_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_schedule_bits_c_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_4_io_schedule_bits_c_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_4_io_schedule_bits_c_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_schedule_bits_c_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_c_bits_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_d_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_d_bits_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_d_bits_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_d_bits_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_d_bits_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_schedule_bits_d_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_schedule_bits_d_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_schedule_bits_d_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [4:0]      _mshrs_4_io_schedule_bits_d_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_4_io_schedule_bits_d_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_4_io_schedule_bits_d_bits_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_4_io_schedule_bits_d_bits_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_4_io_schedule_bits_d_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_schedule_bits_d_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_d_bits_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_e_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_schedule_bits_e_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_x_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_dir_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_4_io_schedule_bits_dir_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_4_io_schedule_bits_dir_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_dir_bits_data_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_4_io_schedule_bits_dir_bits_data_state;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_4_io_schedule_bits_dir_bits_data_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_4_io_schedule_bits_dir_bits_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_4_io_schedule_bits_reload;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_3_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_3_io_status_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_status_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_status_bits_blockC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_status_bits_nestC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_a_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_3_io_schedule_bits_a_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_3_io_schedule_bits_a_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_schedule_bits_a_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_a_bits_block;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_b_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_schedule_bits_b_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_3_io_schedule_bits_b_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_3_io_schedule_bits_b_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_3_io_schedule_bits_b_bits_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_c_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_schedule_bits_c_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_schedule_bits_c_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_3_io_schedule_bits_c_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_3_io_schedule_bits_c_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_schedule_bits_c_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_c_bits_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_d_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_d_bits_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_d_bits_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_d_bits_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_d_bits_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_schedule_bits_d_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_schedule_bits_d_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_schedule_bits_d_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [4:0]      _mshrs_3_io_schedule_bits_d_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_3_io_schedule_bits_d_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_3_io_schedule_bits_d_bits_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_3_io_schedule_bits_d_bits_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_3_io_schedule_bits_d_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_schedule_bits_d_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_d_bits_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_e_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_schedule_bits_e_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_x_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_dir_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_3_io_schedule_bits_dir_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_3_io_schedule_bits_dir_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_dir_bits_data_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_3_io_schedule_bits_dir_bits_data_state;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_3_io_schedule_bits_dir_bits_data_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_3_io_schedule_bits_dir_bits_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_3_io_schedule_bits_reload;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_2_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_2_io_status_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_status_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_status_bits_blockC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_status_bits_nestC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_a_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_2_io_schedule_bits_a_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_2_io_schedule_bits_a_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_schedule_bits_a_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_a_bits_block;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_b_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_schedule_bits_b_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_2_io_schedule_bits_b_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_2_io_schedule_bits_b_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_2_io_schedule_bits_b_bits_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_c_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_schedule_bits_c_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_schedule_bits_c_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_2_io_schedule_bits_c_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_2_io_schedule_bits_c_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_schedule_bits_c_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_c_bits_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_d_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_d_bits_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_d_bits_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_d_bits_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_d_bits_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_schedule_bits_d_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_schedule_bits_d_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_schedule_bits_d_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [4:0]      _mshrs_2_io_schedule_bits_d_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_2_io_schedule_bits_d_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_2_io_schedule_bits_d_bits_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_2_io_schedule_bits_d_bits_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_2_io_schedule_bits_d_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_schedule_bits_d_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_d_bits_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_e_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_schedule_bits_e_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_x_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_dir_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_2_io_schedule_bits_dir_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_2_io_schedule_bits_dir_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_dir_bits_data_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_2_io_schedule_bits_dir_bits_data_state;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_2_io_schedule_bits_dir_bits_data_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_2_io_schedule_bits_dir_bits_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_2_io_schedule_bits_reload;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_1_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_1_io_status_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_status_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_status_bits_blockC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_status_bits_nestC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_a_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_1_io_schedule_bits_a_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_1_io_schedule_bits_a_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_schedule_bits_a_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_a_bits_block;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_b_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_schedule_bits_b_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_1_io_schedule_bits_b_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_1_io_schedule_bits_b_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_1_io_schedule_bits_b_bits_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_c_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_schedule_bits_c_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_schedule_bits_c_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_1_io_schedule_bits_c_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_1_io_schedule_bits_c_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_schedule_bits_c_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_c_bits_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_d_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_d_bits_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_d_bits_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_d_bits_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_d_bits_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_schedule_bits_d_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_schedule_bits_d_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_schedule_bits_d_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [4:0]      _mshrs_1_io_schedule_bits_d_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_1_io_schedule_bits_d_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_1_io_schedule_bits_d_bits_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_1_io_schedule_bits_d_bits_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_1_io_schedule_bits_d_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_schedule_bits_d_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_d_bits_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_e_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_schedule_bits_e_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_x_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_dir_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_1_io_schedule_bits_dir_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_1_io_schedule_bits_dir_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_dir_bits_data_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_1_io_schedule_bits_dir_bits_data_state;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_1_io_schedule_bits_dir_bits_data_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_1_io_schedule_bits_dir_bits_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_1_io_schedule_bits_reload;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_0_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_0_io_status_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_status_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_status_bits_blockC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_status_bits_nestC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_a_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_0_io_schedule_bits_a_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_0_io_schedule_bits_a_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_schedule_bits_a_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_a_bits_block;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_b_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_schedule_bits_b_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_0_io_schedule_bits_b_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_0_io_schedule_bits_b_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_0_io_schedule_bits_b_bits_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_c_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_schedule_bits_c_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_schedule_bits_c_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_0_io_schedule_bits_c_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_0_io_schedule_bits_c_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_schedule_bits_c_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_c_bits_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_d_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_d_bits_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_d_bits_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_d_bits_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_d_bits_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_schedule_bits_d_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_schedule_bits_d_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_schedule_bits_d_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [4:0]      _mshrs_0_io_schedule_bits_d_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_0_io_schedule_bits_d_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_0_io_schedule_bits_d_bits_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [5:0]      _mshrs_0_io_schedule_bits_d_bits_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_0_io_schedule_bits_d_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_schedule_bits_d_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_d_bits_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_e_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_schedule_bits_e_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_x_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_dir_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [9:0]      _mshrs_0_io_schedule_bits_dir_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [2:0]      _mshrs_0_io_schedule_bits_dir_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_dir_bits_data_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_0_io_schedule_bits_dir_bits_data_state;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [1:0]      _mshrs_0_io_schedule_bits_dir_bits_data_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire [14:0]     _mshrs_0_io_schedule_bits_dir_bits_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _mshrs_0_io_schedule_bits_reload;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  wire            _requests_io_push_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire [20:0]     _requests_io_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire            _requests_io_data_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire            _requests_io_data_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire            _requests_io_data_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire            _requests_io_data_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire [2:0]      _requests_io_data_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire [2:0]      _requests_io_data_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire [2:0]      _requests_io_data_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire [4:0]      _requests_io_data_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire [14:0]     _requests_io_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire [5:0]      _requests_io_data_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire [5:0]      _requests_io_data_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  wire            _bankedStore_io_sinkC_adr_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
  wire            _bankedStore_io_sinkD_adr_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
  wire            _bankedStore_io_sourceC_adr_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
  wire [63:0]     _bankedStore_io_sourceC_dat_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
  wire            _bankedStore_io_sourceD_radr_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
  wire [63:0]     _bankedStore_io_sourceD_rdat_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
  wire            _bankedStore_io_sourceD_wadr_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
  wire            _directory_io_write_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
  wire            _directory_io_result_bits_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
  wire [1:0]      _directory_io_result_bits_state;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
  wire [1:0]      _directory_io_result_bits_clients;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
  wire [14:0]     _directory_io_result_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
  wire            _directory_io_result_bits_hit;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
  wire [2:0]      _directory_io_result_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
  wire            _directory_io_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
  wire            _sinkX_io_req_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:58:21
  wire [14:0]     _sinkX_io_req_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:58:21
  wire [9:0]      _sinkX_io_req_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:58:21
  wire            _sinkE_io_resp_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21
  wire [2:0]      _sinkE_io_resp_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21
  wire            _sinkD_io_resp_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire            _sinkD_io_resp_bits_last;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire [2:0]      _sinkD_io_resp_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire [2:0]      _sinkD_io_resp_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire [2:0]      _sinkD_io_resp_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire [2:0]      _sinkD_io_resp_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire            _sinkD_io_resp_bits_denied;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire [2:0]      _sinkD_io_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire            _sinkD_io_bs_adr_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire            _sinkD_io_bs_adr_bits_noop;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire [2:0]      _sinkD_io_bs_adr_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire [9:0]      _sinkD_io_bs_adr_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire [2:0]      _sinkD_io_bs_adr_bits_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire [63:0]     _sinkD_io_bs_dat_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire [9:0]      _sinkD_io_grant_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire [2:0]      _sinkD_io_grant_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  wire            _sinkC_io_req_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [2:0]      _sinkC_io_req_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [2:0]      _sinkC_io_req_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [2:0]      _sinkC_io_req_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [4:0]      _sinkC_io_req_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [14:0]     _sinkC_io_req_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [5:0]      _sinkC_io_req_bits_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [5:0]      _sinkC_io_req_bits_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [9:0]      _sinkC_io_req_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire            _sinkC_io_resp_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire            _sinkC_io_resp_bits_last;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [9:0]      _sinkC_io_resp_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [14:0]     _sinkC_io_resp_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [4:0]      _sinkC_io_resp_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [2:0]      _sinkC_io_resp_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire            _sinkC_io_resp_bits_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [9:0]      _sinkC_io_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire            _sinkC_io_bs_adr_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire            _sinkC_io_bs_adr_bits_noop;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [2:0]      _sinkC_io_bs_adr_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [9:0]      _sinkC_io_bs_adr_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [2:0]      _sinkC_io_bs_adr_bits_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire            _sinkC_io_bs_adr_bits_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [63:0]     _sinkC_io_bs_dat_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire            _sinkC_io_rel_pop_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire [63:0]     _sinkC_io_rel_beat_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire            _sinkC_io_rel_beat_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  wire            _sinkA_io_req_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire [2:0]      _sinkA_io_req_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire [2:0]      _sinkA_io_req_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire [2:0]      _sinkA_io_req_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire [4:0]      _sinkA_io_req_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire [14:0]     _sinkA_io_req_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire [5:0]      _sinkA_io_req_bits_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire [5:0]      _sinkA_io_req_bits_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire [9:0]      _sinkA_io_req_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire            _sinkA_io_pb_pop_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire [63:0]     _sinkA_io_pb_beat_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire [7:0]      _sinkA_io_pb_beat_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire            _sinkA_io_pb_beat_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  wire            _sourceX_io_req_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:45:23
  wire            _sourceE_io_req_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:44:23
  wire            _sourceD_io_req_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire            _sourceD_io_pb_pop_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire [5:0]      _sourceD_io_pb_pop_bits_index;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire            _sourceD_io_pb_pop_bits_last;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire            _sourceD_io_rel_pop_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire [5:0]      _sourceD_io_rel_pop_bits_index;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire            _sourceD_io_rel_pop_bits_last;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire            _sourceD_io_bs_radr_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire [2:0]      _sourceD_io_bs_radr_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire [9:0]      _sourceD_io_bs_radr_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire [2:0]      _sourceD_io_bs_radr_bits_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire            _sourceD_io_bs_radr_bits_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire            _sourceD_io_bs_wadr_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire [2:0]      _sourceD_io_bs_wadr_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire [9:0]      _sourceD_io_bs_wadr_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire [2:0]      _sourceD_io_bs_wadr_bits_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire            _sourceD_io_bs_wadr_bits_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire [63:0]     _sourceD_io_bs_wdat_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire            _sourceD_io_evict_safe;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire            _sourceD_io_grant_safe;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  wire            _sourceC_io_req_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
  wire            _sourceC_io_bs_adr_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
  wire [2:0]      _sourceC_io_bs_adr_bits_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
  wire [9:0]      _sourceC_io_bs_adr_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
  wire [2:0]      _sourceC_io_bs_adr_bits_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
  wire [9:0]      _sourceC_io_evict_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
  wire [2:0]      _sourceC_io_evict_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
  wire            _sourceB_io_req_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:41:23
  wire            _sourceA_io_req_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23
  wire            io_in_a_valid_0 = io_in_a_valid;
  wire [2:0]      io_in_a_bits_opcode_0 = io_in_a_bits_opcode;
  wire [2:0]      io_in_a_bits_param_0 = io_in_a_bits_param;
  wire [2:0]      io_in_a_bits_size_0 = io_in_a_bits_size;
  wire [4:0]      io_in_a_bits_source_0 = io_in_a_bits_source;
  wire [31:0]     io_in_a_bits_address_0 = io_in_a_bits_address;
  wire [7:0]      io_in_a_bits_mask_0 = io_in_a_bits_mask;
  wire [63:0]     io_in_a_bits_data_0 = io_in_a_bits_data;
  wire            io_in_a_bits_corrupt_0 = io_in_a_bits_corrupt;
  wire            io_in_b_ready_0 = io_in_b_ready;
  wire            io_in_c_valid_0 = io_in_c_valid;
  wire [2:0]      io_in_c_bits_opcode_0 = io_in_c_bits_opcode;
  wire [2:0]      io_in_c_bits_param_0 = io_in_c_bits_param;
  wire [2:0]      io_in_c_bits_size_0 = io_in_c_bits_size;
  wire [4:0]      io_in_c_bits_source_0 = io_in_c_bits_source;
  wire [31:0]     io_in_c_bits_address_0 = io_in_c_bits_address;
  wire [63:0]     io_in_c_bits_data_0 = io_in_c_bits_data;
  wire            io_in_c_bits_corrupt_0 = io_in_c_bits_corrupt;
  wire            io_in_d_ready_0 = io_in_d_ready;
  wire            io_in_e_valid_0 = io_in_e_valid;
  wire [2:0]      io_in_e_bits_sink_0 = io_in_e_bits_sink;
  wire            io_out_a_ready_0 = io_out_a_ready;
  wire            io_out_c_ready_0 = io_out_c_ready;
  wire            io_out_d_valid_0 = io_out_d_valid;
  wire [2:0]      io_out_d_bits_opcode_0 = io_out_d_bits_opcode;
  wire [1:0]      io_out_d_bits_param_0 = io_out_d_bits_param;
  wire [2:0]      io_out_d_bits_size_0 = io_out_d_bits_size;
  wire [2:0]      io_out_d_bits_source_0 = io_out_d_bits_source;
  wire [2:0]      io_out_d_bits_sink_0 = io_out_d_bits_sink;
  wire            io_out_d_bits_denied_0 = io_out_d_bits_denied;
  wire [63:0]     io_out_d_bits_data_0 = io_out_d_bits_data;
  wire            io_out_d_bits_corrupt_0 = io_out_d_bits_corrupt;
  wire            io_req_valid_0 = io_req_valid;
  wire [31:0]     io_req_bits_address_0 = io_req_bits_address;
  wire            io_in_e_ready = 1'h1;
  wire            io_out_b_ready = 1'h1;
  wire            io_out_e_ready = 1'h1;
  wire            io_resp_ready = 1'h1;
  wire            io_in_b_bits_corrupt = 1'h0;
  wire            io_out_b_valid = 1'h0;
  wire            io_out_b_bits_corrupt = 1'h0;
  wire            io_resp_bits_fail = 1'h0;
  wire            schedule_x_bits_fail = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire            request_bits_prio_1 = 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
  wire            blockB = 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:175:70
  wire            nestB = 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:179:70
  wire [2:0]      io_in_b_bits_opcode = 3'h6;
  wire [2:0]      io_in_b_bits_size = 3'h6;
  wire [7:0]      io_in_b_bits_mask = 8'hFF;
  wire [63:0]     io_in_b_bits_data = 64'h0;
  wire [63:0]     io_out_b_bits_data = 64'h0;
  wire [2:0]      io_out_b_bits_opcode = 3'h0;
  wire [2:0]      io_out_b_bits_size = 3'h0;
  wire [2:0]      io_out_b_bits_source = 3'h0;
  wire [1:0]      io_out_b_bits_param = 2'h0;
  wire [31:0]     io_out_b_bits_address = 32'h0;
  wire [7:0]      io_out_b_bits_mask = 8'h0;
  wire [7:0]      io_ways_0 = 8'h0;
  wire [7:0]      io_ways_1 = 8'h0;
  wire [7:0]      io_ways_2 = 8'h0;
  wire [7:0]      io_ways_3 = 8'h0;
  wire [7:0]      io_ways_4 = 8'h0;
  wire [7:0]      io_ways_5 = 8'h0;
  wire [10:0]     io_divs_0 = 11'h0;
  wire [10:0]     io_divs_1 = 11'h0;
  wire [10:0]     io_divs_2 = 11'h0;
  wire [10:0]     io_divs_3 = 11'h0;
  wire [10:0]     io_divs_4 = 11'h0;
  wire [10:0]     io_divs_5 = 11'h0;
  wire            mshr_stall_abc_0 =
    _mshrs_5_io_status_valid & _mshrs_0_io_status_bits_set == _mshrs_5_io_status_bits_set
    | _mshrs_6_io_status_valid
    & _mshrs_0_io_status_bits_set == _mshrs_6_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :90:{30,54,86}, :91:{30,54}
  wire            mshr_stall_abc_1 =
    _mshrs_5_io_status_valid & _mshrs_1_io_status_bits_set == _mshrs_5_io_status_bits_set
    | _mshrs_6_io_status_valid
    & _mshrs_1_io_status_bits_set == _mshrs_6_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :90:{30,54,86}, :91:{30,54}
  wire            mshr_stall_abc_2 =
    _mshrs_5_io_status_valid & _mshrs_2_io_status_bits_set == _mshrs_5_io_status_bits_set
    | _mshrs_6_io_status_valid
    & _mshrs_2_io_status_bits_set == _mshrs_6_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :90:{30,54,86}, :91:{30,54}
  wire            mshr_stall_abc_3 =
    _mshrs_5_io_status_valid & _mshrs_3_io_status_bits_set == _mshrs_5_io_status_bits_set
    | _mshrs_6_io_status_valid
    & _mshrs_3_io_status_bits_set == _mshrs_6_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :90:{30,54,86}, :91:{30,54}
  wire            mshr_stall_abc_4 =
    _mshrs_5_io_status_valid & _mshrs_4_io_status_bits_set == _mshrs_5_io_status_bits_set
    | _mshrs_6_io_status_valid
    & _mshrs_4_io_status_bits_set == _mshrs_6_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :90:{30,54,86}, :91:{30,54}
  wire            mshr_stall_bc =
    _mshrs_6_io_status_valid & _mshrs_5_io_status_bits_set == _mshrs_6_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :94:{28,58}
  wire            stall_abc_0 = mshr_stall_abc_0 & _mshrs_0_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :90:86, :99:73
  wire            stall_abc_1 = mshr_stall_abc_1 & _mshrs_1_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :90:86, :99:73
  wire            stall_abc_2 = mshr_stall_abc_2 & _mshrs_2_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :90:86, :99:73
  wire            stall_abc_3 = mshr_stall_abc_3 & _mshrs_3_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :90:86, :99:73
  wire            stall_abc_4 = mshr_stall_abc_4 & _mshrs_4_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :90:86, :99:73
  wire [1:0]      mshr_request_lo_hi =
    {_mshrs_2_io_schedule_valid & ~mshr_stall_abc_2
       & (_sourceA_io_req_ready | ~_mshrs_2_io_schedule_bits_a_valid)
       & (_sourceB_io_req_ready | ~_mshrs_2_io_schedule_bits_b_valid)
       & (_sourceC_io_req_ready | ~_mshrs_2_io_schedule_bits_c_valid)
       & (_sourceD_io_req_ready | ~_mshrs_2_io_schedule_bits_d_valid)
       & (_sourceE_io_req_ready | ~_mshrs_2_io_schedule_bits_e_valid)
       & (_sourceX_io_req_ready | ~_mshrs_2_io_schedule_bits_x_valid)
       & (_directory_io_write_ready | ~_mshrs_2_io_schedule_bits_dir_valid),
     _mshrs_1_io_schedule_valid & ~mshr_stall_abc_1
       & (_sourceA_io_req_ready | ~_mshrs_1_io_schedule_bits_a_valid)
       & (_sourceB_io_req_ready | ~_mshrs_1_io_schedule_bits_b_valid)
       & (_sourceC_io_req_ready | ~_mshrs_1_io_schedule_bits_c_valid)
       & (_sourceD_io_req_ready | ~_mshrs_1_io_schedule_bits_d_valid)
       & (_sourceE_io_req_ready | ~_mshrs_1_io_schedule_bits_e_valid)
       & (_sourceX_io_req_ready | ~_mshrs_1_io_schedule_bits_x_valid)
       & (_directory_io_write_ready | ~_mshrs_1_io_schedule_bits_dir_valid)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23, :41:23, :42:23, :43:23, :44:23, :45:23, :68:25, :71:46, :90:86, :106:25, :107:{25,28,31}, :108:{29,32,61}, :109:{29,32,61}, :110:{29,32,61}, :111:{29,32,61}, :112:{29,32,61}, :113:{29,32,61}, :114:{33,36}
  wire [2:0]      mshr_request_lo =
    {mshr_request_lo_hi,
     _mshrs_0_io_schedule_valid & ~mshr_stall_abc_0
       & (_sourceA_io_req_ready | ~_mshrs_0_io_schedule_bits_a_valid)
       & (_sourceB_io_req_ready | ~_mshrs_0_io_schedule_bits_b_valid)
       & (_sourceC_io_req_ready | ~_mshrs_0_io_schedule_bits_c_valid)
       & (_sourceD_io_req_ready | ~_mshrs_0_io_schedule_bits_d_valid)
       & (_sourceE_io_req_ready | ~_mshrs_0_io_schedule_bits_e_valid)
       & (_sourceX_io_req_ready | ~_mshrs_0_io_schedule_bits_x_valid)
       & (_directory_io_write_ready | ~_mshrs_0_io_schedule_bits_dir_valid)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23, :41:23, :42:23, :43:23, :44:23, :45:23, :68:25, :71:46, :90:86, :106:25, :107:{25,28,31}, :108:{29,32,61}, :109:{29,32,61}, :110:{29,32,61}, :111:{29,32,61}, :112:{29,32,61}, :113:{29,32,61}, :114:{33,36}
  wire [1:0]      mshr_request_hi_lo =
    {_mshrs_4_io_schedule_valid & ~mshr_stall_abc_4
       & (_sourceA_io_req_ready | ~_mshrs_4_io_schedule_bits_a_valid)
       & (_sourceB_io_req_ready | ~_mshrs_4_io_schedule_bits_b_valid)
       & (_sourceC_io_req_ready | ~_mshrs_4_io_schedule_bits_c_valid)
       & (_sourceD_io_req_ready | ~_mshrs_4_io_schedule_bits_d_valid)
       & (_sourceE_io_req_ready | ~_mshrs_4_io_schedule_bits_e_valid)
       & (_sourceX_io_req_ready | ~_mshrs_4_io_schedule_bits_x_valid)
       & (_directory_io_write_ready | ~_mshrs_4_io_schedule_bits_dir_valid),
     _mshrs_3_io_schedule_valid & ~mshr_stall_abc_3
       & (_sourceA_io_req_ready | ~_mshrs_3_io_schedule_bits_a_valid)
       & (_sourceB_io_req_ready | ~_mshrs_3_io_schedule_bits_b_valid)
       & (_sourceC_io_req_ready | ~_mshrs_3_io_schedule_bits_c_valid)
       & (_sourceD_io_req_ready | ~_mshrs_3_io_schedule_bits_d_valid)
       & (_sourceE_io_req_ready | ~_mshrs_3_io_schedule_bits_e_valid)
       & (_sourceX_io_req_ready | ~_mshrs_3_io_schedule_bits_x_valid)
       & (_directory_io_write_ready | ~_mshrs_3_io_schedule_bits_dir_valid)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23, :41:23, :42:23, :43:23, :44:23, :45:23, :68:25, :71:46, :90:86, :106:25, :107:{25,28,31}, :108:{29,32,61}, :109:{29,32,61}, :110:{29,32,61}, :111:{29,32,61}, :112:{29,32,61}, :113:{29,32,61}, :114:{33,36}
  wire [1:0]      mshr_request_hi_hi =
    {_mshrs_6_io_schedule_valid
       & (_sourceA_io_req_ready | ~_mshrs_6_io_schedule_bits_a_valid)
       & (_sourceB_io_req_ready | ~_mshrs_6_io_schedule_bits_b_valid)
       & (_sourceC_io_req_ready | ~_mshrs_6_io_schedule_bits_c_valid)
       & (_sourceD_io_req_ready | ~_mshrs_6_io_schedule_bits_d_valid)
       & (_sourceE_io_req_ready | ~_mshrs_6_io_schedule_bits_e_valid)
       & (_sourceX_io_req_ready | ~_mshrs_6_io_schedule_bits_x_valid)
       & (_directory_io_write_ready | ~_mshrs_6_io_schedule_bits_dir_valid),
     _mshrs_5_io_schedule_valid & ~mshr_stall_bc
       & (_sourceA_io_req_ready | ~_mshrs_5_io_schedule_bits_a_valid)
       & (_sourceB_io_req_ready | ~_mshrs_5_io_schedule_bits_b_valid)
       & (_sourceC_io_req_ready | ~_mshrs_5_io_schedule_bits_c_valid)
       & (_sourceD_io_req_ready | ~_mshrs_5_io_schedule_bits_d_valid)
       & (_sourceE_io_req_ready | ~_mshrs_5_io_schedule_bits_e_valid)
       & (_sourceX_io_req_ready | ~_mshrs_5_io_schedule_bits_x_valid)
       & (_directory_io_write_ready | ~_mshrs_5_io_schedule_bits_dir_valid)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23, :41:23, :42:23, :43:23, :44:23, :45:23, :68:25, :71:46, :94:28, :106:25, :107:{25,28,31}, :108:{29,32,61}, :109:{29,32,61}, :110:{29,32,61}, :111:{29,32,61}, :112:{29,32,61}, :113:{29,32,61}, :114:{33,36}
  wire [3:0]      mshr_request_hi = {mshr_request_hi_hi, mshr_request_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:106:25
  wire [6:0]      mshr_request = {mshr_request_hi, mshr_request_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:106:25
  reg  [6:0]      robin_filter;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:118:29
  wire [13:0]     robin_request = {mshr_request, mshr_request & robin_filter};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:106:25, :118:29, :119:{26,54}
  wire [12:0]     _mshr_selectOH2_T_2 = robin_request[12:0] | {robin_request[11:0], 1'h0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:119:26, src/main/scala/util/package.scala:245:{43,53}
  wire [12:0]     _mshr_selectOH2_T_5 =
    _mshr_selectOH2_T_2 | {_mshr_selectOH2_T_2[10:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [12:0]     _mshr_selectOH2_T_8 =
    _mshr_selectOH2_T_5 | {_mshr_selectOH2_T_5[8:0], 4'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [14:0]     mshr_selectOH2 =
    {1'h0,
     {~(_mshr_selectOH2_T_8 | {_mshr_selectOH2_T_8[4:0], 8'h0}), 1'h1} & robin_request};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:119:26, :120:{24,54}, src/main/scala/util/package.scala:245:{43,53}
  wire [6:0]      mshr_selectOH = mshr_selectOH2[13:7] | mshr_selectOH2[6:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:120:54, :121:{37,70,86}
  wire [2:0]      mshr_select_hi = mshr_selectOH[6:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70
  wire [3:0]      mshr_select_lo = mshr_selectOH[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70
  wire [3:0]      _mshr_select_T_1 = {1'h0, mshr_select_hi} | mshr_select_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]      mshr_select_hi_1 = _mshr_select_T_1[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]      mshr_select_lo_1 = _mshr_select_T_1[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [2:0]      mshr_select =
    {|mshr_select_hi, |mshr_select_hi_1, mshr_select_hi_1[1] | mshr_select_lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire [2:0]      schedule_a_bits_source = mshr_select;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:32:10
  wire [2:0]      schedule_d_bits_sink = mshr_select;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:32:10
  wire            sel = mshr_selectOH[0];	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :223:28
  wire            sel_1 = mshr_selectOH[1];	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :223:28
  wire            sel_2 = mshr_selectOH[2];	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :223:28
  wire            sel_3 = mshr_selectOH[3];	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :223:28
  wire            sel_4 = mshr_selectOH[4];	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :223:28
  wire            select_bc = mshr_selectOH[5];	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :154:32
  wire            sel_5 = mshr_selectOH[5];	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :223:28
  wire            select_c = mshr_selectOH[6];	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :153:32
  wire            sel_6 = mshr_selectOH[6];	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :223:28
  wire            schedule_reload =
    sel & _mshrs_0_io_schedule_bits_reload | sel_1 & _mshrs_1_io_schedule_bits_reload
    | sel_2 & _mshrs_2_io_schedule_bits_reload | sel_3 & _mshrs_3_io_schedule_bits_reload
    | sel_4 & _mshrs_4_io_schedule_bits_reload | mshr_selectOH[5]
    & _mshrs_5_io_schedule_bits_reload | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_reload;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [14:0]     schedule_dir_bits_data_tag =
    (sel ? _mshrs_0_io_schedule_bits_dir_bits_data_tag : 15'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_dir_bits_data_tag : 15'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_dir_bits_data_tag : 15'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_dir_bits_data_tag : 15'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_dir_bits_data_tag : 15'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_dir_bits_data_tag : 15'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_dir_bits_data_tag : 15'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [1:0]      schedule_dir_bits_data_clients =
    (sel ? _mshrs_0_io_schedule_bits_dir_bits_data_clients : 2'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_dir_bits_data_clients : 2'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_dir_bits_data_clients : 2'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_dir_bits_data_clients : 2'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_dir_bits_data_clients : 2'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_dir_bits_data_clients : 2'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_dir_bits_data_clients : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [1:0]      schedule_dir_bits_data_state =
    (sel ? _mshrs_0_io_schedule_bits_dir_bits_data_state : 2'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_dir_bits_data_state : 2'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_dir_bits_data_state : 2'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_dir_bits_data_state : 2'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_dir_bits_data_state : 2'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_dir_bits_data_state : 2'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_dir_bits_data_state : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_dir_bits_data_dirty =
    sel & _mshrs_0_io_schedule_bits_dir_bits_data_dirty | sel_1
    & _mshrs_1_io_schedule_bits_dir_bits_data_dirty | sel_2
    & _mshrs_2_io_schedule_bits_dir_bits_data_dirty | sel_3
    & _mshrs_3_io_schedule_bits_dir_bits_data_dirty | sel_4
    & _mshrs_4_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[5]
    & _mshrs_5_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_dir_bits_data_dirty;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_dir_bits_way =
    (sel ? _mshrs_0_io_schedule_bits_dir_bits_way : 3'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_dir_bits_way : 3'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_dir_bits_way : 3'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_dir_bits_way : 3'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_dir_bits_way : 3'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_dir_bits_way : 3'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_dir_bits_way : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [9:0]      schedule_dir_bits_set =
    (sel ? _mshrs_0_io_schedule_bits_dir_bits_set : 10'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_dir_bits_set : 10'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_dir_bits_set : 10'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_dir_bits_set : 10'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_dir_bits_set : 10'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_dir_bits_set : 10'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_dir_bits_set : 10'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_dir_valid =
    sel & _mshrs_0_io_schedule_bits_dir_valid | sel_1
    & _mshrs_1_io_schedule_bits_dir_valid | sel_2 & _mshrs_2_io_schedule_bits_dir_valid
    | sel_3 & _mshrs_3_io_schedule_bits_dir_valid | sel_4
    & _mshrs_4_io_schedule_bits_dir_valid | mshr_selectOH[5]
    & _mshrs_5_io_schedule_bits_dir_valid | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_dir_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_x_valid =
    sel & _mshrs_0_io_schedule_bits_x_valid | sel_1 & _mshrs_1_io_schedule_bits_x_valid
    | sel_2 & _mshrs_2_io_schedule_bits_x_valid | sel_3
    & _mshrs_3_io_schedule_bits_x_valid | sel_4 & _mshrs_4_io_schedule_bits_x_valid
    | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_x_valid | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_x_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_e_bits_sink =
    (sel ? _mshrs_0_io_schedule_bits_e_bits_sink : 3'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_e_bits_sink : 3'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_e_bits_sink : 3'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_e_bits_sink : 3'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_e_bits_sink : 3'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_e_bits_sink : 3'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_e_bits_sink : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_e_valid =
    sel & _mshrs_0_io_schedule_bits_e_valid | sel_1 & _mshrs_1_io_schedule_bits_e_valid
    | sel_2 & _mshrs_2_io_schedule_bits_e_valid | sel_3
    & _mshrs_3_io_schedule_bits_e_valid | sel_4 & _mshrs_4_io_schedule_bits_e_valid
    | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_e_valid | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_e_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_d_bits_bad =
    sel & _mshrs_0_io_schedule_bits_d_bits_bad | sel_1
    & _mshrs_1_io_schedule_bits_d_bits_bad | sel_2 & _mshrs_2_io_schedule_bits_d_bits_bad
    | sel_3 & _mshrs_3_io_schedule_bits_d_bits_bad | sel_4
    & _mshrs_4_io_schedule_bits_d_bits_bad | mshr_selectOH[5]
    & _mshrs_5_io_schedule_bits_d_bits_bad | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_d_bits_bad;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_d_bits_way =
    (sel ? _mshrs_0_io_schedule_bits_d_bits_way : 3'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_d_bits_way : 3'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_d_bits_way : 3'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_d_bits_way : 3'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_d_bits_way : 3'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_way : 3'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_way : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [9:0]      schedule_d_bits_set =
    (sel ? _mshrs_0_io_schedule_bits_d_bits_set : 10'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_d_bits_set : 10'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_d_bits_set : 10'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_d_bits_set : 10'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_d_bits_set : 10'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_set : 10'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_set : 10'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [5:0]      schedule_d_bits_put =
    (sel ? _mshrs_0_io_schedule_bits_d_bits_put : 6'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_d_bits_put : 6'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_d_bits_put : 6'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_d_bits_put : 6'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_d_bits_put : 6'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_put : 6'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_put : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [5:0]      schedule_d_bits_offset =
    (sel ? _mshrs_0_io_schedule_bits_d_bits_offset : 6'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_d_bits_offset : 6'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_d_bits_offset : 6'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_d_bits_offset : 6'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_d_bits_offset : 6'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_offset : 6'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_offset : 6'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [14:0]     schedule_d_bits_tag =
    (sel ? _mshrs_0_io_schedule_bits_d_bits_tag : 15'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_d_bits_tag : 15'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_d_bits_tag : 15'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_d_bits_tag : 15'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_d_bits_tag : 15'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_tag : 15'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_tag : 15'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [4:0]      schedule_d_bits_source =
    (sel ? _mshrs_0_io_schedule_bits_d_bits_source : 5'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_d_bits_source : 5'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_d_bits_source : 5'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_d_bits_source : 5'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_d_bits_source : 5'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_source : 5'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_d_bits_size =
    (sel ? _mshrs_0_io_schedule_bits_d_bits_size : 3'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_d_bits_size : 3'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_d_bits_size : 3'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_d_bits_size : 3'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_d_bits_size : 3'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_size : 3'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_d_bits_param =
    (sel ? _mshrs_0_io_schedule_bits_d_bits_param : 3'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_d_bits_param : 3'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_d_bits_param : 3'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_d_bits_param : 3'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_d_bits_param : 3'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_param : 3'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_d_bits_opcode =
    (sel ? _mshrs_0_io_schedule_bits_d_bits_opcode : 3'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_d_bits_opcode : 3'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_d_bits_opcode : 3'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_d_bits_opcode : 3'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_d_bits_opcode : 3'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_opcode : 3'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_d_bits_control =
    sel & _mshrs_0_io_schedule_bits_d_bits_control | sel_1
    & _mshrs_1_io_schedule_bits_d_bits_control | sel_2
    & _mshrs_2_io_schedule_bits_d_bits_control | sel_3
    & _mshrs_3_io_schedule_bits_d_bits_control | sel_4
    & _mshrs_4_io_schedule_bits_d_bits_control | mshr_selectOH[5]
    & _mshrs_5_io_schedule_bits_d_bits_control | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_d_bits_control;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_d_bits_prio_0 =
    sel & _mshrs_0_io_schedule_bits_d_bits_prio_0 | sel_1
    & _mshrs_1_io_schedule_bits_d_bits_prio_0 | sel_2
    & _mshrs_2_io_schedule_bits_d_bits_prio_0 | sel_3
    & _mshrs_3_io_schedule_bits_d_bits_prio_0 | sel_4
    & _mshrs_4_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[5]
    & _mshrs_5_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_d_bits_prio_0;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_d_bits_prio_1 =
    sel & _mshrs_0_io_schedule_bits_d_bits_prio_1 | sel_1
    & _mshrs_1_io_schedule_bits_d_bits_prio_1 | sel_2
    & _mshrs_2_io_schedule_bits_d_bits_prio_1 | sel_3
    & _mshrs_3_io_schedule_bits_d_bits_prio_1 | sel_4
    & _mshrs_4_io_schedule_bits_d_bits_prio_1 | mshr_selectOH[5]
    & _mshrs_5_io_schedule_bits_d_bits_prio_1 | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_d_bits_prio_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_d_bits_prio_2 =
    sel & _mshrs_0_io_schedule_bits_d_bits_prio_2 | sel_1
    & _mshrs_1_io_schedule_bits_d_bits_prio_2 | sel_2
    & _mshrs_2_io_schedule_bits_d_bits_prio_2 | sel_3
    & _mshrs_3_io_schedule_bits_d_bits_prio_2 | sel_4
    & _mshrs_4_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[5]
    & _mshrs_5_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_d_bits_prio_2;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_d_valid =
    sel & _mshrs_0_io_schedule_bits_d_valid | sel_1 & _mshrs_1_io_schedule_bits_d_valid
    | sel_2 & _mshrs_2_io_schedule_bits_d_valid | sel_3
    & _mshrs_3_io_schedule_bits_d_valid | sel_4 & _mshrs_4_io_schedule_bits_d_valid
    | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_d_valid | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_d_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_c_bits_dirty =
    sel & _mshrs_0_io_schedule_bits_c_bits_dirty | sel_1
    & _mshrs_1_io_schedule_bits_c_bits_dirty | sel_2
    & _mshrs_2_io_schedule_bits_c_bits_dirty | sel_3
    & _mshrs_3_io_schedule_bits_c_bits_dirty | sel_4
    & _mshrs_4_io_schedule_bits_c_bits_dirty | mshr_selectOH[5]
    & _mshrs_5_io_schedule_bits_c_bits_dirty | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_c_bits_dirty;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_c_bits_way =
    (sel ? _mshrs_0_io_schedule_bits_c_bits_way : 3'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_c_bits_way : 3'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_c_bits_way : 3'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_c_bits_way : 3'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_c_bits_way : 3'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_c_bits_way : 3'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_c_bits_way : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [9:0]      schedule_c_bits_set =
    (sel ? _mshrs_0_io_schedule_bits_c_bits_set : 10'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_c_bits_set : 10'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_c_bits_set : 10'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_c_bits_set : 10'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_c_bits_set : 10'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_c_bits_set : 10'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_c_bits_set : 10'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [14:0]     schedule_c_bits_tag =
    (sel ? _mshrs_0_io_schedule_bits_c_bits_tag : 15'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_c_bits_tag : 15'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_c_bits_tag : 15'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_c_bits_tag : 15'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_c_bits_tag : 15'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_c_bits_tag : 15'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_c_bits_tag : 15'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_c_bits_param =
    (sel ? _mshrs_0_io_schedule_bits_c_bits_param : 3'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_c_bits_param : 3'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_c_bits_param : 3'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_c_bits_param : 3'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_c_bits_param : 3'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_c_bits_param : 3'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_c_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_c_bits_opcode =
    (sel ? _mshrs_0_io_schedule_bits_c_bits_opcode : 3'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_c_bits_opcode : 3'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_c_bits_opcode : 3'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_c_bits_opcode : 3'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_c_bits_opcode : 3'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_c_bits_opcode : 3'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_c_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_c_valid =
    sel & _mshrs_0_io_schedule_bits_c_valid | sel_1 & _mshrs_1_io_schedule_bits_c_valid
    | sel_2 & _mshrs_2_io_schedule_bits_c_valid | sel_3
    & _mshrs_3_io_schedule_bits_c_valid | sel_4 & _mshrs_4_io_schedule_bits_c_valid
    | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_c_valid | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_c_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [1:0]      schedule_b_bits_clients =
    (sel ? _mshrs_0_io_schedule_bits_b_bits_clients : 2'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_b_bits_clients : 2'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_b_bits_clients : 2'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_b_bits_clients : 2'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_b_bits_clients : 2'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_b_bits_clients : 2'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_b_bits_clients : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [9:0]      schedule_b_bits_set =
    (sel ? _mshrs_0_io_schedule_bits_b_bits_set : 10'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_b_bits_set : 10'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_b_bits_set : 10'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_b_bits_set : 10'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_b_bits_set : 10'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_b_bits_set : 10'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_b_bits_set : 10'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [14:0]     schedule_b_bits_tag =
    (sel ? _mshrs_0_io_schedule_bits_b_bits_tag : 15'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_b_bits_tag : 15'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_b_bits_tag : 15'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_b_bits_tag : 15'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_b_bits_tag : 15'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_b_bits_tag : 15'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_b_bits_tag : 15'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_b_bits_param =
    (sel ? _mshrs_0_io_schedule_bits_b_bits_param : 3'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_b_bits_param : 3'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_b_bits_param : 3'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_b_bits_param : 3'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_b_bits_param : 3'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_b_bits_param : 3'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_b_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_b_valid =
    sel & _mshrs_0_io_schedule_bits_b_valid | sel_1 & _mshrs_1_io_schedule_bits_b_valid
    | sel_2 & _mshrs_2_io_schedule_bits_b_valid | sel_3
    & _mshrs_3_io_schedule_bits_b_valid | sel_4 & _mshrs_4_io_schedule_bits_b_valid
    | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_b_valid | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_b_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_a_bits_block =
    sel & _mshrs_0_io_schedule_bits_a_bits_block | sel_1
    & _mshrs_1_io_schedule_bits_a_bits_block | sel_2
    & _mshrs_2_io_schedule_bits_a_bits_block | sel_3
    & _mshrs_3_io_schedule_bits_a_bits_block | sel_4
    & _mshrs_4_io_schedule_bits_a_bits_block | mshr_selectOH[5]
    & _mshrs_5_io_schedule_bits_a_bits_block | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_a_bits_block;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_a_bits_param =
    (sel ? _mshrs_0_io_schedule_bits_a_bits_param : 3'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_a_bits_param : 3'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_a_bits_param : 3'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_a_bits_param : 3'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_a_bits_param : 3'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_a_bits_param : 3'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_a_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [9:0]      schedule_a_bits_set =
    (sel ? _mshrs_0_io_schedule_bits_a_bits_set : 10'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_a_bits_set : 10'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_a_bits_set : 10'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_a_bits_set : 10'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_a_bits_set : 10'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_a_bits_set : 10'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_a_bits_set : 10'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [14:0]     schedule_a_bits_tag =
    (sel ? _mshrs_0_io_schedule_bits_a_bits_tag : 15'h0)
    | (sel_1 ? _mshrs_1_io_schedule_bits_a_bits_tag : 15'h0)
    | (sel_2 ? _mshrs_2_io_schedule_bits_a_bits_tag : 15'h0)
    | (sel_3 ? _mshrs_3_io_schedule_bits_a_bits_tag : 15'h0)
    | (sel_4 ? _mshrs_4_io_schedule_bits_a_bits_tag : 15'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_a_bits_tag : 15'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_a_bits_tag : 15'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire            schedule_a_valid =
    sel & _mshrs_0_io_schedule_bits_a_valid | sel_1 & _mshrs_1_io_schedule_bits_a_valid
    | sel_2 & _mshrs_2_io_schedule_bits_a_valid | sel_3
    & _mshrs_3_io_schedule_bits_a_valid | sel_4 & _mshrs_4_io_schedule_bits_a_valid
    | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_a_valid | mshr_selectOH[6]
    & _mshrs_6_io_schedule_bits_a_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [14:0]     scheduleTag =
    (sel ? _mshrs_0_io_status_bits_tag : 15'h0)
    | (sel_1 ? _mshrs_1_io_status_bits_tag : 15'h0)
    | (sel_2 ? _mshrs_2_io_status_bits_tag : 15'h0)
    | (sel_3 ? _mshrs_3_io_status_bits_tag : 15'h0)
    | (sel_4 ? _mshrs_4_io_status_bits_tag : 15'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_status_bits_tag : 15'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_status_bits_tag : 15'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [9:0]      scheduleSet =
    (sel ? _mshrs_0_io_status_bits_set : 10'h0)
    | (sel_1 ? _mshrs_1_io_status_bits_set : 10'h0)
    | (sel_2 ? _mshrs_2_io_status_bits_set : 10'h0)
    | (sel_3 ? _mshrs_3_io_status_bits_set : 10'h0)
    | (sel_4 ? _mshrs_4_io_status_bits_set : 10'h0)
    | (mshr_selectOH[5] ? _mshrs_5_io_status_bits_set : 10'h0)
    | (mshr_selectOH[6] ? _mshrs_6_io_status_bits_set : 10'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :223:28
  wire [2:0]      schedule_c_bits_source = schedule_c_bits_opcode[1] ? mshr_select : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:132:{32,55}
  wire [9:0]      nestedwb_set =
    select_c ? _mshrs_6_io_status_bits_set : _mshrs_5_io_status_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :75:22, :153:32, :155:24
  wire [14:0]     nestedwb_tag =
    select_c ? _mshrs_6_io_status_bits_tag : _mshrs_5_io_status_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :75:22, :153:32, :156:24
  wire            nestedwb_b_clr_dirty = select_bc & _mshrs_5_io_schedule_bits_dir_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :75:22, :154:32, :157:37
  wire            nestedwb_b_toN =
    nestedwb_b_clr_dirty & _mshrs_5_io_schedule_bits_dir_bits_data_state == 2'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :75:22, :157:{75,123}
  wire            nestedwb_b_toB =
    nestedwb_b_clr_dirty & _mshrs_5_io_schedule_bits_dir_bits_data_state == 2'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :75:22, :158:{75,123}
  wire            nestedwb_c_set_dirty =
    select_c & _mshrs_6_io_schedule_bits_dir_valid
    & _mshrs_6_io_schedule_bits_dir_bits_data_dirty;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :75:22, :153:32, :160:{37,75}
  wire            request_valid =
    _directory_io_ready
    & (_sinkA_io_req_valid | _sinkX_io_req_valid | _sinkC_io_req_valid);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :68:25, :163:21, :164:{39,62,84}
  wire            request_bits_prio_0 = ~_sinkC_io_req_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :163:21, :165:22
  wire            request_bits_control = ~_sinkC_io_req_valid & _sinkX_io_req_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :58:21, :163:21, :165:22
  wire [2:0]      request_bits_opcode =
    _sinkC_io_req_valid
      ? _sinkC_io_req_bits_opcode
      : _sinkX_io_req_valid ? 3'h0 : _sinkA_io_req_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :163:21, :165:22, :166:22
  wire [2:0]      request_bits_param =
    _sinkC_io_req_valid
      ? _sinkC_io_req_bits_param
      : _sinkX_io_req_valid ? 3'h0 : _sinkA_io_req_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :163:21, :165:22, :166:22
  wire [2:0]      request_bits_size =
    _sinkC_io_req_valid
      ? _sinkC_io_req_bits_size
      : _sinkX_io_req_valid ? 3'h6 : _sinkA_io_req_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :163:21, :165:22, :166:22
  wire [4:0]      request_bits_source =
    _sinkC_io_req_valid
      ? _sinkC_io_req_bits_source
      : _sinkX_io_req_valid ? 5'h0 : _sinkA_io_req_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :163:21, :165:22, :166:22
  wire [14:0]     request_bits_tag =
    _sinkC_io_req_valid
      ? _sinkC_io_req_bits_tag
      : _sinkX_io_req_valid ? _sinkX_io_req_bits_tag : _sinkA_io_req_bits_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :163:21, :165:22, :166:22
  wire [5:0]      request_bits_offset =
    _sinkC_io_req_valid
      ? _sinkC_io_req_bits_offset
      : _sinkX_io_req_valid ? 6'h0 : _sinkA_io_req_bits_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :163:21, :165:22, :166:22
  wire [5:0]      request_bits_put =
    _sinkC_io_req_valid
      ? _sinkC_io_req_bits_put
      : _sinkX_io_req_valid ? 6'h0 : _sinkA_io_req_bits_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :163:21, :165:22, :166:22
  wire            request_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
  wire [9:0]      request_bits_set =
    _sinkC_io_req_valid
      ? _sinkC_io_req_bits_set
      : _sinkX_io_req_valid ? _sinkX_io_req_bits_set : _sinkA_io_req_bits_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :163:21, :165:22, :166:22
  wire            sinkC_io_req_ready = _directory_io_ready & request_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25, :163:21, :167:44
  wire [1:0]      setMatches_lo_hi =
    {_mshrs_2_io_status_valid & _mshrs_2_io_status_bits_set == request_bits_set,
     _mshrs_1_io_status_valid & _mshrs_1_io_status_bits_set == request_bits_set};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :172:{23,59,83}
  wire [2:0]      setMatches_lo =
    {setMatches_lo_hi,
     _mshrs_0_io_status_valid & _mshrs_0_io_status_bits_set == request_bits_set};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :172:{23,59,83}
  wire [1:0]      setMatches_hi_lo =
    {_mshrs_4_io_status_valid & _mshrs_4_io_status_bits_set == request_bits_set,
     _mshrs_3_io_status_valid & _mshrs_3_io_status_bits_set == request_bits_set};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :172:{23,59,83}
  wire [1:0]      setMatches_hi_hi =
    {_mshrs_6_io_status_valid & _mshrs_6_io_status_bits_set == request_bits_set,
     _mshrs_5_io_status_valid & _mshrs_5_io_status_bits_set == request_bits_set};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :172:{23,59,83}
  wire [3:0]      setMatches_hi = {setMatches_hi_hi, setMatches_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:172:23
  wire [6:0]      setMatches = {setMatches_hi, setMatches_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:172:23
  wire            alloc = setMatches == 7'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:172:23, :173:{15,27}
  wire            request_bits_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
  wire            blockC =
    (setMatches[0] & _mshrs_0_io_status_bits_blockC | setMatches[1]
     & _mshrs_1_io_status_bits_blockC | setMatches[2] & _mshrs_2_io_status_bits_blockC
     | setMatches[3] & _mshrs_3_io_status_bits_blockC | setMatches[4]
     & _mshrs_4_io_status_bits_blockC | setMatches[5] & _mshrs_5_io_status_bits_blockC
     | setMatches[6] & _mshrs_6_io_status_bits_blockC) & request_bits_prio_2;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :172:23, :176:70
  wire            nestC =
    (setMatches[0] & _mshrs_0_io_status_bits_nestC | setMatches[1]
     & _mshrs_1_io_status_bits_nestC | setMatches[2] & _mshrs_2_io_status_bits_nestC
     | setMatches[3] & _mshrs_3_io_status_bits_nestC | setMatches[4]
     & _mshrs_4_io_status_bits_nestC | setMatches[5] & _mshrs_5_io_status_bits_nestC
     | setMatches[6] & _mshrs_6_io_status_bits_nestC) & request_bits_prio_2;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :172:23, :180:70
  wire [1:0]      prioFilter_hi = {request_bits_prio_2, ~request_bits_prio_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :182:{23,46}
  wire [6:0]      prioFilter = {prioFilter_hi, 5'h1F};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:182:23
  wire [6:0]      lowerMatches = setMatches & prioFilter;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:172:23, :182:23, :183:33
  wire            queue = (|lowerMatches) & ~nestC & ~blockC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:176:70, :180:70, :183:33, :185:{28,42,45,63,66}
  wire            _requests_io_push_valid_T = request_valid & queue;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :185:63, :195:31
  wire [6:0]      lowerMatches1 =
    lowerMatches[6] ? 7'h40 : lowerMatches[5] ? 7'h20 : lowerMatches;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:183:33, :200:{8,21}, :201:{8,21}
  wire [13:0]     _GEN = {2{mshr_selectOH}};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :206:30
  wire [13:0]     selected_requests_hi;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:206:30
  assign selected_requests_hi = _GEN;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:206:30
  wire [13:0]     pop_index_hi;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:241:31
  assign pop_index_hi = _GEN;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:206:30, :241:31
  wire [20:0]     selected_requests =
    {selected_requests_hi, mshr_selectOH} & _requests_io_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :121:70, :206:{30,76}
  wire            a_pop = |(selected_requests[6:0]);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:206:76, :207:{32,79}
  wire            b_pop = |(selected_requests[13:7]);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:206:76, :208:{32,79}
  wire            c_pop = |(selected_requests[20:14]);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:206:76, :209:{32,79}
  wire            bypassMatches =
    (|(mshr_selectOH & lowerMatches1))
    & (c_pop | request_bits_prio_2 ? ~c_pop : b_pop ? ~b_pop : ~a_pop);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :163:21, :200:8, :207:79, :208:79, :209:79, :210:{38,55,59}, :211:{26,33,58,69,101,109}
  wire            may_pop = a_pop | b_pop | c_pop;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:207:79, :208:79, :209:79, :212:{23,32}
  wire            bypass = _requests_io_push_valid_T & bypassMatches;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:195:31, :210:59, :213:39
  wire            will_reload = schedule_reload & (may_pop | bypass);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:212:32, :213:39, :214:{37,49}
  wire            _mshr_uses_directory_assuming_no_bypass_T = schedule_reload & may_pop;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:212:32, :215:34
  wire            will_pop = _mshr_uses_directory_assuming_no_bypass_T & ~bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:213:39, :215:{34,45,48}
  wire            a_pop_1 = _requests_io_valid[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :225:34
  wire            b_pop_1 = _requests_io_valid[7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :226:34
  wire            c_pop_1 = _requests_io_valid[14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :227:34
  wire            bypassMatches_1 =
    lowerMatches1[0]
    & (c_pop_1 | request_bits_prio_2 ? ~c_pop_1 : b_pop_1 ? ~b_pop_1 : ~a_pop_1);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}
  wire            may_pop_1 = a_pop_1 | b_pop_1 | c_pop_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:225:34, :226:34, :227:34, :230:{25,34}
  wire            bypass_1 = _requests_io_push_valid_T & bypassMatches_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:195:31, :228:42, :231:41
  wire            will_reload_1 =
    _mshrs_0_io_schedule_bits_reload & (may_pop_1 | bypass_1);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :230:34, :231:41, :232:{49,61}
  wire            a_pop_2 = _requests_io_valid[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :225:34
  wire            b_pop_2 = _requests_io_valid[8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :226:34
  wire            c_pop_2 = _requests_io_valid[15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :227:34
  wire            bypassMatches_2 =
    lowerMatches1[1]
    & (c_pop_2 | request_bits_prio_2 ? ~c_pop_2 : b_pop_2 ? ~b_pop_2 : ~a_pop_2);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}
  wire            may_pop_2 = a_pop_2 | b_pop_2 | c_pop_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:225:34, :226:34, :227:34, :230:{25,34}
  wire            bypass_2 = _requests_io_push_valid_T & bypassMatches_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:195:31, :228:42, :231:41
  wire            will_reload_2 =
    _mshrs_1_io_schedule_bits_reload & (may_pop_2 | bypass_2);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :230:34, :231:41, :232:{49,61}
  wire            a_pop_3 = _requests_io_valid[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :225:34
  wire            b_pop_3 = _requests_io_valid[9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :226:34
  wire            c_pop_3 = _requests_io_valid[16];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :227:34
  wire            bypassMatches_3 =
    lowerMatches1[2]
    & (c_pop_3 | request_bits_prio_2 ? ~c_pop_3 : b_pop_3 ? ~b_pop_3 : ~a_pop_3);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}
  wire            may_pop_3 = a_pop_3 | b_pop_3 | c_pop_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:225:34, :226:34, :227:34, :230:{25,34}
  wire            bypass_3 = _requests_io_push_valid_T & bypassMatches_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:195:31, :228:42, :231:41
  wire            will_reload_3 =
    _mshrs_2_io_schedule_bits_reload & (may_pop_3 | bypass_3);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :230:34, :231:41, :232:{49,61}
  wire            a_pop_4 = _requests_io_valid[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :225:34
  wire            b_pop_4 = _requests_io_valid[10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :226:34
  wire            c_pop_4 = _requests_io_valid[17];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :227:34
  wire            bypassMatches_4 =
    lowerMatches1[3]
    & (c_pop_4 | request_bits_prio_2 ? ~c_pop_4 : b_pop_4 ? ~b_pop_4 : ~a_pop_4);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}
  wire            may_pop_4 = a_pop_4 | b_pop_4 | c_pop_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:225:34, :226:34, :227:34, :230:{25,34}
  wire            bypass_4 = _requests_io_push_valid_T & bypassMatches_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:195:31, :228:42, :231:41
  wire            will_reload_4 =
    _mshrs_3_io_schedule_bits_reload & (may_pop_4 | bypass_4);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :230:34, :231:41, :232:{49,61}
  wire            a_pop_5 = _requests_io_valid[4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :225:34
  wire            b_pop_5 = _requests_io_valid[11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :226:34
  wire            c_pop_5 = _requests_io_valid[18];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :227:34
  wire            bypassMatches_5 =
    lowerMatches1[4]
    & (c_pop_5 | request_bits_prio_2 ? ~c_pop_5 : b_pop_5 ? ~b_pop_5 : ~a_pop_5);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}
  wire            may_pop_5 = a_pop_5 | b_pop_5 | c_pop_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:225:34, :226:34, :227:34, :230:{25,34}
  wire            bypass_5 = _requests_io_push_valid_T & bypassMatches_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:195:31, :228:42, :231:41
  wire            will_reload_5 =
    _mshrs_4_io_schedule_bits_reload & (may_pop_5 | bypass_5);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :230:34, :231:41, :232:{49,61}
  wire            a_pop_6 = _requests_io_valid[5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :225:34
  wire            b_pop_6 = _requests_io_valid[12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :226:34
  wire            c_pop_6 = _requests_io_valid[19];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :227:34
  wire            bypassMatches_6 =
    lowerMatches1[5]
    & (c_pop_6 | request_bits_prio_2 ? ~c_pop_6 : b_pop_6 ? ~b_pop_6 : ~a_pop_6);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}
  wire            may_pop_6 = a_pop_6 | b_pop_6 | c_pop_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:225:34, :226:34, :227:34, :230:{25,34}
  wire            bypass_6 = _requests_io_push_valid_T & bypassMatches_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:195:31, :228:42, :231:41
  wire            will_reload_6 =
    _mshrs_5_io_schedule_bits_reload & (may_pop_6 | bypass_6);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :230:34, :231:41, :232:{49,61}
  wire            a_pop_7 = _requests_io_valid[6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :225:34
  wire            b_pop_7 = _requests_io_valid[13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :226:34
  wire            c_pop_7 = _requests_io_valid[20];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :227:34
  wire            bypassMatches_7 =
    lowerMatches1[6]
    & (c_pop_7 | request_bits_prio_2 ? ~c_pop_7 : b_pop_7 ? ~b_pop_7 : ~a_pop_7);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}
  wire            may_pop_7 = a_pop_7 | b_pop_7 | c_pop_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:225:34, :226:34, :227:34, :230:{25,34}
  wire            bypass_7 = _requests_io_push_valid_T & bypassMatches_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:195:31, :228:42, :231:41
  wire            will_reload_7 =
    _mshrs_6_io_schedule_bits_reload & (may_pop_7 | bypass_7);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :230:34, :231:41, :232:{49,61}
  wire [20:0]     _prio_requests_T = ~_requests_io_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :240:25
  wire [13:0]     _GEN_0 = _prio_requests_T[13:0] | _requests_io_valid[20:7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :240:{25,44,65}
  wire [20:0]     prio_requests =
    ~{_prio_requests_T[20:14], _GEN_0[13:7], _GEN_0[6:0] | _requests_io_valid[20:14]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :240:{23,25,44,82,103}
  wire [4:0]      pop_index_hi_1 = pop_index_hi[13:9] & prio_requests[20:16];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:240:23, :241:{31,77}
  wire [15:0]     pop_index_lo = {pop_index_hi[8:0], mshr_selectOH} & prio_requests[15:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :240:23, :241:{31,77}
  wire [15:0]     _pop_index_T_3 = {11'h0, pop_index_hi_1} | pop_index_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [7:0]      pop_index_hi_2 = _pop_index_T_3[15:8];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [7:0]      pop_index_lo_1 = _pop_index_T_3[7:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [7:0]      _pop_index_T_5 = pop_index_hi_2 | pop_index_lo_1;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [3:0]      pop_index_hi_3 = _pop_index_T_5[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [3:0]      pop_index_lo_2 = _pop_index_T_5[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [3:0]      _pop_index_T_7 = pop_index_hi_3 | pop_index_lo_2;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]      pop_index_hi_4 = _pop_index_T_7[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]      pop_index_lo_3 = _pop_index_T_7[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [4:0]      pop_index =
    {|pop_index_hi_1,
     |pop_index_hi_2,
     |pop_index_hi_3,
     |pop_index_hi_4,
     pop_index_hi_4[1] | pop_index_lo_3[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire            lb_tag_mismatch = scheduleTag != _requests_io_data_tag;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :246:37
  wire            mshr_uses_directory_assuming_no_bypass =
    _mshr_uses_directory_assuming_no_bypass_T & lb_tag_mismatch;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:215:34, :246:37, :247:75
  wire            mshr_uses_directory_for_lb = will_pop & lb_tag_mismatch;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:215:45, :246:37, :248:45
  wire            mshr_uses_directory =
    will_reload & scheduleTag != (bypass ? request_bits_tag : _requests_io_data_tag);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :213:39, :214:37, :249:{41,56,63}
  wire [1:0]      mshr_validOH_lo_hi =
    {_mshrs_2_io_status_valid, _mshrs_1_io_status_valid};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :252:25
  wire [2:0]      mshr_validOH_lo = {mshr_validOH_lo_hi, _mshrs_0_io_status_valid};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :252:25
  wire [1:0]      mshr_validOH_hi_lo =
    {_mshrs_4_io_status_valid, _mshrs_3_io_status_valid};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :252:25
  wire [1:0]      mshr_validOH_hi_hi =
    {_mshrs_6_io_status_valid, _mshrs_5_io_status_valid};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :252:25
  wire [3:0]      mshr_validOH_hi = {mshr_validOH_hi_hi, mshr_validOH_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:252:25
  wire [6:0]      mshr_validOH = {mshr_validOH_hi, mshr_validOH_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:252:25
  wire [6:0]      _mshr_insertOH_T_13 = ~mshr_validOH;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:252:25, :253:20
  wire            mshr_free = |(_mshr_insertOH_T_13 & prioFilter);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:182:23, :253:{20,34,48}
  wire            bypassQueue = schedule_reload & bypassMatches;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:210:59, :256:37
  wire            request_alloc_cases =
    alloc & ~mshr_uses_directory_assuming_no_bypass & mshr_free | nestC
    & ~mshr_uses_directory_assuming_no_bypass & ~_mshrs_6_io_status_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :173:15, :180:70, :247:75, :253:48, :258:{13,16,56}, :259:{87,112}, :260:{13,56}
  assign request_ready =
    request_alloc_cases | queue & (bypassQueue | _requests_io_push_ready);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :185:63, :256:37, :259:112, :261:{40,50,66}
  wire            alloc_uses_directory = request_valid & request_alloc_cases;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :259:112, :262:44
  wire [2:0]      requests_io_push_bits_index_hi = lowerMatches1[6:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:200:8
  wire [3:0]      requests_io_push_bits_index_lo = lowerMatches1[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:200:8
  wire [3:0]      _requests_io_push_bits_index_T_2 =
    {1'h0, requests_io_push_bits_index_hi} | requests_io_push_bits_index_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]      requests_io_push_bits_index_hi_1 =
    _requests_io_push_bits_index_T_2[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]      requests_io_push_bits_index_lo_1 =
    _requests_io_push_bits_index_T_2[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [5:0]      requests_io_push_bits_index_hi_2 = lowerMatches1[6:1];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:200:8
  wire [7:0]      requests_io_push_bits_index_lo_2 = {lowerMatches1[0], 7'h0};	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:200:8
  wire [7:0]      _requests_io_push_bits_index_T_10 =
    {2'h0, requests_io_push_bits_index_hi_2} | requests_io_push_bits_index_lo_2;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [3:0]      requests_io_push_bits_index_hi_3 =
    _requests_io_push_bits_index_T_10[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [3:0]      requests_io_push_bits_index_lo_3 =
    _requests_io_push_bits_index_T_10[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [3:0]      _requests_io_push_bits_index_T_12 =
    requests_io_push_bits_index_hi_3 | requests_io_push_bits_index_lo_3;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]      requests_io_push_bits_index_hi_4 =
    _requests_io_push_bits_index_T_12[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]      requests_io_push_bits_index_lo_4 =
    _requests_io_push_bits_index_T_12[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [4:0]      requests_io_push_bits_index_hi_5 = lowerMatches1[6:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:200:8
  wire [15:0]     requests_io_push_bits_index_lo_5 = {lowerMatches1[1:0], 14'h0};	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:200:8
  wire [15:0]     _requests_io_push_bits_index_T_21 =
    {11'h0, requests_io_push_bits_index_hi_5} | requests_io_push_bits_index_lo_5;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [7:0]      requests_io_push_bits_index_hi_6 =
    _requests_io_push_bits_index_T_21[15:8];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [7:0]      requests_io_push_bits_index_lo_6 =
    _requests_io_push_bits_index_T_21[7:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [7:0]      _requests_io_push_bits_index_T_23 =
    requests_io_push_bits_index_hi_6 | requests_io_push_bits_index_lo_6;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [3:0]      requests_io_push_bits_index_hi_7 =
    _requests_io_push_bits_index_T_23[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [3:0]      requests_io_push_bits_index_lo_7 =
    _requests_io_push_bits_index_T_23[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [3:0]      _requests_io_push_bits_index_T_25 =
    requests_io_push_bits_index_hi_7 | requests_io_push_bits_index_lo_7;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]      requests_io_push_bits_index_hi_8 =
    _requests_io_push_bits_index_T_25[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]      requests_io_push_bits_index_lo_8 =
    _requests_io_push_bits_index_T_25[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [5:0]      _mshr_insertOH_T_3 =
    _mshr_insertOH_T_13[5:0] | {_mshr_insertOH_T_13[4:0], 1'h0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:253:20, src/main/scala/util/package.scala:245:{43,53}
  wire [5:0]      _mshr_insertOH_T_6 =
    _mshr_insertOH_T_3 | {_mshr_insertOH_T_3[3:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]      mshr_insertOH =
    {1'h0,
     {~(_mshr_insertOH_T_6 | {_mshr_insertOH_T_6[1:0], 4'h0}), 1'h1} & _mshr_insertOH_T_13
       & prioFilter};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:182:23, :253:20, :278:{23,53,69}, src/main/scala/util/package.scala:245:{43,53}
  wire            _GEN_1 = request_valid & alloc;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :173:15, :280:25
  wire            _GEN_2 =
    _GEN_1 & mshr_insertOH[0] & ~mshr_uses_directory_assuming_no_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:69, :279:18, :280:{25,34,39}
  wire            _GEN_3 = _GEN_2 | bypass_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:231:41, :233:72, :280:{34,39,83}, :282:70
  assign mshrs_0_io_allocate_bits_tag = _GEN_3 ? request_bits_tag : _requests_io_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
  wire            _GEN_4 =
    _GEN_1 & mshr_insertOH[1] & ~mshr_uses_directory_assuming_no_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:69, :279:18, :280:{25,34,39}
  wire            _GEN_5 = _GEN_4 | bypass_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:231:41, :233:72, :280:{34,39,83}, :282:70
  assign mshrs_1_io_allocate_bits_tag = _GEN_5 ? request_bits_tag : _requests_io_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
  wire            _GEN_6 =
    _GEN_1 & mshr_insertOH[2] & ~mshr_uses_directory_assuming_no_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:69, :279:18, :280:{25,34,39}
  wire            _GEN_7 = _GEN_6 | bypass_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:231:41, :233:72, :280:{34,39,83}, :282:70
  assign mshrs_2_io_allocate_bits_tag = _GEN_7 ? request_bits_tag : _requests_io_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
  wire            _GEN_8 =
    _GEN_1 & mshr_insertOH[3] & ~mshr_uses_directory_assuming_no_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:69, :279:18, :280:{25,34,39}
  wire            _GEN_9 = _GEN_8 | bypass_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:231:41, :233:72, :280:{34,39,83}, :282:70
  assign mshrs_3_io_allocate_bits_tag = _GEN_9 ? request_bits_tag : _requests_io_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
  wire            _GEN_10 =
    _GEN_1 & mshr_insertOH[4] & ~mshr_uses_directory_assuming_no_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:69, :279:18, :280:{25,34,39}
  wire            _GEN_11 = _GEN_10 | bypass_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:231:41, :233:72, :280:{34,39,83}, :282:70
  assign mshrs_4_io_allocate_bits_tag =
    _GEN_11 ? request_bits_tag : _requests_io_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
  wire            _GEN_12 =
    _GEN_1 & mshr_insertOH[5] & ~mshr_uses_directory_assuming_no_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:69, :279:18, :280:{25,34,39}
  wire            _GEN_13 = _GEN_12 | bypass_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:231:41, :233:72, :280:{34,39,83}, :282:70, :287:131, :289:74
  assign mshrs_5_io_allocate_bits_tag =
    _GEN_13 ? request_bits_tag : _requests_io_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :287:131, :289:74
  wire            _GEN_14 =
    request_valid & nestC & ~_mshrs_6_io_status_valid
    & ~mshr_uses_directory_assuming_no_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :180:70, :193:33, :247:75, :258:16, :259:87, :295:{32,59}
  wire            _GEN_15 =
    _GEN_14 | _GEN_1 & mshr_insertOH[6] & ~mshr_uses_directory_assuming_no_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:193:33, :236:25, :247:75, :258:16, :278:69, :279:18, :280:{25,34,39,83}, :281:27, :295:{32,59,103}, :296:30
  wire            _GEN_16 = _GEN_15 | bypass_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:231:41, :233:72, :236:25, :280:83, :281:27, :282:70, :295:103, :296:30, :297:73
  assign mshrs_6_io_allocate_bits_tag =
    _GEN_16 ? request_bits_tag : _requests_io_data_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :295:103, :297:73
  `ifndef SYNTHESIS	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12
    always @(posedge clock) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12
      if (_GEN_14 & ~reset & request_bits_prio_0) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :193:33, :295:{32,59}, :299:12
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12
          $error("Assertion failed\n    at Scheduler.scala:299 assert (!request.bits.prio(0))\n");	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12
        if (`STOP_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12
          $fatal;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [7:0]      dirTarget = alloc ? mshr_insertOH : 8'h40;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:173:15, :278:69, :306:22
  reg  [7:0]      directoryFanout;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46
  wire [7:0][2:0] _GEN_17 =
    {{_mshrs_0_io_status_bits_way},
     {_mshrs_6_io_status_bits_way},
     {_mshrs_5_io_status_bits_way},
     {_mshrs_4_io_status_bits_way},
     {_mshrs_3_io_status_bits_way},
     {_mshrs_2_io_status_bits_way},
     {_mshrs_1_io_status_bits_way},
     {_mshrs_0_io_status_bits_way}};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :319:16
  wire [7:0][9:0] _GEN_18 =
    {{_mshrs_0_io_status_bits_set},
     {_mshrs_6_io_status_bits_set},
     {_mshrs_5_io_status_bits_set},
     {_mshrs_4_io_status_bits_set},
     {_mshrs_3_io_status_bits_set},
     {_mshrs_2_io_status_bits_set},
     {_mshrs_1_io_status_bits_set},
     {_mshrs_0_io_status_bits_set}};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :320:16
  always @(posedge clock) begin
    if (reset)
      robin_filter <= 7'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:118:29
    else if (|mshr_request) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:106:25, :128:22
      automatic logic [5:0] _GEN_19 = mshr_selectOH[5:0] | mshr_selectOH[6:1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, src/main/scala/util/package.scala:254:{43,48}
      automatic logic [4:0] _GEN_20 = _GEN_19[4:0] | {mshr_selectOH[6], _GEN_19[5:2]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, src/main/scala/util/package.scala:254:{43,48}
      robin_filter <=
        ~{mshr_selectOH[6],
          _GEN_19[5],
          _GEN_20[4:3],
          _GEN_20[2:0] | {mshr_selectOH[6], _GEN_19[5], _GEN_20[4]}};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:118:29, :121:70, :128:45, src/main/scala/util/package.scala:254:{43,48}
    end
    directoryFanout <=
      mshr_uses_directory
        ? {1'h0, mshr_selectOH}
        : alloc_uses_directory ? dirTarget : 8'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :249:41, :262:44, :306:22, :307:{46,50,90}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:0];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        robin_filter = _RANDOM[/*Zero width*/ 1'b0][6:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:118:29
        directoryFanout = _RANDOM[/*Zero width*/ 1'b0][14:7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:118:29, :307:46
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SourceA sourceA (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23
    .clock              (clock),
    .reset              (reset),
    .io_req_ready       (_sourceA_io_req_ready),
    .io_req_valid       (schedule_a_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_tag    (schedule_a_bits_tag),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_set    (schedule_a_bits_set),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_param  (schedule_a_bits_param),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_source (schedule_a_bits_source),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_block  (schedule_a_bits_block),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_a_ready         (io_out_a_ready_0),
    .io_a_valid         (io_out_a_valid_0),
    .io_a_bits_opcode   (io_out_a_bits_opcode_0),
    .io_a_bits_param    (io_out_a_bits_param_0),
    .io_a_bits_size     (io_out_a_bits_size_0),
    .io_a_bits_source   (io_out_a_bits_source_0),
    .io_a_bits_address  (io_out_a_bits_address_0),
    .io_a_bits_mask     (io_out_a_bits_mask_0),
    .io_a_bits_data     (io_out_a_bits_data_0),
    .io_a_bits_corrupt  (io_out_a_bits_corrupt_0)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23
  SourceB sourceB (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:41:23
    .clock               (clock),
    .reset               (reset),
    .io_req_ready        (_sourceB_io_req_ready),
    .io_req_valid        (schedule_b_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_param   (schedule_b_bits_param),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_tag     (schedule_b_bits_tag),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_set     (schedule_b_bits_set),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_clients (schedule_b_bits_clients),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_b_ready          (io_in_b_ready_0),
    .io_b_valid          (io_in_b_valid_0),
    .io_b_bits_param     (io_in_b_bits_param_0),
    .io_b_bits_source    (io_in_b_bits_source_0),
    .io_b_bits_address   (io_in_b_bits_address_0)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:41:23
  SourceC sourceC (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
    .clock               (clock),
    .reset               (reset),
    .io_req_ready        (_sourceC_io_req_ready),
    .io_req_valid        (schedule_c_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_opcode  (schedule_c_bits_opcode),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_param   (schedule_c_bits_param),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_source  (schedule_c_bits_source),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_tag     (schedule_c_bits_tag),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_set     (schedule_c_bits_set),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_way     (schedule_c_bits_way),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_dirty   (schedule_c_bits_dirty),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_c_ready          (io_out_c_ready_0),
    .io_c_valid          (io_out_c_valid_0),
    .io_c_bits_opcode    (io_out_c_bits_opcode_0),
    .io_c_bits_param     (io_out_c_bits_param_0),
    .io_c_bits_size      (io_out_c_bits_size_0),
    .io_c_bits_source    (io_out_c_bits_source_0),
    .io_c_bits_address   (io_out_c_bits_address_0),
    .io_c_bits_data      (io_out_c_bits_data_0),
    .io_c_bits_corrupt   (io_out_c_bits_corrupt_0),
    .io_bs_adr_ready     (_bankedStore_io_sourceC_adr_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
    .io_bs_adr_valid     (_sourceC_io_bs_adr_valid),
    .io_bs_adr_bits_way  (_sourceC_io_bs_adr_bits_way),
    .io_bs_adr_bits_set  (_sourceC_io_bs_adr_bits_set),
    .io_bs_adr_bits_beat (_sourceC_io_bs_adr_bits_beat),
    .io_bs_dat_data      (_bankedStore_io_sourceC_dat_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
    .io_evict_req_set    (_sourceC_io_evict_req_set),
    .io_evict_req_way    (_sourceC_io_evict_req_way),
    .io_evict_safe       (_sourceD_io_evict_safe)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
  SourceD sourceD (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .clock                 (clock),
    .reset                 (reset),
    .io_req_ready          (_sourceD_io_req_ready),
    .io_req_valid          (schedule_d_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_prio_0    (schedule_d_bits_prio_0),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_prio_1    (schedule_d_bits_prio_1),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_prio_2    (schedule_d_bits_prio_2),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_control   (schedule_d_bits_control),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_opcode    (schedule_d_bits_opcode),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_param     (schedule_d_bits_param),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_size      (schedule_d_bits_size),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_source    (schedule_d_bits_source),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_tag       (schedule_d_bits_tag),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_offset    (schedule_d_bits_offset),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_put       (schedule_d_bits_put),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_set       (schedule_d_bits_set),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_sink      (schedule_d_bits_sink),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_way       (schedule_d_bits_way),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_bad       (schedule_d_bits_bad),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_d_ready            (io_in_d_ready_0),
    .io_d_valid            (io_in_d_valid_0),
    .io_d_bits_opcode      (io_in_d_bits_opcode_0),
    .io_d_bits_param       (io_in_d_bits_param_0),
    .io_d_bits_size        (io_in_d_bits_size_0),
    .io_d_bits_source      (io_in_d_bits_source_0),
    .io_d_bits_sink        (io_in_d_bits_sink_0),
    .io_d_bits_denied      (io_in_d_bits_denied_0),
    .io_d_bits_data        (io_in_d_bits_data_0),
    .io_d_bits_corrupt     (io_in_d_bits_corrupt_0),
    .io_pb_pop_ready       (_sinkA_io_pb_pop_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
    .io_pb_pop_valid       (_sourceD_io_pb_pop_valid),
    .io_pb_pop_bits_index  (_sourceD_io_pb_pop_bits_index),
    .io_pb_pop_bits_last   (_sourceD_io_pb_pop_bits_last),
    .io_pb_beat_data       (_sinkA_io_pb_beat_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
    .io_pb_beat_mask       (_sinkA_io_pb_beat_mask),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
    .io_pb_beat_corrupt    (_sinkA_io_pb_beat_corrupt),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
    .io_rel_pop_ready      (_sinkC_io_rel_pop_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_rel_pop_valid      (_sourceD_io_rel_pop_valid),
    .io_rel_pop_bits_index (_sourceD_io_rel_pop_bits_index),
    .io_rel_pop_bits_last  (_sourceD_io_rel_pop_bits_last),
    .io_rel_beat_data      (_sinkC_io_rel_beat_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_rel_beat_corrupt   (_sinkC_io_rel_beat_corrupt),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_bs_radr_ready      (_bankedStore_io_sourceD_radr_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
    .io_bs_radr_valid      (_sourceD_io_bs_radr_valid),
    .io_bs_radr_bits_way   (_sourceD_io_bs_radr_bits_way),
    .io_bs_radr_bits_set   (_sourceD_io_bs_radr_bits_set),
    .io_bs_radr_bits_beat  (_sourceD_io_bs_radr_bits_beat),
    .io_bs_radr_bits_mask  (_sourceD_io_bs_radr_bits_mask),
    .io_bs_rdat_data       (_bankedStore_io_sourceD_rdat_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
    .io_bs_wadr_ready      (_bankedStore_io_sourceD_wadr_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
    .io_bs_wadr_valid      (_sourceD_io_bs_wadr_valid),
    .io_bs_wadr_bits_way   (_sourceD_io_bs_wadr_bits_way),
    .io_bs_wadr_bits_set   (_sourceD_io_bs_wadr_bits_set),
    .io_bs_wadr_bits_beat  (_sourceD_io_bs_wadr_bits_beat),
    .io_bs_wadr_bits_mask  (_sourceD_io_bs_wadr_bits_mask),
    .io_bs_wdat_data       (_sourceD_io_bs_wdat_data),
    .io_evict_req_set      (_sourceC_io_evict_req_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
    .io_evict_req_way      (_sourceC_io_evict_req_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
    .io_evict_safe         (_sourceD_io_evict_safe),
    .io_grant_req_set      (_sinkD_io_grant_req_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_grant_req_way      (_sinkD_io_grant_req_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_grant_safe         (_sourceD_io_grant_safe)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  SourceE sourceE (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:44:23
    .clock            (clock),
    .reset            (reset),
    .io_req_ready     (_sourceE_io_req_ready),
    .io_req_valid     (schedule_e_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_req_bits_sink (schedule_e_bits_sink),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_e_valid       (io_out_e_valid_0),
    .io_e_bits_sink   (io_out_e_bits_sink_0)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:44:23
  SourceX sourceX (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:45:23
    .clock        (clock),
    .reset        (reset),
    .io_req_ready (_sourceX_io_req_ready),
    .io_req_valid (schedule_x_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_x_valid   (io_resp_valid_0)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:45:23
  SinkA sinkA (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
    .clock                (clock),
    .reset                (reset),
    .io_req_ready
      (sinkC_io_req_ready & ~_sinkC_io_req_valid & ~_sinkX_io_req_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :58:21, :167:44, :168:64, :169:{61,84,87}
    .io_req_valid         (_sinkA_io_req_valid),
    .io_req_bits_opcode   (_sinkA_io_req_bits_opcode),
    .io_req_bits_param    (_sinkA_io_req_bits_param),
    .io_req_bits_size     (_sinkA_io_req_bits_size),
    .io_req_bits_source   (_sinkA_io_req_bits_source),
    .io_req_bits_tag      (_sinkA_io_req_bits_tag),
    .io_req_bits_offset   (_sinkA_io_req_bits_offset),
    .io_req_bits_put      (_sinkA_io_req_bits_put),
    .io_req_bits_set      (_sinkA_io_req_bits_set),
    .io_a_ready           (io_in_a_ready_0),
    .io_a_valid           (io_in_a_valid_0),
    .io_a_bits_opcode     (io_in_a_bits_opcode_0),
    .io_a_bits_param      (io_in_a_bits_param_0),
    .io_a_bits_size       (io_in_a_bits_size_0),
    .io_a_bits_source     (io_in_a_bits_source_0),
    .io_a_bits_address    (io_in_a_bits_address_0),
    .io_a_bits_mask       (io_in_a_bits_mask_0),
    .io_a_bits_data       (io_in_a_bits_data_0),
    .io_a_bits_corrupt    (io_in_a_bits_corrupt_0),
    .io_pb_pop_ready      (_sinkA_io_pb_pop_ready),
    .io_pb_pop_valid      (_sourceD_io_pb_pop_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_pb_pop_bits_index (_sourceD_io_pb_pop_bits_index),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_pb_pop_bits_last  (_sourceD_io_pb_pop_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_pb_beat_data      (_sinkA_io_pb_beat_data),
    .io_pb_beat_mask      (_sinkA_io_pb_beat_mask),
    .io_pb_beat_corrupt   (_sinkA_io_pb_beat_corrupt)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21
  SinkC sinkC (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .clock                 (clock),
    .reset                 (reset),
    .io_req_ready          (sinkC_io_req_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:167:44
    .io_req_valid          (_sinkC_io_req_valid),
    .io_req_bits_opcode    (_sinkC_io_req_bits_opcode),
    .io_req_bits_param     (_sinkC_io_req_bits_param),
    .io_req_bits_size      (_sinkC_io_req_bits_size),
    .io_req_bits_source    (_sinkC_io_req_bits_source),
    .io_req_bits_tag       (_sinkC_io_req_bits_tag),
    .io_req_bits_offset    (_sinkC_io_req_bits_offset),
    .io_req_bits_put       (_sinkC_io_req_bits_put),
    .io_req_bits_set       (_sinkC_io_req_bits_set),
    .io_resp_valid         (_sinkC_io_resp_valid),
    .io_resp_bits_last     (_sinkC_io_resp_bits_last),
    .io_resp_bits_set      (_sinkC_io_resp_bits_set),
    .io_resp_bits_tag      (_sinkC_io_resp_bits_tag),
    .io_resp_bits_source   (_sinkC_io_resp_bits_source),
    .io_resp_bits_param    (_sinkC_io_resp_bits_param),
    .io_resp_bits_data     (_sinkC_io_resp_bits_data),
    .io_c_ready            (io_in_c_ready_0),
    .io_c_valid            (io_in_c_valid_0),
    .io_c_bits_opcode      (io_in_c_bits_opcode_0),
    .io_c_bits_param       (io_in_c_bits_param_0),
    .io_c_bits_size        (io_in_c_bits_size_0),
    .io_c_bits_source      (io_in_c_bits_source_0),
    .io_c_bits_address     (io_in_c_bits_address_0),
    .io_c_bits_data        (io_in_c_bits_data_0),
    .io_c_bits_corrupt     (io_in_c_bits_corrupt_0),
    .io_set                (_sinkC_io_set),
    .io_way
      (_mshrs_5_io_status_valid & _mshrs_5_io_status_bits_set == _sinkC_io_set
         ? _mshrs_5_io_status_bits_way
         : (_mshrs_0_io_status_valid & _mshrs_0_io_status_bits_set == _sinkC_io_set
              ? _mshrs_0_io_status_bits_way
              : 3'h0)
           | (_mshrs_1_io_status_valid & _mshrs_1_io_status_bits_set == _sinkC_io_set
                ? _mshrs_1_io_status_bits_way
                : 3'h0)
           | (_mshrs_2_io_status_valid & _mshrs_2_io_status_bits_set == _sinkC_io_set
                ? _mshrs_2_io_status_bits_way
                : 3'h0)
           | (_mshrs_3_io_status_valid & _mshrs_3_io_status_bits_set == _sinkC_io_set
                ? _mshrs_3_io_status_bits_way
                : 3'h0)
           | (_mshrs_4_io_status_valid & _mshrs_4_io_status_bits_set == _sinkC_io_set
                ? _mshrs_4_io_status_bits_way
                : 3'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :315:{8,33,63}, :317:{50,74}
    .io_bs_adr_ready       (_bankedStore_io_sinkC_adr_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
    .io_bs_adr_valid       (_sinkC_io_bs_adr_valid),
    .io_bs_adr_bits_noop   (_sinkC_io_bs_adr_bits_noop),
    .io_bs_adr_bits_way    (_sinkC_io_bs_adr_bits_way),
    .io_bs_adr_bits_set    (_sinkC_io_bs_adr_bits_set),
    .io_bs_adr_bits_beat   (_sinkC_io_bs_adr_bits_beat),
    .io_bs_adr_bits_mask   (_sinkC_io_bs_adr_bits_mask),
    .io_bs_dat_data        (_sinkC_io_bs_dat_data),
    .io_rel_pop_ready      (_sinkC_io_rel_pop_ready),
    .io_rel_pop_valid      (_sourceD_io_rel_pop_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_rel_pop_bits_index (_sourceD_io_rel_pop_bits_index),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_rel_pop_bits_last  (_sourceD_io_rel_pop_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_rel_beat_data      (_sinkC_io_rel_beat_data),
    .io_rel_beat_corrupt   (_sinkC_io_rel_beat_corrupt)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
  assign request_bits_prio_2 = _sinkC_io_req_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :163:21
  SinkD sinkD (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .clock               (clock),
    .reset               (reset),
    .io_resp_valid       (_sinkD_io_resp_valid),
    .io_resp_bits_last   (_sinkD_io_resp_bits_last),
    .io_resp_bits_opcode (_sinkD_io_resp_bits_opcode),
    .io_resp_bits_param  (_sinkD_io_resp_bits_param),
    .io_resp_bits_source (_sinkD_io_resp_bits_source),
    .io_resp_bits_sink   (_sinkD_io_resp_bits_sink),
    .io_resp_bits_denied (_sinkD_io_resp_bits_denied),
    .io_d_ready          (io_out_d_ready_0),
    .io_d_valid          (io_out_d_valid_0),
    .io_d_bits_opcode    (io_out_d_bits_opcode_0),
    .io_d_bits_param     (io_out_d_bits_param_0),
    .io_d_bits_size      (io_out_d_bits_size_0),
    .io_d_bits_source    (io_out_d_bits_source_0),
    .io_d_bits_sink      (io_out_d_bits_sink_0),
    .io_d_bits_denied    (io_out_d_bits_denied_0),
    .io_d_bits_data      (io_out_d_bits_data_0),
    .io_d_bits_corrupt   (io_out_d_bits_corrupt_0),
    .io_source           (_sinkD_io_source),
    .io_way              (_GEN_17[_sinkD_io_source]),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :319:16
    .io_set              (_GEN_18[_sinkD_io_source]),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :320:16
    .io_bs_adr_ready     (_bankedStore_io_sinkD_adr_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
    .io_bs_adr_valid     (_sinkD_io_bs_adr_valid),
    .io_bs_adr_bits_noop (_sinkD_io_bs_adr_bits_noop),
    .io_bs_adr_bits_way  (_sinkD_io_bs_adr_bits_way),
    .io_bs_adr_bits_set  (_sinkD_io_bs_adr_bits_set),
    .io_bs_adr_bits_beat (_sinkD_io_bs_adr_bits_beat),
    .io_bs_dat_data      (_sinkD_io_bs_dat_data),
    .io_grant_req_set    (_sinkD_io_grant_req_set),
    .io_grant_req_way    (_sinkD_io_grant_req_way),
    .io_grant_safe       (_sourceD_io_grant_safe)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
  SinkE sinkE (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21
    .io_resp_valid     (_sinkE_io_resp_valid),
    .io_resp_bits_sink (_sinkE_io_resp_bits_sink),
    .io_e_valid        (io_in_e_valid_0),
    .io_e_bits_sink    (io_in_e_bits_sink_0)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21
  SinkX sinkX (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:58:21
    .clock             (clock),
    .reset             (reset),
    .io_req_ready      (sinkC_io_req_ready & ~_sinkC_io_req_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :167:44, :168:{61,64}
    .io_req_valid      (_sinkX_io_req_valid),
    .io_req_bits_tag   (_sinkX_io_req_bits_tag),
    .io_req_bits_set   (_sinkX_io_req_bits_set),
    .io_x_ready        (io_req_ready_0),
    .io_x_valid        (io_req_valid_0),
    .io_x_bits_address (io_req_bits_address_0)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:58:21
  Directory directory (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .clock                      (clock),
    .reset                      (reset),
    .io_write_ready             (_directory_io_write_ready),
    .io_write_valid             (schedule_dir_valid),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_write_bits_set          (schedule_dir_bits_set),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_write_bits_way          (schedule_dir_bits_way),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_write_bits_data_dirty   (schedule_dir_bits_data_dirty),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_write_bits_data_state   (schedule_dir_bits_data_state),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_write_bits_data_clients (schedule_dir_bits_data_clients),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_write_bits_data_tag     (schedule_dir_bits_data_tag),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_read_valid              (mshr_uses_directory | alloc_uses_directory),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:249:41, :262:44, :265:50
    .io_read_bits_set
      (mshr_uses_directory_for_lb ? scheduleSet : request_bits_set),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21, :248:45, :266:36
    .io_read_bits_tag
      (mshr_uses_directory_for_lb ? _requests_io_data_tag : request_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :248:45, :267:36
    .io_result_bits_dirty       (_directory_io_result_bits_dirty),
    .io_result_bits_state       (_directory_io_result_bits_state),
    .io_result_bits_clients     (_directory_io_result_bits_clients),
    .io_result_bits_tag         (_directory_io_result_bits_tag),
    .io_result_bits_hit         (_directory_io_result_bits_hit),
    .io_result_bits_way         (_directory_io_result_bits_way),
    .io_ready                   (_directory_io_ready)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
  BankedStore bankedStore (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
    .clock                     (clock),
    .io_sinkC_adr_ready        (_bankedStore_io_sinkC_adr_ready),
    .io_sinkC_adr_valid        (_sinkC_io_bs_adr_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkC_adr_bits_noop    (_sinkC_io_bs_adr_bits_noop),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkC_adr_bits_way     (_sinkC_io_bs_adr_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkC_adr_bits_set     (_sinkC_io_bs_adr_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkC_adr_bits_beat    (_sinkC_io_bs_adr_bits_beat),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkC_adr_bits_mask    (_sinkC_io_bs_adr_bits_mask),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkC_dat_data         (_sinkC_io_bs_dat_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkD_adr_ready        (_bankedStore_io_sinkD_adr_ready),
    .io_sinkD_adr_valid        (_sinkD_io_bs_adr_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkD_adr_bits_noop    (_sinkD_io_bs_adr_bits_noop),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkD_adr_bits_way     (_sinkD_io_bs_adr_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkD_adr_bits_set     (_sinkD_io_bs_adr_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkD_adr_bits_beat    (_sinkD_io_bs_adr_bits_beat),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkD_dat_data         (_sinkD_io_bs_dat_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sourceC_adr_ready      (_bankedStore_io_sourceC_adr_ready),
    .io_sourceC_adr_valid      (_sourceC_io_bs_adr_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
    .io_sourceC_adr_bits_way   (_sourceC_io_bs_adr_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
    .io_sourceC_adr_bits_set   (_sourceC_io_bs_adr_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
    .io_sourceC_adr_bits_beat  (_sourceC_io_bs_adr_bits_beat),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23
    .io_sourceC_dat_data       (_bankedStore_io_sourceC_dat_data),
    .io_sourceD_radr_ready     (_bankedStore_io_sourceD_radr_ready),
    .io_sourceD_radr_valid     (_sourceD_io_bs_radr_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_sourceD_radr_bits_way  (_sourceD_io_bs_radr_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_sourceD_radr_bits_set  (_sourceD_io_bs_radr_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_sourceD_radr_bits_beat (_sourceD_io_bs_radr_bits_beat),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_sourceD_radr_bits_mask (_sourceD_io_bs_radr_bits_mask),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_sourceD_rdat_data      (_bankedStore_io_sourceD_rdat_data),
    .io_sourceD_wadr_ready     (_bankedStore_io_sourceD_wadr_ready),
    .io_sourceD_wadr_valid     (_sourceD_io_bs_wadr_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_sourceD_wadr_bits_way  (_sourceD_io_bs_wadr_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_sourceD_wadr_bits_set  (_sourceD_io_bs_wadr_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_sourceD_wadr_bits_beat (_sourceD_io_bs_wadr_bits_beat),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_sourceD_wadr_bits_mask (_sourceD_io_bs_wadr_bits_mask),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
    .io_sourceD_wdat_data      (_sourceD_io_bs_wdat_data)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27
  ListBuffer_2 requests (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
    .clock                     (clock),
    .reset                     (reset),
    .io_push_ready             (_requests_io_push_ready),
    .io_push_valid             (_requests_io_push_valid_T & ~bypassQueue),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:195:31, :256:37, :270:{52,55}
    .io_push_bits_index
      ({2'h0,
        request_bits_prio_0
          ? {|requests_io_push_bits_index_hi,
             |requests_io_push_bits_index_hi_1,
             requests_io_push_bits_index_hi_1[1] | requests_io_push_bits_index_lo_1[1]}
          : 3'h0}
       | (request_bits_prio_2
            ? {|requests_io_push_bits_index_hi_5,
               |requests_io_push_bits_index_hi_6,
               |requests_io_push_bits_index_hi_7,
               |requests_io_push_bits_index_hi_8,
               requests_io_push_bits_index_hi_8[1] | requests_io_push_bits_index_lo_8[1]}
            : 5'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
    .io_push_bits_data_prio_0  (request_bits_prio_0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
    .io_push_bits_data_prio_2  (request_bits_prio_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
    .io_push_bits_data_control (request_bits_control),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
    .io_push_bits_data_opcode  (request_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
    .io_push_bits_data_param   (request_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
    .io_push_bits_data_size    (request_bits_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
    .io_push_bits_data_source  (request_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
    .io_push_bits_data_tag     (request_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
    .io_push_bits_data_offset  (request_bits_offset),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
    .io_push_bits_data_put     (request_bits_put),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:163:21
    .io_valid                  (_requests_io_valid),
    .io_pop_valid              (will_pop),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:215:45
    .io_pop_bits               (pop_index),	// src/main/scala/chisel3/util/OneHot.scala:32:10
    .io_data_prio_0            (_requests_io_data_prio_0),
    .io_data_prio_1            (_requests_io_data_prio_1),
    .io_data_prio_2            (_requests_io_data_prio_2),
    .io_data_control           (_requests_io_data_control),
    .io_data_opcode            (_requests_io_data_opcode),
    .io_data_param             (_requests_io_data_param),
    .io_data_size              (_requests_io_data_size),
    .io_data_source            (_requests_io_data_source),
    .io_data_tag               (_requests_io_data_tag),
    .io_data_offset            (_requests_io_data_offset),
    .io_data_put               (_requests_io_data_put)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24
  MSHR mshrs_0 (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_2 | sel & will_reload_1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28, :232:49, :236:{25,32}, :280:{34,39,83}, :281:27
    .io_allocate_bits_prio_0
      (_GEN_3 ? request_bits_prio_0 : _requests_io_data_prio_0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_prio_1
      (~(_GEN_2 | bypass_1) & _requests_io_data_prio_1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70
    .io_allocate_bits_prio_2
      (_GEN_3 ? request_bits_prio_2 : _requests_io_data_prio_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_control
      (_GEN_3 ? request_bits_control : _requests_io_data_control),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_opcode
      (_GEN_3 ? request_bits_opcode : _requests_io_data_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_param
      (_GEN_3 ? request_bits_param : _requests_io_data_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_size
      (_GEN_3 ? request_bits_size : _requests_io_data_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_source
      (_GEN_3 ? request_bits_source : _requests_io_data_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_tag                   (mshrs_0_io_allocate_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70
    .io_allocate_bits_offset
      (_GEN_3 ? request_bits_offset : _requests_io_data_offset),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_put
      (_GEN_3 ? request_bits_put : _requests_io_data_put),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_set
      (_GEN_2 ? request_bits_set : _mshrs_0_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :234:28, :280:{34,39,83}, :282:70
    .io_allocate_bits_repeat
      (~_GEN_2 & mshrs_0_io_allocate_bits_tag == _mshrs_0_io_status_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33
    .io_directory_valid                     (directoryFanout[0]),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_state                (_directory_io_result_bits_state),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_status_valid                        (_mshrs_0_io_status_valid),
    .io_status_bits_set                     (_mshrs_0_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_0_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_0_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_0_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_0_io_status_bits_nestC),
    .io_schedule_ready                      (sel),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28
    .io_schedule_valid                      (_mshrs_0_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_0_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_0_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_0_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_0_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_0_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_0_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_0_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_0_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_0_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_0_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_0_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_0_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_0_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_0_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_0_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_0_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_0_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_0_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_0_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_1         (_mshrs_0_io_schedule_bits_d_bits_prio_1),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_0_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_control        (_mshrs_0_io_schedule_bits_d_bits_control),
    .io_schedule_bits_d_bits_opcode         (_mshrs_0_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_0_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_0_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_0_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_tag            (_mshrs_0_io_schedule_bits_d_bits_tag),
    .io_schedule_bits_d_bits_offset         (_mshrs_0_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_0_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_0_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_0_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_0_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_0_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_0_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_0_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_0_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_0_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_0_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty
      (_mshrs_0_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state
      (_mshrs_0_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients
      (_mshrs_0_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_0_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_0_io_schedule_bits_reload),
    .io_sinkc_valid
      (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_0_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_set                      (_sinkC_io_resp_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_source                   (_sinkD_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinke_valid
      (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}
    .io_sinke_bits_sink                     (_sinkE_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21
    .io_nestedwb_set                        (nestedwb_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_tag                        (nestedwb_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  MSHR mshrs_1 (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_4 | sel_1 & will_reload_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28, :232:49, :236:{25,32}, :280:{34,39,83}, :281:27
    .io_allocate_bits_prio_0
      (_GEN_5 ? request_bits_prio_0 : _requests_io_data_prio_0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_prio_1
      (~(_GEN_4 | bypass_2) & _requests_io_data_prio_1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70
    .io_allocate_bits_prio_2
      (_GEN_5 ? request_bits_prio_2 : _requests_io_data_prio_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_control
      (_GEN_5 ? request_bits_control : _requests_io_data_control),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_opcode
      (_GEN_5 ? request_bits_opcode : _requests_io_data_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_param
      (_GEN_5 ? request_bits_param : _requests_io_data_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_size
      (_GEN_5 ? request_bits_size : _requests_io_data_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_source
      (_GEN_5 ? request_bits_source : _requests_io_data_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_tag                   (mshrs_1_io_allocate_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70
    .io_allocate_bits_offset
      (_GEN_5 ? request_bits_offset : _requests_io_data_offset),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_put
      (_GEN_5 ? request_bits_put : _requests_io_data_put),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_set
      (_GEN_4 ? request_bits_set : _mshrs_1_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :234:28, :280:{34,39,83}, :282:70
    .io_allocate_bits_repeat
      (~_GEN_4 & mshrs_1_io_allocate_bits_tag == _mshrs_1_io_status_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33
    .io_directory_valid                     (directoryFanout[1]),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_state                (_directory_io_result_bits_state),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_status_valid                        (_mshrs_1_io_status_valid),
    .io_status_bits_set                     (_mshrs_1_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_1_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_1_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_1_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_1_io_status_bits_nestC),
    .io_schedule_ready                      (sel_1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28
    .io_schedule_valid                      (_mshrs_1_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_1_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_1_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_1_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_1_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_1_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_1_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_1_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_1_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_1_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_1_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_1_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_1_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_1_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_1_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_1_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_1_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_1_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_1_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_1_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_1         (_mshrs_1_io_schedule_bits_d_bits_prio_1),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_1_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_control        (_mshrs_1_io_schedule_bits_d_bits_control),
    .io_schedule_bits_d_bits_opcode         (_mshrs_1_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_1_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_1_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_1_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_tag            (_mshrs_1_io_schedule_bits_d_bits_tag),
    .io_schedule_bits_d_bits_offset         (_mshrs_1_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_1_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_1_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_1_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_1_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_1_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_1_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_1_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_1_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_1_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_1_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty
      (_mshrs_1_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state
      (_mshrs_1_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients
      (_mshrs_1_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_1_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_1_io_schedule_bits_reload),
    .io_sinkc_valid
      (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_1_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_set                      (_sinkC_io_resp_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_source                   (_sinkD_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinke_valid
      (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}
    .io_sinke_bits_sink                     (_sinkE_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21
    .io_nestedwb_set                        (nestedwb_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_tag                        (nestedwb_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  MSHR mshrs_2 (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_6 | sel_2 & will_reload_3),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28, :232:49, :236:{25,32}, :280:{34,39,83}, :281:27
    .io_allocate_bits_prio_0
      (_GEN_7 ? request_bits_prio_0 : _requests_io_data_prio_0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_prio_1
      (~(_GEN_6 | bypass_3) & _requests_io_data_prio_1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70
    .io_allocate_bits_prio_2
      (_GEN_7 ? request_bits_prio_2 : _requests_io_data_prio_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_control
      (_GEN_7 ? request_bits_control : _requests_io_data_control),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_opcode
      (_GEN_7 ? request_bits_opcode : _requests_io_data_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_param
      (_GEN_7 ? request_bits_param : _requests_io_data_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_size
      (_GEN_7 ? request_bits_size : _requests_io_data_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_source
      (_GEN_7 ? request_bits_source : _requests_io_data_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_tag                   (mshrs_2_io_allocate_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70
    .io_allocate_bits_offset
      (_GEN_7 ? request_bits_offset : _requests_io_data_offset),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_put
      (_GEN_7 ? request_bits_put : _requests_io_data_put),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_set
      (_GEN_6 ? request_bits_set : _mshrs_2_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :234:28, :280:{34,39,83}, :282:70
    .io_allocate_bits_repeat
      (~_GEN_6 & mshrs_2_io_allocate_bits_tag == _mshrs_2_io_status_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33
    .io_directory_valid                     (directoryFanout[2]),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_state                (_directory_io_result_bits_state),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_status_valid                        (_mshrs_2_io_status_valid),
    .io_status_bits_set                     (_mshrs_2_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_2_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_2_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_2_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_2_io_status_bits_nestC),
    .io_schedule_ready                      (sel_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28
    .io_schedule_valid                      (_mshrs_2_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_2_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_2_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_2_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_2_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_2_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_2_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_2_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_2_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_2_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_2_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_2_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_2_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_2_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_2_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_2_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_2_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_2_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_2_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_2_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_1         (_mshrs_2_io_schedule_bits_d_bits_prio_1),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_2_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_control        (_mshrs_2_io_schedule_bits_d_bits_control),
    .io_schedule_bits_d_bits_opcode         (_mshrs_2_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_2_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_2_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_2_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_tag            (_mshrs_2_io_schedule_bits_d_bits_tag),
    .io_schedule_bits_d_bits_offset         (_mshrs_2_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_2_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_2_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_2_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_2_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_2_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_2_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_2_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_2_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_2_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_2_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty
      (_mshrs_2_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state
      (_mshrs_2_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients
      (_mshrs_2_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_2_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_2_io_schedule_bits_reload),
    .io_sinkc_valid
      (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_2_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_set                      (_sinkC_io_resp_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_source                   (_sinkD_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinke_valid
      (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}
    .io_sinke_bits_sink                     (_sinkE_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21
    .io_nestedwb_set                        (nestedwb_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_tag                        (nestedwb_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  MSHR mshrs_3 (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_8 | sel_3 & will_reload_4),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28, :232:49, :236:{25,32}, :280:{34,39,83}, :281:27
    .io_allocate_bits_prio_0
      (_GEN_9 ? request_bits_prio_0 : _requests_io_data_prio_0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_prio_1
      (~(_GEN_8 | bypass_4) & _requests_io_data_prio_1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70
    .io_allocate_bits_prio_2
      (_GEN_9 ? request_bits_prio_2 : _requests_io_data_prio_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_control
      (_GEN_9 ? request_bits_control : _requests_io_data_control),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_opcode
      (_GEN_9 ? request_bits_opcode : _requests_io_data_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_param
      (_GEN_9 ? request_bits_param : _requests_io_data_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_size
      (_GEN_9 ? request_bits_size : _requests_io_data_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_source
      (_GEN_9 ? request_bits_source : _requests_io_data_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_tag                   (mshrs_3_io_allocate_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70
    .io_allocate_bits_offset
      (_GEN_9 ? request_bits_offset : _requests_io_data_offset),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_put
      (_GEN_9 ? request_bits_put : _requests_io_data_put),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_set
      (_GEN_8 ? request_bits_set : _mshrs_3_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :234:28, :280:{34,39,83}, :282:70
    .io_allocate_bits_repeat
      (~_GEN_8 & mshrs_3_io_allocate_bits_tag == _mshrs_3_io_status_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33
    .io_directory_valid                     (directoryFanout[3]),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_state                (_directory_io_result_bits_state),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_status_valid                        (_mshrs_3_io_status_valid),
    .io_status_bits_set                     (_mshrs_3_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_3_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_3_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_3_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_3_io_status_bits_nestC),
    .io_schedule_ready                      (sel_3),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28
    .io_schedule_valid                      (_mshrs_3_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_3_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_3_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_3_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_3_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_3_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_3_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_3_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_3_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_3_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_3_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_3_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_3_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_3_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_3_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_3_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_3_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_3_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_3_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_3_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_1         (_mshrs_3_io_schedule_bits_d_bits_prio_1),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_3_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_control        (_mshrs_3_io_schedule_bits_d_bits_control),
    .io_schedule_bits_d_bits_opcode         (_mshrs_3_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_3_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_3_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_3_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_tag            (_mshrs_3_io_schedule_bits_d_bits_tag),
    .io_schedule_bits_d_bits_offset         (_mshrs_3_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_3_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_3_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_3_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_3_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_3_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_3_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_3_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_3_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_3_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_3_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty
      (_mshrs_3_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state
      (_mshrs_3_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients
      (_mshrs_3_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_3_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_3_io_schedule_bits_reload),
    .io_sinkc_valid
      (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_3_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_set                      (_sinkC_io_resp_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h3),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_source                   (_sinkD_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinke_valid
      (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h3),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}
    .io_sinke_bits_sink                     (_sinkE_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21
    .io_nestedwb_set                        (nestedwb_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_tag                        (nestedwb_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  MSHR mshrs_4 (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_10 | sel_4 & will_reload_5),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28, :232:49, :236:{25,32}, :280:{34,39,83}, :281:27
    .io_allocate_bits_prio_0
      (_GEN_11 ? request_bits_prio_0 : _requests_io_data_prio_0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_prio_1
      (~(_GEN_10 | bypass_5) & _requests_io_data_prio_1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70
    .io_allocate_bits_prio_2
      (_GEN_11 ? request_bits_prio_2 : _requests_io_data_prio_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_control
      (_GEN_11 ? request_bits_control : _requests_io_data_control),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_opcode
      (_GEN_11 ? request_bits_opcode : _requests_io_data_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_param
      (_GEN_11 ? request_bits_param : _requests_io_data_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_size
      (_GEN_11 ? request_bits_size : _requests_io_data_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_source
      (_GEN_11 ? request_bits_source : _requests_io_data_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_tag                   (mshrs_4_io_allocate_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70
    .io_allocate_bits_offset
      (_GEN_11 ? request_bits_offset : _requests_io_data_offset),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_put
      (_GEN_11 ? request_bits_put : _requests_io_data_put),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70
    .io_allocate_bits_set
      (_GEN_10 ? request_bits_set : _mshrs_4_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :234:28, :280:{34,39,83}, :282:70
    .io_allocate_bits_repeat
      (~_GEN_10 & mshrs_4_io_allocate_bits_tag == _mshrs_4_io_status_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33
    .io_directory_valid                     (directoryFanout[4]),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_state                (_directory_io_result_bits_state),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_status_valid                        (_mshrs_4_io_status_valid),
    .io_status_bits_set                     (_mshrs_4_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_4_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_4_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_4_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_4_io_status_bits_nestC),
    .io_schedule_ready                      (sel_4),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28
    .io_schedule_valid                      (_mshrs_4_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_4_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_4_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_4_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_4_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_4_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_4_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_4_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_4_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_4_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_4_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_4_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_4_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_4_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_4_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_4_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_4_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_4_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_4_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_4_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_1         (_mshrs_4_io_schedule_bits_d_bits_prio_1),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_4_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_control        (_mshrs_4_io_schedule_bits_d_bits_control),
    .io_schedule_bits_d_bits_opcode         (_mshrs_4_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_4_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_4_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_4_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_tag            (_mshrs_4_io_schedule_bits_d_bits_tag),
    .io_schedule_bits_d_bits_offset         (_mshrs_4_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_4_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_4_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_4_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_4_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_4_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_4_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_4_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_4_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_4_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_4_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty
      (_mshrs_4_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state
      (_mshrs_4_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients
      (_mshrs_4_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_4_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_4_io_schedule_bits_reload),
    .io_sinkc_valid
      (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_4_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_set                      (_sinkC_io_resp_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h4),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_source                   (_sinkD_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinke_valid
      (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h4),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}
    .io_sinke_bits_sink                     (_sinkE_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21
    .io_nestedwb_set                        (nestedwb_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_tag                        (nestedwb_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  MSHR mshrs_5 (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_12 | sel_5 & will_reload_6),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28, :232:49, :236:{25,32}, :280:{34,39,83}, :281:27, :287:131, :288:31
    .io_allocate_bits_prio_0                (1'h0),
    .io_allocate_bits_prio_1
      (~(_GEN_12 | bypass_6) & _requests_io_data_prio_1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70, :287:131, :289:74
    .io_allocate_bits_prio_2
      (_GEN_13 ? request_bits_prio_2 : _requests_io_data_prio_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :287:131, :289:74
    .io_allocate_bits_control
      (_GEN_13 ? request_bits_control : _requests_io_data_control),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :287:131, :289:74
    .io_allocate_bits_opcode
      (_GEN_13 ? request_bits_opcode : _requests_io_data_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :287:131, :289:74
    .io_allocate_bits_param
      (_GEN_13 ? request_bits_param : _requests_io_data_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :287:131, :289:74
    .io_allocate_bits_size
      (_GEN_13 ? request_bits_size : _requests_io_data_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :287:131, :289:74
    .io_allocate_bits_source
      (_GEN_13 ? request_bits_source : _requests_io_data_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :287:131, :289:74
    .io_allocate_bits_tag                   (mshrs_5_io_allocate_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70, :287:131, :289:74
    .io_allocate_bits_offset
      (_GEN_13 ? request_bits_offset : _requests_io_data_offset),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :287:131, :289:74
    .io_allocate_bits_put
      (_GEN_13 ? request_bits_put : _requests_io_data_put),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :287:131, :289:74
    .io_allocate_bits_set
      (_GEN_12 ? request_bits_set : _mshrs_5_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :234:28, :280:{34,39,83}, :282:70, :287:131, :289:74
    .io_allocate_bits_repeat
      (~_GEN_12 & mshrs_5_io_allocate_bits_tag == _mshrs_5_io_status_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33, :287:131, :289:74, :290:37
    .io_directory_valid                     (directoryFanout[5]),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_state                (_directory_io_result_bits_state),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_status_valid                        (_mshrs_5_io_status_valid),
    .io_status_bits_set                     (_mshrs_5_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_5_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_5_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_5_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_5_io_status_bits_nestC),
    .io_schedule_ready                      (sel_5),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28
    .io_schedule_valid                      (_mshrs_5_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_5_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_5_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_5_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_5_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_5_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_5_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_5_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_5_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_5_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_5_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_5_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_5_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_5_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_5_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_5_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_5_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_5_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_5_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_5_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_1         (_mshrs_5_io_schedule_bits_d_bits_prio_1),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_5_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_control        (_mshrs_5_io_schedule_bits_d_bits_control),
    .io_schedule_bits_d_bits_opcode         (_mshrs_5_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_5_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_5_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_5_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_tag            (_mshrs_5_io_schedule_bits_d_bits_tag),
    .io_schedule_bits_d_bits_offset         (_mshrs_5_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_5_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_5_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_5_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_5_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_5_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_5_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_5_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_5_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_5_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_5_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty
      (_mshrs_5_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state
      (_mshrs_5_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients
      (_mshrs_5_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_5_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_5_io_schedule_bits_reload),
    .io_sinkc_valid
      (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_5_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_set                      (_sinkC_io_resp_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h5),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_source                   (_sinkD_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinke_valid
      (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h5),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}
    .io_sinke_bits_sink                     (_sinkE_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21
    .io_nestedwb_set                        (nestedwb_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_tag                        (nestedwb_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  MSHR mshrs_6 (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_15 | sel_6 & will_reload_7),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28, :232:49, :236:{25,32}, :280:83, :281:27, :295:103, :296:30
    .io_allocate_bits_prio_0                (1'h0),
    .io_allocate_bits_prio_1                (1'h0),
    .io_allocate_bits_prio_2
      (_GEN_16 ? request_bits_prio_2 : _requests_io_data_prio_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :295:103, :297:73
    .io_allocate_bits_control
      (_GEN_16 ? request_bits_control : _requests_io_data_control),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :295:103, :297:73
    .io_allocate_bits_opcode
      (_GEN_16 ? request_bits_opcode : _requests_io_data_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :295:103, :297:73
    .io_allocate_bits_param
      (_GEN_16 ? request_bits_param : _requests_io_data_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :295:103, :297:73
    .io_allocate_bits_size
      (_GEN_16 ? request_bits_size : _requests_io_data_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :295:103, :297:73
    .io_allocate_bits_source
      (_GEN_16 ? request_bits_source : _requests_io_data_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :295:103, :297:73
    .io_allocate_bits_tag                   (mshrs_6_io_allocate_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70, :295:103, :297:73
    .io_allocate_bits_offset
      (_GEN_16 ? request_bits_offset : _requests_io_data_offset),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :295:103, :297:73
    .io_allocate_bits_put
      (_GEN_16 ? request_bits_put : _requests_io_data_put),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :163:21, :233:72, :280:83, :282:70, :295:103, :297:73
    .io_allocate_bits_set
      (_GEN_15 ? request_bits_set : _mshrs_6_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :163:21, :234:28, :236:25, :280:83, :281:27, :282:70, :295:103, :296:30, :297:73
    .io_allocate_bits_repeat
      (~_GEN_15 & mshrs_6_io_allocate_bits_tag == _mshrs_6_io_status_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :236:25, :280:83, :281:27, :282:70, :283:33, :295:103, :296:30, :297:73, :298:36
    .io_directory_valid                     (directoryFanout[6]),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_state                (_directory_io_result_bits_state),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25
    .io_status_valid                        (_mshrs_6_io_status_valid),
    .io_status_bits_set                     (_mshrs_6_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_6_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_6_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_6_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_6_io_status_bits_nestC),
    .io_schedule_ready                      (sel_6),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:223:28
    .io_schedule_valid                      (_mshrs_6_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_6_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_6_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_6_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_6_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_6_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_6_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_6_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_6_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_6_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_6_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_6_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_6_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_6_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_6_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_6_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_6_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_6_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_6_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_6_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_1         (_mshrs_6_io_schedule_bits_d_bits_prio_1),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_6_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_control        (_mshrs_6_io_schedule_bits_d_bits_control),
    .io_schedule_bits_d_bits_opcode         (_mshrs_6_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_6_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_6_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_6_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_tag            (_mshrs_6_io_schedule_bits_d_bits_tag),
    .io_schedule_bits_d_bits_offset         (_mshrs_6_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_6_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_6_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_6_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_6_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_6_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_6_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_6_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_6_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_6_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_6_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty
      (_mshrs_6_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state
      (_mshrs_6_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients
      (_mshrs_6_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_6_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_6_io_schedule_bits_reload),
    .io_sinkc_valid
      (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_6_io_status_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_set                      (_sinkC_io_resp_bits_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21
    .io_sinkd_valid
      (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h6),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_source                   (_sinkD_io_resp_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21
    .io_sinke_valid
      (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h6),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}
    .io_sinke_bits_sink                     (_sinkE_io_resp_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21
    .io_nestedwb_set                        (nestedwb_set),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_tag                        (nestedwb_tag),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:75:22
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46
  assign io_in_a_ready = io_in_a_ready_0;
  assign io_in_b_valid = io_in_b_valid_0;
  assign io_in_b_bits_param = io_in_b_bits_param_0;
  assign io_in_b_bits_source = io_in_b_bits_source_0;
  assign io_in_b_bits_address = io_in_b_bits_address_0;
  assign io_in_c_ready = io_in_c_ready_0;
  assign io_in_d_valid = io_in_d_valid_0;
  assign io_in_d_bits_opcode = io_in_d_bits_opcode_0;
  assign io_in_d_bits_param = io_in_d_bits_param_0;
  assign io_in_d_bits_size = io_in_d_bits_size_0;
  assign io_in_d_bits_source = io_in_d_bits_source_0;
  assign io_in_d_bits_sink = io_in_d_bits_sink_0;
  assign io_in_d_bits_denied = io_in_d_bits_denied_0;
  assign io_in_d_bits_data = io_in_d_bits_data_0;
  assign io_in_d_bits_corrupt = io_in_d_bits_corrupt_0;
  assign io_out_a_valid = io_out_a_valid_0;
  assign io_out_a_bits_opcode = io_out_a_bits_opcode_0;
  assign io_out_a_bits_param = io_out_a_bits_param_0;
  assign io_out_a_bits_size = io_out_a_bits_size_0;
  assign io_out_a_bits_source = io_out_a_bits_source_0;
  assign io_out_a_bits_address = io_out_a_bits_address_0;
  assign io_out_a_bits_mask = io_out_a_bits_mask_0;
  assign io_out_a_bits_data = io_out_a_bits_data_0;
  assign io_out_a_bits_corrupt = io_out_a_bits_corrupt_0;
  assign io_out_c_valid = io_out_c_valid_0;
  assign io_out_c_bits_opcode = io_out_c_bits_opcode_0;
  assign io_out_c_bits_param = io_out_c_bits_param_0;
  assign io_out_c_bits_size = io_out_c_bits_size_0;
  assign io_out_c_bits_source = io_out_c_bits_source_0;
  assign io_out_c_bits_address = io_out_c_bits_address_0;
  assign io_out_c_bits_data = io_out_c_bits_data_0;
  assign io_out_c_bits_corrupt = io_out_c_bits_corrupt_0;
  assign io_out_d_ready = io_out_d_ready_0;
  assign io_out_e_valid = io_out_e_valid_0;
  assign io_out_e_bits_sink = io_out_e_bits_sink_0;
  assign io_req_ready = io_req_ready_0;
  assign io_resp_valid = io_resp_valid_0;
endmodule

