I 000045 55 943           1246387187501 behv
(_unit VHDL (or_gate 0 16 (behv 0 23 ))
  (_version v38)
  (_time 1246387187515 2009.06.30 15:39:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187485)
    (_use )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal F2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . behv 1 -1
  )
)
I 000045 55 944           1246387187704 behv
(_unit VHDL (and_gate 0 36 (behv 0 43 ))
  (_version v38)
  (_time 1246387187703 2009.06.30 15:39:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187689)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal F1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . behv 1 -1
  )
)
I 000047 55 1993          1246387187769 struct
(_unit VHDL (comb_ckt 0 57 (struct 0 65 ))
  (_version v38)
  (_time 1246387187765 2009.06.30 15:39:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187767)
    (_use )
  )
  (_component
    (AND_GATE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal F1 ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (OR_GATE
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal F2 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
  )
  (_instantiation Gate1 0 87 (_component AND_GATE )
    (_port
      ((A)(input1))
      ((B)(input2))
      ((F1)(wire))
    )
    (_use (_entity . and_gate)
    )
  )
  (_instantiation Gate2 0 88 (_component OR_GATE )
    (_port
      ((X)(wire))
      ((Y)(input3))
      ((F2)(output))
    )
    (_use (_entity . or_gate)
    )
  )
  (_object
    (_port (_internal input1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal input2 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal input3 ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
    (_signal (_internal wire ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
)
I 000043 55 2227          1246387187797 TB
(_unit VHDL (ckt_tb 0 18 (tb 0 23 ))
  (_version v38)
  (_time 1246387187796 2009.06.30 15:39:47)
  (_source (\./src/processor_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187782)
    (_use )
  )
  (_component
    (comb_ckt
      (_object
        (_port (_internal input1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal input2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal input3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_UT 0 42 (_component comb_ckt )
    (_port
      ((input1)(T_input1))
      ((input2)(T_input2))
      ((input3)(T_input3))
      ((output)(T_output))
    )
    (_use (_entity . comb_ckt)
    )
  )
  (_object
    (_signal (_internal T_input1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_input2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_input3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_output ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_variable (_internal err_cnt ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1953719636 1668179298 1868767336 1701605485 543450484 1667462515 1718842213 2037148789 33 )
  )
  (_model . TB 1 -1
  )
)
I 000025 55 271 0 cfg_tb
(_configuration VHDL (cfg_tb 0 111 (CKT_TB))
  (_version v38)
  (_time 1246387187890 2009.06.30 15:39:47)
  (_source (\./src/processor_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB
  )
)
I 000045 55 943           1246387262126 behv
(_unit VHDL (or_gate 0 16 (behv 0 23 ))
  (_version v38)
  (_time 1246387262125 2009.06.30 15:41:02)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187485)
    (_use )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal F2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . behv 1 -1
  )
)
I 000045 55 944           1246387262206 behv
(_unit VHDL (and_gate 0 36 (behv 0 43 ))
  (_version v38)
  (_time 1246387262203 2009.06.30 15:41:02)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187689)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal F1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . behv 1 -1
  )
)
I 000047 55 1993          1246387262269 struct
(_unit VHDL (comb_ckt 0 57 (struct 0 65 ))
  (_version v38)
  (_time 1246387262265 2009.06.30 15:41:02)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187767)
    (_use )
  )
  (_component
    (AND_GATE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal F1 ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (OR_GATE
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal F2 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
  )
  (_instantiation Gate1 0 87 (_component AND_GATE )
    (_port
      ((A)(input1))
      ((B)(input2))
      ((F1)(wire))
    )
    (_use (_entity . and_gate)
    )
  )
  (_instantiation Gate2 0 88 (_component OR_GATE )
    (_port
      ((X)(wire))
      ((Y)(input3))
      ((F2)(output))
    )
    (_use (_entity . or_gate)
    )
  )
  (_object
    (_port (_internal input1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal input2 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal input3 ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
    (_signal (_internal wire ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
)
I 000043 55 2227          1246387262313 TB
(_unit VHDL (ckt_tb 0 18 (tb 0 23 ))
  (_version v38)
  (_time 1246387262312 2009.06.30 15:41:02)
  (_source (\./src/processor_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187782)
    (_use )
  )
  (_component
    (comb_ckt
      (_object
        (_port (_internal input1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal input2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal input3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_UT 0 42 (_component comb_ckt )
    (_port
      ((input1)(T_input1))
      ((input2)(T_input2))
      ((input3)(T_input3))
      ((output)(T_output))
    )
    (_use (_entity . comb_ckt)
    )
  )
  (_object
    (_signal (_internal T_input1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_input2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_input3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_output ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_variable (_internal err_cnt ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1953719636 1668179298 1868767336 1701605485 543450484 1667462515 1718842213 2037148789 33 )
  )
  (_model . TB 1 -1
  )
)
I 000025 55 271 0 cfg_tb
(_configuration VHDL (cfg_tb 0 111 (CKT_TB))
  (_version v38)
  (_time 1246387262375 2009.06.30 15:41:02)
  (_source (\./src/processor_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB
  )
)
I 000045 55 943           1246387276315 behv
(_unit VHDL (or_gate 0 16 (behv 0 23 ))
  (_version v38)
  (_time 1246387276312 2009.06.30 15:41:16)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187485)
    (_use )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal F2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . behv 1 -1
  )
)
I 000045 55 944           1246387276409 behv
(_unit VHDL (and_gate 0 36 (behv 0 43 ))
  (_version v38)
  (_time 1246387276406 2009.06.30 15:41:16)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187689)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal F1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . behv 1 -1
  )
)
I 000047 55 1993          1246387276472 struct
(_unit VHDL (comb_ckt 0 57 (struct 0 65 ))
  (_version v38)
  (_time 1246387276468 2009.06.30 15:41:16)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187767)
    (_use )
  )
  (_component
    (AND_GATE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal F1 ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (OR_GATE
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal F2 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
  )
  (_instantiation Gate1 0 87 (_component AND_GATE )
    (_port
      ((A)(input1))
      ((B)(input2))
      ((F1)(wire))
    )
    (_use (_entity . and_gate)
    )
  )
  (_instantiation Gate2 0 88 (_component OR_GATE )
    (_port
      ((X)(wire))
      ((Y)(input3))
      ((F2)(output))
    )
    (_use (_entity . or_gate)
    )
  )
  (_object
    (_port (_internal input1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal input2 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal input3 ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
    (_signal (_internal wire ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
)
I 000043 55 2227          1246387276501 TB
(_unit VHDL (ckt_tb 0 18 (tb 0 23 ))
  (_version v38)
  (_time 1246387276500 2009.06.30 15:41:16)
  (_source (\./src/processor_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187782)
    (_use )
  )
  (_component
    (comb_ckt
      (_object
        (_port (_internal input1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal input2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal input3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_UT 0 42 (_component comb_ckt )
    (_port
      ((input1)(T_input1))
      ((input2)(T_input2))
      ((input3)(T_input3))
      ((output)(T_output))
    )
    (_use (_entity . comb_ckt)
    )
  )
  (_object
    (_signal (_internal T_input1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_input2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_input3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_output ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_variable (_internal err_cnt ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1953719636 1668179298 1868767336 1701605485 543450484 1667462515 1718842213 2037148789 33 )
  )
  (_model . TB 1 -1
  )
)
I 000025 55 271 0 cfg_tb
(_configuration VHDL (cfg_tb 0 111 (CKT_TB))
  (_version v38)
  (_time 1246387276593 2009.06.30 15:41:16)
  (_source (\./src/processor_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB
  )
)
V 000045 55 943           1246387969909 behv
(_unit VHDL (or_gate 0 16 (behv 0 23 ))
  (_version v38)
  (_time 1246387969906 2009.06.30 15:52:49)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187485)
    (_use )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal F2 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . behv 1 -1
  )
)
V 000045 55 944           1246387970003 behv
(_unit VHDL (and_gate 0 36 (behv 0 43 ))
  (_version v38)
  (_time 1246387970000 2009.06.30 15:52:50)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187689)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
    (_port (_internal F1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . behv 1 -1
  )
)
V 000047 55 1993          1246387970082 struct
(_unit VHDL (comb_ckt 0 57 (struct 0 65 ))
  (_version v38)
  (_time 1246387970078 2009.06.30 15:52:50)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187767)
    (_use )
  )
  (_component
    (AND_GATE
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal F1 ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (OR_GATE
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal F2 ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
  )
  (_instantiation Gate1 0 87 (_component AND_GATE )
    (_port
      ((A)(input1))
      ((B)(input2))
      ((F1)(wire))
    )
    (_use (_entity . and_gate)
    )
  )
  (_instantiation Gate2 0 88 (_component OR_GATE )
    (_port
      ((X)(wire))
      ((Y)(input3))
      ((F2)(output))
    )
    (_use (_entity . or_gate)
    )
  )
  (_object
    (_port (_internal input1 ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
    (_port (_internal input2 ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal input3 ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
    (_signal (_internal wire ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
)
V 000043 55 2227          1246387970110 TB
(_unit VHDL (ckt_tb 0 18 (tb 0 23 ))
  (_version v38)
  (_time 1246387970109 2009.06.30 15:52:50)
  (_source (\./src/processor_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246387187782)
    (_use )
  )
  (_component
    (comb_ckt
      (_object
        (_port (_internal input1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal input2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal input3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_UT 0 42 (_component comb_ckt )
    (_port
      ((input1)(T_input1))
      ((input2)(T_input2))
      ((input3)(T_input3))
      ((output)(T_output))
    )
    (_use (_entity . comb_ckt)
    )
  )
  (_object
    (_signal (_internal T_input1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_input2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_input3 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal T_output ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_variable (_internal err_cnt ~extSTD.STANDARD.INTEGER 0 46 (_process 0 ((i 0)))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1818845510 1126196325 828732257 33 )
    (1953719636 1668179298 1868767336 1701605485 543450484 1667462515 1718842213 2037148789 33 )
  )
  (_model . TB 1 -1
  )
)
V 000025 55 271 0 cfg_tb
(_configuration VHDL (cfg_tb 0 111 (CKT_TB))
  (_version v38)
  (_time 1246387970187 2009.06.30 15:52:50)
  (_source (\./src/processor_tb.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB
  )
)
I 000031 55 874 0 p_intel_8086
(_unit VHDL (p_intel_8086 0 13 )
  (_version v38)
  (_time 1246462962390 2009.07.01 12:42:42)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_object
    (_type (_internal instructions 0 14 (_enum1 jmp cmp jz loopnz hlt add movrr movri movrm nop (_to (i 0)(i 9)))))
    (_type (_internal microinstruction 0 16 (_record (op instructions )(wb ~extieee.std_logic_1164.std_logic )(m ~extieee.std_logic_1164.std_logic )(ex ~extieee.std_logic_1164.std_logic )(rbe ~extieee.std_logic_1164.std_logic )(pce ~extieee.std_logic_1164.std_logic ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
)
I 000046 55 1749          1246462992156 reg16
(_unit VHDL (reg16 0 32 (reg16 0 39 ))
  (_version v38)
  (_time 1246462992156 2009.07.01 12:43:12)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000046 55 1749          1246463028708 reg16
(_unit VHDL (reg16 0 32 (reg16 0 39 ))
  (_version v38)
  (_time 1246463028703 2009.07.01 12:43:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000046 55 1749          1246463081188 reg16
(_unit VHDL (reg16 0 32 (reg16 0 39 ))
  (_version v38)
  (_time 1246463081187 2009.07.01 12:44:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246463082219 reg_bank
(_unit VHDL (reg_bank 0 58 (reg_bank 0 65 ))
  (_version v38)
  (_time 1246463082218 2009.07.01 12:44:42)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462962407)
    (_use )
  )
  (_generate g1 0 69 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 70 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 69 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 66 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 69 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__72(_architecture 0 0 72 (_assignment (_simple)(_target(6))(_sensitivity(8)(3)))))
      (line__73(_architecture 1 0 73 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000046 55 1749          1246464094598 reg16
(_unit VHDL (reg16 0 32 (reg16 0 39 ))
  (_version v38)
  (_time 1246464094593 2009.07.01 13:01:34)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246464094737 reg_bank
(_unit VHDL (reg_bank 0 58 (reg_bank 0 65 ))
  (_version v38)
  (_time 1246464094734 2009.07.01 13:01:34)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462962407)
    (_use )
  )
  (_generate g1 0 69 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 70 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 69 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 66 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 69 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__72(_architecture 0 0 72 (_assignment (_simple)(_target(6))(_sensitivity(8)(3)))))
      (line__73(_architecture 1 0 73 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000046 55 1749          1246464200518 reg16
(_unit VHDL (reg16 0 32 (reg16 0 39 ))
  (_version v38)
  (_time 1246464200515 2009.07.01 13:03:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246464200566 reg_bank
(_unit VHDL (reg_bank 0 58 (reg_bank 0 65 ))
  (_version v38)
  (_time 1246464200562 2009.07.01 13:03:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462962407)
    (_use )
  )
  (_generate g1 0 69 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 70 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 69 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 66 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 69 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__72(_architecture 0 0 72 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__73(_architecture 1 0 73 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000046 55 1749          1246464360627 reg16
(_unit VHDL (reg16 0 32 (reg16 0 39 ))
  (_version v38)
  (_time 1246464360625 2009.07.01 13:06:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246464360688 reg_bank
(_unit VHDL (reg_bank 0 58 (reg_bank 0 65 ))
  (_version v38)
  (_time 1246464360687 2009.07.01 13:06:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462962407)
    (_use )
  )
  (_generate g1 0 69 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 70 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 69 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 66 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 69 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__72(_architecture 0 0 72 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__73(_architecture 1 0 73 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000046 55 1749          1246464393895 reg16
(_unit VHDL (reg16 0 32 (reg16 0 39 ))
  (_version v38)
  (_time 1246464393890 2009.07.01 13:06:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246464393954 reg_bank
(_unit VHDL (reg_bank 0 58 (reg_bank 0 65 ))
  (_version v38)
  (_time 1246464393953 2009.07.01 13:06:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462962407)
    (_use )
  )
  (_generate g1 0 69 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 70 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 69 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 66 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 69 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__72(_architecture 0 0 72 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__73(_architecture 1 0 73 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 1953          1246464394032 alu
(_unit VHDL (alu 0 83 (alu 0 89 ))
  (_version v38)
  (_time 1246464394031 2009.07.01 13:06:34)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246464094797)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal outalu ~std_logic_vector{15~downto~0}~126 0 85 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 86 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 90 (_architecture (_uni ))))
    (_process
      (line__94(_architecture 0 0 94 (_assignment (_simple)(_target(3))(_sensitivity(4)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 1 -1
  )
)
I 000046 55 1749          1246464833661 reg16
(_unit VHDL (reg16 0 32 (reg16 0 39 ))
  (_version v38)
  (_time 1246464833656 2009.07.01 13:13:53)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246464833735 reg_bank
(_unit VHDL (reg_bank 0 58 (reg_bank 0 68 ))
  (_version v38)
  (_time 1246464833734 2009.07.01 13:13:53)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462962407)
    (_use )
  )
  (_generate g1 0 72 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 73 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 72 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 60 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 61 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 62 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 69 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 70 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 72 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__75(_architecture 0 0 75 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 1956          1246464833813 alu
(_unit VHDL (alu 0 83 (alu 0 94 ))
  (_version v38)
  (_time 1246464833812 2009.07.01 13:13:53)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246464094797)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal outalu ~std_logic_vector{15~downto~0}~126 0 85 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 86 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 95 (_architecture (_uni ))))
    (_process
      (line__99(_architecture 0 0 99 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 1 -1
  )
)
I 000031 55 417 0 p_intel_8086
(_unit VHDL (p_intel_8086 0 13 )
  (_version v38)
  (_time 1246465879625 2009.07.01 13:31:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_object
    (_type (_internal instructions 0 14 (_enum1 jmp cmp jz loopnz hlt add movrr movri movrm nop (_to (i 0)(i 9)))))
    (_type (_internal microinstruction 0 16 (_record (op instructions ))))
  )
)
I 000046 55 1749          1246465879641 reg16
(_unit VHDL (reg16 0 32 (reg16 0 34 ))
  (_version v38)
  (_time 1246465879640 2009.07.01 13:31:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246465879721 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 63 ))
  (_version v38)
  (_time 1246465879718 2009.07.01 13:31:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 67 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 68 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 67 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 64 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 65 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 67 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__70(_architecture 0 0 70 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000046 55 1749          1246465895067 reg16
(_unit VHDL (reg16 0 32 (reg16 0 34 ))
  (_version v38)
  (_time 1246465895062 2009.07.01 13:31:35)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246465895129 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 63 ))
  (_version v38)
  (_time 1246465895125 2009.07.01 13:31:35)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 67 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 68 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 67 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 64 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 65 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 67 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__70(_architecture 0 0 70 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2004          1246465895235 alu
(_unit VHDL (alu 0 83 (alu 0 89 ))
  (_version v38)
  (_time 1246465895234 2009.07.01 13:31:35)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 85 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 86 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 90 (_architecture (_uni ))))
    (_process
      (line__94(_architecture 0 0 94 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)(5(6))(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 1 -1
  )
)
I 000046 55 1749          1246465920348 reg16
(_unit VHDL (reg16 0 32 (reg16 0 34 ))
  (_version v38)
  (_time 1246465920343 2009.07.01 13:32:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246465920422 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 63 ))
  (_version v38)
  (_time 1246465920421 2009.07.01 13:32:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 67 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 68 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 67 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 64 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 65 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 67 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__70(_architecture 0 0 70 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2004          1246465920516 alu
(_unit VHDL (alu 0 83 (alu 0 89 ))
  (_version v38)
  (_time 1246465920515 2009.07.01 13:32:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 85 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 86 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 90 (_architecture (_uni ))))
    (_process
      (line__94(_architecture 0 0 94 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)(4)(5(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 1 -1
  )
)
I 000046 55 1749          1246466146942 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246466146937 2009.07.01 13:35:46)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246466147015 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246466147015 2009.07.01 13:35:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2106          1246466147110 alu
(_unit VHDL (alu 0 83 (alu 0 91 ))
  (_version v38)
  (_time 1246466147109 2009.07.01 13:35:47)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 85 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 86 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 92 (_architecture (_uni ))))
    (_process
      (line__94(_architecture 0 0 94 (_assignment (_simple)(_target(5(6)))(_sensitivity(1)(0)(4)))))
      (line__96(_architecture 1 0 96 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)(4)(5(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 2 -1
  )
)
I 000046 55 1749          1246466656032 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246466656031 2009.07.01 13:44:16)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246466656109 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246466656109 2009.07.01 13:44:16)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2210          1246466656219 alu
(_unit VHDL (alu 0 83 (alu 0 91 ))
  (_version v38)
  (_time 1246466656218 2009.07.01 13:44:16)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 85 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 86 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 92 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_assignment (_simple)(_target(5(6)))(_sensitivity(1)(0)(4)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(5(7)))(_sensitivity(1)(0)(4)))))
      (line__104(_architecture 2 0 104 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)(4)(5(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 3 -1
  )
)
I 000046 55 1749          1246466759657 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246466759656 2009.07.01 13:45:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246466759721 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246466759718 2009.07.01 13:45:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2210          1246466759844 alu
(_unit VHDL (alu 0 83 (alu 0 91 ))
  (_version v38)
  (_time 1246466759843 2009.07.01 13:45:59)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879782)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 84 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 85 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 86 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 92 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_assignment (_simple)(_target(5(6)))(_sensitivity(1)(0)(4)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(5(7)))(_sensitivity(1)(0)(4)))))
      (line__105(_architecture 2 0 105 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)(4)(5(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 3 -1
  )
)
I 000046 55 1749          1246466801192 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246466801187 2009.07.01 13:46:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246466801266 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246466801265 2009.07.01 13:46:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2295          1246466801391 alu
(_unit VHDL (alu 0 84 (alu 0 92 ))
  (_version v38)
  (_time 1246466801390 2009.07.01 13:46:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246466801330)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 86 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 87 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 93 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__100(_architecture 1 0 100 (_assignment (_simple)(_target(6(7)))(_sensitivity(1)(0)(4)))))
      (line__106(_architecture 2 0 106 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)(4)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 3 -1
  )
)
I 000046 55 1749          1246467819954 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246467819953 2009.07.01 14:03:39)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246467820018 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246467820015 2009.07.01 14:03:40)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000046 55 1749          1246467834926 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246467834921 2009.07.01 14:03:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246467834987 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246467834984 2009.07.01 14:03:54)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000046 55 1749          1246467859067 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246467859062 2009.07.01 14:04:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246467859129 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246467859125 2009.07.01 14:04:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000046 55 1749          1246468140360 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246468140359 2009.07.01 14:09:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246468140424 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246468140421 2009.07.01 14:09:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000046 55 1749          1246468260520 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246468260515 2009.07.01 14:11:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246468260596 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246468260593 2009.07.01 14:11:00)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000046 55 1749          1246468470987 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246468470984 2009.07.01 14:14:30)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246468471063 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246468471062 2009.07.01 14:14:31)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000046 55 1749          1246468481125 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246468481125 2009.07.01 14:14:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246468481190 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246468481187 2009.07.01 14:14:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2938          1246468481329 alu
(_unit VHDL (alu 0 84 (alu 0 92 ))
  (_version v38)
  (_time 1246468481328 2009.07.01 14:14:41)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246466801330)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 86 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 87 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 93 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 94 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__97(_architecture 0 0 97 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(6(6)))(_sensitivity(0)(4)(1)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__105(_architecture 3 0 105 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_target(6(11)))(_sensitivity(0)(5)(4)(1)(7)))))
      (line__111(_architecture 5 0 111 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__117(_architecture 7 0 117 (_assignment (_simple)(_target(3))(_sensitivity(0)(4)(2)(1)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000046 55 1749          1246470679348 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246470679343 2009.07.01 14:51:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246470679438 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246470679437 2009.07.01 14:51:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2938          1246470679563 alu
(_unit VHDL (alu 0 84 (alu 0 92 ))
  (_version v38)
  (_time 1246470679562 2009.07.01 14:51:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246466801330)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 86 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 87 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 93 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 94 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__97(_architecture 0 0 97 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(0)(4)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__105(_architecture 3 0 105 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(0)(5)(4)(7)))))
      (line__111(_architecture 5 0 111 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__117(_architecture 7 0 117 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)(4)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000046 55 1749          1246470703594 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246470703593 2009.07.01 14:51:43)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246470703659 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246470703656 2009.07.01 14:51:43)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(8)(3)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2938          1246470703797 alu
(_unit VHDL (alu 0 84 (alu 0 92 ))
  (_version v38)
  (_time 1246470703796 2009.07.01 14:51:43)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246466801330)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 86 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 87 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 93 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 94 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__97(_architecture 0 0 97 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(4)(0)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__105(_architecture 3 0 105 (_assignment (_simple)(_target(6(0)))(_sensitivity(7)(5)(4)))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(7)(5)(4)(0)))))
      (line__111(_architecture 5 0 111 (_assignment (_simple)(_target(6(4)))(_sensitivity(7)(5)(4)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_target(6(2)))(_sensitivity(7)(5)(4)))))
      (line__117(_architecture 7 0 117 (_assignment (_simple)(_target(3))(_sensitivity(1)(6(6))(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 2017          1246470703878 control_unit
(_unit VHDL (control_unit 0 134 (control_unit 0 141 ))
  (_version v38)
  (_time 1246470703875 2009.07.01 14:51:43)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246470679627)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
    (_port (_internal uins ~extprocessor.p_intel_8086.microinstruction 0 136 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 137 (_entity (_in ))))
    (_signal (_internal i ~extprocessor.p_intel_8086.instructions 0 142 (_architecture (_uni ))))
    (_process
      (line__145(_architecture 0 0 145 (_assignment (_simple)(_target(4))(_sensitivity(3(d_31_23))(3(d_31_25))(3(d_31_27))(3(d_31_24))))))
      (line__156(_architecture 1 0 156 (_assignment (_simple)(_alias((uins(0))(i)))(_target(2(0)))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extprocessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33751810 197378 )
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33686019 514 )
    (33751811 50463235 )
  )
  (_model . control_unit 2 -1
  )
)
I 000046 55 1749          1246471053880 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246471053875 2009.07.01 14:57:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246471053968 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246471053968 2009.07.01 14:57:33)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2938          1246471054109 alu
(_unit VHDL (alu 0 84 (alu 0 92 ))
  (_version v38)
  (_time 1246471054109 2009.07.01 14:57:34)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246466801330)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 86 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 87 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 93 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 94 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__97(_architecture 0 0 97 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(6(6)))(_sensitivity(0)(1)(4)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__105(_architecture 3 0 105 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(7)(5)))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_target(6(11)))(_sensitivity(0)(1)(4)(7)(5)))))
      (line__111(_architecture 5 0 111 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(7)(5)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(7)(5)))))
      (line__117(_architecture 7 0 117 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(4)(6(6))(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 2017          1246471054175 control_unit
(_unit VHDL (control_unit 0 134 (control_unit 0 141 ))
  (_version v38)
  (_time 1246471054171 2009.07.01 14:57:34)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246470679627)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
    (_port (_internal uins ~extprocessor.p_intel_8086.microinstruction 0 136 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 137 (_entity (_in ))))
    (_signal (_internal i ~extprocessor.p_intel_8086.instructions 0 142 (_architecture (_uni ))))
    (_process
      (line__144(_architecture 0 0 144 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_31))(3(d_39_33))(3(d_39_35))(3(d_39_32))))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((uins(0))(i)))(_target(2(0)))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extprocessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33751810 197378 )
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33686019 514 )
    (33751811 50463235 )
  )
  (_model . control_unit 2 -1
  )
)
I 000046 55 1749          1246471100067 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246471100062 2009.07.01 14:58:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246471100159 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246471100156 2009.07.01 14:58:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2938          1246471100297 alu
(_unit VHDL (alu 0 84 (alu 0 92 ))
  (_version v38)
  (_time 1246471100296 2009.07.01 14:58:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246466801330)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 86 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 87 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 93 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 94 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__97(_architecture 0 0 97 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(4)(0)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__105(_architecture 3 0 105 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(5)(4)(7)(0)))))
      (line__111(_architecture 5 0 111 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__117(_architecture 7 0 117 (_assignment (_simple)(_target(3))(_sensitivity(1)(4)(6(6))(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 2005          1246471100362 control_unit
(_unit VHDL (control_unit 0 134 (control_unit 0 141 ))
  (_version v38)
  (_time 1246471100359 2009.07.01 14:58:20)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246470679627)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
    (_port (_internal uins ~extprocessor.p_intel_8086.microinstruction 0 136 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 137 (_entity (_in ))))
    (_signal (_internal i ~extprocessor.p_intel_8086.instructions 0 142 (_architecture (_uni ))))
    (_process
      (line__144(_architecture 0 0 144 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_33))(3(d_39_35))(3(d_39_31))))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((uins(0))(i)))(_target(2(0)))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extprocessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33751810 197378 )
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33686019 514 )
    (33751811 50463235 )
  )
  (_model . control_unit 2 -1
  )
)
I 000046 55 1749          1246471282954 reg16
(_unit VHDL (reg16 0 32 (reg16 0 35 ))
  (_version v38)
  (_time 1246471282953 2009.07.01 15:01:22)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246471283049 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 64 ))
  (_version v38)
  (_time 1246471283046 2009.07.01 15:01:23)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 68 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 69 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 68 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 65 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 66 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 68 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2938          1246471283188 alu
(_unit VHDL (alu 0 84 (alu 0 92 ))
  (_version v38)
  (_time 1246471283187 2009.07.01 15:01:23)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246466801330)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 86 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 87 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 93 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 94 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__97(_architecture 0 0 97 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(6(6)))(_sensitivity(1)(4)(0)))))
      (line__102(_architecture 2 0 102 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__105(_architecture 3 0 105 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__108(_architecture 4 0 108 (_assignment (_simple)(_target(6(11)))(_sensitivity(1)(5)(4)(7)(0)))))
      (line__111(_architecture 5 0 111 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__114(_architecture 6 0 114 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__117(_architecture 7 0 117 (_assignment (_simple)(_target(3))(_sensitivity(1)(4)(6(6))(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 2017          1246471283265 control_unit
(_unit VHDL (control_unit 0 134 (control_unit 0 141 ))
  (_version v38)
  (_time 1246471283265 2009.07.01 15:01:23)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246470679627)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
    (_port (_internal uins ~extprocessor.p_intel_8086.microinstruction 0 136 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 137 (_entity (_in ))))
    (_signal (_internal i ~extprocessor.p_intel_8086.instructions 0 142 (_architecture (_uni ))))
    (_process
      (line__144(_architecture 0 0 144 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_34))(3(d_39_36))(3(d_39_33))))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((uins(0))(i)))(_target(2(0)))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extprocessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (33751810 197378 )
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33686019 514 )
    (33751811 50463235 )
  )
  (_model . control_unit 2 -1
  )
)
I 000046 55 1749          1246473828690 reg16
(_unit VHDL (reg16 0 32 (reg16 0 43 ))
  (_version v38)
  (_time 1246473828687 2009.07.01 15:43:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246473828753 reg_bank
(_unit VHDL (reg_bank 0 56 (reg_bank 0 72 ))
  (_version v38)
  (_time 1246473828750 2009.07.01 15:43:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246465879719)
    (_use )
  )
  (_generate g1 0 76 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 77 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 76 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 58 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 59 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 73 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 74 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 76 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__80(_architecture 1 0 80 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2946          1246473828876 alu
(_unit VHDL (alu 0 84 (alu 0 100 ))
  (_version v38)
  (_time 1246473828875 2009.07.01 15:43:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246466801330)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 85 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 86 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 87 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 101 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__105(_architecture 0 0 105 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__107(_architecture 1 0 107 (_assignment (_simple)(_target(6(6)))(_sensitivity(0)(4)(1)))))
      (line__110(_architecture 2 0 110 (_assignment (_simple)(_target(6(7)))(_sensitivity(7)(4)))))
      (line__113(_architecture 3 0 113 (_assignment (_simple)(_target(6(0)))(_sensitivity(7)(5)(4)))))
      (line__116(_architecture 4 0 116 (_assignment (_simple)(_target(6(11)))(_sensitivity(7)(0)(5)(4)(1)))))
      (line__119(_architecture 5 0 119 (_assignment (_simple)(_target(6(4)))(_sensitivity(7)(5)(4)))))
      (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(6(2)))(_sensitivity(7)(5)(4)))))
      (line__125(_architecture 7 0 125 (_assignment (_simple)(_target(3))(_sensitivity(6(6))(2)(0)(4)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 2017          1246473828940 control_unit
(_unit VHDL (control_unit 0 134 (control_unit 0 149 ))
  (_version v38)
  (_time 1246473828937 2009.07.01 15:43:48)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246470679627)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
    (_port (_internal uins ~extprocessor.p_intel_8086.microinstruction 0 136 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 137 (_entity (_in ))))
    (_signal (_internal i ~extprocessor.p_intel_8086.instructions 0 150 (_architecture (_uni ))))
    (_process
      (line__152(_architecture 0 0 152 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__162(_architecture 1 0 162 (_assignment (_simple)(_alias((uins(0))(i)))(_target(2(0)))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extprocessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
  )
  (_model . control_unit 2 -1
  )
)
V 000032 55 1505 0 p_intel_8086
(_unit VHDL (p_intel_8086 0 13 )
  (_version v38)
  (_time 1246473859218 2009.07.01 15:44:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_object
    (_type (_internal instructions 0 14 (_enum1 jmp cmp jz loopnz hlt add movrr movri movrm nop (_to (i 0)(i 9)))))
    (_type (_internal ~std_logic_vector{31~downto~0}~15 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~152 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~154 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal microinstruction 0 16 (_record (op instructions )(rsCode ~std_logic_vector{31~downto~0}~15 )(rdCode ~std_logic_vector{31~downto~0}~152 )(param ~std_logic_vector{31~downto~0}~154 )(modc ~extieee.std_logic_1164.std_logic )(w ~extieee.std_logic_1164.std_logic )(ex ~extieee.std_logic_1164.std_logic )(mem ~extieee.std_logic_1164.std_logic )(wb ~extieee.std_logic_1164.std_logic ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1749          1246473859237 reg16
(_unit VHDL (reg16 0 32 (reg16 0 43 ))
  (_version v38)
  (_time 1246473859234 2009.07.01 15:44:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246473859285 reg_bank
(_unit VHDL (reg_bank 0 65 (reg_bank 0 72 ))
  (_version v38)
  (_time 1246473859281 2009.07.01 15:44:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246473859283)
    (_use )
  )
  (_generate g1 0 76 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 77 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 76 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 67 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 68 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 69 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 69 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 73 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 74 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 76 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__80(_architecture 1 0 80 (_assignment (_simple)(_target(7))(_sensitivity(8)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2946          1246473859407 alu
(_unit VHDL (alu 0 92 (alu 0 100 ))
  (_version v38)
  (_time 1246473859406 2009.07.01 15:44:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246473859345)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 93 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 93 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 93 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 94 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 95 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 101 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__105(_architecture 0 0 105 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__107(_architecture 1 0 107 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(0)(1)))))
      (line__110(_architecture 2 0 110 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__113(_architecture 3 0 113 (_assignment (_simple)(_target(6(0)))(_sensitivity(4)(5)(7)))))
      (line__116(_architecture 4 0 116 (_assignment (_simple)(_target(6(11)))(_sensitivity(4)(5)(7)(0)(1)))))
      (line__119(_architecture 5 0 119 (_assignment (_simple)(_target(6(4)))(_sensitivity(4)(5)(7)))))
      (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(6(2)))(_sensitivity(4)(5)(7)))))
      (line__125(_architecture 7 0 125 (_assignment (_simple)(_target(3))(_sensitivity(4)(6(6))(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
I 000053 55 2432          1246473859472 control_unit
(_unit VHDL (control_unit 0 142 (control_unit 0 149 ))
  (_version v38)
  (_time 1246473859468 2009.07.01 15:44:19)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246473859470)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
    (_port (_internal uins ~extprocessor.p_intel_8086.microinstruction 0 144 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 145 (_entity (_in ))))
    (_signal (_internal i ~extprocessor.p_intel_8086.instructions 0 150 (_architecture (_uni ))))
    (_process
      (line__152(_architecture 0 0 152 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__162(_architecture 1 0 162 (_assignment (_simple)(_alias((uins(0))(i)))(_target(2(0)))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~152 (. p_intel_8086 ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~154 (. p_intel_8086 ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extprocessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
  )
  (_model . control_unit 2 -1
  )
)
I 000046 55 1749          1246476924078 reg16
(_unit VHDL (reg16 0 32 (reg16 0 43 ))
  (_version v38)
  (_time 1246476924078 2009.07.01 16:35:24)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
I 000049 55 2881          1246476924157 reg_bank
(_unit VHDL (reg_bank 0 65 (reg_bank 0 72 ))
  (_version v38)
  (_time 1246476924156 2009.07.01 16:35:24)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246473859283)
    (_use )
  )
  (_generate g1 0 76 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 77 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 76 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 67 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 68 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 69 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 69 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 73 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 74 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 76 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__80(_architecture 1 0 80 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
I 000044 55 2946          1246476924313 alu
(_unit VHDL (alu 0 92 (alu 0 100 ))
  (_version v38)
  (_time 1246476924312 2009.07.01 16:35:24)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246473859345)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 93 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 93 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 93 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 94 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 95 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 101 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__105(_architecture 0 0 105 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__107(_architecture 1 0 107 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(0)(1)))))
      (line__110(_architecture 2 0 110 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__113(_architecture 3 0 113 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__116(_architecture 4 0 116 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(4)(0)(1)(7)))))
      (line__119(_architecture 5 0 119 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__125(_architecture 7 0 125 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(0)(1)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
V 000046 55 1749          1246476944551 reg16
(_unit VHDL (reg16 0 32 (reg16 0 43 ))
  (_version v38)
  (_time 1246476944546 2009.07.01 16:35:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246462992128)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_generic (_internal INIT_VALUE ~std_logic_vector{15~downto~0}~12 0 33 (_entity ((_others(i 2))))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~124 0 36 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg16 1 -1
  )
)
V 000049 55 2881          1246476944626 reg_bank
(_unit VHDL (reg_bank 0 65 (reg_bank 0 72 ))
  (_version v38)
  (_time 1246476944625 2009.07.01 16:35:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246473859283)
    (_use )
  )
  (_generate g1 0 76 (_for ~INTEGER~range~0~to~7~131 )
    (_instantiation rx 0 77 (_entity . reg16)
      (_port
        ((clock)(clock))
        ((reset)(reset))
        ((enable)((i 3)))
        ((D)(RD))
        ((Q)(reg(_index 2)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~7~131 0 76 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal RsCode ~std_logic_vector{2~downto~0}~122 0 67 (_entity (_in ))))
    (_port (_internal RdCode ~std_logic_vector{2~downto~0}~122 0 67 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal RD ~std_logic_vector{15~downto~0}~12 0 68 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal R1 ~std_logic_vector{15~downto~0}~126 0 69 (_entity (_out ))))
    (_port (_internal R2 ~std_logic_vector{15~downto~0}~126 0 69 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal bank 0 73 (_array ~std_logic_vector{15~downto~0}~13 ((_to (i 0)(i 7))))))
    (_signal (_internal reg bank 0 74 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~7~131 0 76 (_scalar (_to (i 0)(i 7)))))
    (_process
      (line__79(_architecture 0 0 79 (_assignment (_simple)(_target(6))(_sensitivity(3)(8)))))
      (line__80(_architecture 1 0 80 (_assignment (_simple)(_target(7))(_sensitivity(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . reg_bank 3 -1
  )
)
V 000044 55 2946          1246476944766 alu
(_unit VHDL (alu 0 92 (alu 0 100 ))
  (_version v38)
  (_time 1246476944765 2009.07.01 16:35:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246473859345)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{15~downto~0}~124 0 93 (_entity (_in ))))
    (_port (_internal op2 ~std_logic_vector{15~downto~0}~124 0 93 (_entity (_in ))))
    (_port (_internal param ~std_logic_vector{15~downto~0}~124 0 93 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal dest ~std_logic_vector{15~downto~0}~126 0 94 (_entity (_out ))))
    (_port (_internal opalu ~extprocessor.p_intel_8086.instructions 0 95 (_entity (_in ))))
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal flags ~std_logic_vector{15~downto~0}~13 0 101 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal soma ~std_logic_vector{15~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__105(_architecture 0 0 105 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__107(_architecture 1 0 107 (_assignment (_simple)(_target(6(6)))(_sensitivity(4)(0)(1)))))
      (line__110(_architecture 2 0 110 (_assignment (_simple)(_target(6(7)))(_sensitivity(4)(7)))))
      (line__113(_architecture 3 0 113 (_assignment (_simple)(_target(6(0)))(_sensitivity(5)(4)(7)))))
      (line__116(_architecture 4 0 116 (_assignment (_simple)(_target(6(11)))(_sensitivity(5)(4)(0)(1)(7)))))
      (line__119(_architecture 5 0 119 (_assignment (_simple)(_target(6(4)))(_sensitivity(5)(4)(7)))))
      (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(6(2)))(_sensitivity(5)(4)(7)))))
      (line__125(_architecture 7 0 125 (_assignment (_simple)(_target(3))(_sensitivity(2)(4)(0)(1)(6(6))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
  )
  (_static
    (50529027 50529027 50529027 50529027 )
    (33686018 33686018 33686018 33686018 )
  )
  (_model . alu 8 -1
  )
)
V 000053 55 2726          1246476944846 control_unit
(_unit VHDL (control_unit 0 142 (control_unit 0 149 ))
  (_version v38)
  (_time 1246476944843 2009.07.01 16:35:44)
  (_source (\./src/processor.vhd\))
  (_use (std(standard))(.(p_intel_8086))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1246473859470)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
    (_port (_internal uins ~extprocessor.p_intel_8086.microinstruction 0 144 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{39~downto~0}~12 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 0))))))
    (_port (_internal ir ~std_logic_vector{39~downto~0}~12 0 145 (_entity (_in ))))
    (_signal (_internal i ~extprocessor.p_intel_8086.instructions 0 150 (_architecture (_uni ))))
    (_process
      (line__152(_architecture 0 0 152 (_assignment (_simple)(_target(4))(_sensitivity(3(d_39_32))(3(d_39_33))(3(d_39_34))(3(d_39_36))))))
      (line__162(_architecture 1 0 162 (_assignment (_simple)(_alias((uins(0))(i)))(_target(2(0)))(_sensitivity(4)))))
      (line__165(_architecture 2 0 165 (_assignment (_simple)(_target(2(6)))(_sensitivity(4)))))
      (line__168(_architecture 3 0 168 (_assignment (_simple)(_target(2(8)))(_sensitivity(4)))))
      (line__171(_architecture 4 0 171 (_assignment (_simple)(_target(2(7)))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extprocessor.p_intel_8086.instructions (. p_intel_8086 instructions)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~15 (. p_intel_8086 ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~152 (. p_intel_8086 ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extprocessor.p_intel_8086.~std_logic_vector{31~downto~0}~154 (. p_intel_8086 ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extprocessor.p_intel_8086.microinstruction (. p_intel_8086 microinstruction)))
  )
  (_static
    (50528771 )
    (33686019 515 )
    (33686018 514 )
    (33686019 514 )
    (33751810 197378 )
    (50529027 33686274 )
    (33751811 33686018 )
    (50529026 33686274 )
    (33751811 50463235 )
  )
  (_model . control_unit 5 -1
  )
)
