#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 12 09:29:47 2023
# Process ID: 94968
# Current directory: E:/FPGA_workspace/Microblaze_xz_1.4/Microblaze_xz
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15476 E:\FPGA_workspace\Microblaze_xz_1.4\Microblaze_xz\Microblaze_xz.xpr
# Log file: E:/FPGA_workspace/Microblaze_xz_1.4/Microblaze_xz/vivado.log
# Journal file: E:/FPGA_workspace/Microblaze_xz_1.4/Microblaze_xz\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_workspace/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.xpr
INFO: [Project 1-313] Project file moved from 'D:/Microblaze_xz_1.4/Microblaze_xz' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1.xci'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA_workspace/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.ip_user_files'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Microblaze_xz.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Microblaze_xz_microblaze_0_0
Microblaze_xz_rst_Clk_100M_0
Microblaze_xz_axi_gpio_0_0
Microblaze_xz_axi_gpio_1_0
Microblaze_xz_microblaze_0_axi_periph_0
Microblaze_xz_mdm_1_1
Microblaze_xz_lmb_bram_1
Microblaze_xz_xbar_0

ERROR: [IP_Flow 19-993] Could not find IP file for IP 'clk_wiz_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'ASYNC_EMIF_SLAVE_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'clk_wiz_1'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [Project 1-230] Project 'Microblaze_xz.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 898.344 ; gain = 221.750
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_sdk -workspace E:/FPGA_workspace/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.sdk -hwspec E:/FPGA_workspace/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.sdk/Microblaze_xz_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA_workspace/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.sdk -hwspec E:/FPGA_workspace/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.sdk/Microblaze_xz_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
