{
 "2018-09-01": {
  "meta": {
   "description": "VHDL to Verilog converter",
   "homepage": "https://github.com/ldoolitt/vhd2vl",
   "license": {
    "fullName": "GNU General Public License v2.0 or later",
    "shortName": "gpl2Plus",
    "spdxId": "GPL-2.0-or-later",
    "url": "https://spdx.org/licenses/GPL-2.0-or-later.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "huszaghmatt@gmail.com",
     "github": "matthuszagh",
     "githubId": 7377393,
     "name": "Matt Huszagh"
    }
   ],
   "name": "vhd2vl-unstable",
   "platforms": null,
   "position": "pkgs/applications/science/electronics/vhd2vl/default.nix:34"
  },
  "revs": [
   "000404944c6da404f013111563bcc0084b270e28",
   "01229007553d9322c473c0fa36e3d6c644147e7d"
  ]
 }
}